
memoryLcd.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aab4  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000014c8  0800ac68  0800ac68  0001ac68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c130  0800c130  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800c130  0800c130  0001c130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c138  0800c138  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c138  0800c138  0001c138  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c13c  0800c13c  0001c13c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800c140  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e4  2**0
                  CONTENTS
 10 .bss          000030dc  200001e4  200001e4  000201e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200032c0  200032c0  000201e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001867c  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000359d  00000000  00000000  00038890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001430  00000000  00000000  0003be30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000012f8  00000000  00000000  0003d260  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002649b  00000000  00000000  0003e558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019a14  00000000  00000000  000649f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e1005  00000000  00000000  0007e407  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0015f40c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000069a0  00000000  00000000  0015f45c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800ac4c 	.word	0x0800ac4c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	0800ac4c 	.word	0x0800ac4c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b974 	b.w	8000f68 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9d08      	ldr	r5, [sp, #32]
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	468e      	mov	lr, r1
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d14d      	bne.n	8000d42 <__udivmoddi4+0xaa>
 8000ca6:	428a      	cmp	r2, r1
 8000ca8:	4694      	mov	ip, r2
 8000caa:	d969      	bls.n	8000d80 <__udivmoddi4+0xe8>
 8000cac:	fab2 f282 	clz	r2, r2
 8000cb0:	b152      	cbz	r2, 8000cc8 <__udivmoddi4+0x30>
 8000cb2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cb6:	f1c2 0120 	rsb	r1, r2, #32
 8000cba:	fa20 f101 	lsr.w	r1, r0, r1
 8000cbe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cc2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cc6:	4094      	lsls	r4, r2
 8000cc8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ccc:	0c21      	lsrs	r1, r4, #16
 8000cce:	fbbe f6f8 	udiv	r6, lr, r8
 8000cd2:	fa1f f78c 	uxth.w	r7, ip
 8000cd6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cda:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cde:	fb06 f107 	mul.w	r1, r6, r7
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	d90a      	bls.n	8000cfc <__udivmoddi4+0x64>
 8000ce6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cea:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cee:	f080 811f 	bcs.w	8000f30 <__udivmoddi4+0x298>
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	f240 811c 	bls.w	8000f30 <__udivmoddi4+0x298>
 8000cf8:	3e02      	subs	r6, #2
 8000cfa:	4463      	add	r3, ip
 8000cfc:	1a5b      	subs	r3, r3, r1
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d04:	fb08 3310 	mls	r3, r8, r0, r3
 8000d08:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d0c:	fb00 f707 	mul.w	r7, r0, r7
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	d90a      	bls.n	8000d2a <__udivmoddi4+0x92>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1c:	f080 810a 	bcs.w	8000f34 <__udivmoddi4+0x29c>
 8000d20:	42a7      	cmp	r7, r4
 8000d22:	f240 8107 	bls.w	8000f34 <__udivmoddi4+0x29c>
 8000d26:	4464      	add	r4, ip
 8000d28:	3802      	subs	r0, #2
 8000d2a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d2e:	1be4      	subs	r4, r4, r7
 8000d30:	2600      	movs	r6, #0
 8000d32:	b11d      	cbz	r5, 8000d3c <__udivmoddi4+0xa4>
 8000d34:	40d4      	lsrs	r4, r2
 8000d36:	2300      	movs	r3, #0
 8000d38:	e9c5 4300 	strd	r4, r3, [r5]
 8000d3c:	4631      	mov	r1, r6
 8000d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d909      	bls.n	8000d5a <__udivmoddi4+0xc2>
 8000d46:	2d00      	cmp	r5, #0
 8000d48:	f000 80ef 	beq.w	8000f2a <__udivmoddi4+0x292>
 8000d4c:	2600      	movs	r6, #0
 8000d4e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d52:	4630      	mov	r0, r6
 8000d54:	4631      	mov	r1, r6
 8000d56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5a:	fab3 f683 	clz	r6, r3
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	d14a      	bne.n	8000df8 <__udivmoddi4+0x160>
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d302      	bcc.n	8000d6c <__udivmoddi4+0xd4>
 8000d66:	4282      	cmp	r2, r0
 8000d68:	f200 80f9 	bhi.w	8000f5e <__udivmoddi4+0x2c6>
 8000d6c:	1a84      	subs	r4, r0, r2
 8000d6e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d72:	2001      	movs	r0, #1
 8000d74:	469e      	mov	lr, r3
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	d0e0      	beq.n	8000d3c <__udivmoddi4+0xa4>
 8000d7a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d7e:	e7dd      	b.n	8000d3c <__udivmoddi4+0xa4>
 8000d80:	b902      	cbnz	r2, 8000d84 <__udivmoddi4+0xec>
 8000d82:	deff      	udf	#255	; 0xff
 8000d84:	fab2 f282 	clz	r2, r2
 8000d88:	2a00      	cmp	r2, #0
 8000d8a:	f040 8092 	bne.w	8000eb2 <__udivmoddi4+0x21a>
 8000d8e:	eba1 010c 	sub.w	r1, r1, ip
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f fe8c 	uxth.w	lr, ip
 8000d9a:	2601      	movs	r6, #1
 8000d9c:	0c20      	lsrs	r0, r4, #16
 8000d9e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000da2:	fb07 1113 	mls	r1, r7, r3, r1
 8000da6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000daa:	fb0e f003 	mul.w	r0, lr, r3
 8000dae:	4288      	cmp	r0, r1
 8000db0:	d908      	bls.n	8000dc4 <__udivmoddi4+0x12c>
 8000db2:	eb1c 0101 	adds.w	r1, ip, r1
 8000db6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x12a>
 8000dbc:	4288      	cmp	r0, r1
 8000dbe:	f200 80cb 	bhi.w	8000f58 <__udivmoddi4+0x2c0>
 8000dc2:	4643      	mov	r3, r8
 8000dc4:	1a09      	subs	r1, r1, r0
 8000dc6:	b2a4      	uxth	r4, r4
 8000dc8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dcc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dd4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dd8:	45a6      	cmp	lr, r4
 8000dda:	d908      	bls.n	8000dee <__udivmoddi4+0x156>
 8000ddc:	eb1c 0404 	adds.w	r4, ip, r4
 8000de0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000de4:	d202      	bcs.n	8000dec <__udivmoddi4+0x154>
 8000de6:	45a6      	cmp	lr, r4
 8000de8:	f200 80bb 	bhi.w	8000f62 <__udivmoddi4+0x2ca>
 8000dec:	4608      	mov	r0, r1
 8000dee:	eba4 040e 	sub.w	r4, r4, lr
 8000df2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000df6:	e79c      	b.n	8000d32 <__udivmoddi4+0x9a>
 8000df8:	f1c6 0720 	rsb	r7, r6, #32
 8000dfc:	40b3      	lsls	r3, r6
 8000dfe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e02:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e06:	fa20 f407 	lsr.w	r4, r0, r7
 8000e0a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0e:	431c      	orrs	r4, r3
 8000e10:	40f9      	lsrs	r1, r7
 8000e12:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e16:	fa00 f306 	lsl.w	r3, r0, r6
 8000e1a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e1e:	0c20      	lsrs	r0, r4, #16
 8000e20:	fa1f fe8c 	uxth.w	lr, ip
 8000e24:	fb09 1118 	mls	r1, r9, r8, r1
 8000e28:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e2c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e30:	4288      	cmp	r0, r1
 8000e32:	fa02 f206 	lsl.w	r2, r2, r6
 8000e36:	d90b      	bls.n	8000e50 <__udivmoddi4+0x1b8>
 8000e38:	eb1c 0101 	adds.w	r1, ip, r1
 8000e3c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e40:	f080 8088 	bcs.w	8000f54 <__udivmoddi4+0x2bc>
 8000e44:	4288      	cmp	r0, r1
 8000e46:	f240 8085 	bls.w	8000f54 <__udivmoddi4+0x2bc>
 8000e4a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e4e:	4461      	add	r1, ip
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e58:	fb09 1110 	mls	r1, r9, r0, r1
 8000e5c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e60:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e64:	458e      	cmp	lr, r1
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x1e2>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e70:	d26c      	bcs.n	8000f4c <__udivmoddi4+0x2b4>
 8000e72:	458e      	cmp	lr, r1
 8000e74:	d96a      	bls.n	8000f4c <__udivmoddi4+0x2b4>
 8000e76:	3802      	subs	r0, #2
 8000e78:	4461      	add	r1, ip
 8000e7a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e7e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e82:	eba1 010e 	sub.w	r1, r1, lr
 8000e86:	42a1      	cmp	r1, r4
 8000e88:	46c8      	mov	r8, r9
 8000e8a:	46a6      	mov	lr, r4
 8000e8c:	d356      	bcc.n	8000f3c <__udivmoddi4+0x2a4>
 8000e8e:	d053      	beq.n	8000f38 <__udivmoddi4+0x2a0>
 8000e90:	b15d      	cbz	r5, 8000eaa <__udivmoddi4+0x212>
 8000e92:	ebb3 0208 	subs.w	r2, r3, r8
 8000e96:	eb61 010e 	sbc.w	r1, r1, lr
 8000e9a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e9e:	fa22 f306 	lsr.w	r3, r2, r6
 8000ea2:	40f1      	lsrs	r1, r6
 8000ea4:	431f      	orrs	r7, r3
 8000ea6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eaa:	2600      	movs	r6, #0
 8000eac:	4631      	mov	r1, r6
 8000eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb2:	f1c2 0320 	rsb	r3, r2, #32
 8000eb6:	40d8      	lsrs	r0, r3
 8000eb8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ebc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ec0:	4091      	lsls	r1, r2
 8000ec2:	4301      	orrs	r1, r0
 8000ec4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ec8:	fa1f fe8c 	uxth.w	lr, ip
 8000ecc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ed0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ed4:	0c0b      	lsrs	r3, r1, #16
 8000ed6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eda:	fb00 f60e 	mul.w	r6, r0, lr
 8000ede:	429e      	cmp	r6, r3
 8000ee0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ee4:	d908      	bls.n	8000ef8 <__udivmoddi4+0x260>
 8000ee6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eea:	f100 38ff 	add.w	r8, r0, #4294967295
 8000eee:	d22f      	bcs.n	8000f50 <__udivmoddi4+0x2b8>
 8000ef0:	429e      	cmp	r6, r3
 8000ef2:	d92d      	bls.n	8000f50 <__udivmoddi4+0x2b8>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	4463      	add	r3, ip
 8000ef8:	1b9b      	subs	r3, r3, r6
 8000efa:	b289      	uxth	r1, r1
 8000efc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f00:	fb07 3316 	mls	r3, r7, r6, r3
 8000f04:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f08:	fb06 f30e 	mul.w	r3, r6, lr
 8000f0c:	428b      	cmp	r3, r1
 8000f0e:	d908      	bls.n	8000f22 <__udivmoddi4+0x28a>
 8000f10:	eb1c 0101 	adds.w	r1, ip, r1
 8000f14:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f18:	d216      	bcs.n	8000f48 <__udivmoddi4+0x2b0>
 8000f1a:	428b      	cmp	r3, r1
 8000f1c:	d914      	bls.n	8000f48 <__udivmoddi4+0x2b0>
 8000f1e:	3e02      	subs	r6, #2
 8000f20:	4461      	add	r1, ip
 8000f22:	1ac9      	subs	r1, r1, r3
 8000f24:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f28:	e738      	b.n	8000d9c <__udivmoddi4+0x104>
 8000f2a:	462e      	mov	r6, r5
 8000f2c:	4628      	mov	r0, r5
 8000f2e:	e705      	b.n	8000d3c <__udivmoddi4+0xa4>
 8000f30:	4606      	mov	r6, r0
 8000f32:	e6e3      	b.n	8000cfc <__udivmoddi4+0x64>
 8000f34:	4618      	mov	r0, r3
 8000f36:	e6f8      	b.n	8000d2a <__udivmoddi4+0x92>
 8000f38:	454b      	cmp	r3, r9
 8000f3a:	d2a9      	bcs.n	8000e90 <__udivmoddi4+0x1f8>
 8000f3c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f40:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f44:	3801      	subs	r0, #1
 8000f46:	e7a3      	b.n	8000e90 <__udivmoddi4+0x1f8>
 8000f48:	4646      	mov	r6, r8
 8000f4a:	e7ea      	b.n	8000f22 <__udivmoddi4+0x28a>
 8000f4c:	4620      	mov	r0, r4
 8000f4e:	e794      	b.n	8000e7a <__udivmoddi4+0x1e2>
 8000f50:	4640      	mov	r0, r8
 8000f52:	e7d1      	b.n	8000ef8 <__udivmoddi4+0x260>
 8000f54:	46d0      	mov	r8, sl
 8000f56:	e77b      	b.n	8000e50 <__udivmoddi4+0x1b8>
 8000f58:	3b02      	subs	r3, #2
 8000f5a:	4461      	add	r1, ip
 8000f5c:	e732      	b.n	8000dc4 <__udivmoddi4+0x12c>
 8000f5e:	4630      	mov	r0, r6
 8000f60:	e709      	b.n	8000d76 <__udivmoddi4+0xde>
 8000f62:	4464      	add	r4, ip
 8000f64:	3802      	subs	r0, #2
 8000f66:	e742      	b.n	8000dee <__udivmoddi4+0x156>

08000f68 <__aeabi_idiv0>:
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop

08000f6c <read_chip_id>:
*              and can be used to check whether communication is functioning.
* @param[in] - NONE.
* @return    - NO_ERR if chip_id is equal to 0x55, otherwise CHIP_ID_INVALID_ERR.
*/
static bmp_err_t read_chip_id (void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b086      	sub	sp, #24
 8000f70:	af04      	add	r7, sp, #16
	uint8_t out_buff = 0;
 8000f72:	2300      	movs	r3, #0
 8000f74:	71bb      	strb	r3, [r7, #6]
	uint8_t ret_val = NO_ERR;
 8000f76:	2300      	movs	r3, #0
 8000f78:	71fb      	strb	r3, [r7, #7]

	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_CHIP_ID_REG, 1, &out_buff, 1, BMP_I2C_TIMEOUT);
 8000f7a:	2332      	movs	r3, #50	; 0x32
 8000f7c:	9302      	str	r3, [sp, #8]
 8000f7e:	2301      	movs	r3, #1
 8000f80:	9301      	str	r3, [sp, #4]
 8000f82:	1dbb      	adds	r3, r7, #6
 8000f84:	9300      	str	r3, [sp, #0]
 8000f86:	2301      	movs	r3, #1
 8000f88:	22d0      	movs	r2, #208	; 0xd0
 8000f8a:	21ef      	movs	r1, #239	; 0xef
 8000f8c:	4806      	ldr	r0, [pc, #24]	; (8000fa8 <read_chip_id+0x3c>)
 8000f8e:	f002 fa4d 	bl	800342c <HAL_I2C_Mem_Read>

	if (BMP_CHIP_ID_VAL != out_buff)
 8000f92:	79bb      	ldrb	r3, [r7, #6]
 8000f94:	2b55      	cmp	r3, #85	; 0x55
 8000f96:	d001      	beq.n	8000f9c <read_chip_id+0x30>
	{
		ret_val = CHIP_ID_INVALID_ERR;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	71fb      	strb	r3, [r7, #7]
	}

	return ret_val;
 8000f9c:	79fb      	ldrb	r3, [r7, #7]
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	20000200 	.word	0x20000200

08000fac <set_oss>:
* @param[in] - struct of type oss_t
* @param[in] - enum of type oss_ratio_t
* @return    - None
*/
static void set_oss (oss_t * oss, oss_ratio_t ratio)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b088      	sub	sp, #32
 8000fb0:	af04      	add	r7, sp, #16
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	70fb      	strb	r3, [r7, #3]
	uint8_t in_buff[2] = {0};
 8000fb8:	2300      	movs	r3, #0
 8000fba:	81bb      	strh	r3, [r7, #12]

	switch (ratio)
 8000fbc:	78fb      	ldrb	r3, [r7, #3]
 8000fbe:	2b03      	cmp	r3, #3
 8000fc0:	d81a      	bhi.n	8000ff8 <set_oss+0x4c>
 8000fc2:	a201      	add	r2, pc, #4	; (adr r2, 8000fc8 <set_oss+0x1c>)
 8000fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fc8:	08000fd9 	.word	0x08000fd9
 8000fcc:	08000fe1 	.word	0x08000fe1
 8000fd0:	08000fe9 	.word	0x08000fe9
 8000fd4:	08000ff1 	.word	0x08000ff1
	{
		case ULTRA_LOW_PWR_MODE:
		{
			oss->wait_time = BMP_OSS0_CONV_TIME;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	2205      	movs	r2, #5
 8000fdc:	705a      	strb	r2, [r3, #1]
			break;
 8000fde:	e00f      	b.n	8001000 <set_oss+0x54>
		}
		case STANDARD_MODE:
		{
			oss->wait_time = BMP_OSS1_CONV_TIME;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2208      	movs	r2, #8
 8000fe4:	705a      	strb	r2, [r3, #1]
			break;
 8000fe6:	e00b      	b.n	8001000 <set_oss+0x54>
		}
		case HIGH:
		{
			oss->wait_time = BMP_OSS2_CONV_TIME;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	220e      	movs	r2, #14
 8000fec:	705a      	strb	r2, [r3, #1]
			break;
 8000fee:	e007      	b.n	8001000 <set_oss+0x54>
		}
		case ULTRA_HIGH_RESOLUTION:
		{
			oss->wait_time = BMP_OSS3_CONV_TIME;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	221a      	movs	r2, #26
 8000ff4:	705a      	strb	r2, [r3, #1]
			break;
 8000ff6:	e003      	b.n	8001000 <set_oss+0x54>
		}
		default:
		{
			oss->wait_time = BMP_OSS1_CONV_TIME;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2208      	movs	r2, #8
 8000ffc:	705a      	strb	r2, [r3, #1]
			break;
 8000ffe:	bf00      	nop
		}
	}

	oss->ratio = ratio;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	78fa      	ldrb	r2, [r7, #3]
 8001004:	701a      	strb	r2, [r3, #0]
	BMP_SET_I2CRW_REG (in_buff[1], BMP_CTRL_OSS_MASK(ratio));
 8001006:	78fb      	ldrb	r3, [r7, #3]
 8001008:	019b      	lsls	r3, r3, #6
 800100a:	70fb      	strb	r3, [r7, #3]
 800100c:	78fb      	ldrb	r3, [r7, #3]
 800100e:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Mem_Write( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, in_buff, 2, BMP_I2C_TIMEOUT );
 8001010:	2332      	movs	r3, #50	; 0x32
 8001012:	9302      	str	r3, [sp, #8]
 8001014:	2302      	movs	r3, #2
 8001016:	9301      	str	r3, [sp, #4]
 8001018:	f107 030c 	add.w	r3, r7, #12
 800101c:	9300      	str	r3, [sp, #0]
 800101e:	2301      	movs	r3, #1
 8001020:	22f4      	movs	r2, #244	; 0xf4
 8001022:	21ee      	movs	r1, #238	; 0xee
 8001024:	4803      	ldr	r0, [pc, #12]	; (8001034 <set_oss+0x88>)
 8001026:	f002 f907 	bl	8003238 <HAL_I2C_Mem_Write>
}
 800102a:	bf00      	nop
 800102c:	3710      	adds	r7, #16
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	20000200 	.word	0x20000200

08001038 <read_calib_data>:
*              This is used to compensate offset, temperature dependence and other parameters of the sensor.
* @param[in] - struct of type bmp_calib_param_t
* @return    - NO_ERR if read calibration data are valid otherwise READ_CALIB_ERR.
*/
static bmp_err_t read_calib_data (short * calib_data)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b08e      	sub	sp, #56	; 0x38
 800103c:	af04      	add	r7, sp, #16
 800103e:	6078      	str	r0, [r7, #4]
	bmp_err_t ret_val = NO_ERR;
 8001040:	2300      	movs	r3, #0
 8001042:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t out_buff[BMP_CALIB_DATA_SIZE] = {0};
 8001046:	2300      	movs	r3, #0
 8001048:	60fb      	str	r3, [r7, #12]
 800104a:	f107 0310 	add.w	r3, r7, #16
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	605a      	str	r2, [r3, #4]
 8001054:	609a      	str	r2, [r3, #8]
 8001056:	60da      	str	r2, [r3, #12]
 8001058:	821a      	strh	r2, [r3, #16]
	uint8_t i = 0;
 800105a:	2300      	movs	r3, #0
 800105c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t j = 1;
 8001060:	2301      	movs	r3, #1
 8001062:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_CALIB_ADDR, 1, out_buff, BMP_CALIB_DATA_SIZE, BMP_I2C_TIMEOUT);
 8001066:	2332      	movs	r3, #50	; 0x32
 8001068:	9302      	str	r3, [sp, #8]
 800106a:	2316      	movs	r3, #22
 800106c:	9301      	str	r3, [sp, #4]
 800106e:	f107 030c 	add.w	r3, r7, #12
 8001072:	9300      	str	r3, [sp, #0]
 8001074:	2301      	movs	r3, #1
 8001076:	22aa      	movs	r2, #170	; 0xaa
 8001078:	21ef      	movs	r1, #239	; 0xef
 800107a:	4827      	ldr	r0, [pc, #156]	; (8001118 <read_calib_data+0xe0>)
 800107c:	f002 f9d6 	bl	800342c <HAL_I2C_Mem_Read>

	// Store read calib data to bmp_calib struct.
	for (i = 0; i <= BMP_CALIB_DATA_SIZE / 2; i++, j+2)
 8001080:	2300      	movs	r3, #0
 8001082:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001086:	e03c      	b.n	8001102 <read_calib_data+0xca>
	{
		calib_data[i] = (out_buff[i * 2] << 8) | out_buff[j];
 8001088:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800108c:	005b      	lsls	r3, r3, #1
 800108e:	3328      	adds	r3, #40	; 0x28
 8001090:	443b      	add	r3, r7
 8001092:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001096:	021b      	lsls	r3, r3, #8
 8001098:	b219      	sxth	r1, r3
 800109a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800109e:	3328      	adds	r3, #40	; 0x28
 80010a0:	443b      	add	r3, r7
 80010a2:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80010a6:	b21a      	sxth	r2, r3
 80010a8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80010ac:	005b      	lsls	r3, r3, #1
 80010ae:	6878      	ldr	r0, [r7, #4]
 80010b0:	4403      	add	r3, r0
 80010b2:	430a      	orrs	r2, r1
 80010b4:	b212      	sxth	r2, r2
 80010b6:	801a      	strh	r2, [r3, #0]

		// checking that none of the words has the value 0 or 0xFFFF.
		if ((0 == calib_data[i]) | (-1 == calib_data[i]))
 80010b8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80010bc:	005b      	lsls	r3, r3, #1
 80010be:	687a      	ldr	r2, [r7, #4]
 80010c0:	4413      	add	r3, r2
 80010c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	bf0c      	ite	eq
 80010ca:	2301      	moveq	r3, #1
 80010cc:	2300      	movne	r3, #0
 80010ce:	b2da      	uxtb	r2, r3
 80010d0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80010d4:	005b      	lsls	r3, r3, #1
 80010d6:	6879      	ldr	r1, [r7, #4]
 80010d8:	440b      	add	r3, r1
 80010da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010e2:	bf0c      	ite	eq
 80010e4:	2301      	moveq	r3, #1
 80010e6:	2300      	movne	r3, #0
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	4313      	orrs	r3, r2
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d002      	beq.n	80010f8 <read_calib_data+0xc0>
		{
			ret_val = GET_CALIB_ERR;
 80010f2:	2302      	movs	r3, #2
 80010f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	for (i = 0; i <= BMP_CALIB_DATA_SIZE / 2; i++, j+2)
 80010f8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80010fc:	3301      	adds	r3, #1
 80010fe:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001102:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001106:	2b0b      	cmp	r3, #11
 8001108:	d9be      	bls.n	8001088 <read_calib_data+0x50>
		}
	}

	return ret_val;
 800110a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800110e:	4618      	mov	r0, r3
 8001110:	3728      	adds	r7, #40	; 0x28
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	20000200 	.word	0x20000200

0800111c <bmp_init>:
* @brief:    - Performe initial sequence of BMP sensor
* @param[in] - pointer to struct of type bmp_calib_param_t
* @return    - None.
*/
void bmp_init (bmp_t * bmp)
{
 800111c:	b590      	push	{r4, r7, lr}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
	memset(bmp, 0x00, sizeof(&bmp)); // clear bmp strut;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2204      	movs	r2, #4
 8001128:	2100      	movs	r1, #0
 800112a:	4618      	mov	r0, r3
 800112c:	f005 ff82 	bl	8007034 <memset>
	bmp->err = read_chip_id ();      // check chip validity and I2C communication.
 8001130:	687c      	ldr	r4, [r7, #4]
 8001132:	f7ff ff1b 	bl	8000f6c <read_chip_id>
 8001136:	4603      	mov	r3, r0
 8001138:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	bmp->err = read_calib_data ((short *)&bmp->calib);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	687c      	ldr	r4, [r7, #4]
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff ff79 	bl	8001038 <read_calib_data>
 8001146:	4603      	mov	r3, r0
 8001148:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	set_oss (&bmp->oss, HIGH);       // set oversampling settings
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	3338      	adds	r3, #56	; 0x38
 8001150:	2102      	movs	r1, #2
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff ff2a 	bl	8000fac <set_oss>
}
 8001158:	bf00      	nop
 800115a:	370c      	adds	r7, #12
 800115c:	46bd      	mov	sp, r7
 800115e:	bd90      	pop	{r4, r7, pc}

08001160 <get_ut>:
* @brief:    - Get uncompensated temperature value. UT = temperature data (16 bit)
* @param[in] - None.
* @return    - uncompensated temp.
*/
int32_t get_ut (void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b086      	sub	sp, #24
 8001164:	af04      	add	r7, sp, #16
	uint8_t out_buff[2];

	BMP_SET_I2CRW_REG (out_buff[0], BMP_SET_TEMP_CONV);
 8001166:	232e      	movs	r3, #46	; 0x2e
 8001168:	713b      	strb	r3, [r7, #4]
	HAL_I2C_Mem_Write( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, out_buff, 1, BMP_I2C_TIMEOUT );
 800116a:	2332      	movs	r3, #50	; 0x32
 800116c:	9302      	str	r3, [sp, #8]
 800116e:	2301      	movs	r3, #1
 8001170:	9301      	str	r3, [sp, #4]
 8001172:	1d3b      	adds	r3, r7, #4
 8001174:	9300      	str	r3, [sp, #0]
 8001176:	2301      	movs	r3, #1
 8001178:	22f4      	movs	r2, #244	; 0xf4
 800117a:	21ee      	movs	r1, #238	; 0xee
 800117c:	480c      	ldr	r0, [pc, #48]	; (80011b0 <get_ut+0x50>)
 800117e:	f002 f85b 	bl	8003238 <HAL_I2C_Mem_Write>
	HAL_Delay (BMP_TEMP_CONV_TIME);
 8001182:	2005      	movs	r0, #5
 8001184:	f001 fb6c 	bl	8002860 <HAL_Delay>
	HAL_I2C_Mem_Read ( &hi2c1, BMP_READ_ADDR, BMP_DATA_MSB_ADDR, 1, out_buff, 2, BMP_I2C_TIMEOUT );
 8001188:	2332      	movs	r3, #50	; 0x32
 800118a:	9302      	str	r3, [sp, #8]
 800118c:	2302      	movs	r3, #2
 800118e:	9301      	str	r3, [sp, #4]
 8001190:	1d3b      	adds	r3, r7, #4
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	2301      	movs	r3, #1
 8001196:	22f6      	movs	r2, #246	; 0xf6
 8001198:	21ef      	movs	r1, #239	; 0xef
 800119a:	4805      	ldr	r0, [pc, #20]	; (80011b0 <get_ut+0x50>)
 800119c:	f002 f946 	bl	800342c <HAL_I2C_Mem_Read>

	return (out_buff[0] << BYTE_SHIFT) | out_buff[1];
 80011a0:	793b      	ldrb	r3, [r7, #4]
 80011a2:	021b      	lsls	r3, r3, #8
 80011a4:	797a      	ldrb	r2, [r7, #5]
 80011a6:	4313      	orrs	r3, r2
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	3708      	adds	r7, #8
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	20000200 	.word	0x20000200

080011b4 <get_temp>:
* @brief:    - Calc true temperature.
* @param[in] - pointer to struct of type bmp_t
* @return    - true temp.
*/
float get_temp(bmp_t * bmp)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b087      	sub	sp, #28
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
	int32_t X1 = 0;
 80011bc:	2300      	movs	r3, #0
 80011be:	617b      	str	r3, [r7, #20]
	int32_t X2 = 0;
 80011c0:	2300      	movs	r3, #0
 80011c2:	613b      	str	r3, [r7, #16]
	float temp = 0;
 80011c4:	f04f 0300 	mov.w	r3, #0
 80011c8:	60fb      	str	r3, [r7, #12]

	X1 = (((int32_t)bmp->uncomp.temp - bmp->calib.AC6) * bmp->calib.AC5) >> 15;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	edd3 7a06 	vldr	s15, [r3, #24]
 80011d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011d4:	ee17 2a90 	vmov	r2, s15
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	895b      	ldrh	r3, [r3, #10]
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	687a      	ldr	r2, [r7, #4]
 80011e0:	8912      	ldrh	r2, [r2, #8]
 80011e2:	fb02 f303 	mul.w	r3, r2, r3
 80011e6:	13db      	asrs	r3, r3, #15
 80011e8:	617b      	str	r3, [r7, #20]
	X2 = (bmp->calib.MC << 11) / (X1 + bmp->calib.MD);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80011f0:	02da      	lsls	r2, r3, #11
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80011f8:	4619      	mov	r1, r3
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	440b      	add	r3, r1
 80011fe:	fb92 f3f3 	sdiv	r3, r2, r3
 8001202:	613b      	str	r3, [r7, #16]
	bmp->data.B5 = X1 + X2;
 8001204:	697a      	ldr	r2, [r7, #20]
 8001206:	693b      	ldr	r3, [r7, #16]
 8001208:	441a      	add	r2, r3
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	631a      	str	r2, [r3, #48]	; 0x30
	temp = ((bmp->data.B5 + 8) >> 4) * 0.1f;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001212:	3308      	adds	r3, #8
 8001214:	111b      	asrs	r3, r3, #4
 8001216:	ee07 3a90 	vmov	s15, r3
 800121a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800121e:	ed9f 7a13 	vldr	s14, [pc, #76]	; 800126c <get_temp+0xb8>
 8001222:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001226:	edc7 7a03 	vstr	s15, [r7, #12]

	if ((temp <= BMP_MIN_TEMP_THRESHOLD) || (temp >= BMP_MAX_TEMP_THRESHOLD))
 800122a:	edd7 7a03 	vldr	s15, [r7, #12]
 800122e:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001270 <get_temp+0xbc>
 8001232:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001236:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800123a:	d908      	bls.n	800124e <get_temp+0x9a>
 800123c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001240:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8001274 <get_temp+0xc0>
 8001244:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001248:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800124c:	db03      	blt.n	8001256 <get_temp+0xa2>
	{
		bmp->err = GET_TEMP_ERR;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2203      	movs	r2, #3
 8001252:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	}

	return temp;
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	ee07 3a90 	vmov	s15, r3
}
 800125c:	eeb0 0a67 	vmov.f32	s0, s15
 8001260:	371c      	adds	r7, #28
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	3dcccccd 	.word	0x3dcccccd
 8001270:	c2200000 	.word	0xc2200000
 8001274:	42aa0000 	.word	0x42aa0000

08001278 <get_up>:
* @brief:    - Get uncompensated pressure value. UP = pressure data (16 to 19 bit)
* @param[in] - struct of type oss_t
* @return    - uncompensated pressure.
*/
int32_t get_up (oss_t oss)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b088      	sub	sp, #32
 800127c:	af04      	add	r7, sp, #16
 800127e:	80b8      	strh	r0, [r7, #4]
	uint8_t out_buff[3] = {0};
 8001280:	4b1c      	ldr	r3, [pc, #112]	; (80012f4 <get_up+0x7c>)
 8001282:	881b      	ldrh	r3, [r3, #0]
 8001284:	813b      	strh	r3, [r7, #8]
 8001286:	2300      	movs	r3, #0
 8001288:	72bb      	strb	r3, [r7, #10]
	long up = 0;
 800128a:	2300      	movs	r3, #0
 800128c:	60fb      	str	r3, [r7, #12]

	BMP_SET_I2CRW_REG (out_buff[0], BMP_SET_PRESS_CONV);
 800128e:	2334      	movs	r3, #52	; 0x34
 8001290:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Mem_Write ( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, out_buff, 1, BMP_I2C_TIMEOUT );
 8001292:	2332      	movs	r3, #50	; 0x32
 8001294:	9302      	str	r3, [sp, #8]
 8001296:	2301      	movs	r3, #1
 8001298:	9301      	str	r3, [sp, #4]
 800129a:	f107 0308 	add.w	r3, r7, #8
 800129e:	9300      	str	r3, [sp, #0]
 80012a0:	2301      	movs	r3, #1
 80012a2:	22f4      	movs	r2, #244	; 0xf4
 80012a4:	21ee      	movs	r1, #238	; 0xee
 80012a6:	4814      	ldr	r0, [pc, #80]	; (80012f8 <get_up+0x80>)
 80012a8:	f001 ffc6 	bl	8003238 <HAL_I2C_Mem_Write>
	HAL_Delay (oss.wait_time);
 80012ac:	797b      	ldrb	r3, [r7, #5]
 80012ae:	4618      	mov	r0, r3
 80012b0:	f001 fad6 	bl	8002860 <HAL_Delay>
	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_DATA_MSB_ADDR, 1, out_buff, 3, BMP_I2C_TIMEOUT);
 80012b4:	2332      	movs	r3, #50	; 0x32
 80012b6:	9302      	str	r3, [sp, #8]
 80012b8:	2303      	movs	r3, #3
 80012ba:	9301      	str	r3, [sp, #4]
 80012bc:	f107 0308 	add.w	r3, r7, #8
 80012c0:	9300      	str	r3, [sp, #0]
 80012c2:	2301      	movs	r3, #1
 80012c4:	22f6      	movs	r2, #246	; 0xf6
 80012c6:	21ef      	movs	r1, #239	; 0xef
 80012c8:	480b      	ldr	r0, [pc, #44]	; (80012f8 <get_up+0x80>)
 80012ca:	f002 f8af 	bl	800342c <HAL_I2C_Mem_Read>

	up = ((out_buff[0] << SHORT_SHIFT) + (out_buff[1] << BYTE_SHIFT) + out_buff[2]) >> (8 - oss.ratio);
 80012ce:	7a3b      	ldrb	r3, [r7, #8]
 80012d0:	041a      	lsls	r2, r3, #16
 80012d2:	7a7b      	ldrb	r3, [r7, #9]
 80012d4:	021b      	lsls	r3, r3, #8
 80012d6:	4413      	add	r3, r2
 80012d8:	7aba      	ldrb	r2, [r7, #10]
 80012da:	441a      	add	r2, r3
 80012dc:	793b      	ldrb	r3, [r7, #4]
 80012de:	f1c3 0308 	rsb	r3, r3, #8
 80012e2:	fa42 f303 	asr.w	r3, r2, r3
 80012e6:	60fb      	str	r3, [r7, #12]
	return up;
 80012e8:	68fb      	ldr	r3, [r7, #12]
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3710      	adds	r7, #16
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	0800ac68 	.word	0x0800ac68
 80012f8:	20000200 	.word	0x20000200

080012fc <get_pressure>:
* @brief:    - Calc true pressure.
* @param[in] - struct of type bmp_t
* @return    - true pressure in Pa.
*/
int32_t get_pressure(bmp_t bmp)
{
 80012fc:	b084      	sub	sp, #16
 80012fe:	b480      	push	{r7}
 8001300:	b089      	sub	sp, #36	; 0x24
 8001302:	af00      	add	r7, sp, #0
 8001304:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 8001308:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	int32_t X1, X2, X3, B3, B6, p = 0;
 800130c:	2300      	movs	r3, #0
 800130e:	61fb      	str	r3, [r7, #28]
	uint32_t B4, B7 = 0;
 8001310:	2300      	movs	r3, #0
 8001312:	61bb      	str	r3, [r7, #24]

	B6 = bmp.data.B5 - 4000;
 8001314:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001316:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 800131a:	617b      	str	r3, [r7, #20]
	X1 = (bmp.calib.B2 * (B6 * B6 / 0x1000)) / 0x800;
 800131c:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8001320:	461a      	mov	r2, r3
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	fb03 f303 	mul.w	r3, r3, r3
 8001328:	2b00      	cmp	r3, #0
 800132a:	da01      	bge.n	8001330 <get_pressure+0x34>
 800132c:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001330:	131b      	asrs	r3, r3, #12
 8001332:	fb02 f303 	mul.w	r3, r2, r3
 8001336:	2b00      	cmp	r3, #0
 8001338:	da01      	bge.n	800133e <get_pressure+0x42>
 800133a:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800133e:	12db      	asrs	r3, r3, #11
 8001340:	613b      	str	r3, [r7, #16]
	X2 = bmp.calib.AC2 * B6 / 0x800;
 8001342:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8001346:	461a      	mov	r2, r3
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	fb02 f303 	mul.w	r3, r2, r3
 800134e:	2b00      	cmp	r3, #0
 8001350:	da01      	bge.n	8001356 <get_pressure+0x5a>
 8001352:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8001356:	12db      	asrs	r3, r3, #11
 8001358:	60fb      	str	r3, [r7, #12]
	X3 = X1 + X2;
 800135a:	693a      	ldr	r2, [r7, #16]
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	4413      	add	r3, r2
 8001360:	60bb      	str	r3, [r7, #8]
	B3 = (((bmp.calib.AC1 * 4 + X3) << bmp.oss.ratio) +2) / 4;
 8001362:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8001366:	009a      	lsls	r2, r3, #2
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	4413      	add	r3, r2
 800136c:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 8001370:	4093      	lsls	r3, r2
 8001372:	3302      	adds	r3, #2
 8001374:	2b00      	cmp	r3, #0
 8001376:	da00      	bge.n	800137a <get_pressure+0x7e>
 8001378:	3303      	adds	r3, #3
 800137a:	109b      	asrs	r3, r3, #2
 800137c:	607b      	str	r3, [r7, #4]
	X1 = bmp.calib.AC3 * B6 / 0x2000;
 800137e:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8001382:	461a      	mov	r2, r3
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	fb02 f303 	mul.w	r3, r2, r3
 800138a:	2b00      	cmp	r3, #0
 800138c:	da02      	bge.n	8001394 <get_pressure+0x98>
 800138e:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 8001392:	331f      	adds	r3, #31
 8001394:	135b      	asrs	r3, r3, #13
 8001396:	613b      	str	r3, [r7, #16]
	X2 = (bmp.calib.B1 * (B6 * B6 / 0x1000)) / 0x10000;
 8001398:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 800139c:	461a      	mov	r2, r3
 800139e:	697b      	ldr	r3, [r7, #20]
 80013a0:	fb03 f303 	mul.w	r3, r3, r3
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	da01      	bge.n	80013ac <get_pressure+0xb0>
 80013a8:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80013ac:	131b      	asrs	r3, r3, #12
 80013ae:	fb02 f303 	mul.w	r3, r2, r3
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	da02      	bge.n	80013bc <get_pressure+0xc0>
 80013b6:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80013ba:	33ff      	adds	r3, #255	; 0xff
 80013bc:	141b      	asrs	r3, r3, #16
 80013be:	60fb      	str	r3, [r7, #12]
	X3 = ((X1 + X2) + 2) / 0x4;
 80013c0:	693a      	ldr	r2, [r7, #16]
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	4413      	add	r3, r2
 80013c6:	3302      	adds	r3, #2
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	da00      	bge.n	80013ce <get_pressure+0xd2>
 80013cc:	3303      	adds	r3, #3
 80013ce:	109b      	asrs	r3, r3, #2
 80013d0:	60bb      	str	r3, [r7, #8]
	B4 = bmp.calib.AC4 * (unsigned long)(X3 + 32768) / 0x8000;
 80013d2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80013d4:	461a      	mov	r2, r3
 80013d6:	68bb      	ldr	r3, [r7, #8]
 80013d8:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80013dc:	fb02 f303 	mul.w	r3, r2, r3
 80013e0:	0bdb      	lsrs	r3, r3, #15
 80013e2:	603b      	str	r3, [r7, #0]
	B7 = ((unsigned long)bmp.uncomp.press - B3) * (50000 >> bmp.oss.ratio);
 80013e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013e6:	461a      	mov	r2, r3
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	1ad3      	subs	r3, r2, r3
 80013ec:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 80013f0:	4611      	mov	r1, r2
 80013f2:	f24c 3250 	movw	r2, #50000	; 0xc350
 80013f6:	410a      	asrs	r2, r1
 80013f8:	fb02 f303 	mul.w	r3, r2, r3
 80013fc:	61bb      	str	r3, [r7, #24]

	if (B7 < 0x80000000)
 80013fe:	69bb      	ldr	r3, [r7, #24]
 8001400:	2b00      	cmp	r3, #0
 8001402:	db06      	blt.n	8001412 <get_pressure+0x116>
	{
		p = (B7 * 2) / B4;
 8001404:	69bb      	ldr	r3, [r7, #24]
 8001406:	005a      	lsls	r2, r3, #1
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	fbb2 f3f3 	udiv	r3, r2, r3
 800140e:	61fb      	str	r3, [r7, #28]
 8001410:	e005      	b.n	800141e <get_pressure+0x122>
	}
	else
	{
		p = (B7 / B4) * 2;
 8001412:	69ba      	ldr	r2, [r7, #24]
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	fbb2 f3f3 	udiv	r3, r2, r3
 800141a:	005b      	lsls	r3, r3, #1
 800141c:	61fb      	str	r3, [r7, #28]
	}

	X1 = (p / 0x100 * (p / 0x100));
 800141e:	69fb      	ldr	r3, [r7, #28]
 8001420:	2b00      	cmp	r3, #0
 8001422:	da00      	bge.n	8001426 <get_pressure+0x12a>
 8001424:	33ff      	adds	r3, #255	; 0xff
 8001426:	121b      	asrs	r3, r3, #8
 8001428:	461a      	mov	r2, r3
 800142a:	69fb      	ldr	r3, [r7, #28]
 800142c:	2b00      	cmp	r3, #0
 800142e:	da00      	bge.n	8001432 <get_pressure+0x136>
 8001430:	33ff      	adds	r3, #255	; 0xff
 8001432:	121b      	asrs	r3, r3, #8
 8001434:	fb02 f303 	mul.w	r3, r2, r3
 8001438:	613b      	str	r3, [r7, #16]
	X1 = (X1 * 3038) / 0x10000;
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	f640 32de 	movw	r2, #3038	; 0xbde
 8001440:	fb02 f303 	mul.w	r3, r2, r3
 8001444:	2b00      	cmp	r3, #0
 8001446:	da02      	bge.n	800144e <get_pressure+0x152>
 8001448:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800144c:	33ff      	adds	r3, #255	; 0xff
 800144e:	141b      	asrs	r3, r3, #16
 8001450:	613b      	str	r3, [r7, #16]
	X2 = (-7357 * p) / 0x10000;
 8001452:	69fb      	ldr	r3, [r7, #28]
 8001454:	4a0f      	ldr	r2, [pc, #60]	; (8001494 <get_pressure+0x198>)
 8001456:	fb02 f303 	mul.w	r3, r2, r3
 800145a:	2b00      	cmp	r3, #0
 800145c:	da02      	bge.n	8001464 <get_pressure+0x168>
 800145e:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001462:	33ff      	adds	r3, #255	; 0xff
 8001464:	141b      	asrs	r3, r3, #16
 8001466:	60fb      	str	r3, [r7, #12]
	p = p + (X1 + X2 + 3791) / 0x10;
 8001468:	693a      	ldr	r2, [r7, #16]
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	4413      	add	r3, r2
 800146e:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 8001472:	2b00      	cmp	r3, #0
 8001474:	da00      	bge.n	8001478 <get_pressure+0x17c>
 8001476:	330f      	adds	r3, #15
 8001478:	111b      	asrs	r3, r3, #4
 800147a:	461a      	mov	r2, r3
 800147c:	69fb      	ldr	r3, [r7, #28]
 800147e:	4413      	add	r3, r2
 8001480:	61fb      	str	r3, [r7, #28]

	return p;
 8001482:	69fb      	ldr	r3, [r7, #28]
}
 8001484:	4618      	mov	r0, r3
 8001486:	3724      	adds	r7, #36	; 0x24
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	b004      	add	sp, #16
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	ffffe343 	.word	0xffffe343

08001498 <get_altitude>:
* @brief:    - Calc true altitude.
* @param[in] - struct of type bmp_t
* @return    - true pressure.
*/
float get_altitude (bmp_t * bmp)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
	float altitude = 0;
 80014a0:	f04f 0300 	mov.w	r3, #0
 80014a4:	60fb      	str	r3, [r7, #12]

	altitude = BMP_PRESS_CONST_COEFICIENT * (1.0f - pow((bmp->data.press / BMP_PRESS_CONST_SEA_LEVEL), (1/5.255)));
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014aa:	ee07 3a90 	vmov	s15, r3
 80014ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014b2:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8001550 <get_altitude+0xb8>
 80014b6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80014ba:	ee16 0a90 	vmov	r0, s13
 80014be:	f7ff f853 	bl	8000568 <__aeabi_f2d>
 80014c2:	4602      	mov	r2, r0
 80014c4:	460b      	mov	r3, r1
 80014c6:	ed9f 1b1e 	vldr	d1, [pc, #120]	; 8001540 <get_altitude+0xa8>
 80014ca:	ec43 2b10 	vmov	d0, r2, r3
 80014ce:	f008 fca3 	bl	8009e18 <pow>
 80014d2:	ec53 2b10 	vmov	r2, r3, d0
 80014d6:	f04f 0000 	mov.w	r0, #0
 80014da:	491e      	ldr	r1, [pc, #120]	; (8001554 <get_altitude+0xbc>)
 80014dc:	f7fe fee4 	bl	80002a8 <__aeabi_dsub>
 80014e0:	4602      	mov	r2, r0
 80014e2:	460b      	mov	r3, r1
 80014e4:	4610      	mov	r0, r2
 80014e6:	4619      	mov	r1, r3
 80014e8:	a317      	add	r3, pc, #92	; (adr r3, 8001548 <get_altitude+0xb0>)
 80014ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ee:	f7ff f893 	bl	8000618 <__aeabi_dmul>
 80014f2:	4602      	mov	r2, r0
 80014f4:	460b      	mov	r3, r1
 80014f6:	4610      	mov	r0, r2
 80014f8:	4619      	mov	r1, r3
 80014fa:	f7ff fb65 	bl	8000bc8 <__aeabi_d2f>
 80014fe:	4603      	mov	r3, r0
 8001500:	60fb      	str	r3, [r7, #12]

	if ((altitude <= BMP_MIN_ALT_THRESHOLD) || (altitude >= BMP_MAX_ALT_THRESHOLD))
 8001502:	edd7 7a03 	vldr	s15, [r7, #12]
 8001506:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001558 <get_altitude+0xc0>
 800150a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800150e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001512:	d908      	bls.n	8001526 <get_altitude+0x8e>
 8001514:	edd7 7a03 	vldr	s15, [r7, #12]
 8001518:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800155c <get_altitude+0xc4>
 800151c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001520:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001524:	db03      	blt.n	800152e <get_altitude+0x96>
	{
		bmp->err = GET_ALTITUDE_ERR;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2205      	movs	r2, #5
 800152a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	}

	return altitude;
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	ee07 3a90 	vmov	s15, r3
}
 8001534:	eeb0 0a67 	vmov.f32	s0, s15
 8001538:	3710      	adds	r7, #16
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	ccd9456c 	.word	0xccd9456c
 8001544:	3fc85b95 	.word	0x3fc85b95
 8001548:	00000000 	.word	0x00000000
 800154c:	40e5a540 	.word	0x40e5a540
 8001550:	47c0f800 	.word	0x47c0f800
 8001554:	3ff00000 	.word	0x3ff00000
 8001558:	c3fa0000 	.word	0xc3fa0000
 800155c:	460ca000 	.word	0x460ca000

08001560 <getBmpData>:

baroDataSet getBmpData(bmp_t* bmp180){
 8001560:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001562:	b093      	sub	sp, #76	; 0x4c
 8001564:	af0c      	add	r7, sp, #48	; 0x30
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]
	bmp180->uncomp.temp = get_ut ();
 800156a:	f7ff fdf9 	bl	8001160 <get_ut>
 800156e:	ee07 0a90 	vmov	s15, r0
 8001572:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	edc3 7a06 	vstr	s15, [r3, #24]
	bmp180->data.temp = get_temp(bmp180);
 800157c:	6838      	ldr	r0, [r7, #0]
 800157e:	f7ff fe19 	bl	80011b4 <get_temp>
 8001582:	eef0 7a40 	vmov.f32	s15, s0
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
	bmp180->uncomp.press = get_up(bmp180->oss);
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001590:	f7ff fe72 	bl	8001278 <get_up>
 8001594:	4602      	mov	r2, r0
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	61da      	str	r2, [r3, #28]
	bmp180->data.press = get_pressure(*bmp180);
 800159a:	683e      	ldr	r6, [r7, #0]
 800159c:	466d      	mov	r5, sp
 800159e:	f106 0410 	add.w	r4, r6, #16
 80015a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015aa:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80015ae:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80015b2:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80015b6:	f7ff fea1 	bl	80012fc <get_pressure>
 80015ba:	4602      	mov	r2, r0
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	62da      	str	r2, [r3, #44]	; 0x2c
	bmp180->data.altitude = get_altitude(bmp180);
 80015c0:	6838      	ldr	r0, [r7, #0]
 80015c2:	f7ff ff69 	bl	8001498 <get_altitude>
 80015c6:	eef0 7a40 	vmov.f32	s15, s0
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	baroDataSet result;
	result.altitude = bmp180->data.altitude;
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015d4:	617b      	str	r3, [r7, #20]
	result.pressure = bmp180->data.press;
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015da:	613b      	str	r3, [r7, #16]
	result.temperature = bmp180->data.temp;
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015e0:	60fb      	str	r3, [r7, #12]
	return result;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	461c      	mov	r4, r3
 80015e6:	f107 030c 	add.w	r3, r7, #12
 80015ea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80015ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80015f2:	6878      	ldr	r0, [r7, #4]
 80015f4:	371c      	adds	r7, #28
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080015fc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b08c      	sub	sp, #48	; 0x30
 8001600:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001602:	f107 031c 	add.w	r3, r7, #28
 8001606:	2200      	movs	r2, #0
 8001608:	601a      	str	r2, [r3, #0]
 800160a:	605a      	str	r2, [r3, #4]
 800160c:	609a      	str	r2, [r3, #8]
 800160e:	60da      	str	r2, [r3, #12]
 8001610:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001612:	2300      	movs	r3, #0
 8001614:	61bb      	str	r3, [r7, #24]
 8001616:	4b5c      	ldr	r3, [pc, #368]	; (8001788 <MX_GPIO_Init+0x18c>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161a:	4a5b      	ldr	r2, [pc, #364]	; (8001788 <MX_GPIO_Init+0x18c>)
 800161c:	f043 0304 	orr.w	r3, r3, #4
 8001620:	6313      	str	r3, [r2, #48]	; 0x30
 8001622:	4b59      	ldr	r3, [pc, #356]	; (8001788 <MX_GPIO_Init+0x18c>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001626:	f003 0304 	and.w	r3, r3, #4
 800162a:	61bb      	str	r3, [r7, #24]
 800162c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800162e:	2300      	movs	r3, #0
 8001630:	617b      	str	r3, [r7, #20]
 8001632:	4b55      	ldr	r3, [pc, #340]	; (8001788 <MX_GPIO_Init+0x18c>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001636:	4a54      	ldr	r2, [pc, #336]	; (8001788 <MX_GPIO_Init+0x18c>)
 8001638:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800163c:	6313      	str	r3, [r2, #48]	; 0x30
 800163e:	4b52      	ldr	r3, [pc, #328]	; (8001788 <MX_GPIO_Init+0x18c>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001642:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001646:	617b      	str	r3, [r7, #20]
 8001648:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800164a:	2300      	movs	r3, #0
 800164c:	613b      	str	r3, [r7, #16]
 800164e:	4b4e      	ldr	r3, [pc, #312]	; (8001788 <MX_GPIO_Init+0x18c>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001652:	4a4d      	ldr	r2, [pc, #308]	; (8001788 <MX_GPIO_Init+0x18c>)
 8001654:	f043 0301 	orr.w	r3, r3, #1
 8001658:	6313      	str	r3, [r2, #48]	; 0x30
 800165a:	4b4b      	ldr	r3, [pc, #300]	; (8001788 <MX_GPIO_Init+0x18c>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165e:	f003 0301 	and.w	r3, r3, #1
 8001662:	613b      	str	r3, [r7, #16]
 8001664:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001666:	2300      	movs	r3, #0
 8001668:	60fb      	str	r3, [r7, #12]
 800166a:	4b47      	ldr	r3, [pc, #284]	; (8001788 <MX_GPIO_Init+0x18c>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166e:	4a46      	ldr	r2, [pc, #280]	; (8001788 <MX_GPIO_Init+0x18c>)
 8001670:	f043 0302 	orr.w	r3, r3, #2
 8001674:	6313      	str	r3, [r2, #48]	; 0x30
 8001676:	4b44      	ldr	r3, [pc, #272]	; (8001788 <MX_GPIO_Init+0x18c>)
 8001678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167a:	f003 0302 	and.w	r3, r3, #2
 800167e:	60fb      	str	r3, [r7, #12]
 8001680:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001682:	2300      	movs	r3, #0
 8001684:	60bb      	str	r3, [r7, #8]
 8001686:	4b40      	ldr	r3, [pc, #256]	; (8001788 <MX_GPIO_Init+0x18c>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168a:	4a3f      	ldr	r2, [pc, #252]	; (8001788 <MX_GPIO_Init+0x18c>)
 800168c:	f043 0310 	orr.w	r3, r3, #16
 8001690:	6313      	str	r3, [r2, #48]	; 0x30
 8001692:	4b3d      	ldr	r3, [pc, #244]	; (8001788 <MX_GPIO_Init+0x18c>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001696:	f003 0310 	and.w	r3, r3, #16
 800169a:	60bb      	str	r3, [r7, #8]
 800169c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800169e:	2300      	movs	r3, #0
 80016a0:	607b      	str	r3, [r7, #4]
 80016a2:	4b39      	ldr	r3, [pc, #228]	; (8001788 <MX_GPIO_Init+0x18c>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a6:	4a38      	ldr	r2, [pc, #224]	; (8001788 <MX_GPIO_Init+0x18c>)
 80016a8:	f043 0308 	orr.w	r3, r3, #8
 80016ac:	6313      	str	r3, [r2, #48]	; 0x30
 80016ae:	4b36      	ldr	r3, [pc, #216]	; (8001788 <MX_GPIO_Init+0x18c>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b2:	f003 0308 	and.w	r3, r3, #8
 80016b6:	607b      	str	r3, [r7, #4]
 80016b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80016ba:	2300      	movs	r3, #0
 80016bc:	603b      	str	r3, [r7, #0]
 80016be:	4b32      	ldr	r3, [pc, #200]	; (8001788 <MX_GPIO_Init+0x18c>)
 80016c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c2:	4a31      	ldr	r2, [pc, #196]	; (8001788 <MX_GPIO_Init+0x18c>)
 80016c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80016c8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ca:	4b2f      	ldr	r3, [pc, #188]	; (8001788 <MX_GPIO_Init+0x18c>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016d2:	603b      	str	r3, [r7, #0]
 80016d4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 80016d6:	2200      	movs	r2, #0
 80016d8:	2140      	movs	r1, #64	; 0x40
 80016da:	482c      	ldr	r0, [pc, #176]	; (800178c <MX_GPIO_Init+0x190>)
 80016dc:	f001 fc34 	bl	8002f48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80016e0:	2200      	movs	r2, #0
 80016e2:	f244 0181 	movw	r1, #16513	; 0x4081
 80016e6:	482a      	ldr	r0, [pc, #168]	; (8001790 <MX_GPIO_Init+0x194>)
 80016e8:	f001 fc2e 	bl	8002f48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80016ec:	2200      	movs	r2, #0
 80016ee:	2140      	movs	r1, #64	; 0x40
 80016f0:	4828      	ldr	r0, [pc, #160]	; (8001794 <MX_GPIO_Init+0x198>)
 80016f2:	f001 fc29 	bl	8002f48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80016f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016fc:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001700:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001702:	2300      	movs	r3, #0
 8001704:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001706:	f107 031c 	add.w	r3, r7, #28
 800170a:	4619      	mov	r1, r3
 800170c:	4822      	ldr	r0, [pc, #136]	; (8001798 <MX_GPIO_Init+0x19c>)
 800170e:	f001 fa6f 	bl	8002bf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 8001712:	2340      	movs	r3, #64	; 0x40
 8001714:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001716:	2301      	movs	r3, #1
 8001718:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171a:	2300      	movs	r3, #0
 800171c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171e:	2300      	movs	r3, #0
 8001720:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 8001722:	f107 031c 	add.w	r3, r7, #28
 8001726:	4619      	mov	r1, r3
 8001728:	4818      	ldr	r0, [pc, #96]	; (800178c <MX_GPIO_Init+0x190>)
 800172a:	f001 fa61 	bl	8002bf0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800172e:	f244 0381 	movw	r3, #16513	; 0x4081
 8001732:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001734:	2301      	movs	r3, #1
 8001736:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001738:	2300      	movs	r3, #0
 800173a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800173c:	2300      	movs	r3, #0
 800173e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001740:	f107 031c 	add.w	r3, r7, #28
 8001744:	4619      	mov	r1, r3
 8001746:	4812      	ldr	r0, [pc, #72]	; (8001790 <MX_GPIO_Init+0x194>)
 8001748:	f001 fa52 	bl	8002bf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800174c:	2340      	movs	r3, #64	; 0x40
 800174e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001750:	2301      	movs	r3, #1
 8001752:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001754:	2300      	movs	r3, #0
 8001756:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001758:	2300      	movs	r3, #0
 800175a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800175c:	f107 031c 	add.w	r3, r7, #28
 8001760:	4619      	mov	r1, r3
 8001762:	480c      	ldr	r0, [pc, #48]	; (8001794 <MX_GPIO_Init+0x198>)
 8001764:	f001 fa44 	bl	8002bf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001768:	2380      	movs	r3, #128	; 0x80
 800176a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800176c:	2300      	movs	r3, #0
 800176e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001770:	2300      	movs	r3, #0
 8001772:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001774:	f107 031c 	add.w	r3, r7, #28
 8001778:	4619      	mov	r1, r3
 800177a:	4806      	ldr	r0, [pc, #24]	; (8001794 <MX_GPIO_Init+0x198>)
 800177c:	f001 fa38 	bl	8002bf0 <HAL_GPIO_Init>

}
 8001780:	bf00      	nop
 8001782:	3730      	adds	r7, #48	; 0x30
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	40023800 	.word	0x40023800
 800178c:	40020000 	.word	0x40020000
 8001790:	40020400 	.word	0x40020400
 8001794:	40021800 	.word	0x40021800
 8001798:	40020800 	.word	0x40020800

0800179c <getDataFromUart>:


//const uint8_t gpsCmds[] = {"GNGSA", "GNGLL", "GNGGA", "GPTXT", "GNZDA", "GNVTG", "GNRMC", "GPGSV", "BDGSV"};
char gpsBuffer[600] = {0};

void getDataFromUart(gpsDevice* gps){
 800179c:	b580      	push	{r7, lr}
 800179e:	b082      	sub	sp, #8
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
	  HAL_UART_Receive(&huart6, &gps->buffer, 600, 1000);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	1d19      	adds	r1, r3, #4
 80017a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017ac:	f44f 7216 	mov.w	r2, #600	; 0x258
 80017b0:	4803      	ldr	r0, [pc, #12]	; (80017c0 <getDataFromUart+0x24>)
 80017b2:	f004 fc3a 	bl	800602a <HAL_UART_Receive>
//	  HAL_UART_Receive(&huart6, &gpsModule.buffer, 600, 1000);
}
 80017b6:	bf00      	nop
 80017b8:	3708      	adds	r7, #8
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20003268 	.word	0x20003268

080017c4 <initGps>:

gpsDevice initGps(UART_HandleTypeDef* uartPort){
 80017c4:	b580      	push	{r7, lr}
 80017c6:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	f507 731a 	add.w	r3, r7, #616	; 0x268
 80017d0:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80017d4:	6018      	str	r0, [r3, #0]
 80017d6:	f507 731a 	add.w	r3, r7, #616	; 0x268
 80017da:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 80017de:	6019      	str	r1, [r3, #0]
	gpsDevice gpsModule;
	gpsModule.uartPort = uartPort;
 80017e0:	f507 731a 	add.w	r3, r7, #616	; 0x268
 80017e4:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 80017e8:	f507 721a 	add.w	r2, r7, #616	; 0x268
 80017ec:	f5a2 721a 	sub.w	r2, r2, #616	; 0x268
 80017f0:	6812      	ldr	r2, [r2, #0]
 80017f2:	601a      	str	r2, [r3, #0]
	strncpy(&gpsModule.buffer, 0, 600);
 80017f4:	f107 0308 	add.w	r3, r7, #8
 80017f8:	3304      	adds	r3, #4
 80017fa:	f44f 7216 	mov.w	r2, #600	; 0x258
 80017fe:	2100      	movs	r1, #0
 8001800:	4618      	mov	r0, r3
 8001802:	f006 f8ec 	bl	80079de <strncpy>
	gpsModule.getData = &getDataFromUart;
 8001806:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800180a:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 800180e:	4a0e      	ldr	r2, [pc, #56]	; (8001848 <initGps+0x84>)
 8001810:	f8c3 225c 	str.w	r2, [r3, #604]	; 0x25c
	return(gpsModule);
 8001814:	f507 731a 	add.w	r3, r7, #616	; 0x268
 8001818:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 800181c:	681a      	ldr	r2, [r3, #0]
 800181e:	f507 731a 	add.w	r3, r7, #616	; 0x268
 8001822:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 8001826:	4610      	mov	r0, r2
 8001828:	4619      	mov	r1, r3
 800182a:	f44f 7318 	mov.w	r3, #608	; 0x260
 800182e:	461a      	mov	r2, r3
 8001830:	f005 fbf2 	bl	8007018 <memcpy>
}
 8001834:	f507 731a 	add.w	r3, r7, #616	; 0x268
 8001838:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 800183c:	6818      	ldr	r0, [r3, #0]
 800183e:	f507 771a 	add.w	r7, r7, #616	; 0x268
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	0800179d 	.word	0x0800179d

0800184c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001850:	4b1b      	ldr	r3, [pc, #108]	; (80018c0 <MX_I2C1_Init+0x74>)
 8001852:	4a1c      	ldr	r2, [pc, #112]	; (80018c4 <MX_I2C1_Init+0x78>)
 8001854:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001856:	4b1a      	ldr	r3, [pc, #104]	; (80018c0 <MX_I2C1_Init+0x74>)
 8001858:	4a1b      	ldr	r2, [pc, #108]	; (80018c8 <MX_I2C1_Init+0x7c>)
 800185a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800185c:	4b18      	ldr	r3, [pc, #96]	; (80018c0 <MX_I2C1_Init+0x74>)
 800185e:	2200      	movs	r2, #0
 8001860:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001862:	4b17      	ldr	r3, [pc, #92]	; (80018c0 <MX_I2C1_Init+0x74>)
 8001864:	2200      	movs	r2, #0
 8001866:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001868:	4b15      	ldr	r3, [pc, #84]	; (80018c0 <MX_I2C1_Init+0x74>)
 800186a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800186e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001870:	4b13      	ldr	r3, [pc, #76]	; (80018c0 <MX_I2C1_Init+0x74>)
 8001872:	2200      	movs	r2, #0
 8001874:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001876:	4b12      	ldr	r3, [pc, #72]	; (80018c0 <MX_I2C1_Init+0x74>)
 8001878:	2200      	movs	r2, #0
 800187a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800187c:	4b10      	ldr	r3, [pc, #64]	; (80018c0 <MX_I2C1_Init+0x74>)
 800187e:	2200      	movs	r2, #0
 8001880:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001882:	4b0f      	ldr	r3, [pc, #60]	; (80018c0 <MX_I2C1_Init+0x74>)
 8001884:	2200      	movs	r2, #0
 8001886:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001888:	480d      	ldr	r0, [pc, #52]	; (80018c0 <MX_I2C1_Init+0x74>)
 800188a:	f001 fb91 	bl	8002fb0 <HAL_I2C_Init>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001894:	f000 fb58 	bl	8001f48 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001898:	2100      	movs	r1, #0
 800189a:	4809      	ldr	r0, [pc, #36]	; (80018c0 <MX_I2C1_Init+0x74>)
 800189c:	f002 fb47 	bl	8003f2e <HAL_I2CEx_ConfigAnalogFilter>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80018a6:	f000 fb4f 	bl	8001f48 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80018aa:	2100      	movs	r1, #0
 80018ac:	4804      	ldr	r0, [pc, #16]	; (80018c0 <MX_I2C1_Init+0x74>)
 80018ae:	f002 fb7a 	bl	8003fa6 <HAL_I2CEx_ConfigDigitalFilter>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d001      	beq.n	80018bc <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80018b8:	f000 fb46 	bl	8001f48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80018bc:	bf00      	nop
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	20000200 	.word	0x20000200
 80018c4:	40005400 	.word	0x40005400
 80018c8:	000186a0 	.word	0x000186a0

080018cc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b08a      	sub	sp, #40	; 0x28
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d4:	f107 0314 	add.w	r3, r7, #20
 80018d8:	2200      	movs	r2, #0
 80018da:	601a      	str	r2, [r3, #0]
 80018dc:	605a      	str	r2, [r3, #4]
 80018de:	609a      	str	r2, [r3, #8]
 80018e0:	60da      	str	r2, [r3, #12]
 80018e2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a19      	ldr	r2, [pc, #100]	; (8001950 <HAL_I2C_MspInit+0x84>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d12c      	bne.n	8001948 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ee:	2300      	movs	r3, #0
 80018f0:	613b      	str	r3, [r7, #16]
 80018f2:	4b18      	ldr	r3, [pc, #96]	; (8001954 <HAL_I2C_MspInit+0x88>)
 80018f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f6:	4a17      	ldr	r2, [pc, #92]	; (8001954 <HAL_I2C_MspInit+0x88>)
 80018f8:	f043 0302 	orr.w	r3, r3, #2
 80018fc:	6313      	str	r3, [r2, #48]	; 0x30
 80018fe:	4b15      	ldr	r3, [pc, #84]	; (8001954 <HAL_I2C_MspInit+0x88>)
 8001900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001902:	f003 0302 	and.w	r3, r3, #2
 8001906:	613b      	str	r3, [r7, #16]
 8001908:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800190a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800190e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001910:	2312      	movs	r3, #18
 8001912:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001914:	2300      	movs	r3, #0
 8001916:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001918:	2303      	movs	r3, #3
 800191a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800191c:	2304      	movs	r3, #4
 800191e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001920:	f107 0314 	add.w	r3, r7, #20
 8001924:	4619      	mov	r1, r3
 8001926:	480c      	ldr	r0, [pc, #48]	; (8001958 <HAL_I2C_MspInit+0x8c>)
 8001928:	f001 f962 	bl	8002bf0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800192c:	2300      	movs	r3, #0
 800192e:	60fb      	str	r3, [r7, #12]
 8001930:	4b08      	ldr	r3, [pc, #32]	; (8001954 <HAL_I2C_MspInit+0x88>)
 8001932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001934:	4a07      	ldr	r2, [pc, #28]	; (8001954 <HAL_I2C_MspInit+0x88>)
 8001936:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800193a:	6413      	str	r3, [r2, #64]	; 0x40
 800193c:	4b05      	ldr	r3, [pc, #20]	; (8001954 <HAL_I2C_MspInit+0x88>)
 800193e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001940:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001944:	60fb      	str	r3, [r7, #12]
 8001946:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001948:	bf00      	nop
 800194a:	3728      	adds	r7, #40	; 0x28
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	40005400 	.word	0x40005400
 8001954:	40023800 	.word	0x40023800
 8001958:	40020400 	.word	0x40020400

0800195c <reverse_uint8>:
void lcdClear(void){
  HAL_GPIO_WritePin(SMLCD_SCS_PORT, SMLCD_SCS_PIN, GPIO_PIN_SET);
  HAL_SPI_Transmit(&SMLCD_SPI_PORT, (uint8_t *)clearCmd, 2, 150);
  HAL_GPIO_WritePin(SMLCD_SCS_PORT, SMLCD_SCS_PIN, GPIO_PIN_RESET);
}
uint8_t reverse_uint8(uint8_t re){
 800195c:	b480      	push	{r7}
 800195e:	b085      	sub	sp, #20
 8001960:	af00      	add	r7, sp, #0
 8001962:	4603      	mov	r3, r0
 8001964:	71fb      	strb	r3, [r7, #7]
//	return(uint8_t)(__RBIT(re) >> 24);
	uint8_t times = 7;
 8001966:	2307      	movs	r3, #7
 8001968:	73fb      	strb	r3, [r7, #15]
	uint8_t tmp = 0;
 800196a:	2300      	movs	r3, #0
 800196c:	737b      	strb	r3, [r7, #13]
	uint8_t result = re & 1;
 800196e:	79fb      	ldrb	r3, [r7, #7]
 8001970:	f003 0301 	and.w	r3, r3, #1
 8001974:	73bb      	strb	r3, [r7, #14]
	while(times > 0){
 8001976:	e010      	b.n	800199a <reverse_uint8+0x3e>
		result = result << 1;
 8001978:	7bbb      	ldrb	r3, [r7, #14]
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	73bb      	strb	r3, [r7, #14]
		re = re >> 1;
 800197e:	79fb      	ldrb	r3, [r7, #7]
 8001980:	085b      	lsrs	r3, r3, #1
 8001982:	71fb      	strb	r3, [r7, #7]
		tmp = re & 1;
 8001984:	79fb      	ldrb	r3, [r7, #7]
 8001986:	f003 0301 	and.w	r3, r3, #1
 800198a:	737b      	strb	r3, [r7, #13]
		result |= tmp;
 800198c:	7bba      	ldrb	r2, [r7, #14]
 800198e:	7b7b      	ldrb	r3, [r7, #13]
 8001990:	4313      	orrs	r3, r2
 8001992:	73bb      	strb	r3, [r7, #14]
		times--;
 8001994:	7bfb      	ldrb	r3, [r7, #15]
 8001996:	3b01      	subs	r3, #1
 8001998:	73fb      	strb	r3, [r7, #15]
	while(times > 0){
 800199a:	7bfb      	ldrb	r3, [r7, #15]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d1eb      	bne.n	8001978 <reverse_uint8+0x1c>
	}
	return((uint8_t)result);
 80019a0:	7bbb      	ldrb	r3, [r7, #14]
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3714      	adds	r7, #20
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
	...

080019b0 <lcdClearBuffer>:

static uint8_t lcdBuffer[(SCR_W * SCR_H) >> 3] = {0x00};
static uint8_t allowUpdate = 1;
uint8_t lineAddress1[2] = {0x80, 0x00};

void lcdClearBuffer(){
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
	updateSetting(0);
 80019b6:	2000      	movs	r0, #0
 80019b8:	f000 f824 	bl	8001a04 <updateSetting>
	for(uint8_t i = 0; i < SCR_H; i++){
 80019bc:	2300      	movs	r3, #0
 80019be:	71fb      	strb	r3, [r7, #7]
 80019c0:	e014      	b.n	80019ec <lcdClearBuffer+0x3c>
		for(uint16_t j = 0; j < SCR_W/8; j++){
 80019c2:	2300      	movs	r3, #0
 80019c4:	80bb      	strh	r3, [r7, #4]
 80019c6:	e00b      	b.n	80019e0 <lcdClearBuffer+0x30>
			lcdBuffer[i*SCR_W/8+j] = 0xFF;
 80019c8:	79fb      	ldrb	r3, [r7, #7]
 80019ca:	2232      	movs	r2, #50	; 0x32
 80019cc:	fb03 f202 	mul.w	r2, r3, r2
 80019d0:	88bb      	ldrh	r3, [r7, #4]
 80019d2:	4413      	add	r3, r2
 80019d4:	4a0a      	ldr	r2, [pc, #40]	; (8001a00 <lcdClearBuffer+0x50>)
 80019d6:	21ff      	movs	r1, #255	; 0xff
 80019d8:	54d1      	strb	r1, [r2, r3]
		for(uint16_t j = 0; j < SCR_W/8; j++){
 80019da:	88bb      	ldrh	r3, [r7, #4]
 80019dc:	3301      	adds	r3, #1
 80019de:	80bb      	strh	r3, [r7, #4]
 80019e0:	88bb      	ldrh	r3, [r7, #4]
 80019e2:	2b31      	cmp	r3, #49	; 0x31
 80019e4:	d9f0      	bls.n	80019c8 <lcdClearBuffer+0x18>
	for(uint8_t i = 0; i < SCR_H; i++){
 80019e6:	79fb      	ldrb	r3, [r7, #7]
 80019e8:	3301      	adds	r3, #1
 80019ea:	71fb      	strb	r3, [r7, #7]
 80019ec:	79fb      	ldrb	r3, [r7, #7]
 80019ee:	2bef      	cmp	r3, #239	; 0xef
 80019f0:	d9e7      	bls.n	80019c2 <lcdClearBuffer+0x12>
//			} else {
//				lcdBuffer[i*SCR_W/8+j] = 0x55;
//			}
		}
	}
	updateSetting(1);
 80019f2:	2001      	movs	r0, #1
 80019f4:	f000 f806 	bl	8001a04 <updateSetting>
}
 80019f8:	bf00      	nop
 80019fa:	3708      	adds	r7, #8
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	20000258 	.word	0x20000258

08001a04 <updateSetting>:

void updateSetting(uint8_t state){
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	71fb      	strb	r3, [r7, #7]
	allowUpdate = state;
 8001a0e:	4a04      	ldr	r2, [pc, #16]	; (8001a20 <updateSetting+0x1c>)
 8001a10:	79fb      	ldrb	r3, [r7, #7]
 8001a12:	7013      	strb	r3, [r2, #0]
}
 8001a14:	bf00      	nop
 8001a16:	370c      	adds	r7, #12
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr
 8001a20:	20000000 	.word	0x20000000

08001a24 <lcdPutChar>:
//		lcdBuffer[bufferLoc + 2] &= ~((dataBlock2 << (8 - offset)) | (dataBlock3 >> offset));
//		lcdBuffer[bufferLoc + 3] &= ~(dataBlock3 << (8 - offset));
//	}
//
//}
void lcdPutChar(uint16_t x, uint8_t y, char chr, const Font_TypeDef *font){
 8001a24:	b480      	push	{r7}
 8001a26:	b087      	sub	sp, #28
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	603b      	str	r3, [r7, #0]
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	80fb      	strh	r3, [r7, #6]
 8001a30:	460b      	mov	r3, r1
 8001a32:	717b      	strb	r3, [r7, #5]
 8001a34:	4613      	mov	r3, r2
 8001a36:	713b      	strb	r3, [r7, #4]
	// If the specified character code is out of bounds should substitute the code of the "unknown" character
	if ((chr < font->font_MinChar) || (chr > font->font_MaxChar)) {
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	795b      	ldrb	r3, [r3, #5]
 8001a3c:	793a      	ldrb	r2, [r7, #4]
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	d304      	bcc.n	8001a4c <lcdPutChar+0x28>
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	799b      	ldrb	r3, [r3, #6]
 8001a46:	793a      	ldrb	r2, [r7, #4]
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	d902      	bls.n	8001a52 <lcdPutChar+0x2e>
		chr = font->font_UnknownChar;
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	79db      	ldrb	r3, [r3, #7]
 8001a50:	713b      	strb	r3, [r7, #4]
	}
	uint8_t offset = x % 8;
 8001a52:	88fb      	ldrh	r3, [r7, #6]
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	f003 0307 	and.w	r3, r3, #7
 8001a5a:	753b      	strb	r3, [r7, #20]
	uint8_t xBlock = x >> 3;
 8001a5c:	88fb      	ldrh	r3, [r7, #6]
 8001a5e:	08db      	lsrs	r3, r3, #3
 8001a60:	b29b      	uxth	r3, r3
 8001a62:	74fb      	strb	r3, [r7, #19]
	uint8_t bytesInLine = (font->font_BPC/font->font_Height);
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	885b      	ldrh	r3, [r3, #2]
 8001a68:	461a      	mov	r2, r3
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	785b      	ldrb	r3, [r3, #1]
 8001a6e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001a72:	74bb      	strb	r3, [r7, #18]
	for(uint8_t j = 0; j < (font->font_Height); j++){
 8001a74:	2300      	movs	r3, #0
 8001a76:	75fb      	strb	r3, [r7, #23]
 8001a78:	e09d      	b.n	8001bb6 <lcdPutChar+0x192>
		uint16_t bufferLoc = (y+j)*SCR_W/8+xBlock;
 8001a7a:	797a      	ldrb	r2, [r7, #5]
 8001a7c:	7dfb      	ldrb	r3, [r7, #23]
 8001a7e:	4413      	add	r3, r2
 8001a80:	b29b      	uxth	r3, r3
 8001a82:	461a      	mov	r2, r3
 8001a84:	0092      	lsls	r2, r2, #2
 8001a86:	4413      	add	r3, r2
 8001a88:	461a      	mov	r2, r3
 8001a8a:	0091      	lsls	r1, r2, #2
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	460b      	mov	r3, r1
 8001a90:	4413      	add	r3, r2
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	b29a      	uxth	r2, r3
 8001a96:	7cfb      	ldrb	r3, [r7, #19]
 8001a98:	b29b      	uxth	r3, r3
 8001a9a:	4413      	add	r3, r2
 8001a9c:	823b      	strh	r3, [r7, #16]
		uint32_t characterLoc = (chr-(font->font_MinChar))*(font->font_BPC)+j*bytesInLine;
 8001a9e:	793b      	ldrb	r3, [r7, #4]
 8001aa0:	683a      	ldr	r2, [r7, #0]
 8001aa2:	7952      	ldrb	r2, [r2, #5]
 8001aa4:	1a9b      	subs	r3, r3, r2
 8001aa6:	683a      	ldr	r2, [r7, #0]
 8001aa8:	8852      	ldrh	r2, [r2, #2]
 8001aaa:	fb03 f202 	mul.w	r2, r3, r2
 8001aae:	7dfb      	ldrb	r3, [r7, #23]
 8001ab0:	7cb9      	ldrb	r1, [r7, #18]
 8001ab2:	fb01 f303 	mul.w	r3, r1, r3
 8001ab6:	4413      	add	r3, r2
 8001ab8:	60fb      	str	r3, [r7, #12]
		uint8_t dataBlock = (font->font_Data[characterLoc]) >> offset;
 8001aba:	683a      	ldr	r2, [r7, #0]
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	4413      	add	r3, r2
 8001ac0:	3308      	adds	r3, #8
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	7d3b      	ldrb	r3, [r7, #20]
 8001ac8:	fa42 f303 	asr.w	r3, r2, r3
 8001acc:	75bb      	strb	r3, [r7, #22]
		lcdBuffer[bufferLoc] &= ~dataBlock;
 8001ace:	8a3b      	ldrh	r3, [r7, #16]
 8001ad0:	4a3f      	ldr	r2, [pc, #252]	; (8001bd0 <lcdPutChar+0x1ac>)
 8001ad2:	5cd3      	ldrb	r3, [r2, r3]
 8001ad4:	b25a      	sxtb	r2, r3
 8001ad6:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001ada:	43db      	mvns	r3, r3
 8001adc:	b25b      	sxtb	r3, r3
 8001ade:	4013      	ands	r3, r2
 8001ae0:	b25a      	sxtb	r2, r3
 8001ae2:	8a3b      	ldrh	r3, [r7, #16]
 8001ae4:	b2d1      	uxtb	r1, r2
 8001ae6:	4a3a      	ldr	r2, [pc, #232]	; (8001bd0 <lcdPutChar+0x1ac>)
 8001ae8:	54d1      	strb	r1, [r2, r3]
		dataBlock = (font->font_Data[characterLoc] & (0xFF >> (8 - offset)));
 8001aea:	683a      	ldr	r2, [r7, #0]
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	4413      	add	r3, r2
 8001af0:	3308      	adds	r3, #8
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	b25a      	sxtb	r2, r3
 8001af6:	7d3b      	ldrb	r3, [r7, #20]
 8001af8:	f1c3 0308 	rsb	r3, r3, #8
 8001afc:	21ff      	movs	r1, #255	; 0xff
 8001afe:	fa41 f303 	asr.w	r3, r1, r3
 8001b02:	b25b      	sxtb	r3, r3
 8001b04:	4013      	ands	r3, r2
 8001b06:	b25b      	sxtb	r3, r3
 8001b08:	75bb      	strb	r3, [r7, #22]
		for(uint8_t i = 1; i <= (font->font_Width)>>3; i++){
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	757b      	strb	r3, [r7, #21]
 8001b0e:	e029      	b.n	8001b64 <lcdPutChar+0x140>
			uint8_t newDataBlock = font->font_Data[characterLoc + i];
 8001b10:	7d7a      	ldrb	r2, [r7, #21]
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	4413      	add	r3, r2
 8001b16:	683a      	ldr	r2, [r7, #0]
 8001b18:	4413      	add	r3, r2
 8001b1a:	7a1b      	ldrb	r3, [r3, #8]
 8001b1c:	72fb      	strb	r3, [r7, #11]
			lcdBuffer[bufferLoc + i] &= ~((dataBlock << (8 - offset)) | (newDataBlock >> offset));
 8001b1e:	8a3a      	ldrh	r2, [r7, #16]
 8001b20:	7d7b      	ldrb	r3, [r7, #21]
 8001b22:	4413      	add	r3, r2
 8001b24:	4a2a      	ldr	r2, [pc, #168]	; (8001bd0 <lcdPutChar+0x1ac>)
 8001b26:	5cd3      	ldrb	r3, [r2, r3]
 8001b28:	b25a      	sxtb	r2, r3
 8001b2a:	7db9      	ldrb	r1, [r7, #22]
 8001b2c:	7d3b      	ldrb	r3, [r7, #20]
 8001b2e:	f1c3 0308 	rsb	r3, r3, #8
 8001b32:	fa01 f303 	lsl.w	r3, r1, r3
 8001b36:	b259      	sxtb	r1, r3
 8001b38:	7af8      	ldrb	r0, [r7, #11]
 8001b3a:	7d3b      	ldrb	r3, [r7, #20]
 8001b3c:	fa40 f303 	asr.w	r3, r0, r3
 8001b40:	b25b      	sxtb	r3, r3
 8001b42:	430b      	orrs	r3, r1
 8001b44:	b25b      	sxtb	r3, r3
 8001b46:	43db      	mvns	r3, r3
 8001b48:	b25b      	sxtb	r3, r3
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	b259      	sxtb	r1, r3
 8001b4e:	8a3a      	ldrh	r2, [r7, #16]
 8001b50:	7d7b      	ldrb	r3, [r7, #21]
 8001b52:	4413      	add	r3, r2
 8001b54:	b2c9      	uxtb	r1, r1
 8001b56:	4a1e      	ldr	r2, [pc, #120]	; (8001bd0 <lcdPutChar+0x1ac>)
 8001b58:	54d1      	strb	r1, [r2, r3]
			dataBlock = newDataBlock;
 8001b5a:	7afb      	ldrb	r3, [r7, #11]
 8001b5c:	75bb      	strb	r3, [r7, #22]
		for(uint8_t i = 1; i <= (font->font_Width)>>3; i++){
 8001b5e:	7d7b      	ldrb	r3, [r7, #21]
 8001b60:	3301      	adds	r3, #1
 8001b62:	757b      	strb	r3, [r7, #21]
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	08db      	lsrs	r3, r3, #3
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	7d7a      	ldrb	r2, [r7, #21]
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	d9ce      	bls.n	8001b10 <lcdPutChar+0xec>
		}
		lcdBuffer[bufferLoc + ((font->font_Width)>>3) + 1] &= ~(dataBlock << (8-offset));
 8001b72:	8a3b      	ldrh	r3, [r7, #16]
 8001b74:	683a      	ldr	r2, [r7, #0]
 8001b76:	7812      	ldrb	r2, [r2, #0]
 8001b78:	08d2      	lsrs	r2, r2, #3
 8001b7a:	b2d2      	uxtb	r2, r2
 8001b7c:	4413      	add	r3, r2
 8001b7e:	3301      	adds	r3, #1
 8001b80:	4a13      	ldr	r2, [pc, #76]	; (8001bd0 <lcdPutChar+0x1ac>)
 8001b82:	5cd3      	ldrb	r3, [r2, r3]
 8001b84:	b25a      	sxtb	r2, r3
 8001b86:	7db9      	ldrb	r1, [r7, #22]
 8001b88:	7d3b      	ldrb	r3, [r7, #20]
 8001b8a:	f1c3 0308 	rsb	r3, r3, #8
 8001b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b92:	b25b      	sxtb	r3, r3
 8001b94:	43db      	mvns	r3, r3
 8001b96:	b25b      	sxtb	r3, r3
 8001b98:	4013      	ands	r3, r2
 8001b9a:	b259      	sxtb	r1, r3
 8001b9c:	8a3b      	ldrh	r3, [r7, #16]
 8001b9e:	683a      	ldr	r2, [r7, #0]
 8001ba0:	7812      	ldrb	r2, [r2, #0]
 8001ba2:	08d2      	lsrs	r2, r2, #3
 8001ba4:	b2d2      	uxtb	r2, r2
 8001ba6:	4413      	add	r3, r2
 8001ba8:	3301      	adds	r3, #1
 8001baa:	b2c9      	uxtb	r1, r1
 8001bac:	4a08      	ldr	r2, [pc, #32]	; (8001bd0 <lcdPutChar+0x1ac>)
 8001bae:	54d1      	strb	r1, [r2, r3]
	for(uint8_t j = 0; j < (font->font_Height); j++){
 8001bb0:	7dfb      	ldrb	r3, [r7, #23]
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	75fb      	strb	r3, [r7, #23]
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	785b      	ldrb	r3, [r3, #1]
 8001bba:	7dfa      	ldrb	r2, [r7, #23]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	f4ff af5c 	bcc.w	8001a7a <lcdPutChar+0x56>
	}

}
 8001bc2:	bf00      	nop
 8001bc4:	bf00      	nop
 8001bc6:	371c      	adds	r7, #28
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr
 8001bd0:	20000258 	.word	0x20000258

08001bd4 <lcdPutStr>:

void lcdPutStr(uint16_t x, uint8_t y, const char *chr, const Font_TypeDef *font){
 8001bd4:	b590      	push	{r4, r7, lr}
 8001bd6:	b087      	sub	sp, #28
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	60ba      	str	r2, [r7, #8]
 8001bdc:	607b      	str	r3, [r7, #4]
 8001bde:	4603      	mov	r3, r0
 8001be0:	81fb      	strh	r3, [r7, #14]
 8001be2:	460b      	mov	r3, r1
 8001be4:	737b      	strb	r3, [r7, #13]
	for(uint8_t i = 0; i < strlen(chr); i++){
 8001be6:	2300      	movs	r3, #0
 8001be8:	75fb      	strb	r3, [r7, #23]
 8001bea:	e01a      	b.n	8001c22 <lcdPutStr+0x4e>
		  lcdPutChar(x+font->font_Width*i, y*font->font_Height, chr[i], font);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	b29a      	uxth	r2, r3
 8001bf2:	7dfb      	ldrb	r3, [r7, #23]
 8001bf4:	b29b      	uxth	r3, r3
 8001bf6:	fb12 f303 	smulbb	r3, r2, r3
 8001bfa:	b29a      	uxth	r2, r3
 8001bfc:	89fb      	ldrh	r3, [r7, #14]
 8001bfe:	4413      	add	r3, r2
 8001c00:	b298      	uxth	r0, r3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	785b      	ldrb	r3, [r3, #1]
 8001c06:	7b7a      	ldrb	r2, [r7, #13]
 8001c08:	fb12 f303 	smulbb	r3, r2, r3
 8001c0c:	b2d9      	uxtb	r1, r3
 8001c0e:	7dfb      	ldrb	r3, [r7, #23]
 8001c10:	68ba      	ldr	r2, [r7, #8]
 8001c12:	4413      	add	r3, r2
 8001c14:	781a      	ldrb	r2, [r3, #0]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	f7ff ff04 	bl	8001a24 <lcdPutChar>
	for(uint8_t i = 0; i < strlen(chr); i++){
 8001c1c:	7dfb      	ldrb	r3, [r7, #23]
 8001c1e:	3301      	adds	r3, #1
 8001c20:	75fb      	strb	r3, [r7, #23]
 8001c22:	7dfc      	ldrb	r4, [r7, #23]
 8001c24:	68b8      	ldr	r0, [r7, #8]
 8001c26:	f7fe fae3 	bl	80001f0 <strlen>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	429c      	cmp	r4, r3
 8001c2e:	d3dd      	bcc.n	8001bec <lcdPutStr+0x18>
//		  HAL_Delay(1);
		  }
}
 8001c30:	bf00      	nop
 8001c32:	bf00      	nop
 8001c34:	371c      	adds	r7, #28
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd90      	pop	{r4, r7, pc}
	...

08001c3c <lcdRefresh>:
	}
	lcdBuffer[y*SCR_W/8+x1block] = firstBlock;
	lcdBuffer[y*SCR_W/8+x2block] = lastBlock;

}
void lcdRefresh(void){
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
	if(allowUpdate){
 8001c42:	4b1d      	ldr	r3, [pc, #116]	; (8001cb8 <lcdRefresh+0x7c>)
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d032      	beq.n	8001cb0 <lcdRefresh+0x74>
		SMLCD_SCS_H;
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	2140      	movs	r1, #64	; 0x40
 8001c4e:	481b      	ldr	r0, [pc, #108]	; (8001cbc <lcdRefresh+0x80>)
 8001c50:	f001 f97a 	bl	8002f48 <HAL_GPIO_WritePin>
		for(uint8_t i = 1; i <= SCR_H+1; i++){
 8001c54:	2301      	movs	r3, #1
 8001c56:	71fb      	strb	r3, [r7, #7]
 8001c58:	e01c      	b.n	8001c94 <lcdRefresh+0x58>
			lineAddress1[1] = reverse_uint8(i);
 8001c5a:	79fb      	ldrb	r3, [r7, #7]
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7ff fe7d 	bl	800195c <reverse_uint8>
 8001c62:	4603      	mov	r3, r0
 8001c64:	461a      	mov	r2, r3
 8001c66:	4b16      	ldr	r3, [pc, #88]	; (8001cc0 <lcdRefresh+0x84>)
 8001c68:	705a      	strb	r2, [r3, #1]
			HAL_SPI_Transmit(&SMLCD_SPI_PORT, (uint8_t *)lineAddress1, 2, 150);
 8001c6a:	2396      	movs	r3, #150	; 0x96
 8001c6c:	2202      	movs	r2, #2
 8001c6e:	4914      	ldr	r1, [pc, #80]	; (8001cc0 <lcdRefresh+0x84>)
 8001c70:	4814      	ldr	r0, [pc, #80]	; (8001cc4 <lcdRefresh+0x88>)
 8001c72:	f002 fef8 	bl	8004a66 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&SMLCD_SPI_PORT, (uint8_t *)(&lcdBuffer[(i-1)*50]), 50, 150);
 8001c76:	79fb      	ldrb	r3, [r7, #7]
 8001c78:	3b01      	subs	r3, #1
 8001c7a:	2232      	movs	r2, #50	; 0x32
 8001c7c:	fb02 f303 	mul.w	r3, r2, r3
 8001c80:	4a11      	ldr	r2, [pc, #68]	; (8001cc8 <lcdRefresh+0x8c>)
 8001c82:	1899      	adds	r1, r3, r2
 8001c84:	2396      	movs	r3, #150	; 0x96
 8001c86:	2232      	movs	r2, #50	; 0x32
 8001c88:	480e      	ldr	r0, [pc, #56]	; (8001cc4 <lcdRefresh+0x88>)
 8001c8a:	f002 feec 	bl	8004a66 <HAL_SPI_Transmit>
		for(uint8_t i = 1; i <= SCR_H+1; i++){
 8001c8e:	79fb      	ldrb	r3, [r7, #7]
 8001c90:	3301      	adds	r3, #1
 8001c92:	71fb      	strb	r3, [r7, #7]
 8001c94:	79fb      	ldrb	r3, [r7, #7]
 8001c96:	2bf1      	cmp	r3, #241	; 0xf1
 8001c98:	d9df      	bls.n	8001c5a <lcdRefresh+0x1e>
		}
		HAL_SPI_Transmit(&SMLCD_SPI_PORT, (uint8_t *)dummyBytes, 2, 150);
 8001c9a:	2396      	movs	r3, #150	; 0x96
 8001c9c:	2202      	movs	r2, #2
 8001c9e:	490b      	ldr	r1, [pc, #44]	; (8001ccc <lcdRefresh+0x90>)
 8001ca0:	4808      	ldr	r0, [pc, #32]	; (8001cc4 <lcdRefresh+0x88>)
 8001ca2:	f002 fee0 	bl	8004a66 <HAL_SPI_Transmit>
		SMLCD_SCS_L;
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	2140      	movs	r1, #64	; 0x40
 8001caa:	4804      	ldr	r0, [pc, #16]	; (8001cbc <lcdRefresh+0x80>)
 8001cac:	f001 f94c 	bl	8002f48 <HAL_GPIO_WritePin>
	}
}
 8001cb0:	bf00      	nop
 8001cb2:	3708      	adds	r7, #8
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	20000000 	.word	0x20000000
 8001cbc:	40020000 	.word	0x40020000
 8001cc0:	20000004 	.word	0x20000004
 8001cc4:	20003138 	.word	0x20003138
 8001cc8:	20000258 	.word	0x20000258
 8001ccc:	20000254 	.word	0x20000254

08001cd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	f5ad 7d52 	sub.w	sp, sp, #840	; 0x348
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cd8:	f000 fd50 	bl	800277c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001cdc:	f000 f8aa 	bl	8001e34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ce0:	f7ff fc8c 	bl	80015fc <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001ce4:	f000 fc46 	bl	8002574 <MX_USART3_UART_Init>
  MX_SPI1_Init();
 8001ce8:	f000 f93c 	bl	8001f64 <MX_SPI1_Init>
  MX_TIM1_Init();
 8001cec:	f000 fafc 	bl	80022e8 <MX_TIM1_Init>
  MX_TIM10_Init();
 8001cf0:	f000 fb9c 	bl	800242c <MX_TIM10_Init>
  MX_USART6_UART_Init();
 8001cf4:	f000 fc68 	bl	80025c8 <MX_USART6_UART_Init>
  MX_I2C1_Init();
 8001cf8:	f7ff fda8 	bl	800184c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
//  HAL_UART_Receive_IT(&huart6, &znak, 1);

  //  Initialize VCOMIN pulse on CH1 (PIN PE9) for Sharp Memory LCD
  HAL_TIM_Base_Init(&htim1);
 8001cfc:	4846      	ldr	r0, [pc, #280]	; (8001e18 <main+0x148>)
 8001cfe:	f003 f8b9 	bl	8004e74 <HAL_TIM_Base_Init>
  HAL_TIM_Base_Start_IT(&htim1);
 8001d02:	4845      	ldr	r0, [pc, #276]	; (8001e18 <main+0x148>)
 8001d04:	f003 f906 	bl	8004f14 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001d08:	2100      	movs	r1, #0
 8001d0a:	4843      	ldr	r0, [pc, #268]	; (8001e18 <main+0x148>)
 8001d0c:	f003 f9cc 	bl	80050a8 <HAL_TIM_PWM_Start>
  // Initialize Timer 10 - generating LCD refresh Interrupt
  HAL_TIM_Base_Start_IT(&htim10);
 8001d10:	4842      	ldr	r0, [pc, #264]	; (8001e1c <main+0x14c>)
 8001d12:	f003 f8ff 	bl	8004f14 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  gpsDevice gpsModule;
  gpsModule = initGps(&huart6);
 8001d16:	f507 7352 	add.w	r3, r7, #840	; 0x348
 8001d1a:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 8001d1e:	4940      	ldr	r1, [pc, #256]	; (8001e20 <main+0x150>)
 8001d20:	4618      	mov	r0, r3
 8001d22:	f7ff fd4f 	bl	80017c4 <initGps>

  bmp_t bmp180module;
//  bmp_t bmp;
  bmp_init(&bmp180module);
 8001d26:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7ff f9f6 	bl	800111c <bmp_init>
//  bmp_init (&bmp);
  lcdClearBuffer();
 8001d30:	f7ff fe3e 	bl	80019b0 <lcdClearBuffer>
  lcdRefresh();
 8001d34:	f7ff ff82 	bl	8001c3c <lcdRefresh>
  while (1)
  {

	  baroDataSet bmpData = getBmpData(&bmp180module);
 8001d38:	f507 7352 	add.w	r3, r7, #840	; 0x348
 8001d3c:	f5a3 732a 	sub.w	r3, r3, #680	; 0x2a8
 8001d40:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001d44:	4611      	mov	r1, r2
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7ff fc0a 	bl	8001560 <getBmpData>

	  char temp[50] = {0};
 8001d4c:	f507 7352 	add.w	r3, r7, #840	; 0x348
 8001d50:	f5a3 7351 	sub.w	r3, r3, #836	; 0x344
 8001d54:	2200      	movs	r2, #0
 8001d56:	601a      	str	r2, [r3, #0]
 8001d58:	3304      	adds	r3, #4
 8001d5a:	222e      	movs	r2, #46	; 0x2e
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f005 f968 	bl	8007034 <memset>
	  char pres[50] = {0};
 8001d64:	f507 7352 	add.w	r3, r7, #840	; 0x348
 8001d68:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	3304      	adds	r3, #4
 8001d72:	222e      	movs	r2, #46	; 0x2e
 8001d74:	2100      	movs	r1, #0
 8001d76:	4618      	mov	r0, r3
 8001d78:	f005 f95c 	bl	8007034 <memset>
	  char alti[50] = {0};
 8001d7c:	f507 7352 	add.w	r3, r7, #840	; 0x348
 8001d80:	f5a3 7337 	sub.w	r3, r3, #732	; 0x2dc
 8001d84:	2200      	movs	r2, #0
 8001d86:	601a      	str	r2, [r3, #0]
 8001d88:	3304      	adds	r3, #4
 8001d8a:	222e      	movs	r2, #46	; 0x2e
 8001d8c:	2100      	movs	r1, #0
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f005 f950 	bl	8007034 <memset>
	  sprintf(&temp, "Temperature: %4.2f degC", bmpData.temperature);
 8001d94:	f507 7352 	add.w	r3, r7, #840	; 0x348
 8001d98:	f5a3 732a 	sub.w	r3, r3, #680	; 0x2a8
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f7fe fbe2 	bl	8000568 <__aeabi_f2d>
 8001da4:	4602      	mov	r2, r0
 8001da6:	460b      	mov	r3, r1
 8001da8:	1d38      	adds	r0, r7, #4
 8001daa:	491e      	ldr	r1, [pc, #120]	; (8001e24 <main+0x154>)
 8001dac:	f005 fdb4 	bl	8007918 <siprintf>
	  sprintf(&pres, "Pressure: %d Pa", bmpData.pressure);
 8001db0:	f507 7352 	add.w	r3, r7, #840	; 0x348
 8001db4:	f5a3 732a 	sub.w	r3, r3, #680	; 0x2a8
 8001db8:	685a      	ldr	r2, [r3, #4]
 8001dba:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001dbe:	491a      	ldr	r1, [pc, #104]	; (8001e28 <main+0x158>)
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f005 fda9 	bl	8007918 <siprintf>
	  sprintf(&alti, "Altitude: %6.2f m", bmpData.altitude);
 8001dc6:	f507 7352 	add.w	r3, r7, #840	; 0x348
 8001dca:	f5a3 732a 	sub.w	r3, r3, #680	; 0x2a8
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7fe fbc9 	bl	8000568 <__aeabi_f2d>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	460b      	mov	r3, r1
 8001dda:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 8001dde:	4913      	ldr	r1, [pc, #76]	; (8001e2c <main+0x15c>)
 8001de0:	f005 fd9a 	bl	8007918 <siprintf>
	  lcdClearBuffer();
 8001de4:	f7ff fde4 	bl	80019b0 <lcdClearBuffer>
	  lcdPutStr(0, 0, temp, font13);
 8001de8:	1d3a      	adds	r2, r7, #4
 8001dea:	4b11      	ldr	r3, [pc, #68]	; (8001e30 <main+0x160>)
 8001dec:	2100      	movs	r1, #0
 8001dee:	2000      	movs	r0, #0
 8001df0:	f7ff fef0 	bl	8001bd4 <lcdPutStr>
	  lcdPutStr(0, 1, pres, font13);
 8001df4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001df8:	4b0d      	ldr	r3, [pc, #52]	; (8001e30 <main+0x160>)
 8001dfa:	2101      	movs	r1, #1
 8001dfc:	2000      	movs	r0, #0
 8001dfe:	f7ff fee9 	bl	8001bd4 <lcdPutStr>
	  lcdPutStr(0, 2, alti, font13);
 8001e02:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8001e06:	4b0a      	ldr	r3, [pc, #40]	; (8001e30 <main+0x160>)
 8001e08:	2102      	movs	r1, #2
 8001e0a:	2000      	movs	r0, #0
 8001e0c:	f7ff fee2 	bl	8001bd4 <lcdPutStr>
	  lcdRefresh();
 8001e10:	f7ff ff14 	bl	8001c3c <lcdRefresh>
  {
 8001e14:	e790      	b.n	8001d38 <main+0x68>
 8001e16:	bf00      	nop
 8001e18:	20003194 	.word	0x20003194
 8001e1c:	200031dc 	.word	0x200031dc
 8001e20:	20003268 	.word	0x20003268
 8001e24:	0800ac6c 	.word	0x0800ac6c
 8001e28:	0800ac84 	.word	0x0800ac84
 8001e2c:	0800ac94 	.word	0x0800ac94
 8001e30:	0800aca8 	.word	0x0800aca8

08001e34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b094      	sub	sp, #80	; 0x50
 8001e38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e3a:	f107 0320 	add.w	r3, r7, #32
 8001e3e:	2230      	movs	r2, #48	; 0x30
 8001e40:	2100      	movs	r1, #0
 8001e42:	4618      	mov	r0, r3
 8001e44:	f005 f8f6 	bl	8007034 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e48:	f107 030c 	add.w	r3, r7, #12
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
 8001e50:	605a      	str	r2, [r3, #4]
 8001e52:	609a      	str	r2, [r3, #8]
 8001e54:	60da      	str	r2, [r3, #12]
 8001e56:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e58:	2300      	movs	r3, #0
 8001e5a:	60bb      	str	r3, [r7, #8]
 8001e5c:	4b28      	ldr	r3, [pc, #160]	; (8001f00 <SystemClock_Config+0xcc>)
 8001e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e60:	4a27      	ldr	r2, [pc, #156]	; (8001f00 <SystemClock_Config+0xcc>)
 8001e62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e66:	6413      	str	r3, [r2, #64]	; 0x40
 8001e68:	4b25      	ldr	r3, [pc, #148]	; (8001f00 <SystemClock_Config+0xcc>)
 8001e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e70:	60bb      	str	r3, [r7, #8]
 8001e72:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e74:	2300      	movs	r3, #0
 8001e76:	607b      	str	r3, [r7, #4]
 8001e78:	4b22      	ldr	r3, [pc, #136]	; (8001f04 <SystemClock_Config+0xd0>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a21      	ldr	r2, [pc, #132]	; (8001f04 <SystemClock_Config+0xd0>)
 8001e7e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001e82:	6013      	str	r3, [r2, #0]
 8001e84:	4b1f      	ldr	r3, [pc, #124]	; (8001f04 <SystemClock_Config+0xd0>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001e8c:	607b      	str	r3, [r7, #4]
 8001e8e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e90:	2301      	movs	r3, #1
 8001e92:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001e94:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001e98:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e9e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001ea2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001ea4:	2304      	movs	r3, #4
 8001ea6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001ea8:	23a8      	movs	r3, #168	; 0xa8
 8001eaa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001eac:	2302      	movs	r3, #2
 8001eae:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001eb0:	2307      	movs	r3, #7
 8001eb2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001eb4:	f107 0320 	add.w	r3, r7, #32
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f002 f8b3 	bl	8004024 <HAL_RCC_OscConfig>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001ec4:	f000 f840 	bl	8001f48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ec8:	230f      	movs	r3, #15
 8001eca:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ecc:	2302      	movs	r3, #2
 8001ece:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001ed4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001ed8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001eda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ede:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001ee0:	f107 030c 	add.w	r3, r7, #12
 8001ee4:	2105      	movs	r1, #5
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f002 fb14 	bl	8004514 <HAL_RCC_ClockConfig>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001ef2:	f000 f829 	bl	8001f48 <Error_Handler>
  }
}
 8001ef6:	bf00      	nop
 8001ef8:	3750      	adds	r7, #80	; 0x50
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	40023800 	.word	0x40023800
 8001f04:	40007000 	.word	0x40007000

08001f08 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM10){
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a05      	ldr	r2, [pc, #20]	; (8001f2c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d103      	bne.n	8001f22 <HAL_TIM_PeriodElapsedCallback+0x1a>
		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8001f1a:	2101      	movs	r1, #1
 8001f1c:	4804      	ldr	r0, [pc, #16]	; (8001f30 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001f1e:	f001 f82c 	bl	8002f7a <HAL_GPIO_TogglePin>
//		lcdRefresh();

	}
}
 8001f22:	bf00      	nop
 8001f24:	3708      	adds	r7, #8
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	40014400 	.word	0x40014400
 8001f30:	40020400 	.word	0x40020400

08001f34 <HAL_UART_RxCpltCallback>:
char currChar, index;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
//		} else {
////			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
//			HAL_UART_Receive_IT(&huart6, &znak,1);
//		}
	}
}
 8001f3c:	bf00      	nop
 8001f3e:	370c      	adds	r7, #12
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr

08001f48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f4c:	b672      	cpsid	i
}
 8001f4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8001f50:	2201      	movs	r2, #1
 8001f52:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f56:	4802      	ldr	r0, [pc, #8]	; (8001f60 <Error_Handler+0x18>)
 8001f58:	f000 fff6 	bl	8002f48 <HAL_GPIO_WritePin>
  while (1)
 8001f5c:	e7fe      	b.n	8001f5c <Error_Handler+0x14>
 8001f5e:	bf00      	nop
 8001f60:	40020400 	.word	0x40020400

08001f64 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001f68:	4b17      	ldr	r3, [pc, #92]	; (8001fc8 <MX_SPI1_Init+0x64>)
 8001f6a:	4a18      	ldr	r2, [pc, #96]	; (8001fcc <MX_SPI1_Init+0x68>)
 8001f6c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001f6e:	4b16      	ldr	r3, [pc, #88]	; (8001fc8 <MX_SPI1_Init+0x64>)
 8001f70:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001f74:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001f76:	4b14      	ldr	r3, [pc, #80]	; (8001fc8 <MX_SPI1_Init+0x64>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f7c:	4b12      	ldr	r3, [pc, #72]	; (8001fc8 <MX_SPI1_Init+0x64>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f82:	4b11      	ldr	r3, [pc, #68]	; (8001fc8 <MX_SPI1_Init+0x64>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f88:	4b0f      	ldr	r3, [pc, #60]	; (8001fc8 <MX_SPI1_Init+0x64>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001f8e:	4b0e      	ldr	r3, [pc, #56]	; (8001fc8 <MX_SPI1_Init+0x64>)
 8001f90:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f94:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001f96:	4b0c      	ldr	r3, [pc, #48]	; (8001fc8 <MX_SPI1_Init+0x64>)
 8001f98:	2220      	movs	r2, #32
 8001f9a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f9c:	4b0a      	ldr	r3, [pc, #40]	; (8001fc8 <MX_SPI1_Init+0x64>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001fa2:	4b09      	ldr	r3, [pc, #36]	; (8001fc8 <MX_SPI1_Init+0x64>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fa8:	4b07      	ldr	r3, [pc, #28]	; (8001fc8 <MX_SPI1_Init+0x64>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001fae:	4b06      	ldr	r3, [pc, #24]	; (8001fc8 <MX_SPI1_Init+0x64>)
 8001fb0:	220a      	movs	r2, #10
 8001fb2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001fb4:	4804      	ldr	r0, [pc, #16]	; (8001fc8 <MX_SPI1_Init+0x64>)
 8001fb6:	f002 fccd 	bl	8004954 <HAL_SPI_Init>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d001      	beq.n	8001fc4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001fc0:	f7ff ffc2 	bl	8001f48 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001fc4:	bf00      	nop
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	20003138 	.word	0x20003138
 8001fcc:	40013000 	.word	0x40013000

08001fd0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b08a      	sub	sp, #40	; 0x28
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd8:	f107 0314 	add.w	r3, r7, #20
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	605a      	str	r2, [r3, #4]
 8001fe2:	609a      	str	r2, [r3, #8]
 8001fe4:	60da      	str	r2, [r3, #12]
 8001fe6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a19      	ldr	r2, [pc, #100]	; (8002054 <HAL_SPI_MspInit+0x84>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d12b      	bne.n	800204a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	613b      	str	r3, [r7, #16]
 8001ff6:	4b18      	ldr	r3, [pc, #96]	; (8002058 <HAL_SPI_MspInit+0x88>)
 8001ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ffa:	4a17      	ldr	r2, [pc, #92]	; (8002058 <HAL_SPI_MspInit+0x88>)
 8001ffc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002000:	6453      	str	r3, [r2, #68]	; 0x44
 8002002:	4b15      	ldr	r3, [pc, #84]	; (8002058 <HAL_SPI_MspInit+0x88>)
 8002004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002006:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800200a:	613b      	str	r3, [r7, #16]
 800200c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800200e:	2300      	movs	r3, #0
 8002010:	60fb      	str	r3, [r7, #12]
 8002012:	4b11      	ldr	r3, [pc, #68]	; (8002058 <HAL_SPI_MspInit+0x88>)
 8002014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002016:	4a10      	ldr	r2, [pc, #64]	; (8002058 <HAL_SPI_MspInit+0x88>)
 8002018:	f043 0301 	orr.w	r3, r3, #1
 800201c:	6313      	str	r3, [r2, #48]	; 0x30
 800201e:	4b0e      	ldr	r3, [pc, #56]	; (8002058 <HAL_SPI_MspInit+0x88>)
 8002020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002022:	f003 0301 	and.w	r3, r3, #1
 8002026:	60fb      	str	r3, [r7, #12]
 8002028:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800202a:	23a0      	movs	r3, #160	; 0xa0
 800202c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800202e:	2302      	movs	r3, #2
 8002030:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002032:	2300      	movs	r3, #0
 8002034:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002036:	2303      	movs	r3, #3
 8002038:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800203a:	2305      	movs	r3, #5
 800203c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800203e:	f107 0314 	add.w	r3, r7, #20
 8002042:	4619      	mov	r1, r3
 8002044:	4805      	ldr	r0, [pc, #20]	; (800205c <HAL_SPI_MspInit+0x8c>)
 8002046:	f000 fdd3 	bl	8002bf0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800204a:	bf00      	nop
 800204c:	3728      	adds	r7, #40	; 0x28
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	40013000 	.word	0x40013000
 8002058:	40023800 	.word	0x40023800
 800205c:	40020000 	.word	0x40020000

08002060 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002060:	b480      	push	{r7}
 8002062:	b083      	sub	sp, #12
 8002064:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002066:	2300      	movs	r3, #0
 8002068:	607b      	str	r3, [r7, #4]
 800206a:	4b10      	ldr	r3, [pc, #64]	; (80020ac <HAL_MspInit+0x4c>)
 800206c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800206e:	4a0f      	ldr	r2, [pc, #60]	; (80020ac <HAL_MspInit+0x4c>)
 8002070:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002074:	6453      	str	r3, [r2, #68]	; 0x44
 8002076:	4b0d      	ldr	r3, [pc, #52]	; (80020ac <HAL_MspInit+0x4c>)
 8002078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800207a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800207e:	607b      	str	r3, [r7, #4]
 8002080:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002082:	2300      	movs	r3, #0
 8002084:	603b      	str	r3, [r7, #0]
 8002086:	4b09      	ldr	r3, [pc, #36]	; (80020ac <HAL_MspInit+0x4c>)
 8002088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208a:	4a08      	ldr	r2, [pc, #32]	; (80020ac <HAL_MspInit+0x4c>)
 800208c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002090:	6413      	str	r3, [r2, #64]	; 0x40
 8002092:	4b06      	ldr	r3, [pc, #24]	; (80020ac <HAL_MspInit+0x4c>)
 8002094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002096:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800209a:	603b      	str	r3, [r7, #0]
 800209c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800209e:	bf00      	nop
 80020a0:	370c      	adds	r7, #12
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	40023800 	.word	0x40023800

080020b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020b4:	e7fe      	b.n	80020b4 <NMI_Handler+0x4>

080020b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020b6:	b580      	push	{r7, lr}
 80020b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
//	printf("HARD FAULT! chksum value: %d", chksum);
	Error_Handler();
 80020ba:	f7ff ff45 	bl	8001f48 <Error_Handler>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020be:	e7fe      	b.n	80020be <HardFault_Handler+0x8>

080020c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020c4:	e7fe      	b.n	80020c4 <MemManage_Handler+0x4>

080020c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020c6:	b480      	push	{r7}
 80020c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020ca:	e7fe      	b.n	80020ca <BusFault_Handler+0x4>

080020cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020d0:	e7fe      	b.n	80020d0 <UsageFault_Handler+0x4>

080020d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020d2:	b480      	push	{r7}
 80020d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020d6:	bf00      	nop
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr

080020e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020e4:	bf00      	nop
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr

080020ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020ee:	b480      	push	{r7}
 80020f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020f2:	bf00      	nop
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr

080020fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002100:	f000 fb8e 	bl	8002820 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002104:	bf00      	nop
 8002106:	bd80      	pop	{r7, pc}

08002108 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800210c:	4803      	ldr	r0, [pc, #12]	; (800211c <TIM1_UP_TIM10_IRQHandler+0x14>)
 800210e:	f003 f893 	bl	8005238 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8002112:	4803      	ldr	r0, [pc, #12]	; (8002120 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8002114:	f003 f890 	bl	8005238 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002118:	bf00      	nop
 800211a:	bd80      	pop	{r7, pc}
 800211c:	20003194 	.word	0x20003194
 8002120:	200031dc 	.word	0x200031dc

08002124 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002128:	4802      	ldr	r0, [pc, #8]	; (8002134 <USART6_IRQHandler+0x10>)
 800212a:	f004 f821 	bl	8006170 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800212e:	bf00      	nop
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	20003268 	.word	0x20003268

08002138 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
	return 1;
 800213c:	2301      	movs	r3, #1
}
 800213e:	4618      	mov	r0, r3
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr

08002148 <_kill>:

int _kill(int pid, int sig)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
 8002150:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002152:	f004 ff37 	bl	8006fc4 <__errno>
 8002156:	4603      	mov	r3, r0
 8002158:	2216      	movs	r2, #22
 800215a:	601a      	str	r2, [r3, #0]
	return -1;
 800215c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002160:	4618      	mov	r0, r3
 8002162:	3708      	adds	r7, #8
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}

08002168 <_exit>:

void _exit (int status)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002170:	f04f 31ff 	mov.w	r1, #4294967295
 8002174:	6878      	ldr	r0, [r7, #4]
 8002176:	f7ff ffe7 	bl	8002148 <_kill>
	while (1) {}		/* Make sure we hang here */
 800217a:	e7fe      	b.n	800217a <_exit+0x12>

0800217c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af00      	add	r7, sp, #0
 8002182:	60f8      	str	r0, [r7, #12]
 8002184:	60b9      	str	r1, [r7, #8]
 8002186:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002188:	2300      	movs	r3, #0
 800218a:	617b      	str	r3, [r7, #20]
 800218c:	e00a      	b.n	80021a4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800218e:	f3af 8000 	nop.w
 8002192:	4601      	mov	r1, r0
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	1c5a      	adds	r2, r3, #1
 8002198:	60ba      	str	r2, [r7, #8]
 800219a:	b2ca      	uxtb	r2, r1
 800219c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	3301      	adds	r3, #1
 80021a2:	617b      	str	r3, [r7, #20]
 80021a4:	697a      	ldr	r2, [r7, #20]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	429a      	cmp	r2, r3
 80021aa:	dbf0      	blt.n	800218e <_read+0x12>
	}

return len;
 80021ac:	687b      	ldr	r3, [r7, #4]
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3718      	adds	r7, #24
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}

080021b6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021b6:	b580      	push	{r7, lr}
 80021b8:	b086      	sub	sp, #24
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	60f8      	str	r0, [r7, #12]
 80021be:	60b9      	str	r1, [r7, #8]
 80021c0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021c2:	2300      	movs	r3, #0
 80021c4:	617b      	str	r3, [r7, #20]
 80021c6:	e009      	b.n	80021dc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	1c5a      	adds	r2, r3, #1
 80021cc:	60ba      	str	r2, [r7, #8]
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	4618      	mov	r0, r3
 80021d2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	3301      	adds	r3, #1
 80021da:	617b      	str	r3, [r7, #20]
 80021dc:	697a      	ldr	r2, [r7, #20]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	429a      	cmp	r2, r3
 80021e2:	dbf1      	blt.n	80021c8 <_write+0x12>
	}
	return len;
 80021e4:	687b      	ldr	r3, [r7, #4]
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3718      	adds	r7, #24
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}

080021ee <_close>:

int _close(int file)
{
 80021ee:	b480      	push	{r7}
 80021f0:	b083      	sub	sp, #12
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	6078      	str	r0, [r7, #4]
	return -1;
 80021f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	370c      	adds	r7, #12
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr

08002206 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002206:	b480      	push	{r7}
 8002208:	b083      	sub	sp, #12
 800220a:	af00      	add	r7, sp, #0
 800220c:	6078      	str	r0, [r7, #4]
 800220e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002216:	605a      	str	r2, [r3, #4]
	return 0;
 8002218:	2300      	movs	r3, #0
}
 800221a:	4618      	mov	r0, r3
 800221c:	370c      	adds	r7, #12
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr

08002226 <_isatty>:

int _isatty(int file)
{
 8002226:	b480      	push	{r7}
 8002228:	b083      	sub	sp, #12
 800222a:	af00      	add	r7, sp, #0
 800222c:	6078      	str	r0, [r7, #4]
	return 1;
 800222e:	2301      	movs	r3, #1
}
 8002230:	4618      	mov	r0, r3
 8002232:	370c      	adds	r7, #12
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800223c:	b480      	push	{r7}
 800223e:	b085      	sub	sp, #20
 8002240:	af00      	add	r7, sp, #0
 8002242:	60f8      	str	r0, [r7, #12]
 8002244:	60b9      	str	r1, [r7, #8]
 8002246:	607a      	str	r2, [r7, #4]
	return 0;
 8002248:	2300      	movs	r3, #0
}
 800224a:	4618      	mov	r0, r3
 800224c:	3714      	adds	r7, #20
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
	...

08002258 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b086      	sub	sp, #24
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002260:	4a14      	ldr	r2, [pc, #80]	; (80022b4 <_sbrk+0x5c>)
 8002262:	4b15      	ldr	r3, [pc, #84]	; (80022b8 <_sbrk+0x60>)
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800226c:	4b13      	ldr	r3, [pc, #76]	; (80022bc <_sbrk+0x64>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d102      	bne.n	800227a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002274:	4b11      	ldr	r3, [pc, #68]	; (80022bc <_sbrk+0x64>)
 8002276:	4a12      	ldr	r2, [pc, #72]	; (80022c0 <_sbrk+0x68>)
 8002278:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800227a:	4b10      	ldr	r3, [pc, #64]	; (80022bc <_sbrk+0x64>)
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4413      	add	r3, r2
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	429a      	cmp	r2, r3
 8002286:	d207      	bcs.n	8002298 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002288:	f004 fe9c 	bl	8006fc4 <__errno>
 800228c:	4603      	mov	r3, r0
 800228e:	220c      	movs	r2, #12
 8002290:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002292:	f04f 33ff 	mov.w	r3, #4294967295
 8002296:	e009      	b.n	80022ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002298:	4b08      	ldr	r3, [pc, #32]	; (80022bc <_sbrk+0x64>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800229e:	4b07      	ldr	r3, [pc, #28]	; (80022bc <_sbrk+0x64>)
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4413      	add	r3, r2
 80022a6:	4a05      	ldr	r2, [pc, #20]	; (80022bc <_sbrk+0x64>)
 80022a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022aa:	68fb      	ldr	r3, [r7, #12]
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	3718      	adds	r7, #24
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	20030000 	.word	0x20030000
 80022b8:	00000400 	.word	0x00000400
 80022bc:	20003190 	.word	0x20003190
 80022c0:	200032c0 	.word	0x200032c0

080022c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022c8:	4b06      	ldr	r3, [pc, #24]	; (80022e4 <SystemInit+0x20>)
 80022ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022ce:	4a05      	ldr	r2, [pc, #20]	; (80022e4 <SystemInit+0x20>)
 80022d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022d8:	bf00      	nop
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr
 80022e2:	bf00      	nop
 80022e4:	e000ed00 	.word	0xe000ed00

080022e8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim10;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b096      	sub	sp, #88	; 0x58
 80022ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022ee:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80022f2:	2200      	movs	r2, #0
 80022f4:	601a      	str	r2, [r3, #0]
 80022f6:	605a      	str	r2, [r3, #4]
 80022f8:	609a      	str	r2, [r3, #8]
 80022fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022fc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002300:	2200      	movs	r2, #0
 8002302:	601a      	str	r2, [r3, #0]
 8002304:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002306:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800230a:	2200      	movs	r2, #0
 800230c:	601a      	str	r2, [r3, #0]
 800230e:	605a      	str	r2, [r3, #4]
 8002310:	609a      	str	r2, [r3, #8]
 8002312:	60da      	str	r2, [r3, #12]
 8002314:	611a      	str	r2, [r3, #16]
 8002316:	615a      	str	r2, [r3, #20]
 8002318:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800231a:	1d3b      	adds	r3, r7, #4
 800231c:	2220      	movs	r2, #32
 800231e:	2100      	movs	r1, #0
 8002320:	4618      	mov	r0, r3
 8002322:	f004 fe87 	bl	8007034 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002326:	4b3f      	ldr	r3, [pc, #252]	; (8002424 <MX_TIM1_Init+0x13c>)
 8002328:	4a3f      	ldr	r2, [pc, #252]	; (8002428 <MX_TIM1_Init+0x140>)
 800232a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 2047;
 800232c:	4b3d      	ldr	r3, [pc, #244]	; (8002424 <MX_TIM1_Init+0x13c>)
 800232e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8002332:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002334:	4b3b      	ldr	r3, [pc, #236]	; (8002424 <MX_TIM1_Init+0x13c>)
 8002336:	2200      	movs	r2, #0
 8002338:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65534;
 800233a:	4b3a      	ldr	r3, [pc, #232]	; (8002424 <MX_TIM1_Init+0x13c>)
 800233c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002340:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002342:	4b38      	ldr	r3, [pc, #224]	; (8002424 <MX_TIM1_Init+0x13c>)
 8002344:	2200      	movs	r2, #0
 8002346:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002348:	4b36      	ldr	r3, [pc, #216]	; (8002424 <MX_TIM1_Init+0x13c>)
 800234a:	2200      	movs	r2, #0
 800234c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800234e:	4b35      	ldr	r3, [pc, #212]	; (8002424 <MX_TIM1_Init+0x13c>)
 8002350:	2280      	movs	r2, #128	; 0x80
 8002352:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002354:	4833      	ldr	r0, [pc, #204]	; (8002424 <MX_TIM1_Init+0x13c>)
 8002356:	f002 fd8d 	bl	8004e74 <HAL_TIM_Base_Init>
 800235a:	4603      	mov	r3, r0
 800235c:	2b00      	cmp	r3, #0
 800235e:	d001      	beq.n	8002364 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002360:	f7ff fdf2 	bl	8001f48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002364:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002368:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800236a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800236e:	4619      	mov	r1, r3
 8002370:	482c      	ldr	r0, [pc, #176]	; (8002424 <MX_TIM1_Init+0x13c>)
 8002372:	f003 f92b 	bl	80055cc <HAL_TIM_ConfigClockSource>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d001      	beq.n	8002380 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800237c:	f7ff fde4 	bl	8001f48 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002380:	4828      	ldr	r0, [pc, #160]	; (8002424 <MX_TIM1_Init+0x13c>)
 8002382:	f002 fe37 	bl	8004ff4 <HAL_TIM_PWM_Init>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800238c:	f7ff fddc 	bl	8001f48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002390:	2300      	movs	r3, #0
 8002392:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002394:	2300      	movs	r3, #0
 8002396:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002398:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800239c:	4619      	mov	r1, r3
 800239e:	4821      	ldr	r0, [pc, #132]	; (8002424 <MX_TIM1_Init+0x13c>)
 80023a0:	f003 fd14 	bl	8005dcc <HAL_TIMEx_MasterConfigSynchronization>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 80023aa:	f7ff fdcd 	bl	8001f48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023ae:	2360      	movs	r3, #96	; 0x60
 80023b0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 2;
 80023b2:	2302      	movs	r3, #2
 80023b4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023b6:	2300      	movs	r3, #0
 80023b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80023ba:	2300      	movs	r3, #0
 80023bc:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023be:	2300      	movs	r3, #0
 80023c0:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80023c2:	2300      	movs	r3, #0
 80023c4:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80023c6:	2300      	movs	r3, #0
 80023c8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023ce:	2200      	movs	r2, #0
 80023d0:	4619      	mov	r1, r3
 80023d2:	4814      	ldr	r0, [pc, #80]	; (8002424 <MX_TIM1_Init+0x13c>)
 80023d4:	f003 f838 	bl	8005448 <HAL_TIM_PWM_ConfigChannel>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d001      	beq.n	80023e2 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 80023de:	f7ff fdb3 	bl	8001f48 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80023e2:	2300      	movs	r3, #0
 80023e4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80023e6:	2300      	movs	r3, #0
 80023e8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80023ea:	2300      	movs	r3, #0
 80023ec:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80023ee:	2300      	movs	r3, #0
 80023f0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80023f2:	2300      	movs	r3, #0
 80023f4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80023f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023fa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80023fc:	2300      	movs	r3, #0
 80023fe:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002400:	1d3b      	adds	r3, r7, #4
 8002402:	4619      	mov	r1, r3
 8002404:	4807      	ldr	r0, [pc, #28]	; (8002424 <MX_TIM1_Init+0x13c>)
 8002406:	f003 fd5d 	bl	8005ec4 <HAL_TIMEx_ConfigBreakDeadTime>
 800240a:	4603      	mov	r3, r0
 800240c:	2b00      	cmp	r3, #0
 800240e:	d001      	beq.n	8002414 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8002410:	f7ff fd9a 	bl	8001f48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002414:	4803      	ldr	r0, [pc, #12]	; (8002424 <MX_TIM1_Init+0x13c>)
 8002416:	f000 f873 	bl	8002500 <HAL_TIM_MspPostInit>

}
 800241a:	bf00      	nop
 800241c:	3758      	adds	r7, #88	; 0x58
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	20003194 	.word	0x20003194
 8002428:	40010000 	.word	0x40010000

0800242c <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002430:	4b0e      	ldr	r3, [pc, #56]	; (800246c <MX_TIM10_Init+0x40>)
 8002432:	4a0f      	ldr	r2, [pc, #60]	; (8002470 <MX_TIM10_Init+0x44>)
 8002434:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 16799;
 8002436:	4b0d      	ldr	r3, [pc, #52]	; (800246c <MX_TIM10_Init+0x40>)
 8002438:	f244 129f 	movw	r2, #16799	; 0x419f
 800243c:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800243e:	4b0b      	ldr	r3, [pc, #44]	; (800246c <MX_TIM10_Init+0x40>)
 8002440:	2200      	movs	r2, #0
 8002442:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 499;
 8002444:	4b09      	ldr	r3, [pc, #36]	; (800246c <MX_TIM10_Init+0x40>)
 8002446:	f240 12f3 	movw	r2, #499	; 0x1f3
 800244a:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800244c:	4b07      	ldr	r3, [pc, #28]	; (800246c <MX_TIM10_Init+0x40>)
 800244e:	2200      	movs	r2, #0
 8002450:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002452:	4b06      	ldr	r3, [pc, #24]	; (800246c <MX_TIM10_Init+0x40>)
 8002454:	2280      	movs	r2, #128	; 0x80
 8002456:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8002458:	4804      	ldr	r0, [pc, #16]	; (800246c <MX_TIM10_Init+0x40>)
 800245a:	f002 fd0b 	bl	8004e74 <HAL_TIM_Base_Init>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d001      	beq.n	8002468 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 8002464:	f7ff fd70 	bl	8001f48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8002468:	bf00      	nop
 800246a:	bd80      	pop	{r7, pc}
 800246c:	200031dc 	.word	0x200031dc
 8002470:	40014400 	.word	0x40014400

08002474 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a1c      	ldr	r2, [pc, #112]	; (80024f4 <HAL_TIM_Base_MspInit+0x80>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d116      	bne.n	80024b4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002486:	2300      	movs	r3, #0
 8002488:	60fb      	str	r3, [r7, #12]
 800248a:	4b1b      	ldr	r3, [pc, #108]	; (80024f8 <HAL_TIM_Base_MspInit+0x84>)
 800248c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800248e:	4a1a      	ldr	r2, [pc, #104]	; (80024f8 <HAL_TIM_Base_MspInit+0x84>)
 8002490:	f043 0301 	orr.w	r3, r3, #1
 8002494:	6453      	str	r3, [r2, #68]	; 0x44
 8002496:	4b18      	ldr	r3, [pc, #96]	; (80024f8 <HAL_TIM_Base_MspInit+0x84>)
 8002498:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800249a:	f003 0301 	and.w	r3, r3, #1
 800249e:	60fb      	str	r3, [r7, #12]
 80024a0:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80024a2:	2200      	movs	r2, #0
 80024a4:	2100      	movs	r1, #0
 80024a6:	2019      	movs	r0, #25
 80024a8:	f000 fad9 	bl	8002a5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80024ac:	2019      	movs	r0, #25
 80024ae:	f000 faf2 	bl	8002a96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 80024b2:	e01a      	b.n	80024ea <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM10)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a10      	ldr	r2, [pc, #64]	; (80024fc <HAL_TIM_Base_MspInit+0x88>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d115      	bne.n	80024ea <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80024be:	2300      	movs	r3, #0
 80024c0:	60bb      	str	r3, [r7, #8]
 80024c2:	4b0d      	ldr	r3, [pc, #52]	; (80024f8 <HAL_TIM_Base_MspInit+0x84>)
 80024c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024c6:	4a0c      	ldr	r2, [pc, #48]	; (80024f8 <HAL_TIM_Base_MspInit+0x84>)
 80024c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024cc:	6453      	str	r3, [r2, #68]	; 0x44
 80024ce:	4b0a      	ldr	r3, [pc, #40]	; (80024f8 <HAL_TIM_Base_MspInit+0x84>)
 80024d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024d6:	60bb      	str	r3, [r7, #8]
 80024d8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80024da:	2200      	movs	r2, #0
 80024dc:	2100      	movs	r1, #0
 80024de:	2019      	movs	r0, #25
 80024e0:	f000 fabd 	bl	8002a5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80024e4:	2019      	movs	r0, #25
 80024e6:	f000 fad6 	bl	8002a96 <HAL_NVIC_EnableIRQ>
}
 80024ea:	bf00      	nop
 80024ec:	3710      	adds	r7, #16
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	40010000 	.word	0x40010000
 80024f8:	40023800 	.word	0x40023800
 80024fc:	40014400 	.word	0x40014400

08002500 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b088      	sub	sp, #32
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002508:	f107 030c 	add.w	r3, r7, #12
 800250c:	2200      	movs	r2, #0
 800250e:	601a      	str	r2, [r3, #0]
 8002510:	605a      	str	r2, [r3, #4]
 8002512:	609a      	str	r2, [r3, #8]
 8002514:	60da      	str	r2, [r3, #12]
 8002516:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a12      	ldr	r2, [pc, #72]	; (8002568 <HAL_TIM_MspPostInit+0x68>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d11e      	bne.n	8002560 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002522:	2300      	movs	r3, #0
 8002524:	60bb      	str	r3, [r7, #8]
 8002526:	4b11      	ldr	r3, [pc, #68]	; (800256c <HAL_TIM_MspPostInit+0x6c>)
 8002528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252a:	4a10      	ldr	r2, [pc, #64]	; (800256c <HAL_TIM_MspPostInit+0x6c>)
 800252c:	f043 0310 	orr.w	r3, r3, #16
 8002530:	6313      	str	r3, [r2, #48]	; 0x30
 8002532:	4b0e      	ldr	r3, [pc, #56]	; (800256c <HAL_TIM_MspPostInit+0x6c>)
 8002534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002536:	f003 0310 	and.w	r3, r3, #16
 800253a:	60bb      	str	r3, [r7, #8]
 800253c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800253e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002542:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002544:	2302      	movs	r3, #2
 8002546:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002548:	2300      	movs	r3, #0
 800254a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800254c:	2300      	movs	r3, #0
 800254e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002550:	2301      	movs	r3, #1
 8002552:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002554:	f107 030c 	add.w	r3, r7, #12
 8002558:	4619      	mov	r1, r3
 800255a:	4805      	ldr	r0, [pc, #20]	; (8002570 <HAL_TIM_MspPostInit+0x70>)
 800255c:	f000 fb48 	bl	8002bf0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002560:	bf00      	nop
 8002562:	3720      	adds	r7, #32
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}
 8002568:	40010000 	.word	0x40010000
 800256c:	40023800 	.word	0x40023800
 8002570:	40021000 	.word	0x40021000

08002574 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart6;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002578:	4b11      	ldr	r3, [pc, #68]	; (80025c0 <MX_USART3_UART_Init+0x4c>)
 800257a:	4a12      	ldr	r2, [pc, #72]	; (80025c4 <MX_USART3_UART_Init+0x50>)
 800257c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800257e:	4b10      	ldr	r3, [pc, #64]	; (80025c0 <MX_USART3_UART_Init+0x4c>)
 8002580:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002584:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002586:	4b0e      	ldr	r3, [pc, #56]	; (80025c0 <MX_USART3_UART_Init+0x4c>)
 8002588:	2200      	movs	r2, #0
 800258a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800258c:	4b0c      	ldr	r3, [pc, #48]	; (80025c0 <MX_USART3_UART_Init+0x4c>)
 800258e:	2200      	movs	r2, #0
 8002590:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002592:	4b0b      	ldr	r3, [pc, #44]	; (80025c0 <MX_USART3_UART_Init+0x4c>)
 8002594:	2200      	movs	r2, #0
 8002596:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002598:	4b09      	ldr	r3, [pc, #36]	; (80025c0 <MX_USART3_UART_Init+0x4c>)
 800259a:	220c      	movs	r2, #12
 800259c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800259e:	4b08      	ldr	r3, [pc, #32]	; (80025c0 <MX_USART3_UART_Init+0x4c>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80025a4:	4b06      	ldr	r3, [pc, #24]	; (80025c0 <MX_USART3_UART_Init+0x4c>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80025aa:	4805      	ldr	r0, [pc, #20]	; (80025c0 <MX_USART3_UART_Init+0x4c>)
 80025ac:	f003 fcf0 	bl	8005f90 <HAL_UART_Init>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80025b6:	f7ff fcc7 	bl	8001f48 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80025ba:	bf00      	nop
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	20003224 	.word	0x20003224
 80025c4:	40004800 	.word	0x40004800

080025c8 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80025cc:	4b11      	ldr	r3, [pc, #68]	; (8002614 <MX_USART6_UART_Init+0x4c>)
 80025ce:	4a12      	ldr	r2, [pc, #72]	; (8002618 <MX_USART6_UART_Init+0x50>)
 80025d0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 80025d2:	4b10      	ldr	r3, [pc, #64]	; (8002614 <MX_USART6_UART_Init+0x4c>)
 80025d4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80025d8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80025da:	4b0e      	ldr	r3, [pc, #56]	; (8002614 <MX_USART6_UART_Init+0x4c>)
 80025dc:	2200      	movs	r2, #0
 80025de:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80025e0:	4b0c      	ldr	r3, [pc, #48]	; (8002614 <MX_USART6_UART_Init+0x4c>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80025e6:	4b0b      	ldr	r3, [pc, #44]	; (8002614 <MX_USART6_UART_Init+0x4c>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_RX;
 80025ec:	4b09      	ldr	r3, [pc, #36]	; (8002614 <MX_USART6_UART_Init+0x4c>)
 80025ee:	2204      	movs	r2, #4
 80025f0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025f2:	4b08      	ldr	r3, [pc, #32]	; (8002614 <MX_USART6_UART_Init+0x4c>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80025f8:	4b06      	ldr	r3, [pc, #24]	; (8002614 <MX_USART6_UART_Init+0x4c>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80025fe:	4805      	ldr	r0, [pc, #20]	; (8002614 <MX_USART6_UART_Init+0x4c>)
 8002600:	f003 fcc6 	bl	8005f90 <HAL_UART_Init>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d001      	beq.n	800260e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800260a:	f7ff fc9d 	bl	8001f48 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800260e:	bf00      	nop
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	20003268 	.word	0x20003268
 8002618:	40011400 	.word	0x40011400

0800261c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b08c      	sub	sp, #48	; 0x30
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002624:	f107 031c 	add.w	r3, r7, #28
 8002628:	2200      	movs	r2, #0
 800262a:	601a      	str	r2, [r3, #0]
 800262c:	605a      	str	r2, [r3, #4]
 800262e:	609a      	str	r2, [r3, #8]
 8002630:	60da      	str	r2, [r3, #12]
 8002632:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a36      	ldr	r2, [pc, #216]	; (8002714 <HAL_UART_MspInit+0xf8>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d12d      	bne.n	800269a <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800263e:	2300      	movs	r3, #0
 8002640:	61bb      	str	r3, [r7, #24]
 8002642:	4b35      	ldr	r3, [pc, #212]	; (8002718 <HAL_UART_MspInit+0xfc>)
 8002644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002646:	4a34      	ldr	r2, [pc, #208]	; (8002718 <HAL_UART_MspInit+0xfc>)
 8002648:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800264c:	6413      	str	r3, [r2, #64]	; 0x40
 800264e:	4b32      	ldr	r3, [pc, #200]	; (8002718 <HAL_UART_MspInit+0xfc>)
 8002650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002652:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002656:	61bb      	str	r3, [r7, #24]
 8002658:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800265a:	2300      	movs	r3, #0
 800265c:	617b      	str	r3, [r7, #20]
 800265e:	4b2e      	ldr	r3, [pc, #184]	; (8002718 <HAL_UART_MspInit+0xfc>)
 8002660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002662:	4a2d      	ldr	r2, [pc, #180]	; (8002718 <HAL_UART_MspInit+0xfc>)
 8002664:	f043 0308 	orr.w	r3, r3, #8
 8002668:	6313      	str	r3, [r2, #48]	; 0x30
 800266a:	4b2b      	ldr	r3, [pc, #172]	; (8002718 <HAL_UART_MspInit+0xfc>)
 800266c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266e:	f003 0308 	and.w	r3, r3, #8
 8002672:	617b      	str	r3, [r7, #20]
 8002674:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002676:	f44f 7340 	mov.w	r3, #768	; 0x300
 800267a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800267c:	2302      	movs	r3, #2
 800267e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002680:	2300      	movs	r3, #0
 8002682:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002684:	2303      	movs	r3, #3
 8002686:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002688:	2307      	movs	r3, #7
 800268a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800268c:	f107 031c 	add.w	r3, r7, #28
 8002690:	4619      	mov	r1, r3
 8002692:	4822      	ldr	r0, [pc, #136]	; (800271c <HAL_UART_MspInit+0x100>)
 8002694:	f000 faac 	bl	8002bf0 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8002698:	e038      	b.n	800270c <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART6)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a20      	ldr	r2, [pc, #128]	; (8002720 <HAL_UART_MspInit+0x104>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d133      	bne.n	800270c <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART6_CLK_ENABLE();
 80026a4:	2300      	movs	r3, #0
 80026a6:	613b      	str	r3, [r7, #16]
 80026a8:	4b1b      	ldr	r3, [pc, #108]	; (8002718 <HAL_UART_MspInit+0xfc>)
 80026aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ac:	4a1a      	ldr	r2, [pc, #104]	; (8002718 <HAL_UART_MspInit+0xfc>)
 80026ae:	f043 0320 	orr.w	r3, r3, #32
 80026b2:	6453      	str	r3, [r2, #68]	; 0x44
 80026b4:	4b18      	ldr	r3, [pc, #96]	; (8002718 <HAL_UART_MspInit+0xfc>)
 80026b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026b8:	f003 0320 	and.w	r3, r3, #32
 80026bc:	613b      	str	r3, [r7, #16]
 80026be:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80026c0:	2300      	movs	r3, #0
 80026c2:	60fb      	str	r3, [r7, #12]
 80026c4:	4b14      	ldr	r3, [pc, #80]	; (8002718 <HAL_UART_MspInit+0xfc>)
 80026c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c8:	4a13      	ldr	r2, [pc, #76]	; (8002718 <HAL_UART_MspInit+0xfc>)
 80026ca:	f043 0304 	orr.w	r3, r3, #4
 80026ce:	6313      	str	r3, [r2, #48]	; 0x30
 80026d0:	4b11      	ldr	r3, [pc, #68]	; (8002718 <HAL_UART_MspInit+0xfc>)
 80026d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d4:	f003 0304 	and.w	r3, r3, #4
 80026d8:	60fb      	str	r3, [r7, #12]
 80026da:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80026dc:	23c0      	movs	r3, #192	; 0xc0
 80026de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026e0:	2302      	movs	r3, #2
 80026e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e4:	2300      	movs	r3, #0
 80026e6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026e8:	2303      	movs	r3, #3
 80026ea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80026ec:	2308      	movs	r3, #8
 80026ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026f0:	f107 031c 	add.w	r3, r7, #28
 80026f4:	4619      	mov	r1, r3
 80026f6:	480b      	ldr	r0, [pc, #44]	; (8002724 <HAL_UART_MspInit+0x108>)
 80026f8:	f000 fa7a 	bl	8002bf0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80026fc:	2200      	movs	r2, #0
 80026fe:	2100      	movs	r1, #0
 8002700:	2047      	movs	r0, #71	; 0x47
 8002702:	f000 f9ac 	bl	8002a5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002706:	2047      	movs	r0, #71	; 0x47
 8002708:	f000 f9c5 	bl	8002a96 <HAL_NVIC_EnableIRQ>
}
 800270c:	bf00      	nop
 800270e:	3730      	adds	r7, #48	; 0x30
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	40004800 	.word	0x40004800
 8002718:	40023800 	.word	0x40023800
 800271c:	40020c00 	.word	0x40020c00
 8002720:	40011400 	.word	0x40011400
 8002724:	40020800 	.word	0x40020800

08002728 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002728:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002760 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800272c:	480d      	ldr	r0, [pc, #52]	; (8002764 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800272e:	490e      	ldr	r1, [pc, #56]	; (8002768 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002730:	4a0e      	ldr	r2, [pc, #56]	; (800276c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002732:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002734:	e002      	b.n	800273c <LoopCopyDataInit>

08002736 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002736:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002738:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800273a:	3304      	adds	r3, #4

0800273c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800273c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800273e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002740:	d3f9      	bcc.n	8002736 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002742:	4a0b      	ldr	r2, [pc, #44]	; (8002770 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002744:	4c0b      	ldr	r4, [pc, #44]	; (8002774 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002746:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002748:	e001      	b.n	800274e <LoopFillZerobss>

0800274a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800274a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800274c:	3204      	adds	r2, #4

0800274e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800274e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002750:	d3fb      	bcc.n	800274a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002752:	f7ff fdb7 	bl	80022c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002756:	f004 fc3b 	bl	8006fd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800275a:	f7ff fab9 	bl	8001cd0 <main>
  bx  lr    
 800275e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002760:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002764:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002768:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 800276c:	0800c140 	.word	0x0800c140
  ldr r2, =_sbss
 8002770:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002774:	200032c0 	.word	0x200032c0

08002778 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002778:	e7fe      	b.n	8002778 <ADC_IRQHandler>
	...

0800277c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002780:	4b0e      	ldr	r3, [pc, #56]	; (80027bc <HAL_Init+0x40>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a0d      	ldr	r2, [pc, #52]	; (80027bc <HAL_Init+0x40>)
 8002786:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800278a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800278c:	4b0b      	ldr	r3, [pc, #44]	; (80027bc <HAL_Init+0x40>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a0a      	ldr	r2, [pc, #40]	; (80027bc <HAL_Init+0x40>)
 8002792:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002796:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002798:	4b08      	ldr	r3, [pc, #32]	; (80027bc <HAL_Init+0x40>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a07      	ldr	r2, [pc, #28]	; (80027bc <HAL_Init+0x40>)
 800279e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027a4:	2003      	movs	r0, #3
 80027a6:	f000 f94f 	bl	8002a48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027aa:	2000      	movs	r0, #0
 80027ac:	f000 f808 	bl	80027c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80027b0:	f7ff fc56 	bl	8002060 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80027b4:	2300      	movs	r3, #0
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	40023c00 	.word	0x40023c00

080027c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027c8:	4b12      	ldr	r3, [pc, #72]	; (8002814 <HAL_InitTick+0x54>)
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	4b12      	ldr	r3, [pc, #72]	; (8002818 <HAL_InitTick+0x58>)
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	4619      	mov	r1, r3
 80027d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80027da:	fbb2 f3f3 	udiv	r3, r2, r3
 80027de:	4618      	mov	r0, r3
 80027e0:	f000 f967 	bl	8002ab2 <HAL_SYSTICK_Config>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d001      	beq.n	80027ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e00e      	b.n	800280c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2b0f      	cmp	r3, #15
 80027f2:	d80a      	bhi.n	800280a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027f4:	2200      	movs	r2, #0
 80027f6:	6879      	ldr	r1, [r7, #4]
 80027f8:	f04f 30ff 	mov.w	r0, #4294967295
 80027fc:	f000 f92f 	bl	8002a5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002800:	4a06      	ldr	r2, [pc, #24]	; (800281c <HAL_InitTick+0x5c>)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002806:	2300      	movs	r3, #0
 8002808:	e000      	b.n	800280c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800280a:	2301      	movs	r3, #1
}
 800280c:	4618      	mov	r0, r3
 800280e:	3708      	adds	r7, #8
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	20000008 	.word	0x20000008
 8002818:	20000010 	.word	0x20000010
 800281c:	2000000c 	.word	0x2000000c

08002820 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002824:	4b06      	ldr	r3, [pc, #24]	; (8002840 <HAL_IncTick+0x20>)
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	461a      	mov	r2, r3
 800282a:	4b06      	ldr	r3, [pc, #24]	; (8002844 <HAL_IncTick+0x24>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4413      	add	r3, r2
 8002830:	4a04      	ldr	r2, [pc, #16]	; (8002844 <HAL_IncTick+0x24>)
 8002832:	6013      	str	r3, [r2, #0]
}
 8002834:	bf00      	nop
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr
 800283e:	bf00      	nop
 8002840:	20000010 	.word	0x20000010
 8002844:	200032ac 	.word	0x200032ac

08002848 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0
  return uwTick;
 800284c:	4b03      	ldr	r3, [pc, #12]	; (800285c <HAL_GetTick+0x14>)
 800284e:	681b      	ldr	r3, [r3, #0]
}
 8002850:	4618      	mov	r0, r3
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	200032ac 	.word	0x200032ac

08002860 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b084      	sub	sp, #16
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002868:	f7ff ffee 	bl	8002848 <HAL_GetTick>
 800286c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002878:	d005      	beq.n	8002886 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800287a:	4b0a      	ldr	r3, [pc, #40]	; (80028a4 <HAL_Delay+0x44>)
 800287c:	781b      	ldrb	r3, [r3, #0]
 800287e:	461a      	mov	r2, r3
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	4413      	add	r3, r2
 8002884:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002886:	bf00      	nop
 8002888:	f7ff ffde 	bl	8002848 <HAL_GetTick>
 800288c:	4602      	mov	r2, r0
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	68fa      	ldr	r2, [r7, #12]
 8002894:	429a      	cmp	r2, r3
 8002896:	d8f7      	bhi.n	8002888 <HAL_Delay+0x28>
  {
  }
}
 8002898:	bf00      	nop
 800289a:	bf00      	nop
 800289c:	3710      	adds	r7, #16
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	20000010 	.word	0x20000010

080028a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b085      	sub	sp, #20
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	f003 0307 	and.w	r3, r3, #7
 80028b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028b8:	4b0c      	ldr	r3, [pc, #48]	; (80028ec <__NVIC_SetPriorityGrouping+0x44>)
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028be:	68ba      	ldr	r2, [r7, #8]
 80028c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80028c4:	4013      	ands	r3, r2
 80028c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80028d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028da:	4a04      	ldr	r2, [pc, #16]	; (80028ec <__NVIC_SetPriorityGrouping+0x44>)
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	60d3      	str	r3, [r2, #12]
}
 80028e0:	bf00      	nop
 80028e2:	3714      	adds	r7, #20
 80028e4:	46bd      	mov	sp, r7
 80028e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ea:	4770      	bx	lr
 80028ec:	e000ed00 	.word	0xe000ed00

080028f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028f0:	b480      	push	{r7}
 80028f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028f4:	4b04      	ldr	r3, [pc, #16]	; (8002908 <__NVIC_GetPriorityGrouping+0x18>)
 80028f6:	68db      	ldr	r3, [r3, #12]
 80028f8:	0a1b      	lsrs	r3, r3, #8
 80028fa:	f003 0307 	and.w	r3, r3, #7
}
 80028fe:	4618      	mov	r0, r3
 8002900:	46bd      	mov	sp, r7
 8002902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002906:	4770      	bx	lr
 8002908:	e000ed00 	.word	0xe000ed00

0800290c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800290c:	b480      	push	{r7}
 800290e:	b083      	sub	sp, #12
 8002910:	af00      	add	r7, sp, #0
 8002912:	4603      	mov	r3, r0
 8002914:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800291a:	2b00      	cmp	r3, #0
 800291c:	db0b      	blt.n	8002936 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800291e:	79fb      	ldrb	r3, [r7, #7]
 8002920:	f003 021f 	and.w	r2, r3, #31
 8002924:	4907      	ldr	r1, [pc, #28]	; (8002944 <__NVIC_EnableIRQ+0x38>)
 8002926:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800292a:	095b      	lsrs	r3, r3, #5
 800292c:	2001      	movs	r0, #1
 800292e:	fa00 f202 	lsl.w	r2, r0, r2
 8002932:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002936:	bf00      	nop
 8002938:	370c      	adds	r7, #12
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr
 8002942:	bf00      	nop
 8002944:	e000e100 	.word	0xe000e100

08002948 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	4603      	mov	r3, r0
 8002950:	6039      	str	r1, [r7, #0]
 8002952:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002954:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002958:	2b00      	cmp	r3, #0
 800295a:	db0a      	blt.n	8002972 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	b2da      	uxtb	r2, r3
 8002960:	490c      	ldr	r1, [pc, #48]	; (8002994 <__NVIC_SetPriority+0x4c>)
 8002962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002966:	0112      	lsls	r2, r2, #4
 8002968:	b2d2      	uxtb	r2, r2
 800296a:	440b      	add	r3, r1
 800296c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002970:	e00a      	b.n	8002988 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	b2da      	uxtb	r2, r3
 8002976:	4908      	ldr	r1, [pc, #32]	; (8002998 <__NVIC_SetPriority+0x50>)
 8002978:	79fb      	ldrb	r3, [r7, #7]
 800297a:	f003 030f 	and.w	r3, r3, #15
 800297e:	3b04      	subs	r3, #4
 8002980:	0112      	lsls	r2, r2, #4
 8002982:	b2d2      	uxtb	r2, r2
 8002984:	440b      	add	r3, r1
 8002986:	761a      	strb	r2, [r3, #24]
}
 8002988:	bf00      	nop
 800298a:	370c      	adds	r7, #12
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr
 8002994:	e000e100 	.word	0xe000e100
 8002998:	e000ed00 	.word	0xe000ed00

0800299c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800299c:	b480      	push	{r7}
 800299e:	b089      	sub	sp, #36	; 0x24
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	60f8      	str	r0, [r7, #12]
 80029a4:	60b9      	str	r1, [r7, #8]
 80029a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	f003 0307 	and.w	r3, r3, #7
 80029ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029b0:	69fb      	ldr	r3, [r7, #28]
 80029b2:	f1c3 0307 	rsb	r3, r3, #7
 80029b6:	2b04      	cmp	r3, #4
 80029b8:	bf28      	it	cs
 80029ba:	2304      	movcs	r3, #4
 80029bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	3304      	adds	r3, #4
 80029c2:	2b06      	cmp	r3, #6
 80029c4:	d902      	bls.n	80029cc <NVIC_EncodePriority+0x30>
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	3b03      	subs	r3, #3
 80029ca:	e000      	b.n	80029ce <NVIC_EncodePriority+0x32>
 80029cc:	2300      	movs	r3, #0
 80029ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029d0:	f04f 32ff 	mov.w	r2, #4294967295
 80029d4:	69bb      	ldr	r3, [r7, #24]
 80029d6:	fa02 f303 	lsl.w	r3, r2, r3
 80029da:	43da      	mvns	r2, r3
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	401a      	ands	r2, r3
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029e4:	f04f 31ff 	mov.w	r1, #4294967295
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	fa01 f303 	lsl.w	r3, r1, r3
 80029ee:	43d9      	mvns	r1, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029f4:	4313      	orrs	r3, r2
         );
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3724      	adds	r7, #36	; 0x24
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
	...

08002a04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b082      	sub	sp, #8
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	3b01      	subs	r3, #1
 8002a10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a14:	d301      	bcc.n	8002a1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a16:	2301      	movs	r3, #1
 8002a18:	e00f      	b.n	8002a3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a1a:	4a0a      	ldr	r2, [pc, #40]	; (8002a44 <SysTick_Config+0x40>)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	3b01      	subs	r3, #1
 8002a20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a22:	210f      	movs	r1, #15
 8002a24:	f04f 30ff 	mov.w	r0, #4294967295
 8002a28:	f7ff ff8e 	bl	8002948 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a2c:	4b05      	ldr	r3, [pc, #20]	; (8002a44 <SysTick_Config+0x40>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a32:	4b04      	ldr	r3, [pc, #16]	; (8002a44 <SysTick_Config+0x40>)
 8002a34:	2207      	movs	r2, #7
 8002a36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3708      	adds	r7, #8
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	e000e010 	.word	0xe000e010

08002a48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a50:	6878      	ldr	r0, [r7, #4]
 8002a52:	f7ff ff29 	bl	80028a8 <__NVIC_SetPriorityGrouping>
}
 8002a56:	bf00      	nop
 8002a58:	3708      	adds	r7, #8
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}

08002a5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a5e:	b580      	push	{r7, lr}
 8002a60:	b086      	sub	sp, #24
 8002a62:	af00      	add	r7, sp, #0
 8002a64:	4603      	mov	r3, r0
 8002a66:	60b9      	str	r1, [r7, #8]
 8002a68:	607a      	str	r2, [r7, #4]
 8002a6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a70:	f7ff ff3e 	bl	80028f0 <__NVIC_GetPriorityGrouping>
 8002a74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a76:	687a      	ldr	r2, [r7, #4]
 8002a78:	68b9      	ldr	r1, [r7, #8]
 8002a7a:	6978      	ldr	r0, [r7, #20]
 8002a7c:	f7ff ff8e 	bl	800299c <NVIC_EncodePriority>
 8002a80:	4602      	mov	r2, r0
 8002a82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a86:	4611      	mov	r1, r2
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f7ff ff5d 	bl	8002948 <__NVIC_SetPriority>
}
 8002a8e:	bf00      	nop
 8002a90:	3718      	adds	r7, #24
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a96:	b580      	push	{r7, lr}
 8002a98:	b082      	sub	sp, #8
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f7ff ff31 	bl	800290c <__NVIC_EnableIRQ>
}
 8002aaa:	bf00      	nop
 8002aac:	3708      	adds	r7, #8
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}

08002ab2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ab2:	b580      	push	{r7, lr}
 8002ab4:	b082      	sub	sp, #8
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f7ff ffa2 	bl	8002a04 <SysTick_Config>
 8002ac0:	4603      	mov	r3, r0
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3708      	adds	r7, #8
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}

08002aca <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002aca:	b580      	push	{r7, lr}
 8002acc:	b084      	sub	sp, #16
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ad6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002ad8:	f7ff feb6 	bl	8002848 <HAL_GetTick>
 8002adc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	2b02      	cmp	r3, #2
 8002ae8:	d008      	beq.n	8002afc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2280      	movs	r2, #128	; 0x80
 8002aee:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2200      	movs	r2, #0
 8002af4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e052      	b.n	8002ba2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	681a      	ldr	r2, [r3, #0]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f022 0216 	bic.w	r2, r2, #22
 8002b0a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	695a      	ldr	r2, [r3, #20]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b1a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d103      	bne.n	8002b2c <HAL_DMA_Abort+0x62>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d007      	beq.n	8002b3c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f022 0208 	bic.w	r2, r2, #8
 8002b3a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f022 0201 	bic.w	r2, r2, #1
 8002b4a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b4c:	e013      	b.n	8002b76 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b4e:	f7ff fe7b 	bl	8002848 <HAL_GetTick>
 8002b52:	4602      	mov	r2, r0
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	1ad3      	subs	r3, r2, r3
 8002b58:	2b05      	cmp	r3, #5
 8002b5a:	d90c      	bls.n	8002b76 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2220      	movs	r2, #32
 8002b60:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2203      	movs	r2, #3
 8002b66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002b72:	2303      	movs	r3, #3
 8002b74:	e015      	b.n	8002ba2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f003 0301 	and.w	r3, r3, #1
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d1e4      	bne.n	8002b4e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b88:	223f      	movs	r2, #63	; 0x3f
 8002b8a:	409a      	lsls	r2, r3
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2201      	movs	r2, #1
 8002b94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002ba0:	2300      	movs	r3, #0
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3710      	adds	r7, #16
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}

08002baa <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002baa:	b480      	push	{r7}
 8002bac:	b083      	sub	sp, #12
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	2b02      	cmp	r3, #2
 8002bbc:	d004      	beq.n	8002bc8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2280      	movs	r2, #128	; 0x80
 8002bc2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e00c      	b.n	8002be2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2205      	movs	r2, #5
 8002bcc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f022 0201 	bic.w	r2, r2, #1
 8002bde:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002be0:	2300      	movs	r3, #0
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	370c      	adds	r7, #12
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr
	...

08002bf0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b089      	sub	sp, #36	; 0x24
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
 8002bf8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c02:	2300      	movs	r3, #0
 8002c04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c06:	2300      	movs	r3, #0
 8002c08:	61fb      	str	r3, [r7, #28]
 8002c0a:	e177      	b.n	8002efc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	fa02 f303 	lsl.w	r3, r2, r3
 8002c14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	697a      	ldr	r2, [r7, #20]
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c20:	693a      	ldr	r2, [r7, #16]
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	429a      	cmp	r2, r3
 8002c26:	f040 8166 	bne.w	8002ef6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	f003 0303 	and.w	r3, r3, #3
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d005      	beq.n	8002c42 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	d130      	bne.n	8002ca4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c48:	69fb      	ldr	r3, [r7, #28]
 8002c4a:	005b      	lsls	r3, r3, #1
 8002c4c:	2203      	movs	r2, #3
 8002c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c52:	43db      	mvns	r3, r3
 8002c54:	69ba      	ldr	r2, [r7, #24]
 8002c56:	4013      	ands	r3, r2
 8002c58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	68da      	ldr	r2, [r3, #12]
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	005b      	lsls	r3, r3, #1
 8002c62:	fa02 f303 	lsl.w	r3, r2, r3
 8002c66:	69ba      	ldr	r2, [r7, #24]
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	69ba      	ldr	r2, [r7, #24]
 8002c70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c78:	2201      	movs	r2, #1
 8002c7a:	69fb      	ldr	r3, [r7, #28]
 8002c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c80:	43db      	mvns	r3, r3
 8002c82:	69ba      	ldr	r2, [r7, #24]
 8002c84:	4013      	ands	r3, r2
 8002c86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	091b      	lsrs	r3, r3, #4
 8002c8e:	f003 0201 	and.w	r2, r3, #1
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	fa02 f303 	lsl.w	r3, r2, r3
 8002c98:	69ba      	ldr	r2, [r7, #24]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	69ba      	ldr	r2, [r7, #24]
 8002ca2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f003 0303 	and.w	r3, r3, #3
 8002cac:	2b03      	cmp	r3, #3
 8002cae:	d017      	beq.n	8002ce0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	005b      	lsls	r3, r3, #1
 8002cba:	2203      	movs	r2, #3
 8002cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc0:	43db      	mvns	r3, r3
 8002cc2:	69ba      	ldr	r2, [r7, #24]
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	689a      	ldr	r2, [r3, #8]
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	005b      	lsls	r3, r3, #1
 8002cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd4:	69ba      	ldr	r2, [r7, #24]
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	69ba      	ldr	r2, [r7, #24]
 8002cde:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f003 0303 	and.w	r3, r3, #3
 8002ce8:	2b02      	cmp	r3, #2
 8002cea:	d123      	bne.n	8002d34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	08da      	lsrs	r2, r3, #3
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	3208      	adds	r2, #8
 8002cf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cf8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	f003 0307 	and.w	r3, r3, #7
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	220f      	movs	r2, #15
 8002d04:	fa02 f303 	lsl.w	r3, r2, r3
 8002d08:	43db      	mvns	r3, r3
 8002d0a:	69ba      	ldr	r2, [r7, #24]
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	691a      	ldr	r2, [r3, #16]
 8002d14:	69fb      	ldr	r3, [r7, #28]
 8002d16:	f003 0307 	and.w	r3, r3, #7
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d20:	69ba      	ldr	r2, [r7, #24]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d26:	69fb      	ldr	r3, [r7, #28]
 8002d28:	08da      	lsrs	r2, r3, #3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	3208      	adds	r2, #8
 8002d2e:	69b9      	ldr	r1, [r7, #24]
 8002d30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d3a:	69fb      	ldr	r3, [r7, #28]
 8002d3c:	005b      	lsls	r3, r3, #1
 8002d3e:	2203      	movs	r2, #3
 8002d40:	fa02 f303 	lsl.w	r3, r2, r3
 8002d44:	43db      	mvns	r3, r3
 8002d46:	69ba      	ldr	r2, [r7, #24]
 8002d48:	4013      	ands	r3, r2
 8002d4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	f003 0203 	and.w	r2, r3, #3
 8002d54:	69fb      	ldr	r3, [r7, #28]
 8002d56:	005b      	lsls	r3, r3, #1
 8002d58:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5c:	69ba      	ldr	r2, [r7, #24]
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	69ba      	ldr	r2, [r7, #24]
 8002d66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	f000 80c0 	beq.w	8002ef6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d76:	2300      	movs	r3, #0
 8002d78:	60fb      	str	r3, [r7, #12]
 8002d7a:	4b66      	ldr	r3, [pc, #408]	; (8002f14 <HAL_GPIO_Init+0x324>)
 8002d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d7e:	4a65      	ldr	r2, [pc, #404]	; (8002f14 <HAL_GPIO_Init+0x324>)
 8002d80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d84:	6453      	str	r3, [r2, #68]	; 0x44
 8002d86:	4b63      	ldr	r3, [pc, #396]	; (8002f14 <HAL_GPIO_Init+0x324>)
 8002d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d8e:	60fb      	str	r3, [r7, #12]
 8002d90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d92:	4a61      	ldr	r2, [pc, #388]	; (8002f18 <HAL_GPIO_Init+0x328>)
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	089b      	lsrs	r3, r3, #2
 8002d98:	3302      	adds	r3, #2
 8002d9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002da0:	69fb      	ldr	r3, [r7, #28]
 8002da2:	f003 0303 	and.w	r3, r3, #3
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	220f      	movs	r2, #15
 8002daa:	fa02 f303 	lsl.w	r3, r2, r3
 8002dae:	43db      	mvns	r3, r3
 8002db0:	69ba      	ldr	r2, [r7, #24]
 8002db2:	4013      	ands	r3, r2
 8002db4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	4a58      	ldr	r2, [pc, #352]	; (8002f1c <HAL_GPIO_Init+0x32c>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d037      	beq.n	8002e2e <HAL_GPIO_Init+0x23e>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4a57      	ldr	r2, [pc, #348]	; (8002f20 <HAL_GPIO_Init+0x330>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d031      	beq.n	8002e2a <HAL_GPIO_Init+0x23a>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4a56      	ldr	r2, [pc, #344]	; (8002f24 <HAL_GPIO_Init+0x334>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d02b      	beq.n	8002e26 <HAL_GPIO_Init+0x236>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	4a55      	ldr	r2, [pc, #340]	; (8002f28 <HAL_GPIO_Init+0x338>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d025      	beq.n	8002e22 <HAL_GPIO_Init+0x232>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a54      	ldr	r2, [pc, #336]	; (8002f2c <HAL_GPIO_Init+0x33c>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d01f      	beq.n	8002e1e <HAL_GPIO_Init+0x22e>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4a53      	ldr	r2, [pc, #332]	; (8002f30 <HAL_GPIO_Init+0x340>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d019      	beq.n	8002e1a <HAL_GPIO_Init+0x22a>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4a52      	ldr	r2, [pc, #328]	; (8002f34 <HAL_GPIO_Init+0x344>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d013      	beq.n	8002e16 <HAL_GPIO_Init+0x226>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	4a51      	ldr	r2, [pc, #324]	; (8002f38 <HAL_GPIO_Init+0x348>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d00d      	beq.n	8002e12 <HAL_GPIO_Init+0x222>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	4a50      	ldr	r2, [pc, #320]	; (8002f3c <HAL_GPIO_Init+0x34c>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d007      	beq.n	8002e0e <HAL_GPIO_Init+0x21e>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	4a4f      	ldr	r2, [pc, #316]	; (8002f40 <HAL_GPIO_Init+0x350>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d101      	bne.n	8002e0a <HAL_GPIO_Init+0x21a>
 8002e06:	2309      	movs	r3, #9
 8002e08:	e012      	b.n	8002e30 <HAL_GPIO_Init+0x240>
 8002e0a:	230a      	movs	r3, #10
 8002e0c:	e010      	b.n	8002e30 <HAL_GPIO_Init+0x240>
 8002e0e:	2308      	movs	r3, #8
 8002e10:	e00e      	b.n	8002e30 <HAL_GPIO_Init+0x240>
 8002e12:	2307      	movs	r3, #7
 8002e14:	e00c      	b.n	8002e30 <HAL_GPIO_Init+0x240>
 8002e16:	2306      	movs	r3, #6
 8002e18:	e00a      	b.n	8002e30 <HAL_GPIO_Init+0x240>
 8002e1a:	2305      	movs	r3, #5
 8002e1c:	e008      	b.n	8002e30 <HAL_GPIO_Init+0x240>
 8002e1e:	2304      	movs	r3, #4
 8002e20:	e006      	b.n	8002e30 <HAL_GPIO_Init+0x240>
 8002e22:	2303      	movs	r3, #3
 8002e24:	e004      	b.n	8002e30 <HAL_GPIO_Init+0x240>
 8002e26:	2302      	movs	r3, #2
 8002e28:	e002      	b.n	8002e30 <HAL_GPIO_Init+0x240>
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e000      	b.n	8002e30 <HAL_GPIO_Init+0x240>
 8002e2e:	2300      	movs	r3, #0
 8002e30:	69fa      	ldr	r2, [r7, #28]
 8002e32:	f002 0203 	and.w	r2, r2, #3
 8002e36:	0092      	lsls	r2, r2, #2
 8002e38:	4093      	lsls	r3, r2
 8002e3a:	69ba      	ldr	r2, [r7, #24]
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e40:	4935      	ldr	r1, [pc, #212]	; (8002f18 <HAL_GPIO_Init+0x328>)
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	089b      	lsrs	r3, r3, #2
 8002e46:	3302      	adds	r3, #2
 8002e48:	69ba      	ldr	r2, [r7, #24]
 8002e4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e4e:	4b3d      	ldr	r3, [pc, #244]	; (8002f44 <HAL_GPIO_Init+0x354>)
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	43db      	mvns	r3, r3
 8002e58:	69ba      	ldr	r2, [r7, #24]
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d003      	beq.n	8002e72 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002e6a:	69ba      	ldr	r2, [r7, #24]
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e72:	4a34      	ldr	r2, [pc, #208]	; (8002f44 <HAL_GPIO_Init+0x354>)
 8002e74:	69bb      	ldr	r3, [r7, #24]
 8002e76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e78:	4b32      	ldr	r3, [pc, #200]	; (8002f44 <HAL_GPIO_Init+0x354>)
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	43db      	mvns	r3, r3
 8002e82:	69ba      	ldr	r2, [r7, #24]
 8002e84:	4013      	ands	r3, r2
 8002e86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d003      	beq.n	8002e9c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002e94:	69ba      	ldr	r2, [r7, #24]
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e9c:	4a29      	ldr	r2, [pc, #164]	; (8002f44 <HAL_GPIO_Init+0x354>)
 8002e9e:	69bb      	ldr	r3, [r7, #24]
 8002ea0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ea2:	4b28      	ldr	r3, [pc, #160]	; (8002f44 <HAL_GPIO_Init+0x354>)
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	43db      	mvns	r3, r3
 8002eac:	69ba      	ldr	r2, [r7, #24]
 8002eae:	4013      	ands	r3, r2
 8002eb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d003      	beq.n	8002ec6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002ebe:	69ba      	ldr	r2, [r7, #24]
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ec6:	4a1f      	ldr	r2, [pc, #124]	; (8002f44 <HAL_GPIO_Init+0x354>)
 8002ec8:	69bb      	ldr	r3, [r7, #24]
 8002eca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ecc:	4b1d      	ldr	r3, [pc, #116]	; (8002f44 <HAL_GPIO_Init+0x354>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	43db      	mvns	r3, r3
 8002ed6:	69ba      	ldr	r2, [r7, #24]
 8002ed8:	4013      	ands	r3, r2
 8002eda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d003      	beq.n	8002ef0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002ee8:	69ba      	ldr	r2, [r7, #24]
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ef0:	4a14      	ldr	r2, [pc, #80]	; (8002f44 <HAL_GPIO_Init+0x354>)
 8002ef2:	69bb      	ldr	r3, [r7, #24]
 8002ef4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	3301      	adds	r3, #1
 8002efa:	61fb      	str	r3, [r7, #28]
 8002efc:	69fb      	ldr	r3, [r7, #28]
 8002efe:	2b0f      	cmp	r3, #15
 8002f00:	f67f ae84 	bls.w	8002c0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f04:	bf00      	nop
 8002f06:	bf00      	nop
 8002f08:	3724      	adds	r7, #36	; 0x24
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr
 8002f12:	bf00      	nop
 8002f14:	40023800 	.word	0x40023800
 8002f18:	40013800 	.word	0x40013800
 8002f1c:	40020000 	.word	0x40020000
 8002f20:	40020400 	.word	0x40020400
 8002f24:	40020800 	.word	0x40020800
 8002f28:	40020c00 	.word	0x40020c00
 8002f2c:	40021000 	.word	0x40021000
 8002f30:	40021400 	.word	0x40021400
 8002f34:	40021800 	.word	0x40021800
 8002f38:	40021c00 	.word	0x40021c00
 8002f3c:	40022000 	.word	0x40022000
 8002f40:	40022400 	.word	0x40022400
 8002f44:	40013c00 	.word	0x40013c00

08002f48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	460b      	mov	r3, r1
 8002f52:	807b      	strh	r3, [r7, #2]
 8002f54:	4613      	mov	r3, r2
 8002f56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f58:	787b      	ldrb	r3, [r7, #1]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d003      	beq.n	8002f66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f5e:	887a      	ldrh	r2, [r7, #2]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f64:	e003      	b.n	8002f6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f66:	887b      	ldrh	r3, [r7, #2]
 8002f68:	041a      	lsls	r2, r3, #16
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	619a      	str	r2, [r3, #24]
}
 8002f6e:	bf00      	nop
 8002f70:	370c      	adds	r7, #12
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr

08002f7a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f7a:	b480      	push	{r7}
 8002f7c:	b085      	sub	sp, #20
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	6078      	str	r0, [r7, #4]
 8002f82:	460b      	mov	r3, r1
 8002f84:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	695b      	ldr	r3, [r3, #20]
 8002f8a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002f8c:	887a      	ldrh	r2, [r7, #2]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	4013      	ands	r3, r2
 8002f92:	041a      	lsls	r2, r3, #16
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	43d9      	mvns	r1, r3
 8002f98:	887b      	ldrh	r3, [r7, #2]
 8002f9a:	400b      	ands	r3, r1
 8002f9c:	431a      	orrs	r2, r3
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	619a      	str	r2, [r3, #24]
}
 8002fa2:	bf00      	nop
 8002fa4:	3714      	adds	r7, #20
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr
	...

08002fb0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b084      	sub	sp, #16
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d101      	bne.n	8002fc2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e12b      	b.n	800321a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d106      	bne.n	8002fdc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f7fe fc78 	bl	80018cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2224      	movs	r2, #36	; 0x24
 8002fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f022 0201 	bic.w	r2, r2, #1
 8002ff2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003002:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003012:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003014:	f001 fc76 	bl	8004904 <HAL_RCC_GetPCLK1Freq>
 8003018:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	4a81      	ldr	r2, [pc, #516]	; (8003224 <HAL_I2C_Init+0x274>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d807      	bhi.n	8003034 <HAL_I2C_Init+0x84>
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	4a80      	ldr	r2, [pc, #512]	; (8003228 <HAL_I2C_Init+0x278>)
 8003028:	4293      	cmp	r3, r2
 800302a:	bf94      	ite	ls
 800302c:	2301      	movls	r3, #1
 800302e:	2300      	movhi	r3, #0
 8003030:	b2db      	uxtb	r3, r3
 8003032:	e006      	b.n	8003042 <HAL_I2C_Init+0x92>
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	4a7d      	ldr	r2, [pc, #500]	; (800322c <HAL_I2C_Init+0x27c>)
 8003038:	4293      	cmp	r3, r2
 800303a:	bf94      	ite	ls
 800303c:	2301      	movls	r3, #1
 800303e:	2300      	movhi	r3, #0
 8003040:	b2db      	uxtb	r3, r3
 8003042:	2b00      	cmp	r3, #0
 8003044:	d001      	beq.n	800304a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e0e7      	b.n	800321a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	4a78      	ldr	r2, [pc, #480]	; (8003230 <HAL_I2C_Init+0x280>)
 800304e:	fba2 2303 	umull	r2, r3, r2, r3
 8003052:	0c9b      	lsrs	r3, r3, #18
 8003054:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	68ba      	ldr	r2, [r7, #8]
 8003066:	430a      	orrs	r2, r1
 8003068:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	6a1b      	ldr	r3, [r3, #32]
 8003070:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	4a6a      	ldr	r2, [pc, #424]	; (8003224 <HAL_I2C_Init+0x274>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d802      	bhi.n	8003084 <HAL_I2C_Init+0xd4>
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	3301      	adds	r3, #1
 8003082:	e009      	b.n	8003098 <HAL_I2C_Init+0xe8>
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800308a:	fb02 f303 	mul.w	r3, r2, r3
 800308e:	4a69      	ldr	r2, [pc, #420]	; (8003234 <HAL_I2C_Init+0x284>)
 8003090:	fba2 2303 	umull	r2, r3, r2, r3
 8003094:	099b      	lsrs	r3, r3, #6
 8003096:	3301      	adds	r3, #1
 8003098:	687a      	ldr	r2, [r7, #4]
 800309a:	6812      	ldr	r2, [r2, #0]
 800309c:	430b      	orrs	r3, r1
 800309e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	69db      	ldr	r3, [r3, #28]
 80030a6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80030aa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	495c      	ldr	r1, [pc, #368]	; (8003224 <HAL_I2C_Init+0x274>)
 80030b4:	428b      	cmp	r3, r1
 80030b6:	d819      	bhi.n	80030ec <HAL_I2C_Init+0x13c>
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	1e59      	subs	r1, r3, #1
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	005b      	lsls	r3, r3, #1
 80030c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80030c6:	1c59      	adds	r1, r3, #1
 80030c8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80030cc:	400b      	ands	r3, r1
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d00a      	beq.n	80030e8 <HAL_I2C_Init+0x138>
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	1e59      	subs	r1, r3, #1
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	005b      	lsls	r3, r3, #1
 80030dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80030e0:	3301      	adds	r3, #1
 80030e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030e6:	e051      	b.n	800318c <HAL_I2C_Init+0x1dc>
 80030e8:	2304      	movs	r3, #4
 80030ea:	e04f      	b.n	800318c <HAL_I2C_Init+0x1dc>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d111      	bne.n	8003118 <HAL_I2C_Init+0x168>
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	1e58      	subs	r0, r3, #1
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6859      	ldr	r1, [r3, #4]
 80030fc:	460b      	mov	r3, r1
 80030fe:	005b      	lsls	r3, r3, #1
 8003100:	440b      	add	r3, r1
 8003102:	fbb0 f3f3 	udiv	r3, r0, r3
 8003106:	3301      	adds	r3, #1
 8003108:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800310c:	2b00      	cmp	r3, #0
 800310e:	bf0c      	ite	eq
 8003110:	2301      	moveq	r3, #1
 8003112:	2300      	movne	r3, #0
 8003114:	b2db      	uxtb	r3, r3
 8003116:	e012      	b.n	800313e <HAL_I2C_Init+0x18e>
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	1e58      	subs	r0, r3, #1
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6859      	ldr	r1, [r3, #4]
 8003120:	460b      	mov	r3, r1
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	440b      	add	r3, r1
 8003126:	0099      	lsls	r1, r3, #2
 8003128:	440b      	add	r3, r1
 800312a:	fbb0 f3f3 	udiv	r3, r0, r3
 800312e:	3301      	adds	r3, #1
 8003130:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003134:	2b00      	cmp	r3, #0
 8003136:	bf0c      	ite	eq
 8003138:	2301      	moveq	r3, #1
 800313a:	2300      	movne	r3, #0
 800313c:	b2db      	uxtb	r3, r3
 800313e:	2b00      	cmp	r3, #0
 8003140:	d001      	beq.n	8003146 <HAL_I2C_Init+0x196>
 8003142:	2301      	movs	r3, #1
 8003144:	e022      	b.n	800318c <HAL_I2C_Init+0x1dc>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d10e      	bne.n	800316c <HAL_I2C_Init+0x1bc>
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	1e58      	subs	r0, r3, #1
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6859      	ldr	r1, [r3, #4]
 8003156:	460b      	mov	r3, r1
 8003158:	005b      	lsls	r3, r3, #1
 800315a:	440b      	add	r3, r1
 800315c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003160:	3301      	adds	r3, #1
 8003162:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003166:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800316a:	e00f      	b.n	800318c <HAL_I2C_Init+0x1dc>
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	1e58      	subs	r0, r3, #1
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6859      	ldr	r1, [r3, #4]
 8003174:	460b      	mov	r3, r1
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	440b      	add	r3, r1
 800317a:	0099      	lsls	r1, r3, #2
 800317c:	440b      	add	r3, r1
 800317e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003182:	3301      	adds	r3, #1
 8003184:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003188:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800318c:	6879      	ldr	r1, [r7, #4]
 800318e:	6809      	ldr	r1, [r1, #0]
 8003190:	4313      	orrs	r3, r2
 8003192:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	69da      	ldr	r2, [r3, #28]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6a1b      	ldr	r3, [r3, #32]
 80031a6:	431a      	orrs	r2, r3
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	430a      	orrs	r2, r1
 80031ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80031ba:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	6911      	ldr	r1, [r2, #16]
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	68d2      	ldr	r2, [r2, #12]
 80031c6:	4311      	orrs	r1, r2
 80031c8:	687a      	ldr	r2, [r7, #4]
 80031ca:	6812      	ldr	r2, [r2, #0]
 80031cc:	430b      	orrs	r3, r1
 80031ce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	695a      	ldr	r2, [r3, #20]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	699b      	ldr	r3, [r3, #24]
 80031e2:	431a      	orrs	r2, r3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	430a      	orrs	r2, r1
 80031ea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f042 0201 	orr.w	r2, r2, #1
 80031fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2200      	movs	r2, #0
 8003200:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2220      	movs	r2, #32
 8003206:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2200      	movs	r2, #0
 800320e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3710      	adds	r7, #16
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop
 8003224:	000186a0 	.word	0x000186a0
 8003228:	001e847f 	.word	0x001e847f
 800322c:	003d08ff 	.word	0x003d08ff
 8003230:	431bde83 	.word	0x431bde83
 8003234:	10624dd3 	.word	0x10624dd3

08003238 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b088      	sub	sp, #32
 800323c:	af02      	add	r7, sp, #8
 800323e:	60f8      	str	r0, [r7, #12]
 8003240:	4608      	mov	r0, r1
 8003242:	4611      	mov	r1, r2
 8003244:	461a      	mov	r2, r3
 8003246:	4603      	mov	r3, r0
 8003248:	817b      	strh	r3, [r7, #10]
 800324a:	460b      	mov	r3, r1
 800324c:	813b      	strh	r3, [r7, #8]
 800324e:	4613      	mov	r3, r2
 8003250:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003252:	f7ff faf9 	bl	8002848 <HAL_GetTick>
 8003256:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800325e:	b2db      	uxtb	r3, r3
 8003260:	2b20      	cmp	r3, #32
 8003262:	f040 80d9 	bne.w	8003418 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	9300      	str	r3, [sp, #0]
 800326a:	2319      	movs	r3, #25
 800326c:	2201      	movs	r2, #1
 800326e:	496d      	ldr	r1, [pc, #436]	; (8003424 <HAL_I2C_Mem_Write+0x1ec>)
 8003270:	68f8      	ldr	r0, [r7, #12]
 8003272:	f000 fc7f 	bl	8003b74 <I2C_WaitOnFlagUntilTimeout>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d001      	beq.n	8003280 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800327c:	2302      	movs	r3, #2
 800327e:	e0cc      	b.n	800341a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003286:	2b01      	cmp	r3, #1
 8003288:	d101      	bne.n	800328e <HAL_I2C_Mem_Write+0x56>
 800328a:	2302      	movs	r3, #2
 800328c:	e0c5      	b.n	800341a <HAL_I2C_Mem_Write+0x1e2>
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2201      	movs	r2, #1
 8003292:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f003 0301 	and.w	r3, r3, #1
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	d007      	beq.n	80032b4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f042 0201 	orr.w	r2, r2, #1
 80032b2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032c2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2221      	movs	r2, #33	; 0x21
 80032c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2240      	movs	r2, #64	; 0x40
 80032d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2200      	movs	r2, #0
 80032d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	6a3a      	ldr	r2, [r7, #32]
 80032de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80032e4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032ea:	b29a      	uxth	r2, r3
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	4a4d      	ldr	r2, [pc, #308]	; (8003428 <HAL_I2C_Mem_Write+0x1f0>)
 80032f4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80032f6:	88f8      	ldrh	r0, [r7, #6]
 80032f8:	893a      	ldrh	r2, [r7, #8]
 80032fa:	8979      	ldrh	r1, [r7, #10]
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	9301      	str	r3, [sp, #4]
 8003300:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003302:	9300      	str	r3, [sp, #0]
 8003304:	4603      	mov	r3, r0
 8003306:	68f8      	ldr	r0, [r7, #12]
 8003308:	f000 fab6 	bl	8003878 <I2C_RequestMemoryWrite>
 800330c:	4603      	mov	r3, r0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d052      	beq.n	80033b8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e081      	b.n	800341a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003316:	697a      	ldr	r2, [r7, #20]
 8003318:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800331a:	68f8      	ldr	r0, [r7, #12]
 800331c:	f000 fd00 	bl	8003d20 <I2C_WaitOnTXEFlagUntilTimeout>
 8003320:	4603      	mov	r3, r0
 8003322:	2b00      	cmp	r3, #0
 8003324:	d00d      	beq.n	8003342 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332a:	2b04      	cmp	r3, #4
 800332c:	d107      	bne.n	800333e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800333c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e06b      	b.n	800341a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003346:	781a      	ldrb	r2, [r3, #0]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003352:	1c5a      	adds	r2, r3, #1
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800335c:	3b01      	subs	r3, #1
 800335e:	b29a      	uxth	r2, r3
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003368:	b29b      	uxth	r3, r3
 800336a:	3b01      	subs	r3, #1
 800336c:	b29a      	uxth	r2, r3
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	695b      	ldr	r3, [r3, #20]
 8003378:	f003 0304 	and.w	r3, r3, #4
 800337c:	2b04      	cmp	r3, #4
 800337e:	d11b      	bne.n	80033b8 <HAL_I2C_Mem_Write+0x180>
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003384:	2b00      	cmp	r3, #0
 8003386:	d017      	beq.n	80033b8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800338c:	781a      	ldrb	r2, [r3, #0]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003398:	1c5a      	adds	r2, r3, #1
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033a2:	3b01      	subs	r3, #1
 80033a4:	b29a      	uxth	r2, r3
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	3b01      	subs	r3, #1
 80033b2:	b29a      	uxth	r2, r3
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d1aa      	bne.n	8003316 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033c0:	697a      	ldr	r2, [r7, #20]
 80033c2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80033c4:	68f8      	ldr	r0, [r7, #12]
 80033c6:	f000 fcec 	bl	8003da2 <I2C_WaitOnBTFFlagUntilTimeout>
 80033ca:	4603      	mov	r3, r0
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d00d      	beq.n	80033ec <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d4:	2b04      	cmp	r3, #4
 80033d6:	d107      	bne.n	80033e8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033e6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e016      	b.n	800341a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2220      	movs	r2, #32
 8003400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2200      	movs	r2, #0
 8003408:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2200      	movs	r2, #0
 8003410:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003414:	2300      	movs	r3, #0
 8003416:	e000      	b.n	800341a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003418:	2302      	movs	r3, #2
  }
}
 800341a:	4618      	mov	r0, r3
 800341c:	3718      	adds	r7, #24
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	00100002 	.word	0x00100002
 8003428:	ffff0000 	.word	0xffff0000

0800342c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b08c      	sub	sp, #48	; 0x30
 8003430:	af02      	add	r7, sp, #8
 8003432:	60f8      	str	r0, [r7, #12]
 8003434:	4608      	mov	r0, r1
 8003436:	4611      	mov	r1, r2
 8003438:	461a      	mov	r2, r3
 800343a:	4603      	mov	r3, r0
 800343c:	817b      	strh	r3, [r7, #10]
 800343e:	460b      	mov	r3, r1
 8003440:	813b      	strh	r3, [r7, #8]
 8003442:	4613      	mov	r3, r2
 8003444:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003446:	f7ff f9ff 	bl	8002848 <HAL_GetTick>
 800344a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003452:	b2db      	uxtb	r3, r3
 8003454:	2b20      	cmp	r3, #32
 8003456:	f040 8208 	bne.w	800386a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800345a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800345c:	9300      	str	r3, [sp, #0]
 800345e:	2319      	movs	r3, #25
 8003460:	2201      	movs	r2, #1
 8003462:	497b      	ldr	r1, [pc, #492]	; (8003650 <HAL_I2C_Mem_Read+0x224>)
 8003464:	68f8      	ldr	r0, [r7, #12]
 8003466:	f000 fb85 	bl	8003b74 <I2C_WaitOnFlagUntilTimeout>
 800346a:	4603      	mov	r3, r0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d001      	beq.n	8003474 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003470:	2302      	movs	r3, #2
 8003472:	e1fb      	b.n	800386c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800347a:	2b01      	cmp	r3, #1
 800347c:	d101      	bne.n	8003482 <HAL_I2C_Mem_Read+0x56>
 800347e:	2302      	movs	r3, #2
 8003480:	e1f4      	b.n	800386c <HAL_I2C_Mem_Read+0x440>
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2201      	movs	r2, #1
 8003486:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 0301 	and.w	r3, r3, #1
 8003494:	2b01      	cmp	r3, #1
 8003496:	d007      	beq.n	80034a8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f042 0201 	orr.w	r2, r2, #1
 80034a6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034b6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2222      	movs	r2, #34	; 0x22
 80034bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2240      	movs	r2, #64	; 0x40
 80034c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2200      	movs	r2, #0
 80034cc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034d2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80034d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034de:	b29a      	uxth	r2, r3
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	4a5b      	ldr	r2, [pc, #364]	; (8003654 <HAL_I2C_Mem_Read+0x228>)
 80034e8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80034ea:	88f8      	ldrh	r0, [r7, #6]
 80034ec:	893a      	ldrh	r2, [r7, #8]
 80034ee:	8979      	ldrh	r1, [r7, #10]
 80034f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f2:	9301      	str	r3, [sp, #4]
 80034f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034f6:	9300      	str	r3, [sp, #0]
 80034f8:	4603      	mov	r3, r0
 80034fa:	68f8      	ldr	r0, [r7, #12]
 80034fc:	f000 fa52 	bl	80039a4 <I2C_RequestMemoryRead>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d001      	beq.n	800350a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e1b0      	b.n	800386c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800350e:	2b00      	cmp	r3, #0
 8003510:	d113      	bne.n	800353a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003512:	2300      	movs	r3, #0
 8003514:	623b      	str	r3, [r7, #32]
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	695b      	ldr	r3, [r3, #20]
 800351c:	623b      	str	r3, [r7, #32]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	699b      	ldr	r3, [r3, #24]
 8003524:	623b      	str	r3, [r7, #32]
 8003526:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003536:	601a      	str	r2, [r3, #0]
 8003538:	e184      	b.n	8003844 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800353e:	2b01      	cmp	r3, #1
 8003540:	d11b      	bne.n	800357a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003550:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003552:	2300      	movs	r3, #0
 8003554:	61fb      	str	r3, [r7, #28]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	695b      	ldr	r3, [r3, #20]
 800355c:	61fb      	str	r3, [r7, #28]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	699b      	ldr	r3, [r3, #24]
 8003564:	61fb      	str	r3, [r7, #28]
 8003566:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003576:	601a      	str	r2, [r3, #0]
 8003578:	e164      	b.n	8003844 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800357e:	2b02      	cmp	r3, #2
 8003580:	d11b      	bne.n	80035ba <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003590:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035a2:	2300      	movs	r3, #0
 80035a4:	61bb      	str	r3, [r7, #24]
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	695b      	ldr	r3, [r3, #20]
 80035ac:	61bb      	str	r3, [r7, #24]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	699b      	ldr	r3, [r3, #24]
 80035b4:	61bb      	str	r3, [r7, #24]
 80035b6:	69bb      	ldr	r3, [r7, #24]
 80035b8:	e144      	b.n	8003844 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035ba:	2300      	movs	r3, #0
 80035bc:	617b      	str	r3, [r7, #20]
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	695b      	ldr	r3, [r3, #20]
 80035c4:	617b      	str	r3, [r7, #20]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	699b      	ldr	r3, [r3, #24]
 80035cc:	617b      	str	r3, [r7, #20]
 80035ce:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80035d0:	e138      	b.n	8003844 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035d6:	2b03      	cmp	r3, #3
 80035d8:	f200 80f1 	bhi.w	80037be <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d123      	bne.n	800362c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035e6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80035e8:	68f8      	ldr	r0, [r7, #12]
 80035ea:	f000 fc1b 	bl	8003e24 <I2C_WaitOnRXNEFlagUntilTimeout>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d001      	beq.n	80035f8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	e139      	b.n	800386c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	691a      	ldr	r2, [r3, #16]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003602:	b2d2      	uxtb	r2, r2
 8003604:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800360a:	1c5a      	adds	r2, r3, #1
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003614:	3b01      	subs	r3, #1
 8003616:	b29a      	uxth	r2, r3
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003620:	b29b      	uxth	r3, r3
 8003622:	3b01      	subs	r3, #1
 8003624:	b29a      	uxth	r2, r3
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	855a      	strh	r2, [r3, #42]	; 0x2a
 800362a:	e10b      	b.n	8003844 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003630:	2b02      	cmp	r3, #2
 8003632:	d14e      	bne.n	80036d2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003636:	9300      	str	r3, [sp, #0]
 8003638:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800363a:	2200      	movs	r2, #0
 800363c:	4906      	ldr	r1, [pc, #24]	; (8003658 <HAL_I2C_Mem_Read+0x22c>)
 800363e:	68f8      	ldr	r0, [r7, #12]
 8003640:	f000 fa98 	bl	8003b74 <I2C_WaitOnFlagUntilTimeout>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d008      	beq.n	800365c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e10e      	b.n	800386c <HAL_I2C_Mem_Read+0x440>
 800364e:	bf00      	nop
 8003650:	00100002 	.word	0x00100002
 8003654:	ffff0000 	.word	0xffff0000
 8003658:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800366a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	691a      	ldr	r2, [r3, #16]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003676:	b2d2      	uxtb	r2, r2
 8003678:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800367e:	1c5a      	adds	r2, r3, #1
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003688:	3b01      	subs	r3, #1
 800368a:	b29a      	uxth	r2, r3
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003694:	b29b      	uxth	r3, r3
 8003696:	3b01      	subs	r3, #1
 8003698:	b29a      	uxth	r2, r3
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	691a      	ldr	r2, [r3, #16]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a8:	b2d2      	uxtb	r2, r2
 80036aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b0:	1c5a      	adds	r2, r3, #1
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ba:	3b01      	subs	r3, #1
 80036bc:	b29a      	uxth	r2, r3
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036c6:	b29b      	uxth	r3, r3
 80036c8:	3b01      	subs	r3, #1
 80036ca:	b29a      	uxth	r2, r3
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	855a      	strh	r2, [r3, #42]	; 0x2a
 80036d0:	e0b8      	b.n	8003844 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80036d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d4:	9300      	str	r3, [sp, #0]
 80036d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036d8:	2200      	movs	r2, #0
 80036da:	4966      	ldr	r1, [pc, #408]	; (8003874 <HAL_I2C_Mem_Read+0x448>)
 80036dc:	68f8      	ldr	r0, [r7, #12]
 80036de:	f000 fa49 	bl	8003b74 <I2C_WaitOnFlagUntilTimeout>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d001      	beq.n	80036ec <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e0bf      	b.n	800386c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	691a      	ldr	r2, [r3, #16]
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003706:	b2d2      	uxtb	r2, r2
 8003708:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800370e:	1c5a      	adds	r2, r3, #1
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003718:	3b01      	subs	r3, #1
 800371a:	b29a      	uxth	r2, r3
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003724:	b29b      	uxth	r3, r3
 8003726:	3b01      	subs	r3, #1
 8003728:	b29a      	uxth	r2, r3
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800372e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003730:	9300      	str	r3, [sp, #0]
 8003732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003734:	2200      	movs	r2, #0
 8003736:	494f      	ldr	r1, [pc, #316]	; (8003874 <HAL_I2C_Mem_Read+0x448>)
 8003738:	68f8      	ldr	r0, [r7, #12]
 800373a:	f000 fa1b 	bl	8003b74 <I2C_WaitOnFlagUntilTimeout>
 800373e:	4603      	mov	r3, r0
 8003740:	2b00      	cmp	r3, #0
 8003742:	d001      	beq.n	8003748 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	e091      	b.n	800386c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003756:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	691a      	ldr	r2, [r3, #16]
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003762:	b2d2      	uxtb	r2, r2
 8003764:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800376a:	1c5a      	adds	r2, r3, #1
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003774:	3b01      	subs	r3, #1
 8003776:	b29a      	uxth	r2, r3
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003780:	b29b      	uxth	r3, r3
 8003782:	3b01      	subs	r3, #1
 8003784:	b29a      	uxth	r2, r3
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	691a      	ldr	r2, [r3, #16]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003794:	b2d2      	uxtb	r2, r2
 8003796:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800379c:	1c5a      	adds	r2, r3, #1
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037a6:	3b01      	subs	r3, #1
 80037a8:	b29a      	uxth	r2, r3
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	3b01      	subs	r3, #1
 80037b6:	b29a      	uxth	r2, r3
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	855a      	strh	r2, [r3, #42]	; 0x2a
 80037bc:	e042      	b.n	8003844 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037c0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80037c2:	68f8      	ldr	r0, [r7, #12]
 80037c4:	f000 fb2e 	bl	8003e24 <I2C_WaitOnRXNEFlagUntilTimeout>
 80037c8:	4603      	mov	r3, r0
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d001      	beq.n	80037d2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e04c      	b.n	800386c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	691a      	ldr	r2, [r3, #16]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037dc:	b2d2      	uxtb	r2, r2
 80037de:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e4:	1c5a      	adds	r2, r3, #1
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037ee:	3b01      	subs	r3, #1
 80037f0:	b29a      	uxth	r2, r3
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037fa:	b29b      	uxth	r3, r3
 80037fc:	3b01      	subs	r3, #1
 80037fe:	b29a      	uxth	r2, r3
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	695b      	ldr	r3, [r3, #20]
 800380a:	f003 0304 	and.w	r3, r3, #4
 800380e:	2b04      	cmp	r3, #4
 8003810:	d118      	bne.n	8003844 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	691a      	ldr	r2, [r3, #16]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800381c:	b2d2      	uxtb	r2, r2
 800381e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003824:	1c5a      	adds	r2, r3, #1
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800382e:	3b01      	subs	r3, #1
 8003830:	b29a      	uxth	r2, r3
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800383a:	b29b      	uxth	r3, r3
 800383c:	3b01      	subs	r3, #1
 800383e:	b29a      	uxth	r2, r3
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003848:	2b00      	cmp	r3, #0
 800384a:	f47f aec2 	bne.w	80035d2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2220      	movs	r2, #32
 8003852:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2200      	movs	r2, #0
 800385a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2200      	movs	r2, #0
 8003862:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003866:	2300      	movs	r3, #0
 8003868:	e000      	b.n	800386c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800386a:	2302      	movs	r3, #2
  }
}
 800386c:	4618      	mov	r0, r3
 800386e:	3728      	adds	r7, #40	; 0x28
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}
 8003874:	00010004 	.word	0x00010004

08003878 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b088      	sub	sp, #32
 800387c:	af02      	add	r7, sp, #8
 800387e:	60f8      	str	r0, [r7, #12]
 8003880:	4608      	mov	r0, r1
 8003882:	4611      	mov	r1, r2
 8003884:	461a      	mov	r2, r3
 8003886:	4603      	mov	r3, r0
 8003888:	817b      	strh	r3, [r7, #10]
 800388a:	460b      	mov	r3, r1
 800388c:	813b      	strh	r3, [r7, #8]
 800388e:	4613      	mov	r3, r2
 8003890:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80038a0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80038a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a4:	9300      	str	r3, [sp, #0]
 80038a6:	6a3b      	ldr	r3, [r7, #32]
 80038a8:	2200      	movs	r2, #0
 80038aa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80038ae:	68f8      	ldr	r0, [r7, #12]
 80038b0:	f000 f960 	bl	8003b74 <I2C_WaitOnFlagUntilTimeout>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d00d      	beq.n	80038d6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038c8:	d103      	bne.n	80038d2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038d0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80038d2:	2303      	movs	r3, #3
 80038d4:	e05f      	b.n	8003996 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80038d6:	897b      	ldrh	r3, [r7, #10]
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	461a      	mov	r2, r3
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80038e4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80038e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e8:	6a3a      	ldr	r2, [r7, #32]
 80038ea:	492d      	ldr	r1, [pc, #180]	; (80039a0 <I2C_RequestMemoryWrite+0x128>)
 80038ec:	68f8      	ldr	r0, [r7, #12]
 80038ee:	f000 f998 	bl	8003c22 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d001      	beq.n	80038fc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	e04c      	b.n	8003996 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038fc:	2300      	movs	r3, #0
 80038fe:	617b      	str	r3, [r7, #20]
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	695b      	ldr	r3, [r3, #20]
 8003906:	617b      	str	r3, [r7, #20]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	699b      	ldr	r3, [r3, #24]
 800390e:	617b      	str	r3, [r7, #20]
 8003910:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003912:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003914:	6a39      	ldr	r1, [r7, #32]
 8003916:	68f8      	ldr	r0, [r7, #12]
 8003918:	f000 fa02 	bl	8003d20 <I2C_WaitOnTXEFlagUntilTimeout>
 800391c:	4603      	mov	r3, r0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d00d      	beq.n	800393e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003926:	2b04      	cmp	r3, #4
 8003928:	d107      	bne.n	800393a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003938:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e02b      	b.n	8003996 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800393e:	88fb      	ldrh	r3, [r7, #6]
 8003940:	2b01      	cmp	r3, #1
 8003942:	d105      	bne.n	8003950 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003944:	893b      	ldrh	r3, [r7, #8]
 8003946:	b2da      	uxtb	r2, r3
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	611a      	str	r2, [r3, #16]
 800394e:	e021      	b.n	8003994 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003950:	893b      	ldrh	r3, [r7, #8]
 8003952:	0a1b      	lsrs	r3, r3, #8
 8003954:	b29b      	uxth	r3, r3
 8003956:	b2da      	uxtb	r2, r3
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800395e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003960:	6a39      	ldr	r1, [r7, #32]
 8003962:	68f8      	ldr	r0, [r7, #12]
 8003964:	f000 f9dc 	bl	8003d20 <I2C_WaitOnTXEFlagUntilTimeout>
 8003968:	4603      	mov	r3, r0
 800396a:	2b00      	cmp	r3, #0
 800396c:	d00d      	beq.n	800398a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003972:	2b04      	cmp	r3, #4
 8003974:	d107      	bne.n	8003986 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003984:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	e005      	b.n	8003996 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800398a:	893b      	ldrh	r3, [r7, #8]
 800398c:	b2da      	uxtb	r2, r3
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003994:	2300      	movs	r3, #0
}
 8003996:	4618      	mov	r0, r3
 8003998:	3718      	adds	r7, #24
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
 800399e:	bf00      	nop
 80039a0:	00010002 	.word	0x00010002

080039a4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b088      	sub	sp, #32
 80039a8:	af02      	add	r7, sp, #8
 80039aa:	60f8      	str	r0, [r7, #12]
 80039ac:	4608      	mov	r0, r1
 80039ae:	4611      	mov	r1, r2
 80039b0:	461a      	mov	r2, r3
 80039b2:	4603      	mov	r3, r0
 80039b4:	817b      	strh	r3, [r7, #10]
 80039b6:	460b      	mov	r3, r1
 80039b8:	813b      	strh	r3, [r7, #8]
 80039ba:	4613      	mov	r3, r2
 80039bc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80039cc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039dc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e0:	9300      	str	r3, [sp, #0]
 80039e2:	6a3b      	ldr	r3, [r7, #32]
 80039e4:	2200      	movs	r2, #0
 80039e6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80039ea:	68f8      	ldr	r0, [r7, #12]
 80039ec:	f000 f8c2 	bl	8003b74 <I2C_WaitOnFlagUntilTimeout>
 80039f0:	4603      	mov	r3, r0
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d00d      	beq.n	8003a12 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a04:	d103      	bne.n	8003a0e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a0c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003a0e:	2303      	movs	r3, #3
 8003a10:	e0aa      	b.n	8003b68 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a12:	897b      	ldrh	r3, [r7, #10]
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	461a      	mov	r2, r3
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003a20:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a24:	6a3a      	ldr	r2, [r7, #32]
 8003a26:	4952      	ldr	r1, [pc, #328]	; (8003b70 <I2C_RequestMemoryRead+0x1cc>)
 8003a28:	68f8      	ldr	r0, [r7, #12]
 8003a2a:	f000 f8fa 	bl	8003c22 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d001      	beq.n	8003a38 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e097      	b.n	8003b68 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a38:	2300      	movs	r3, #0
 8003a3a:	617b      	str	r3, [r7, #20]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	695b      	ldr	r3, [r3, #20]
 8003a42:	617b      	str	r3, [r7, #20]
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	699b      	ldr	r3, [r3, #24]
 8003a4a:	617b      	str	r3, [r7, #20]
 8003a4c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a50:	6a39      	ldr	r1, [r7, #32]
 8003a52:	68f8      	ldr	r0, [r7, #12]
 8003a54:	f000 f964 	bl	8003d20 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d00d      	beq.n	8003a7a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a62:	2b04      	cmp	r3, #4
 8003a64:	d107      	bne.n	8003a76 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a74:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e076      	b.n	8003b68 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a7a:	88fb      	ldrh	r3, [r7, #6]
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d105      	bne.n	8003a8c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a80:	893b      	ldrh	r3, [r7, #8]
 8003a82:	b2da      	uxtb	r2, r3
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	611a      	str	r2, [r3, #16]
 8003a8a:	e021      	b.n	8003ad0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003a8c:	893b      	ldrh	r3, [r7, #8]
 8003a8e:	0a1b      	lsrs	r3, r3, #8
 8003a90:	b29b      	uxth	r3, r3
 8003a92:	b2da      	uxtb	r2, r3
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a9c:	6a39      	ldr	r1, [r7, #32]
 8003a9e:	68f8      	ldr	r0, [r7, #12]
 8003aa0:	f000 f93e 	bl	8003d20 <I2C_WaitOnTXEFlagUntilTimeout>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d00d      	beq.n	8003ac6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aae:	2b04      	cmp	r3, #4
 8003ab0:	d107      	bne.n	8003ac2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ac0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e050      	b.n	8003b68 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ac6:	893b      	ldrh	r3, [r7, #8]
 8003ac8:	b2da      	uxtb	r2, r3
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ad0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ad2:	6a39      	ldr	r1, [r7, #32]
 8003ad4:	68f8      	ldr	r0, [r7, #12]
 8003ad6:	f000 f923 	bl	8003d20 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ada:	4603      	mov	r3, r0
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d00d      	beq.n	8003afc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae4:	2b04      	cmp	r3, #4
 8003ae6:	d107      	bne.n	8003af8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003af6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e035      	b.n	8003b68 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b0a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b0e:	9300      	str	r3, [sp, #0]
 8003b10:	6a3b      	ldr	r3, [r7, #32]
 8003b12:	2200      	movs	r2, #0
 8003b14:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003b18:	68f8      	ldr	r0, [r7, #12]
 8003b1a:	f000 f82b 	bl	8003b74 <I2C_WaitOnFlagUntilTimeout>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d00d      	beq.n	8003b40 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b32:	d103      	bne.n	8003b3c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b3a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003b3c:	2303      	movs	r3, #3
 8003b3e:	e013      	b.n	8003b68 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003b40:	897b      	ldrh	r3, [r7, #10]
 8003b42:	b2db      	uxtb	r3, r3
 8003b44:	f043 0301 	orr.w	r3, r3, #1
 8003b48:	b2da      	uxtb	r2, r3
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b52:	6a3a      	ldr	r2, [r7, #32]
 8003b54:	4906      	ldr	r1, [pc, #24]	; (8003b70 <I2C_RequestMemoryRead+0x1cc>)
 8003b56:	68f8      	ldr	r0, [r7, #12]
 8003b58:	f000 f863 	bl	8003c22 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d001      	beq.n	8003b66 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e000      	b.n	8003b68 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003b66:	2300      	movs	r3, #0
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3718      	adds	r7, #24
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	00010002 	.word	0x00010002

08003b74 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b084      	sub	sp, #16
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	60f8      	str	r0, [r7, #12]
 8003b7c:	60b9      	str	r1, [r7, #8]
 8003b7e:	603b      	str	r3, [r7, #0]
 8003b80:	4613      	mov	r3, r2
 8003b82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b84:	e025      	b.n	8003bd2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b8c:	d021      	beq.n	8003bd2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b8e:	f7fe fe5b 	bl	8002848 <HAL_GetTick>
 8003b92:	4602      	mov	r2, r0
 8003b94:	69bb      	ldr	r3, [r7, #24]
 8003b96:	1ad3      	subs	r3, r2, r3
 8003b98:	683a      	ldr	r2, [r7, #0]
 8003b9a:	429a      	cmp	r2, r3
 8003b9c:	d302      	bcc.n	8003ba4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d116      	bne.n	8003bd2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	2220      	movs	r2, #32
 8003bae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bbe:	f043 0220 	orr.w	r2, r3, #32
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	2200      	movs	r2, #0
 8003bca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e023      	b.n	8003c1a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	0c1b      	lsrs	r3, r3, #16
 8003bd6:	b2db      	uxtb	r3, r3
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d10d      	bne.n	8003bf8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	695b      	ldr	r3, [r3, #20]
 8003be2:	43da      	mvns	r2, r3
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	4013      	ands	r3, r2
 8003be8:	b29b      	uxth	r3, r3
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	bf0c      	ite	eq
 8003bee:	2301      	moveq	r3, #1
 8003bf0:	2300      	movne	r3, #0
 8003bf2:	b2db      	uxtb	r3, r3
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	e00c      	b.n	8003c12 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	699b      	ldr	r3, [r3, #24]
 8003bfe:	43da      	mvns	r2, r3
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	4013      	ands	r3, r2
 8003c04:	b29b      	uxth	r3, r3
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	bf0c      	ite	eq
 8003c0a:	2301      	moveq	r3, #1
 8003c0c:	2300      	movne	r3, #0
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	461a      	mov	r2, r3
 8003c12:	79fb      	ldrb	r3, [r7, #7]
 8003c14:	429a      	cmp	r2, r3
 8003c16:	d0b6      	beq.n	8003b86 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003c18:	2300      	movs	r3, #0
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3710      	adds	r7, #16
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}

08003c22 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003c22:	b580      	push	{r7, lr}
 8003c24:	b084      	sub	sp, #16
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	60f8      	str	r0, [r7, #12]
 8003c2a:	60b9      	str	r1, [r7, #8]
 8003c2c:	607a      	str	r2, [r7, #4]
 8003c2e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c30:	e051      	b.n	8003cd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	695b      	ldr	r3, [r3, #20]
 8003c38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c40:	d123      	bne.n	8003c8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c50:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c5a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2220      	movs	r2, #32
 8003c66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c76:	f043 0204 	orr.w	r2, r3, #4
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2200      	movs	r2, #0
 8003c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e046      	b.n	8003d18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c90:	d021      	beq.n	8003cd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c92:	f7fe fdd9 	bl	8002848 <HAL_GetTick>
 8003c96:	4602      	mov	r2, r0
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	1ad3      	subs	r3, r2, r3
 8003c9c:	687a      	ldr	r2, [r7, #4]
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d302      	bcc.n	8003ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d116      	bne.n	8003cd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2200      	movs	r2, #0
 8003cac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2220      	movs	r2, #32
 8003cb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc2:	f043 0220 	orr.w	r2, r3, #32
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e020      	b.n	8003d18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	0c1b      	lsrs	r3, r3, #16
 8003cda:	b2db      	uxtb	r3, r3
 8003cdc:	2b01      	cmp	r3, #1
 8003cde:	d10c      	bne.n	8003cfa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	695b      	ldr	r3, [r3, #20]
 8003ce6:	43da      	mvns	r2, r3
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	4013      	ands	r3, r2
 8003cec:	b29b      	uxth	r3, r3
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	bf14      	ite	ne
 8003cf2:	2301      	movne	r3, #1
 8003cf4:	2300      	moveq	r3, #0
 8003cf6:	b2db      	uxtb	r3, r3
 8003cf8:	e00b      	b.n	8003d12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	699b      	ldr	r3, [r3, #24]
 8003d00:	43da      	mvns	r2, r3
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	4013      	ands	r3, r2
 8003d06:	b29b      	uxth	r3, r3
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	bf14      	ite	ne
 8003d0c:	2301      	movne	r3, #1
 8003d0e:	2300      	moveq	r3, #0
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d18d      	bne.n	8003c32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003d16:	2300      	movs	r3, #0
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	3710      	adds	r7, #16
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}

08003d20 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b084      	sub	sp, #16
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	60f8      	str	r0, [r7, #12]
 8003d28:	60b9      	str	r1, [r7, #8]
 8003d2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d2c:	e02d      	b.n	8003d8a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d2e:	68f8      	ldr	r0, [r7, #12]
 8003d30:	f000 f8ce 	bl	8003ed0 <I2C_IsAcknowledgeFailed>
 8003d34:	4603      	mov	r3, r0
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d001      	beq.n	8003d3e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e02d      	b.n	8003d9a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d44:	d021      	beq.n	8003d8a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d46:	f7fe fd7f 	bl	8002848 <HAL_GetTick>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	1ad3      	subs	r3, r2, r3
 8003d50:	68ba      	ldr	r2, [r7, #8]
 8003d52:	429a      	cmp	r2, r3
 8003d54:	d302      	bcc.n	8003d5c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d116      	bne.n	8003d8a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2220      	movs	r2, #32
 8003d66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d76:	f043 0220 	orr.w	r2, r3, #32
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2200      	movs	r2, #0
 8003d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e007      	b.n	8003d9a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	695b      	ldr	r3, [r3, #20]
 8003d90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d94:	2b80      	cmp	r3, #128	; 0x80
 8003d96:	d1ca      	bne.n	8003d2e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d98:	2300      	movs	r3, #0
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3710      	adds	r7, #16
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}

08003da2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003da2:	b580      	push	{r7, lr}
 8003da4:	b084      	sub	sp, #16
 8003da6:	af00      	add	r7, sp, #0
 8003da8:	60f8      	str	r0, [r7, #12]
 8003daa:	60b9      	str	r1, [r7, #8]
 8003dac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003dae:	e02d      	b.n	8003e0c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003db0:	68f8      	ldr	r0, [r7, #12]
 8003db2:	f000 f88d 	bl	8003ed0 <I2C_IsAcknowledgeFailed>
 8003db6:	4603      	mov	r3, r0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d001      	beq.n	8003dc0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e02d      	b.n	8003e1c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dc6:	d021      	beq.n	8003e0c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dc8:	f7fe fd3e 	bl	8002848 <HAL_GetTick>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	68ba      	ldr	r2, [r7, #8]
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d302      	bcc.n	8003dde <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d116      	bne.n	8003e0c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2200      	movs	r2, #0
 8003de2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2220      	movs	r2, #32
 8003de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2200      	movs	r2, #0
 8003df0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df8:	f043 0220 	orr.w	r2, r3, #32
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	2200      	movs	r2, #0
 8003e04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	e007      	b.n	8003e1c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	695b      	ldr	r3, [r3, #20]
 8003e12:	f003 0304 	and.w	r3, r3, #4
 8003e16:	2b04      	cmp	r3, #4
 8003e18:	d1ca      	bne.n	8003db0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e1a:	2300      	movs	r3, #0
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	3710      	adds	r7, #16
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}

08003e24 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b084      	sub	sp, #16
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	60f8      	str	r0, [r7, #12]
 8003e2c:	60b9      	str	r1, [r7, #8]
 8003e2e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e30:	e042      	b.n	8003eb8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	695b      	ldr	r3, [r3, #20]
 8003e38:	f003 0310 	and.w	r3, r3, #16
 8003e3c:	2b10      	cmp	r3, #16
 8003e3e:	d119      	bne.n	8003e74 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f06f 0210 	mvn.w	r2, #16
 8003e48:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2220      	movs	r2, #32
 8003e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	e029      	b.n	8003ec8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e74:	f7fe fce8 	bl	8002848 <HAL_GetTick>
 8003e78:	4602      	mov	r2, r0
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	1ad3      	subs	r3, r2, r3
 8003e7e:	68ba      	ldr	r2, [r7, #8]
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d302      	bcc.n	8003e8a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d116      	bne.n	8003eb8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2220      	movs	r2, #32
 8003e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea4:	f043 0220 	orr.w	r2, r3, #32
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	e007      	b.n	8003ec8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	695b      	ldr	r3, [r3, #20]
 8003ebe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ec2:	2b40      	cmp	r3, #64	; 0x40
 8003ec4:	d1b5      	bne.n	8003e32 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003ec6:	2300      	movs	r3, #0
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3710      	adds	r7, #16
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}

08003ed0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	695b      	ldr	r3, [r3, #20]
 8003ede:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ee2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ee6:	d11b      	bne.n	8003f20 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ef0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2220      	movs	r2, #32
 8003efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0c:	f043 0204 	orr.w	r2, r3, #4
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2200      	movs	r2, #0
 8003f18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e000      	b.n	8003f22 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003f20:	2300      	movs	r3, #0
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	370c      	adds	r7, #12
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr

08003f2e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003f2e:	b480      	push	{r7}
 8003f30:	b083      	sub	sp, #12
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	6078      	str	r0, [r7, #4]
 8003f36:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	2b20      	cmp	r3, #32
 8003f42:	d129      	bne.n	8003f98 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2224      	movs	r2, #36	; 0x24
 8003f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f022 0201 	bic.w	r2, r2, #1
 8003f5a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f022 0210 	bic.w	r2, r2, #16
 8003f6a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	683a      	ldr	r2, [r7, #0]
 8003f78:	430a      	orrs	r2, r1
 8003f7a:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f042 0201 	orr.w	r2, r2, #1
 8003f8a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2220      	movs	r2, #32
 8003f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003f94:	2300      	movs	r3, #0
 8003f96:	e000      	b.n	8003f9a <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8003f98:	2302      	movs	r3, #2
  }
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	370c      	adds	r7, #12
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa4:	4770      	bx	lr

08003fa6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003fa6:	b480      	push	{r7}
 8003fa8:	b085      	sub	sp, #20
 8003faa:	af00      	add	r7, sp, #0
 8003fac:	6078      	str	r0, [r7, #4]
 8003fae:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fba:	b2db      	uxtb	r3, r3
 8003fbc:	2b20      	cmp	r3, #32
 8003fbe:	d12a      	bne.n	8004016 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2224      	movs	r2, #36	; 0x24
 8003fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f022 0201 	bic.w	r2, r2, #1
 8003fd6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fde:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8003fe0:	89fb      	ldrh	r3, [r7, #14]
 8003fe2:	f023 030f 	bic.w	r3, r3, #15
 8003fe6:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	b29a      	uxth	r2, r3
 8003fec:	89fb      	ldrh	r3, [r7, #14]
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	89fa      	ldrh	r2, [r7, #14]
 8003ff8:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f042 0201 	orr.w	r2, r2, #1
 8004008:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2220      	movs	r2, #32
 800400e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004012:	2300      	movs	r3, #0
 8004014:	e000      	b.n	8004018 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8004016:	2302      	movs	r3, #2
  }
}
 8004018:	4618      	mov	r0, r3
 800401a:	3714      	adds	r7, #20
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr

08004024 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b086      	sub	sp, #24
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d101      	bne.n	8004036 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e267      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f003 0301 	and.w	r3, r3, #1
 800403e:	2b00      	cmp	r3, #0
 8004040:	d075      	beq.n	800412e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004042:	4b88      	ldr	r3, [pc, #544]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f003 030c 	and.w	r3, r3, #12
 800404a:	2b04      	cmp	r3, #4
 800404c:	d00c      	beq.n	8004068 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800404e:	4b85      	ldr	r3, [pc, #532]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004056:	2b08      	cmp	r3, #8
 8004058:	d112      	bne.n	8004080 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800405a:	4b82      	ldr	r3, [pc, #520]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004062:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004066:	d10b      	bne.n	8004080 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004068:	4b7e      	ldr	r3, [pc, #504]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004070:	2b00      	cmp	r3, #0
 8004072:	d05b      	beq.n	800412c <HAL_RCC_OscConfig+0x108>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d157      	bne.n	800412c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	e242      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004088:	d106      	bne.n	8004098 <HAL_RCC_OscConfig+0x74>
 800408a:	4b76      	ldr	r3, [pc, #472]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a75      	ldr	r2, [pc, #468]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 8004090:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004094:	6013      	str	r3, [r2, #0]
 8004096:	e01d      	b.n	80040d4 <HAL_RCC_OscConfig+0xb0>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80040a0:	d10c      	bne.n	80040bc <HAL_RCC_OscConfig+0x98>
 80040a2:	4b70      	ldr	r3, [pc, #448]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a6f      	ldr	r2, [pc, #444]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 80040a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80040ac:	6013      	str	r3, [r2, #0]
 80040ae:	4b6d      	ldr	r3, [pc, #436]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a6c      	ldr	r2, [pc, #432]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 80040b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040b8:	6013      	str	r3, [r2, #0]
 80040ba:	e00b      	b.n	80040d4 <HAL_RCC_OscConfig+0xb0>
 80040bc:	4b69      	ldr	r3, [pc, #420]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a68      	ldr	r2, [pc, #416]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 80040c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040c6:	6013      	str	r3, [r2, #0]
 80040c8:	4b66      	ldr	r3, [pc, #408]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a65      	ldr	r2, [pc, #404]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 80040ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d013      	beq.n	8004104 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040dc:	f7fe fbb4 	bl	8002848 <HAL_GetTick>
 80040e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040e2:	e008      	b.n	80040f6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040e4:	f7fe fbb0 	bl	8002848 <HAL_GetTick>
 80040e8:	4602      	mov	r2, r0
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	2b64      	cmp	r3, #100	; 0x64
 80040f0:	d901      	bls.n	80040f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	e207      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040f6:	4b5b      	ldr	r3, [pc, #364]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d0f0      	beq.n	80040e4 <HAL_RCC_OscConfig+0xc0>
 8004102:	e014      	b.n	800412e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004104:	f7fe fba0 	bl	8002848 <HAL_GetTick>
 8004108:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800410a:	e008      	b.n	800411e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800410c:	f7fe fb9c 	bl	8002848 <HAL_GetTick>
 8004110:	4602      	mov	r2, r0
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	2b64      	cmp	r3, #100	; 0x64
 8004118:	d901      	bls.n	800411e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800411a:	2303      	movs	r3, #3
 800411c:	e1f3      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800411e:	4b51      	ldr	r3, [pc, #324]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004126:	2b00      	cmp	r3, #0
 8004128:	d1f0      	bne.n	800410c <HAL_RCC_OscConfig+0xe8>
 800412a:	e000      	b.n	800412e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800412c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0302 	and.w	r3, r3, #2
 8004136:	2b00      	cmp	r3, #0
 8004138:	d063      	beq.n	8004202 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800413a:	4b4a      	ldr	r3, [pc, #296]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	f003 030c 	and.w	r3, r3, #12
 8004142:	2b00      	cmp	r3, #0
 8004144:	d00b      	beq.n	800415e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004146:	4b47      	ldr	r3, [pc, #284]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800414e:	2b08      	cmp	r3, #8
 8004150:	d11c      	bne.n	800418c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004152:	4b44      	ldr	r3, [pc, #272]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d116      	bne.n	800418c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800415e:	4b41      	ldr	r3, [pc, #260]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 0302 	and.w	r3, r3, #2
 8004166:	2b00      	cmp	r3, #0
 8004168:	d005      	beq.n	8004176 <HAL_RCC_OscConfig+0x152>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	68db      	ldr	r3, [r3, #12]
 800416e:	2b01      	cmp	r3, #1
 8004170:	d001      	beq.n	8004176 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e1c7      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004176:	4b3b      	ldr	r3, [pc, #236]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	691b      	ldr	r3, [r3, #16]
 8004182:	00db      	lsls	r3, r3, #3
 8004184:	4937      	ldr	r1, [pc, #220]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 8004186:	4313      	orrs	r3, r2
 8004188:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800418a:	e03a      	b.n	8004202 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d020      	beq.n	80041d6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004194:	4b34      	ldr	r3, [pc, #208]	; (8004268 <HAL_RCC_OscConfig+0x244>)
 8004196:	2201      	movs	r2, #1
 8004198:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800419a:	f7fe fb55 	bl	8002848 <HAL_GetTick>
 800419e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041a0:	e008      	b.n	80041b4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041a2:	f7fe fb51 	bl	8002848 <HAL_GetTick>
 80041a6:	4602      	mov	r2, r0
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	1ad3      	subs	r3, r2, r3
 80041ac:	2b02      	cmp	r3, #2
 80041ae:	d901      	bls.n	80041b4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e1a8      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041b4:	4b2b      	ldr	r3, [pc, #172]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f003 0302 	and.w	r3, r3, #2
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d0f0      	beq.n	80041a2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041c0:	4b28      	ldr	r3, [pc, #160]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	691b      	ldr	r3, [r3, #16]
 80041cc:	00db      	lsls	r3, r3, #3
 80041ce:	4925      	ldr	r1, [pc, #148]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 80041d0:	4313      	orrs	r3, r2
 80041d2:	600b      	str	r3, [r1, #0]
 80041d4:	e015      	b.n	8004202 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041d6:	4b24      	ldr	r3, [pc, #144]	; (8004268 <HAL_RCC_OscConfig+0x244>)
 80041d8:	2200      	movs	r2, #0
 80041da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041dc:	f7fe fb34 	bl	8002848 <HAL_GetTick>
 80041e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041e2:	e008      	b.n	80041f6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041e4:	f7fe fb30 	bl	8002848 <HAL_GetTick>
 80041e8:	4602      	mov	r2, r0
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	1ad3      	subs	r3, r2, r3
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	d901      	bls.n	80041f6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80041f2:	2303      	movs	r3, #3
 80041f4:	e187      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041f6:	4b1b      	ldr	r3, [pc, #108]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 0302 	and.w	r3, r3, #2
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d1f0      	bne.n	80041e4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 0308 	and.w	r3, r3, #8
 800420a:	2b00      	cmp	r3, #0
 800420c:	d036      	beq.n	800427c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	695b      	ldr	r3, [r3, #20]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d016      	beq.n	8004244 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004216:	4b15      	ldr	r3, [pc, #84]	; (800426c <HAL_RCC_OscConfig+0x248>)
 8004218:	2201      	movs	r2, #1
 800421a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800421c:	f7fe fb14 	bl	8002848 <HAL_GetTick>
 8004220:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004222:	e008      	b.n	8004236 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004224:	f7fe fb10 	bl	8002848 <HAL_GetTick>
 8004228:	4602      	mov	r2, r0
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	1ad3      	subs	r3, r2, r3
 800422e:	2b02      	cmp	r3, #2
 8004230:	d901      	bls.n	8004236 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004232:	2303      	movs	r3, #3
 8004234:	e167      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004236:	4b0b      	ldr	r3, [pc, #44]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 8004238:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800423a:	f003 0302 	and.w	r3, r3, #2
 800423e:	2b00      	cmp	r3, #0
 8004240:	d0f0      	beq.n	8004224 <HAL_RCC_OscConfig+0x200>
 8004242:	e01b      	b.n	800427c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004244:	4b09      	ldr	r3, [pc, #36]	; (800426c <HAL_RCC_OscConfig+0x248>)
 8004246:	2200      	movs	r2, #0
 8004248:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800424a:	f7fe fafd 	bl	8002848 <HAL_GetTick>
 800424e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004250:	e00e      	b.n	8004270 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004252:	f7fe faf9 	bl	8002848 <HAL_GetTick>
 8004256:	4602      	mov	r2, r0
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	2b02      	cmp	r3, #2
 800425e:	d907      	bls.n	8004270 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004260:	2303      	movs	r3, #3
 8004262:	e150      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
 8004264:	40023800 	.word	0x40023800
 8004268:	42470000 	.word	0x42470000
 800426c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004270:	4b88      	ldr	r3, [pc, #544]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 8004272:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004274:	f003 0302 	and.w	r3, r3, #2
 8004278:	2b00      	cmp	r3, #0
 800427a:	d1ea      	bne.n	8004252 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 0304 	and.w	r3, r3, #4
 8004284:	2b00      	cmp	r3, #0
 8004286:	f000 8097 	beq.w	80043b8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800428a:	2300      	movs	r3, #0
 800428c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800428e:	4b81      	ldr	r3, [pc, #516]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 8004290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004292:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004296:	2b00      	cmp	r3, #0
 8004298:	d10f      	bne.n	80042ba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800429a:	2300      	movs	r3, #0
 800429c:	60bb      	str	r3, [r7, #8]
 800429e:	4b7d      	ldr	r3, [pc, #500]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 80042a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a2:	4a7c      	ldr	r2, [pc, #496]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 80042a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042a8:	6413      	str	r3, [r2, #64]	; 0x40
 80042aa:	4b7a      	ldr	r3, [pc, #488]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 80042ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042b2:	60bb      	str	r3, [r7, #8]
 80042b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042b6:	2301      	movs	r3, #1
 80042b8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ba:	4b77      	ldr	r3, [pc, #476]	; (8004498 <HAL_RCC_OscConfig+0x474>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d118      	bne.n	80042f8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042c6:	4b74      	ldr	r3, [pc, #464]	; (8004498 <HAL_RCC_OscConfig+0x474>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a73      	ldr	r2, [pc, #460]	; (8004498 <HAL_RCC_OscConfig+0x474>)
 80042cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042d2:	f7fe fab9 	bl	8002848 <HAL_GetTick>
 80042d6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042d8:	e008      	b.n	80042ec <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042da:	f7fe fab5 	bl	8002848 <HAL_GetTick>
 80042de:	4602      	mov	r2, r0
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	1ad3      	subs	r3, r2, r3
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d901      	bls.n	80042ec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80042e8:	2303      	movs	r3, #3
 80042ea:	e10c      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ec:	4b6a      	ldr	r3, [pc, #424]	; (8004498 <HAL_RCC_OscConfig+0x474>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d0f0      	beq.n	80042da <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	d106      	bne.n	800430e <HAL_RCC_OscConfig+0x2ea>
 8004300:	4b64      	ldr	r3, [pc, #400]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 8004302:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004304:	4a63      	ldr	r2, [pc, #396]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 8004306:	f043 0301 	orr.w	r3, r3, #1
 800430a:	6713      	str	r3, [r2, #112]	; 0x70
 800430c:	e01c      	b.n	8004348 <HAL_RCC_OscConfig+0x324>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	2b05      	cmp	r3, #5
 8004314:	d10c      	bne.n	8004330 <HAL_RCC_OscConfig+0x30c>
 8004316:	4b5f      	ldr	r3, [pc, #380]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 8004318:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800431a:	4a5e      	ldr	r2, [pc, #376]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 800431c:	f043 0304 	orr.w	r3, r3, #4
 8004320:	6713      	str	r3, [r2, #112]	; 0x70
 8004322:	4b5c      	ldr	r3, [pc, #368]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 8004324:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004326:	4a5b      	ldr	r2, [pc, #364]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 8004328:	f043 0301 	orr.w	r3, r3, #1
 800432c:	6713      	str	r3, [r2, #112]	; 0x70
 800432e:	e00b      	b.n	8004348 <HAL_RCC_OscConfig+0x324>
 8004330:	4b58      	ldr	r3, [pc, #352]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 8004332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004334:	4a57      	ldr	r2, [pc, #348]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 8004336:	f023 0301 	bic.w	r3, r3, #1
 800433a:	6713      	str	r3, [r2, #112]	; 0x70
 800433c:	4b55      	ldr	r3, [pc, #340]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 800433e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004340:	4a54      	ldr	r2, [pc, #336]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 8004342:	f023 0304 	bic.w	r3, r3, #4
 8004346:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d015      	beq.n	800437c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004350:	f7fe fa7a 	bl	8002848 <HAL_GetTick>
 8004354:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004356:	e00a      	b.n	800436e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004358:	f7fe fa76 	bl	8002848 <HAL_GetTick>
 800435c:	4602      	mov	r2, r0
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	f241 3288 	movw	r2, #5000	; 0x1388
 8004366:	4293      	cmp	r3, r2
 8004368:	d901      	bls.n	800436e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e0cb      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800436e:	4b49      	ldr	r3, [pc, #292]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 8004370:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004372:	f003 0302 	and.w	r3, r3, #2
 8004376:	2b00      	cmp	r3, #0
 8004378:	d0ee      	beq.n	8004358 <HAL_RCC_OscConfig+0x334>
 800437a:	e014      	b.n	80043a6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800437c:	f7fe fa64 	bl	8002848 <HAL_GetTick>
 8004380:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004382:	e00a      	b.n	800439a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004384:	f7fe fa60 	bl	8002848 <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004392:	4293      	cmp	r3, r2
 8004394:	d901      	bls.n	800439a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004396:	2303      	movs	r3, #3
 8004398:	e0b5      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800439a:	4b3e      	ldr	r3, [pc, #248]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 800439c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800439e:	f003 0302 	and.w	r3, r3, #2
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d1ee      	bne.n	8004384 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043a6:	7dfb      	ldrb	r3, [r7, #23]
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d105      	bne.n	80043b8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043ac:	4b39      	ldr	r3, [pc, #228]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 80043ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b0:	4a38      	ldr	r2, [pc, #224]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 80043b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043b6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	699b      	ldr	r3, [r3, #24]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	f000 80a1 	beq.w	8004504 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043c2:	4b34      	ldr	r3, [pc, #208]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 80043c4:	689b      	ldr	r3, [r3, #8]
 80043c6:	f003 030c 	and.w	r3, r3, #12
 80043ca:	2b08      	cmp	r3, #8
 80043cc:	d05c      	beq.n	8004488 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	699b      	ldr	r3, [r3, #24]
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d141      	bne.n	800445a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043d6:	4b31      	ldr	r3, [pc, #196]	; (800449c <HAL_RCC_OscConfig+0x478>)
 80043d8:	2200      	movs	r2, #0
 80043da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043dc:	f7fe fa34 	bl	8002848 <HAL_GetTick>
 80043e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043e2:	e008      	b.n	80043f6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043e4:	f7fe fa30 	bl	8002848 <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	2b02      	cmp	r3, #2
 80043f0:	d901      	bls.n	80043f6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80043f2:	2303      	movs	r3, #3
 80043f4:	e087      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043f6:	4b27      	ldr	r3, [pc, #156]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d1f0      	bne.n	80043e4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	69da      	ldr	r2, [r3, #28]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6a1b      	ldr	r3, [r3, #32]
 800440a:	431a      	orrs	r2, r3
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004410:	019b      	lsls	r3, r3, #6
 8004412:	431a      	orrs	r2, r3
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004418:	085b      	lsrs	r3, r3, #1
 800441a:	3b01      	subs	r3, #1
 800441c:	041b      	lsls	r3, r3, #16
 800441e:	431a      	orrs	r2, r3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004424:	061b      	lsls	r3, r3, #24
 8004426:	491b      	ldr	r1, [pc, #108]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 8004428:	4313      	orrs	r3, r2
 800442a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800442c:	4b1b      	ldr	r3, [pc, #108]	; (800449c <HAL_RCC_OscConfig+0x478>)
 800442e:	2201      	movs	r2, #1
 8004430:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004432:	f7fe fa09 	bl	8002848 <HAL_GetTick>
 8004436:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004438:	e008      	b.n	800444c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800443a:	f7fe fa05 	bl	8002848 <HAL_GetTick>
 800443e:	4602      	mov	r2, r0
 8004440:	693b      	ldr	r3, [r7, #16]
 8004442:	1ad3      	subs	r3, r2, r3
 8004444:	2b02      	cmp	r3, #2
 8004446:	d901      	bls.n	800444c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004448:	2303      	movs	r3, #3
 800444a:	e05c      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800444c:	4b11      	ldr	r3, [pc, #68]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004454:	2b00      	cmp	r3, #0
 8004456:	d0f0      	beq.n	800443a <HAL_RCC_OscConfig+0x416>
 8004458:	e054      	b.n	8004504 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800445a:	4b10      	ldr	r3, [pc, #64]	; (800449c <HAL_RCC_OscConfig+0x478>)
 800445c:	2200      	movs	r2, #0
 800445e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004460:	f7fe f9f2 	bl	8002848 <HAL_GetTick>
 8004464:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004466:	e008      	b.n	800447a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004468:	f7fe f9ee 	bl	8002848 <HAL_GetTick>
 800446c:	4602      	mov	r2, r0
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	1ad3      	subs	r3, r2, r3
 8004472:	2b02      	cmp	r3, #2
 8004474:	d901      	bls.n	800447a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e045      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800447a:	4b06      	ldr	r3, [pc, #24]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d1f0      	bne.n	8004468 <HAL_RCC_OscConfig+0x444>
 8004486:	e03d      	b.n	8004504 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	699b      	ldr	r3, [r3, #24]
 800448c:	2b01      	cmp	r3, #1
 800448e:	d107      	bne.n	80044a0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	e038      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
 8004494:	40023800 	.word	0x40023800
 8004498:	40007000 	.word	0x40007000
 800449c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80044a0:	4b1b      	ldr	r3, [pc, #108]	; (8004510 <HAL_RCC_OscConfig+0x4ec>)
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	699b      	ldr	r3, [r3, #24]
 80044aa:	2b01      	cmp	r3, #1
 80044ac:	d028      	beq.n	8004500 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d121      	bne.n	8004500 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044c6:	429a      	cmp	r2, r3
 80044c8:	d11a      	bne.n	8004500 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044ca:	68fa      	ldr	r2, [r7, #12]
 80044cc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80044d0:	4013      	ands	r3, r2
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80044d6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044d8:	4293      	cmp	r3, r2
 80044da:	d111      	bne.n	8004500 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044e6:	085b      	lsrs	r3, r3, #1
 80044e8:	3b01      	subs	r3, #1
 80044ea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d107      	bne.n	8004500 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044fa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d001      	beq.n	8004504 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	e000      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004504:	2300      	movs	r3, #0
}
 8004506:	4618      	mov	r0, r3
 8004508:	3718      	adds	r7, #24
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
 800450e:	bf00      	nop
 8004510:	40023800 	.word	0x40023800

08004514 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b084      	sub	sp, #16
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
 800451c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d101      	bne.n	8004528 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	e0cc      	b.n	80046c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004528:	4b68      	ldr	r3, [pc, #416]	; (80046cc <HAL_RCC_ClockConfig+0x1b8>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f003 030f 	and.w	r3, r3, #15
 8004530:	683a      	ldr	r2, [r7, #0]
 8004532:	429a      	cmp	r2, r3
 8004534:	d90c      	bls.n	8004550 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004536:	4b65      	ldr	r3, [pc, #404]	; (80046cc <HAL_RCC_ClockConfig+0x1b8>)
 8004538:	683a      	ldr	r2, [r7, #0]
 800453a:	b2d2      	uxtb	r2, r2
 800453c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800453e:	4b63      	ldr	r3, [pc, #396]	; (80046cc <HAL_RCC_ClockConfig+0x1b8>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f003 030f 	and.w	r3, r3, #15
 8004546:	683a      	ldr	r2, [r7, #0]
 8004548:	429a      	cmp	r2, r3
 800454a:	d001      	beq.n	8004550 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800454c:	2301      	movs	r3, #1
 800454e:	e0b8      	b.n	80046c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 0302 	and.w	r3, r3, #2
 8004558:	2b00      	cmp	r3, #0
 800455a:	d020      	beq.n	800459e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f003 0304 	and.w	r3, r3, #4
 8004564:	2b00      	cmp	r3, #0
 8004566:	d005      	beq.n	8004574 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004568:	4b59      	ldr	r3, [pc, #356]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	4a58      	ldr	r2, [pc, #352]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 800456e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004572:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f003 0308 	and.w	r3, r3, #8
 800457c:	2b00      	cmp	r3, #0
 800457e:	d005      	beq.n	800458c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004580:	4b53      	ldr	r3, [pc, #332]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	4a52      	ldr	r2, [pc, #328]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004586:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800458a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800458c:	4b50      	ldr	r3, [pc, #320]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	494d      	ldr	r1, [pc, #308]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 800459a:	4313      	orrs	r3, r2
 800459c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f003 0301 	and.w	r3, r3, #1
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d044      	beq.n	8004634 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	2b01      	cmp	r3, #1
 80045b0:	d107      	bne.n	80045c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045b2:	4b47      	ldr	r3, [pc, #284]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d119      	bne.n	80045f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e07f      	b.n	80046c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	2b02      	cmp	r3, #2
 80045c8:	d003      	beq.n	80045d2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045ce:	2b03      	cmp	r3, #3
 80045d0:	d107      	bne.n	80045e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045d2:	4b3f      	ldr	r3, [pc, #252]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d109      	bne.n	80045f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e06f      	b.n	80046c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045e2:	4b3b      	ldr	r3, [pc, #236]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 0302 	and.w	r3, r3, #2
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d101      	bne.n	80045f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	e067      	b.n	80046c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045f2:	4b37      	ldr	r3, [pc, #220]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	f023 0203 	bic.w	r2, r3, #3
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	4934      	ldr	r1, [pc, #208]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004600:	4313      	orrs	r3, r2
 8004602:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004604:	f7fe f920 	bl	8002848 <HAL_GetTick>
 8004608:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800460a:	e00a      	b.n	8004622 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800460c:	f7fe f91c 	bl	8002848 <HAL_GetTick>
 8004610:	4602      	mov	r2, r0
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	f241 3288 	movw	r2, #5000	; 0x1388
 800461a:	4293      	cmp	r3, r2
 800461c:	d901      	bls.n	8004622 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800461e:	2303      	movs	r3, #3
 8004620:	e04f      	b.n	80046c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004622:	4b2b      	ldr	r3, [pc, #172]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	f003 020c 	and.w	r2, r3, #12
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	009b      	lsls	r3, r3, #2
 8004630:	429a      	cmp	r2, r3
 8004632:	d1eb      	bne.n	800460c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004634:	4b25      	ldr	r3, [pc, #148]	; (80046cc <HAL_RCC_ClockConfig+0x1b8>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f003 030f 	and.w	r3, r3, #15
 800463c:	683a      	ldr	r2, [r7, #0]
 800463e:	429a      	cmp	r2, r3
 8004640:	d20c      	bcs.n	800465c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004642:	4b22      	ldr	r3, [pc, #136]	; (80046cc <HAL_RCC_ClockConfig+0x1b8>)
 8004644:	683a      	ldr	r2, [r7, #0]
 8004646:	b2d2      	uxtb	r2, r2
 8004648:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800464a:	4b20      	ldr	r3, [pc, #128]	; (80046cc <HAL_RCC_ClockConfig+0x1b8>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 030f 	and.w	r3, r3, #15
 8004652:	683a      	ldr	r2, [r7, #0]
 8004654:	429a      	cmp	r2, r3
 8004656:	d001      	beq.n	800465c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	e032      	b.n	80046c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 0304 	and.w	r3, r3, #4
 8004664:	2b00      	cmp	r3, #0
 8004666:	d008      	beq.n	800467a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004668:	4b19      	ldr	r3, [pc, #100]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	4916      	ldr	r1, [pc, #88]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004676:	4313      	orrs	r3, r2
 8004678:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f003 0308 	and.w	r3, r3, #8
 8004682:	2b00      	cmp	r3, #0
 8004684:	d009      	beq.n	800469a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004686:	4b12      	ldr	r3, [pc, #72]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	691b      	ldr	r3, [r3, #16]
 8004692:	00db      	lsls	r3, r3, #3
 8004694:	490e      	ldr	r1, [pc, #56]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004696:	4313      	orrs	r3, r2
 8004698:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800469a:	f000 f821 	bl	80046e0 <HAL_RCC_GetSysClockFreq>
 800469e:	4602      	mov	r2, r0
 80046a0:	4b0b      	ldr	r3, [pc, #44]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	091b      	lsrs	r3, r3, #4
 80046a6:	f003 030f 	and.w	r3, r3, #15
 80046aa:	490a      	ldr	r1, [pc, #40]	; (80046d4 <HAL_RCC_ClockConfig+0x1c0>)
 80046ac:	5ccb      	ldrb	r3, [r1, r3]
 80046ae:	fa22 f303 	lsr.w	r3, r2, r3
 80046b2:	4a09      	ldr	r2, [pc, #36]	; (80046d8 <HAL_RCC_ClockConfig+0x1c4>)
 80046b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80046b6:	4b09      	ldr	r3, [pc, #36]	; (80046dc <HAL_RCC_ClockConfig+0x1c8>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4618      	mov	r0, r3
 80046bc:	f7fe f880 	bl	80027c0 <HAL_InitTick>

  return HAL_OK;
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3710      	adds	r7, #16
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	40023c00 	.word	0x40023c00
 80046d0:	40023800 	.word	0x40023800
 80046d4:	0800bd04 	.word	0x0800bd04
 80046d8:	20000008 	.word	0x20000008
 80046dc:	2000000c 	.word	0x2000000c

080046e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046e4:	b094      	sub	sp, #80	; 0x50
 80046e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80046e8:	2300      	movs	r3, #0
 80046ea:	647b      	str	r3, [r7, #68]	; 0x44
 80046ec:	2300      	movs	r3, #0
 80046ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80046f0:	2300      	movs	r3, #0
 80046f2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80046f4:	2300      	movs	r3, #0
 80046f6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80046f8:	4b79      	ldr	r3, [pc, #484]	; (80048e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	f003 030c 	and.w	r3, r3, #12
 8004700:	2b08      	cmp	r3, #8
 8004702:	d00d      	beq.n	8004720 <HAL_RCC_GetSysClockFreq+0x40>
 8004704:	2b08      	cmp	r3, #8
 8004706:	f200 80e1 	bhi.w	80048cc <HAL_RCC_GetSysClockFreq+0x1ec>
 800470a:	2b00      	cmp	r3, #0
 800470c:	d002      	beq.n	8004714 <HAL_RCC_GetSysClockFreq+0x34>
 800470e:	2b04      	cmp	r3, #4
 8004710:	d003      	beq.n	800471a <HAL_RCC_GetSysClockFreq+0x3a>
 8004712:	e0db      	b.n	80048cc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004714:	4b73      	ldr	r3, [pc, #460]	; (80048e4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004716:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004718:	e0db      	b.n	80048d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800471a:	4b73      	ldr	r3, [pc, #460]	; (80048e8 <HAL_RCC_GetSysClockFreq+0x208>)
 800471c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800471e:	e0d8      	b.n	80048d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004720:	4b6f      	ldr	r3, [pc, #444]	; (80048e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004728:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800472a:	4b6d      	ldr	r3, [pc, #436]	; (80048e0 <HAL_RCC_GetSysClockFreq+0x200>)
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004732:	2b00      	cmp	r3, #0
 8004734:	d063      	beq.n	80047fe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004736:	4b6a      	ldr	r3, [pc, #424]	; (80048e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	099b      	lsrs	r3, r3, #6
 800473c:	2200      	movs	r2, #0
 800473e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004740:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004742:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004744:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004748:	633b      	str	r3, [r7, #48]	; 0x30
 800474a:	2300      	movs	r3, #0
 800474c:	637b      	str	r3, [r7, #52]	; 0x34
 800474e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004752:	4622      	mov	r2, r4
 8004754:	462b      	mov	r3, r5
 8004756:	f04f 0000 	mov.w	r0, #0
 800475a:	f04f 0100 	mov.w	r1, #0
 800475e:	0159      	lsls	r1, r3, #5
 8004760:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004764:	0150      	lsls	r0, r2, #5
 8004766:	4602      	mov	r2, r0
 8004768:	460b      	mov	r3, r1
 800476a:	4621      	mov	r1, r4
 800476c:	1a51      	subs	r1, r2, r1
 800476e:	6139      	str	r1, [r7, #16]
 8004770:	4629      	mov	r1, r5
 8004772:	eb63 0301 	sbc.w	r3, r3, r1
 8004776:	617b      	str	r3, [r7, #20]
 8004778:	f04f 0200 	mov.w	r2, #0
 800477c:	f04f 0300 	mov.w	r3, #0
 8004780:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004784:	4659      	mov	r1, fp
 8004786:	018b      	lsls	r3, r1, #6
 8004788:	4651      	mov	r1, sl
 800478a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800478e:	4651      	mov	r1, sl
 8004790:	018a      	lsls	r2, r1, #6
 8004792:	4651      	mov	r1, sl
 8004794:	ebb2 0801 	subs.w	r8, r2, r1
 8004798:	4659      	mov	r1, fp
 800479a:	eb63 0901 	sbc.w	r9, r3, r1
 800479e:	f04f 0200 	mov.w	r2, #0
 80047a2:	f04f 0300 	mov.w	r3, #0
 80047a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80047aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80047ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80047b2:	4690      	mov	r8, r2
 80047b4:	4699      	mov	r9, r3
 80047b6:	4623      	mov	r3, r4
 80047b8:	eb18 0303 	adds.w	r3, r8, r3
 80047bc:	60bb      	str	r3, [r7, #8]
 80047be:	462b      	mov	r3, r5
 80047c0:	eb49 0303 	adc.w	r3, r9, r3
 80047c4:	60fb      	str	r3, [r7, #12]
 80047c6:	f04f 0200 	mov.w	r2, #0
 80047ca:	f04f 0300 	mov.w	r3, #0
 80047ce:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80047d2:	4629      	mov	r1, r5
 80047d4:	024b      	lsls	r3, r1, #9
 80047d6:	4621      	mov	r1, r4
 80047d8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80047dc:	4621      	mov	r1, r4
 80047de:	024a      	lsls	r2, r1, #9
 80047e0:	4610      	mov	r0, r2
 80047e2:	4619      	mov	r1, r3
 80047e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80047e6:	2200      	movs	r2, #0
 80047e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80047ea:	62fa      	str	r2, [r7, #44]	; 0x2c
 80047ec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80047f0:	f7fc fa3a 	bl	8000c68 <__aeabi_uldivmod>
 80047f4:	4602      	mov	r2, r0
 80047f6:	460b      	mov	r3, r1
 80047f8:	4613      	mov	r3, r2
 80047fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80047fc:	e058      	b.n	80048b0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047fe:	4b38      	ldr	r3, [pc, #224]	; (80048e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	099b      	lsrs	r3, r3, #6
 8004804:	2200      	movs	r2, #0
 8004806:	4618      	mov	r0, r3
 8004808:	4611      	mov	r1, r2
 800480a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800480e:	623b      	str	r3, [r7, #32]
 8004810:	2300      	movs	r3, #0
 8004812:	627b      	str	r3, [r7, #36]	; 0x24
 8004814:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004818:	4642      	mov	r2, r8
 800481a:	464b      	mov	r3, r9
 800481c:	f04f 0000 	mov.w	r0, #0
 8004820:	f04f 0100 	mov.w	r1, #0
 8004824:	0159      	lsls	r1, r3, #5
 8004826:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800482a:	0150      	lsls	r0, r2, #5
 800482c:	4602      	mov	r2, r0
 800482e:	460b      	mov	r3, r1
 8004830:	4641      	mov	r1, r8
 8004832:	ebb2 0a01 	subs.w	sl, r2, r1
 8004836:	4649      	mov	r1, r9
 8004838:	eb63 0b01 	sbc.w	fp, r3, r1
 800483c:	f04f 0200 	mov.w	r2, #0
 8004840:	f04f 0300 	mov.w	r3, #0
 8004844:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004848:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800484c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004850:	ebb2 040a 	subs.w	r4, r2, sl
 8004854:	eb63 050b 	sbc.w	r5, r3, fp
 8004858:	f04f 0200 	mov.w	r2, #0
 800485c:	f04f 0300 	mov.w	r3, #0
 8004860:	00eb      	lsls	r3, r5, #3
 8004862:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004866:	00e2      	lsls	r2, r4, #3
 8004868:	4614      	mov	r4, r2
 800486a:	461d      	mov	r5, r3
 800486c:	4643      	mov	r3, r8
 800486e:	18e3      	adds	r3, r4, r3
 8004870:	603b      	str	r3, [r7, #0]
 8004872:	464b      	mov	r3, r9
 8004874:	eb45 0303 	adc.w	r3, r5, r3
 8004878:	607b      	str	r3, [r7, #4]
 800487a:	f04f 0200 	mov.w	r2, #0
 800487e:	f04f 0300 	mov.w	r3, #0
 8004882:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004886:	4629      	mov	r1, r5
 8004888:	028b      	lsls	r3, r1, #10
 800488a:	4621      	mov	r1, r4
 800488c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004890:	4621      	mov	r1, r4
 8004892:	028a      	lsls	r2, r1, #10
 8004894:	4610      	mov	r0, r2
 8004896:	4619      	mov	r1, r3
 8004898:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800489a:	2200      	movs	r2, #0
 800489c:	61bb      	str	r3, [r7, #24]
 800489e:	61fa      	str	r2, [r7, #28]
 80048a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048a4:	f7fc f9e0 	bl	8000c68 <__aeabi_uldivmod>
 80048a8:	4602      	mov	r2, r0
 80048aa:	460b      	mov	r3, r1
 80048ac:	4613      	mov	r3, r2
 80048ae:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80048b0:	4b0b      	ldr	r3, [pc, #44]	; (80048e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	0c1b      	lsrs	r3, r3, #16
 80048b6:	f003 0303 	and.w	r3, r3, #3
 80048ba:	3301      	adds	r3, #1
 80048bc:	005b      	lsls	r3, r3, #1
 80048be:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80048c0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80048c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80048c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80048c8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80048ca:	e002      	b.n	80048d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80048cc:	4b05      	ldr	r3, [pc, #20]	; (80048e4 <HAL_RCC_GetSysClockFreq+0x204>)
 80048ce:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80048d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80048d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3750      	adds	r7, #80	; 0x50
 80048d8:	46bd      	mov	sp, r7
 80048da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048de:	bf00      	nop
 80048e0:	40023800 	.word	0x40023800
 80048e4:	00f42400 	.word	0x00f42400
 80048e8:	007a1200 	.word	0x007a1200

080048ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048ec:	b480      	push	{r7}
 80048ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80048f0:	4b03      	ldr	r3, [pc, #12]	; (8004900 <HAL_RCC_GetHCLKFreq+0x14>)
 80048f2:	681b      	ldr	r3, [r3, #0]
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	46bd      	mov	sp, r7
 80048f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fc:	4770      	bx	lr
 80048fe:	bf00      	nop
 8004900:	20000008 	.word	0x20000008

08004904 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004908:	f7ff fff0 	bl	80048ec <HAL_RCC_GetHCLKFreq>
 800490c:	4602      	mov	r2, r0
 800490e:	4b05      	ldr	r3, [pc, #20]	; (8004924 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	0a9b      	lsrs	r3, r3, #10
 8004914:	f003 0307 	and.w	r3, r3, #7
 8004918:	4903      	ldr	r1, [pc, #12]	; (8004928 <HAL_RCC_GetPCLK1Freq+0x24>)
 800491a:	5ccb      	ldrb	r3, [r1, r3]
 800491c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004920:	4618      	mov	r0, r3
 8004922:	bd80      	pop	{r7, pc}
 8004924:	40023800 	.word	0x40023800
 8004928:	0800bd14 	.word	0x0800bd14

0800492c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004930:	f7ff ffdc 	bl	80048ec <HAL_RCC_GetHCLKFreq>
 8004934:	4602      	mov	r2, r0
 8004936:	4b05      	ldr	r3, [pc, #20]	; (800494c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	0b5b      	lsrs	r3, r3, #13
 800493c:	f003 0307 	and.w	r3, r3, #7
 8004940:	4903      	ldr	r1, [pc, #12]	; (8004950 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004942:	5ccb      	ldrb	r3, [r1, r3]
 8004944:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004948:	4618      	mov	r0, r3
 800494a:	bd80      	pop	{r7, pc}
 800494c:	40023800 	.word	0x40023800
 8004950:	0800bd14 	.word	0x0800bd14

08004954 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b082      	sub	sp, #8
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d101      	bne.n	8004966 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	e07b      	b.n	8004a5e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800496a:	2b00      	cmp	r3, #0
 800496c:	d108      	bne.n	8004980 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004976:	d009      	beq.n	800498c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2200      	movs	r2, #0
 800497c:	61da      	str	r2, [r3, #28]
 800497e:	e005      	b.n	800498c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2200      	movs	r2, #0
 8004984:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2200      	movs	r2, #0
 800498a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2200      	movs	r2, #0
 8004990:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004998:	b2db      	uxtb	r3, r3
 800499a:	2b00      	cmp	r3, #0
 800499c:	d106      	bne.n	80049ac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	f7fd fb12 	bl	8001fd0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2202      	movs	r2, #2
 80049b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049c2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80049d4:	431a      	orrs	r2, r3
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049de:	431a      	orrs	r2, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	691b      	ldr	r3, [r3, #16]
 80049e4:	f003 0302 	and.w	r3, r3, #2
 80049e8:	431a      	orrs	r2, r3
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	695b      	ldr	r3, [r3, #20]
 80049ee:	f003 0301 	and.w	r3, r3, #1
 80049f2:	431a      	orrs	r2, r3
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	699b      	ldr	r3, [r3, #24]
 80049f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80049fc:	431a      	orrs	r2, r3
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	69db      	ldr	r3, [r3, #28]
 8004a02:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004a06:	431a      	orrs	r2, r3
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6a1b      	ldr	r3, [r3, #32]
 8004a0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a10:	ea42 0103 	orr.w	r1, r2, r3
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a18:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	430a      	orrs	r2, r1
 8004a22:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	699b      	ldr	r3, [r3, #24]
 8004a28:	0c1b      	lsrs	r3, r3, #16
 8004a2a:	f003 0104 	and.w	r1, r3, #4
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a32:	f003 0210 	and.w	r2, r3, #16
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	430a      	orrs	r2, r1
 8004a3c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	69da      	ldr	r2, [r3, #28]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a4c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2200      	movs	r2, #0
 8004a52:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2201      	movs	r2, #1
 8004a58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004a5c:	2300      	movs	r3, #0
}
 8004a5e:	4618      	mov	r0, r3
 8004a60:	3708      	adds	r7, #8
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}

08004a66 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a66:	b580      	push	{r7, lr}
 8004a68:	b088      	sub	sp, #32
 8004a6a:	af00      	add	r7, sp, #0
 8004a6c:	60f8      	str	r0, [r7, #12]
 8004a6e:	60b9      	str	r1, [r7, #8]
 8004a70:	603b      	str	r3, [r7, #0]
 8004a72:	4613      	mov	r3, r2
 8004a74:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004a76:	2300      	movs	r3, #0
 8004a78:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	d101      	bne.n	8004a88 <HAL_SPI_Transmit+0x22>
 8004a84:	2302      	movs	r3, #2
 8004a86:	e126      	b.n	8004cd6 <HAL_SPI_Transmit+0x270>
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a90:	f7fd feda 	bl	8002848 <HAL_GetTick>
 8004a94:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004a96:	88fb      	ldrh	r3, [r7, #6]
 8004a98:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d002      	beq.n	8004aac <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004aa6:	2302      	movs	r3, #2
 8004aa8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004aaa:	e10b      	b.n	8004cc4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d002      	beq.n	8004ab8 <HAL_SPI_Transmit+0x52>
 8004ab2:	88fb      	ldrh	r3, [r7, #6]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d102      	bne.n	8004abe <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004ab8:	2301      	movs	r3, #1
 8004aba:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004abc:	e102      	b.n	8004cc4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2203      	movs	r2, #3
 8004ac2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	68ba      	ldr	r2, [r7, #8]
 8004ad0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	88fa      	ldrh	r2, [r7, #6]
 8004ad6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	88fa      	ldrh	r2, [r7, #6]
 8004adc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2200      	movs	r2, #0
 8004aee:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2200      	movs	r2, #0
 8004af4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2200      	movs	r2, #0
 8004afa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b04:	d10f      	bne.n	8004b26 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	681a      	ldr	r2, [r3, #0]
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b14:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b24:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b30:	2b40      	cmp	r3, #64	; 0x40
 8004b32:	d007      	beq.n	8004b44 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	681a      	ldr	r2, [r3, #0]
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b42:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	68db      	ldr	r3, [r3, #12]
 8004b48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b4c:	d14b      	bne.n	8004be6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d002      	beq.n	8004b5c <HAL_SPI_Transmit+0xf6>
 8004b56:	8afb      	ldrh	r3, [r7, #22]
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d13e      	bne.n	8004bda <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b60:	881a      	ldrh	r2, [r3, #0]
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b6c:	1c9a      	adds	r2, r3, #2
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b76:	b29b      	uxth	r3, r3
 8004b78:	3b01      	subs	r3, #1
 8004b7a:	b29a      	uxth	r2, r3
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004b80:	e02b      	b.n	8004bda <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	f003 0302 	and.w	r3, r3, #2
 8004b8c:	2b02      	cmp	r3, #2
 8004b8e:	d112      	bne.n	8004bb6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b94:	881a      	ldrh	r2, [r3, #0]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ba0:	1c9a      	adds	r2, r3, #2
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004baa:	b29b      	uxth	r3, r3
 8004bac:	3b01      	subs	r3, #1
 8004bae:	b29a      	uxth	r2, r3
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	86da      	strh	r2, [r3, #54]	; 0x36
 8004bb4:	e011      	b.n	8004bda <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004bb6:	f7fd fe47 	bl	8002848 <HAL_GetTick>
 8004bba:	4602      	mov	r2, r0
 8004bbc:	69bb      	ldr	r3, [r7, #24]
 8004bbe:	1ad3      	subs	r3, r2, r3
 8004bc0:	683a      	ldr	r2, [r7, #0]
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	d803      	bhi.n	8004bce <HAL_SPI_Transmit+0x168>
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bcc:	d102      	bne.n	8004bd4 <HAL_SPI_Transmit+0x16e>
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d102      	bne.n	8004bda <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004bd4:	2303      	movs	r3, #3
 8004bd6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004bd8:	e074      	b.n	8004cc4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004bde:	b29b      	uxth	r3, r3
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d1ce      	bne.n	8004b82 <HAL_SPI_Transmit+0x11c>
 8004be4:	e04c      	b.n	8004c80 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d002      	beq.n	8004bf4 <HAL_SPI_Transmit+0x18e>
 8004bee:	8afb      	ldrh	r3, [r7, #22]
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	d140      	bne.n	8004c76 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	330c      	adds	r3, #12
 8004bfe:	7812      	ldrb	r2, [r2, #0]
 8004c00:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c06:	1c5a      	adds	r2, r3, #1
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c10:	b29b      	uxth	r3, r3
 8004c12:	3b01      	subs	r3, #1
 8004c14:	b29a      	uxth	r2, r3
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004c1a:	e02c      	b.n	8004c76 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	f003 0302 	and.w	r3, r3, #2
 8004c26:	2b02      	cmp	r3, #2
 8004c28:	d113      	bne.n	8004c52 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	330c      	adds	r3, #12
 8004c34:	7812      	ldrb	r2, [r2, #0]
 8004c36:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c3c:	1c5a      	adds	r2, r3, #1
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	3b01      	subs	r3, #1
 8004c4a:	b29a      	uxth	r2, r3
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004c50:	e011      	b.n	8004c76 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c52:	f7fd fdf9 	bl	8002848 <HAL_GetTick>
 8004c56:	4602      	mov	r2, r0
 8004c58:	69bb      	ldr	r3, [r7, #24]
 8004c5a:	1ad3      	subs	r3, r2, r3
 8004c5c:	683a      	ldr	r2, [r7, #0]
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	d803      	bhi.n	8004c6a <HAL_SPI_Transmit+0x204>
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c68:	d102      	bne.n	8004c70 <HAL_SPI_Transmit+0x20a>
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d102      	bne.n	8004c76 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004c70:	2303      	movs	r3, #3
 8004c72:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004c74:	e026      	b.n	8004cc4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c7a:	b29b      	uxth	r3, r3
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d1cd      	bne.n	8004c1c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004c80:	69ba      	ldr	r2, [r7, #24]
 8004c82:	6839      	ldr	r1, [r7, #0]
 8004c84:	68f8      	ldr	r0, [r7, #12]
 8004c86:	f000 f8b3 	bl	8004df0 <SPI_EndRxTxTransaction>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d002      	beq.n	8004c96 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2220      	movs	r2, #32
 8004c94:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d10a      	bne.n	8004cb4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	613b      	str	r3, [r7, #16]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	68db      	ldr	r3, [r3, #12]
 8004ca8:	613b      	str	r3, [r7, #16]
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	613b      	str	r3, [r7, #16]
 8004cb2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d002      	beq.n	8004cc2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	77fb      	strb	r3, [r7, #31]
 8004cc0:	e000      	b.n	8004cc4 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004cc2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004cd4:	7ffb      	ldrb	r3, [r7, #31]
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	3720      	adds	r7, #32
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}
	...

08004ce0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b088      	sub	sp, #32
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	60f8      	str	r0, [r7, #12]
 8004ce8:	60b9      	str	r1, [r7, #8]
 8004cea:	603b      	str	r3, [r7, #0]
 8004cec:	4613      	mov	r3, r2
 8004cee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004cf0:	f7fd fdaa 	bl	8002848 <HAL_GetTick>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cf8:	1a9b      	subs	r3, r3, r2
 8004cfa:	683a      	ldr	r2, [r7, #0]
 8004cfc:	4413      	add	r3, r2
 8004cfe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004d00:	f7fd fda2 	bl	8002848 <HAL_GetTick>
 8004d04:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004d06:	4b39      	ldr	r3, [pc, #228]	; (8004dec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	015b      	lsls	r3, r3, #5
 8004d0c:	0d1b      	lsrs	r3, r3, #20
 8004d0e:	69fa      	ldr	r2, [r7, #28]
 8004d10:	fb02 f303 	mul.w	r3, r2, r3
 8004d14:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d16:	e054      	b.n	8004dc2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d1e:	d050      	beq.n	8004dc2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004d20:	f7fd fd92 	bl	8002848 <HAL_GetTick>
 8004d24:	4602      	mov	r2, r0
 8004d26:	69bb      	ldr	r3, [r7, #24]
 8004d28:	1ad3      	subs	r3, r2, r3
 8004d2a:	69fa      	ldr	r2, [r7, #28]
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	d902      	bls.n	8004d36 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004d30:	69fb      	ldr	r3, [r7, #28]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d13d      	bne.n	8004db2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	685a      	ldr	r2, [r3, #4]
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004d44:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d4e:	d111      	bne.n	8004d74 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d58:	d004      	beq.n	8004d64 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	689b      	ldr	r3, [r3, #8]
 8004d5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d62:	d107      	bne.n	8004d74 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d72:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d7c:	d10f      	bne.n	8004d9e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d8c:	601a      	str	r2, [r3, #0]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	681a      	ldr	r2, [r3, #0]
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d9c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2201      	movs	r2, #1
 8004da2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2200      	movs	r2, #0
 8004daa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004dae:	2303      	movs	r3, #3
 8004db0:	e017      	b.n	8004de2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d101      	bne.n	8004dbc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004db8:	2300      	movs	r3, #0
 8004dba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	3b01      	subs	r3, #1
 8004dc0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	689a      	ldr	r2, [r3, #8]
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	4013      	ands	r3, r2
 8004dcc:	68ba      	ldr	r2, [r7, #8]
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	bf0c      	ite	eq
 8004dd2:	2301      	moveq	r3, #1
 8004dd4:	2300      	movne	r3, #0
 8004dd6:	b2db      	uxtb	r3, r3
 8004dd8:	461a      	mov	r2, r3
 8004dda:	79fb      	ldrb	r3, [r7, #7]
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d19b      	bne.n	8004d18 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004de0:	2300      	movs	r3, #0
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3720      	adds	r7, #32
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}
 8004dea:	bf00      	nop
 8004dec:	20000008 	.word	0x20000008

08004df0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b088      	sub	sp, #32
 8004df4:	af02      	add	r7, sp, #8
 8004df6:	60f8      	str	r0, [r7, #12]
 8004df8:	60b9      	str	r1, [r7, #8]
 8004dfa:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004dfc:	4b1b      	ldr	r3, [pc, #108]	; (8004e6c <SPI_EndRxTxTransaction+0x7c>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a1b      	ldr	r2, [pc, #108]	; (8004e70 <SPI_EndRxTxTransaction+0x80>)
 8004e02:	fba2 2303 	umull	r2, r3, r2, r3
 8004e06:	0d5b      	lsrs	r3, r3, #21
 8004e08:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004e0c:	fb02 f303 	mul.w	r3, r2, r3
 8004e10:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e1a:	d112      	bne.n	8004e42 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	9300      	str	r3, [sp, #0]
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	2200      	movs	r2, #0
 8004e24:	2180      	movs	r1, #128	; 0x80
 8004e26:	68f8      	ldr	r0, [r7, #12]
 8004e28:	f7ff ff5a 	bl	8004ce0 <SPI_WaitFlagStateUntilTimeout>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d016      	beq.n	8004e60 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e36:	f043 0220 	orr.w	r2, r3, #32
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	e00f      	b.n	8004e62 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d00a      	beq.n	8004e5e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	3b01      	subs	r3, #1
 8004e4c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e58:	2b80      	cmp	r3, #128	; 0x80
 8004e5a:	d0f2      	beq.n	8004e42 <SPI_EndRxTxTransaction+0x52>
 8004e5c:	e000      	b.n	8004e60 <SPI_EndRxTxTransaction+0x70>
        break;
 8004e5e:	bf00      	nop
  }

  return HAL_OK;
 8004e60:	2300      	movs	r3, #0
}
 8004e62:	4618      	mov	r0, r3
 8004e64:	3718      	adds	r7, #24
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}
 8004e6a:	bf00      	nop
 8004e6c:	20000008 	.word	0x20000008
 8004e70:	165e9f81 	.word	0x165e9f81

08004e74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b082      	sub	sp, #8
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d101      	bne.n	8004e86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	e041      	b.n	8004f0a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d106      	bne.n	8004ea0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2200      	movs	r2, #0
 8004e96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f7fd faea 	bl	8002474 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2202      	movs	r2, #2
 8004ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681a      	ldr	r2, [r3, #0]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	3304      	adds	r3, #4
 8004eb0:	4619      	mov	r1, r3
 8004eb2:	4610      	mov	r0, r2
 8004eb4:	f000 fc7a 	bl	80057ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2201      	movs	r2, #1
 8004ebc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2201      	movs	r2, #1
 8004edc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2201      	movs	r2, #1
 8004efc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f08:	2300      	movs	r3, #0
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3708      	adds	r7, #8
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}
	...

08004f14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b085      	sub	sp, #20
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d001      	beq.n	8004f2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e04e      	b.n	8004fca <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2202      	movs	r2, #2
 8004f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	68da      	ldr	r2, [r3, #12]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f042 0201 	orr.w	r2, r2, #1
 8004f42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a23      	ldr	r2, [pc, #140]	; (8004fd8 <HAL_TIM_Base_Start_IT+0xc4>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d022      	beq.n	8004f94 <HAL_TIM_Base_Start_IT+0x80>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f56:	d01d      	beq.n	8004f94 <HAL_TIM_Base_Start_IT+0x80>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a1f      	ldr	r2, [pc, #124]	; (8004fdc <HAL_TIM_Base_Start_IT+0xc8>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d018      	beq.n	8004f94 <HAL_TIM_Base_Start_IT+0x80>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a1e      	ldr	r2, [pc, #120]	; (8004fe0 <HAL_TIM_Base_Start_IT+0xcc>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d013      	beq.n	8004f94 <HAL_TIM_Base_Start_IT+0x80>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a1c      	ldr	r2, [pc, #112]	; (8004fe4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d00e      	beq.n	8004f94 <HAL_TIM_Base_Start_IT+0x80>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4a1b      	ldr	r2, [pc, #108]	; (8004fe8 <HAL_TIM_Base_Start_IT+0xd4>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d009      	beq.n	8004f94 <HAL_TIM_Base_Start_IT+0x80>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a19      	ldr	r2, [pc, #100]	; (8004fec <HAL_TIM_Base_Start_IT+0xd8>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d004      	beq.n	8004f94 <HAL_TIM_Base_Start_IT+0x80>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a18      	ldr	r2, [pc, #96]	; (8004ff0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d111      	bne.n	8004fb8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	689b      	ldr	r3, [r3, #8]
 8004f9a:	f003 0307 	and.w	r3, r3, #7
 8004f9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2b06      	cmp	r3, #6
 8004fa4:	d010      	beq.n	8004fc8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	681a      	ldr	r2, [r3, #0]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f042 0201 	orr.w	r2, r2, #1
 8004fb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fb6:	e007      	b.n	8004fc8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f042 0201 	orr.w	r2, r2, #1
 8004fc6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004fc8:	2300      	movs	r3, #0
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3714      	adds	r7, #20
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd4:	4770      	bx	lr
 8004fd6:	bf00      	nop
 8004fd8:	40010000 	.word	0x40010000
 8004fdc:	40000400 	.word	0x40000400
 8004fe0:	40000800 	.word	0x40000800
 8004fe4:	40000c00 	.word	0x40000c00
 8004fe8:	40010400 	.word	0x40010400
 8004fec:	40014000 	.word	0x40014000
 8004ff0:	40001800 	.word	0x40001800

08004ff4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b082      	sub	sp, #8
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d101      	bne.n	8005006 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005002:	2301      	movs	r3, #1
 8005004:	e041      	b.n	800508a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800500c:	b2db      	uxtb	r3, r3
 800500e:	2b00      	cmp	r3, #0
 8005010:	d106      	bne.n	8005020 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2200      	movs	r2, #0
 8005016:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f000 f839 	bl	8005092 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2202      	movs	r2, #2
 8005024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681a      	ldr	r2, [r3, #0]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	3304      	adds	r3, #4
 8005030:	4619      	mov	r1, r3
 8005032:	4610      	mov	r0, r2
 8005034:	f000 fbba 	bl	80057ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2201      	movs	r2, #1
 800503c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2201      	movs	r2, #1
 8005044:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2201      	movs	r2, #1
 800504c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2201      	movs	r2, #1
 8005054:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2201      	movs	r2, #1
 800505c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2201      	movs	r2, #1
 8005064:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2201      	movs	r2, #1
 800506c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2201      	movs	r2, #1
 8005074:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2201      	movs	r2, #1
 800507c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2201      	movs	r2, #1
 8005084:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005088:	2300      	movs	r3, #0
}
 800508a:	4618      	mov	r0, r3
 800508c:	3708      	adds	r7, #8
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}

08005092 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005092:	b480      	push	{r7}
 8005094:	b083      	sub	sp, #12
 8005096:	af00      	add	r7, sp, #0
 8005098:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800509a:	bf00      	nop
 800509c:	370c      	adds	r7, #12
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr
	...

080050a8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b084      	sub	sp, #16
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
 80050b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d109      	bne.n	80050cc <HAL_TIM_PWM_Start+0x24>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80050be:	b2db      	uxtb	r3, r3
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	bf14      	ite	ne
 80050c4:	2301      	movne	r3, #1
 80050c6:	2300      	moveq	r3, #0
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	e022      	b.n	8005112 <HAL_TIM_PWM_Start+0x6a>
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	2b04      	cmp	r3, #4
 80050d0:	d109      	bne.n	80050e6 <HAL_TIM_PWM_Start+0x3e>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	2b01      	cmp	r3, #1
 80050dc:	bf14      	ite	ne
 80050de:	2301      	movne	r3, #1
 80050e0:	2300      	moveq	r3, #0
 80050e2:	b2db      	uxtb	r3, r3
 80050e4:	e015      	b.n	8005112 <HAL_TIM_PWM_Start+0x6a>
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	2b08      	cmp	r3, #8
 80050ea:	d109      	bne.n	8005100 <HAL_TIM_PWM_Start+0x58>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	bf14      	ite	ne
 80050f8:	2301      	movne	r3, #1
 80050fa:	2300      	moveq	r3, #0
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	e008      	b.n	8005112 <HAL_TIM_PWM_Start+0x6a>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005106:	b2db      	uxtb	r3, r3
 8005108:	2b01      	cmp	r3, #1
 800510a:	bf14      	ite	ne
 800510c:	2301      	movne	r3, #1
 800510e:	2300      	moveq	r3, #0
 8005110:	b2db      	uxtb	r3, r3
 8005112:	2b00      	cmp	r3, #0
 8005114:	d001      	beq.n	800511a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005116:	2301      	movs	r3, #1
 8005118:	e07c      	b.n	8005214 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d104      	bne.n	800512a <HAL_TIM_PWM_Start+0x82>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2202      	movs	r2, #2
 8005124:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005128:	e013      	b.n	8005152 <HAL_TIM_PWM_Start+0xaa>
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	2b04      	cmp	r3, #4
 800512e:	d104      	bne.n	800513a <HAL_TIM_PWM_Start+0x92>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2202      	movs	r2, #2
 8005134:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005138:	e00b      	b.n	8005152 <HAL_TIM_PWM_Start+0xaa>
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	2b08      	cmp	r3, #8
 800513e:	d104      	bne.n	800514a <HAL_TIM_PWM_Start+0xa2>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2202      	movs	r2, #2
 8005144:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005148:	e003      	b.n	8005152 <HAL_TIM_PWM_Start+0xaa>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2202      	movs	r2, #2
 800514e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	2201      	movs	r2, #1
 8005158:	6839      	ldr	r1, [r7, #0]
 800515a:	4618      	mov	r0, r3
 800515c:	f000 fe10 	bl	8005d80 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a2d      	ldr	r2, [pc, #180]	; (800521c <HAL_TIM_PWM_Start+0x174>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d004      	beq.n	8005174 <HAL_TIM_PWM_Start+0xcc>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4a2c      	ldr	r2, [pc, #176]	; (8005220 <HAL_TIM_PWM_Start+0x178>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d101      	bne.n	8005178 <HAL_TIM_PWM_Start+0xd0>
 8005174:	2301      	movs	r3, #1
 8005176:	e000      	b.n	800517a <HAL_TIM_PWM_Start+0xd2>
 8005178:	2300      	movs	r3, #0
 800517a:	2b00      	cmp	r3, #0
 800517c:	d007      	beq.n	800518e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800518c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a22      	ldr	r2, [pc, #136]	; (800521c <HAL_TIM_PWM_Start+0x174>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d022      	beq.n	80051de <HAL_TIM_PWM_Start+0x136>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051a0:	d01d      	beq.n	80051de <HAL_TIM_PWM_Start+0x136>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a1f      	ldr	r2, [pc, #124]	; (8005224 <HAL_TIM_PWM_Start+0x17c>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d018      	beq.n	80051de <HAL_TIM_PWM_Start+0x136>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a1d      	ldr	r2, [pc, #116]	; (8005228 <HAL_TIM_PWM_Start+0x180>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d013      	beq.n	80051de <HAL_TIM_PWM_Start+0x136>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a1c      	ldr	r2, [pc, #112]	; (800522c <HAL_TIM_PWM_Start+0x184>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d00e      	beq.n	80051de <HAL_TIM_PWM_Start+0x136>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a16      	ldr	r2, [pc, #88]	; (8005220 <HAL_TIM_PWM_Start+0x178>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d009      	beq.n	80051de <HAL_TIM_PWM_Start+0x136>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a18      	ldr	r2, [pc, #96]	; (8005230 <HAL_TIM_PWM_Start+0x188>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d004      	beq.n	80051de <HAL_TIM_PWM_Start+0x136>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a16      	ldr	r2, [pc, #88]	; (8005234 <HAL_TIM_PWM_Start+0x18c>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d111      	bne.n	8005202 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	f003 0307 	and.w	r3, r3, #7
 80051e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2b06      	cmp	r3, #6
 80051ee:	d010      	beq.n	8005212 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	681a      	ldr	r2, [r3, #0]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f042 0201 	orr.w	r2, r2, #1
 80051fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005200:	e007      	b.n	8005212 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f042 0201 	orr.w	r2, r2, #1
 8005210:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005212:	2300      	movs	r3, #0
}
 8005214:	4618      	mov	r0, r3
 8005216:	3710      	adds	r7, #16
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}
 800521c:	40010000 	.word	0x40010000
 8005220:	40010400 	.word	0x40010400
 8005224:	40000400 	.word	0x40000400
 8005228:	40000800 	.word	0x40000800
 800522c:	40000c00 	.word	0x40000c00
 8005230:	40014000 	.word	0x40014000
 8005234:	40001800 	.word	0x40001800

08005238 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b082      	sub	sp, #8
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	691b      	ldr	r3, [r3, #16]
 8005246:	f003 0302 	and.w	r3, r3, #2
 800524a:	2b02      	cmp	r3, #2
 800524c:	d122      	bne.n	8005294 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	f003 0302 	and.w	r3, r3, #2
 8005258:	2b02      	cmp	r3, #2
 800525a:	d11b      	bne.n	8005294 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f06f 0202 	mvn.w	r2, #2
 8005264:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2201      	movs	r2, #1
 800526a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	699b      	ldr	r3, [r3, #24]
 8005272:	f003 0303 	and.w	r3, r3, #3
 8005276:	2b00      	cmp	r3, #0
 8005278:	d003      	beq.n	8005282 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	f000 fa77 	bl	800576e <HAL_TIM_IC_CaptureCallback>
 8005280:	e005      	b.n	800528e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f000 fa69 	bl	800575a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005288:	6878      	ldr	r0, [r7, #4]
 800528a:	f000 fa7a 	bl	8005782 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2200      	movs	r2, #0
 8005292:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	691b      	ldr	r3, [r3, #16]
 800529a:	f003 0304 	and.w	r3, r3, #4
 800529e:	2b04      	cmp	r3, #4
 80052a0:	d122      	bne.n	80052e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	68db      	ldr	r3, [r3, #12]
 80052a8:	f003 0304 	and.w	r3, r3, #4
 80052ac:	2b04      	cmp	r3, #4
 80052ae:	d11b      	bne.n	80052e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f06f 0204 	mvn.w	r2, #4
 80052b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2202      	movs	r2, #2
 80052be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	699b      	ldr	r3, [r3, #24]
 80052c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d003      	beq.n	80052d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f000 fa4d 	bl	800576e <HAL_TIM_IC_CaptureCallback>
 80052d4:	e005      	b.n	80052e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f000 fa3f 	bl	800575a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f000 fa50 	bl	8005782 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2200      	movs	r2, #0
 80052e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	691b      	ldr	r3, [r3, #16]
 80052ee:	f003 0308 	and.w	r3, r3, #8
 80052f2:	2b08      	cmp	r3, #8
 80052f4:	d122      	bne.n	800533c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	68db      	ldr	r3, [r3, #12]
 80052fc:	f003 0308 	and.w	r3, r3, #8
 8005300:	2b08      	cmp	r3, #8
 8005302:	d11b      	bne.n	800533c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f06f 0208 	mvn.w	r2, #8
 800530c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2204      	movs	r2, #4
 8005312:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	69db      	ldr	r3, [r3, #28]
 800531a:	f003 0303 	and.w	r3, r3, #3
 800531e:	2b00      	cmp	r3, #0
 8005320:	d003      	beq.n	800532a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 fa23 	bl	800576e <HAL_TIM_IC_CaptureCallback>
 8005328:	e005      	b.n	8005336 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f000 fa15 	bl	800575a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005330:	6878      	ldr	r0, [r7, #4]
 8005332:	f000 fa26 	bl	8005782 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2200      	movs	r2, #0
 800533a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	691b      	ldr	r3, [r3, #16]
 8005342:	f003 0310 	and.w	r3, r3, #16
 8005346:	2b10      	cmp	r3, #16
 8005348:	d122      	bne.n	8005390 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	f003 0310 	and.w	r3, r3, #16
 8005354:	2b10      	cmp	r3, #16
 8005356:	d11b      	bne.n	8005390 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f06f 0210 	mvn.w	r2, #16
 8005360:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2208      	movs	r2, #8
 8005366:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	69db      	ldr	r3, [r3, #28]
 800536e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005372:	2b00      	cmp	r3, #0
 8005374:	d003      	beq.n	800537e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005376:	6878      	ldr	r0, [r7, #4]
 8005378:	f000 f9f9 	bl	800576e <HAL_TIM_IC_CaptureCallback>
 800537c:	e005      	b.n	800538a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f000 f9eb 	bl	800575a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005384:	6878      	ldr	r0, [r7, #4]
 8005386:	f000 f9fc 	bl	8005782 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2200      	movs	r2, #0
 800538e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	691b      	ldr	r3, [r3, #16]
 8005396:	f003 0301 	and.w	r3, r3, #1
 800539a:	2b01      	cmp	r3, #1
 800539c:	d10e      	bne.n	80053bc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	68db      	ldr	r3, [r3, #12]
 80053a4:	f003 0301 	and.w	r3, r3, #1
 80053a8:	2b01      	cmp	r3, #1
 80053aa:	d107      	bne.n	80053bc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f06f 0201 	mvn.w	r2, #1
 80053b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f7fc fda6 	bl	8001f08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	691b      	ldr	r3, [r3, #16]
 80053c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053c6:	2b80      	cmp	r3, #128	; 0x80
 80053c8:	d10e      	bne.n	80053e8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	68db      	ldr	r3, [r3, #12]
 80053d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053d4:	2b80      	cmp	r3, #128	; 0x80
 80053d6:	d107      	bne.n	80053e8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80053e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f000 fdca 	bl	8005f7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	691b      	ldr	r3, [r3, #16]
 80053ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053f2:	2b40      	cmp	r3, #64	; 0x40
 80053f4:	d10e      	bne.n	8005414 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	68db      	ldr	r3, [r3, #12]
 80053fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005400:	2b40      	cmp	r3, #64	; 0x40
 8005402:	d107      	bne.n	8005414 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800540c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f000 f9c1 	bl	8005796 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	691b      	ldr	r3, [r3, #16]
 800541a:	f003 0320 	and.w	r3, r3, #32
 800541e:	2b20      	cmp	r3, #32
 8005420:	d10e      	bne.n	8005440 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	68db      	ldr	r3, [r3, #12]
 8005428:	f003 0320 	and.w	r3, r3, #32
 800542c:	2b20      	cmp	r3, #32
 800542e:	d107      	bne.n	8005440 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f06f 0220 	mvn.w	r2, #32
 8005438:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f000 fd94 	bl	8005f68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005440:	bf00      	nop
 8005442:	3708      	adds	r7, #8
 8005444:	46bd      	mov	sp, r7
 8005446:	bd80      	pop	{r7, pc}

08005448 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b086      	sub	sp, #24
 800544c:	af00      	add	r7, sp, #0
 800544e:	60f8      	str	r0, [r7, #12]
 8005450:	60b9      	str	r1, [r7, #8]
 8005452:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005454:	2300      	movs	r3, #0
 8005456:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800545e:	2b01      	cmp	r3, #1
 8005460:	d101      	bne.n	8005466 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005462:	2302      	movs	r3, #2
 8005464:	e0ae      	b.n	80055c4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2201      	movs	r2, #1
 800546a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2b0c      	cmp	r3, #12
 8005472:	f200 809f 	bhi.w	80055b4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005476:	a201      	add	r2, pc, #4	; (adr r2, 800547c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005478:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800547c:	080054b1 	.word	0x080054b1
 8005480:	080055b5 	.word	0x080055b5
 8005484:	080055b5 	.word	0x080055b5
 8005488:	080055b5 	.word	0x080055b5
 800548c:	080054f1 	.word	0x080054f1
 8005490:	080055b5 	.word	0x080055b5
 8005494:	080055b5 	.word	0x080055b5
 8005498:	080055b5 	.word	0x080055b5
 800549c:	08005533 	.word	0x08005533
 80054a0:	080055b5 	.word	0x080055b5
 80054a4:	080055b5 	.word	0x080055b5
 80054a8:	080055b5 	.word	0x080055b5
 80054ac:	08005573 	.word	0x08005573
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	68b9      	ldr	r1, [r7, #8]
 80054b6:	4618      	mov	r0, r3
 80054b8:	f000 fa18 	bl	80058ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	699a      	ldr	r2, [r3, #24]
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f042 0208 	orr.w	r2, r2, #8
 80054ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	699a      	ldr	r2, [r3, #24]
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f022 0204 	bic.w	r2, r2, #4
 80054da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	6999      	ldr	r1, [r3, #24]
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	691a      	ldr	r2, [r3, #16]
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	430a      	orrs	r2, r1
 80054ec:	619a      	str	r2, [r3, #24]
      break;
 80054ee:	e064      	b.n	80055ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	68b9      	ldr	r1, [r7, #8]
 80054f6:	4618      	mov	r0, r3
 80054f8:	f000 fa68 	bl	80059cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	699a      	ldr	r2, [r3, #24]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800550a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	699a      	ldr	r2, [r3, #24]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800551a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	6999      	ldr	r1, [r3, #24]
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	691b      	ldr	r3, [r3, #16]
 8005526:	021a      	lsls	r2, r3, #8
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	430a      	orrs	r2, r1
 800552e:	619a      	str	r2, [r3, #24]
      break;
 8005530:	e043      	b.n	80055ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	68b9      	ldr	r1, [r7, #8]
 8005538:	4618      	mov	r0, r3
 800553a:	f000 fabd 	bl	8005ab8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	69da      	ldr	r2, [r3, #28]
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f042 0208 	orr.w	r2, r2, #8
 800554c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	69da      	ldr	r2, [r3, #28]
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f022 0204 	bic.w	r2, r2, #4
 800555c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	69d9      	ldr	r1, [r3, #28]
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	691a      	ldr	r2, [r3, #16]
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	430a      	orrs	r2, r1
 800556e:	61da      	str	r2, [r3, #28]
      break;
 8005570:	e023      	b.n	80055ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	68b9      	ldr	r1, [r7, #8]
 8005578:	4618      	mov	r0, r3
 800557a:	f000 fb11 	bl	8005ba0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	69da      	ldr	r2, [r3, #28]
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800558c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	69da      	ldr	r2, [r3, #28]
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800559c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	69d9      	ldr	r1, [r3, #28]
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	691b      	ldr	r3, [r3, #16]
 80055a8:	021a      	lsls	r2, r3, #8
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	430a      	orrs	r2, r1
 80055b0:	61da      	str	r2, [r3, #28]
      break;
 80055b2:	e002      	b.n	80055ba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	75fb      	strb	r3, [r7, #23]
      break;
 80055b8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2200      	movs	r2, #0
 80055be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80055c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80055c4:	4618      	mov	r0, r3
 80055c6:	3718      	adds	r7, #24
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bd80      	pop	{r7, pc}

080055cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b084      	sub	sp, #16
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
 80055d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80055d6:	2300      	movs	r3, #0
 80055d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055e0:	2b01      	cmp	r3, #1
 80055e2:	d101      	bne.n	80055e8 <HAL_TIM_ConfigClockSource+0x1c>
 80055e4:	2302      	movs	r3, #2
 80055e6:	e0b4      	b.n	8005752 <HAL_TIM_ConfigClockSource+0x186>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2201      	movs	r2, #1
 80055ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2202      	movs	r2, #2
 80055f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	689b      	ldr	r3, [r3, #8]
 80055fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005606:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800560e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	68ba      	ldr	r2, [r7, #8]
 8005616:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005620:	d03e      	beq.n	80056a0 <HAL_TIM_ConfigClockSource+0xd4>
 8005622:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005626:	f200 8087 	bhi.w	8005738 <HAL_TIM_ConfigClockSource+0x16c>
 800562a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800562e:	f000 8086 	beq.w	800573e <HAL_TIM_ConfigClockSource+0x172>
 8005632:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005636:	d87f      	bhi.n	8005738 <HAL_TIM_ConfigClockSource+0x16c>
 8005638:	2b70      	cmp	r3, #112	; 0x70
 800563a:	d01a      	beq.n	8005672 <HAL_TIM_ConfigClockSource+0xa6>
 800563c:	2b70      	cmp	r3, #112	; 0x70
 800563e:	d87b      	bhi.n	8005738 <HAL_TIM_ConfigClockSource+0x16c>
 8005640:	2b60      	cmp	r3, #96	; 0x60
 8005642:	d050      	beq.n	80056e6 <HAL_TIM_ConfigClockSource+0x11a>
 8005644:	2b60      	cmp	r3, #96	; 0x60
 8005646:	d877      	bhi.n	8005738 <HAL_TIM_ConfigClockSource+0x16c>
 8005648:	2b50      	cmp	r3, #80	; 0x50
 800564a:	d03c      	beq.n	80056c6 <HAL_TIM_ConfigClockSource+0xfa>
 800564c:	2b50      	cmp	r3, #80	; 0x50
 800564e:	d873      	bhi.n	8005738 <HAL_TIM_ConfigClockSource+0x16c>
 8005650:	2b40      	cmp	r3, #64	; 0x40
 8005652:	d058      	beq.n	8005706 <HAL_TIM_ConfigClockSource+0x13a>
 8005654:	2b40      	cmp	r3, #64	; 0x40
 8005656:	d86f      	bhi.n	8005738 <HAL_TIM_ConfigClockSource+0x16c>
 8005658:	2b30      	cmp	r3, #48	; 0x30
 800565a:	d064      	beq.n	8005726 <HAL_TIM_ConfigClockSource+0x15a>
 800565c:	2b30      	cmp	r3, #48	; 0x30
 800565e:	d86b      	bhi.n	8005738 <HAL_TIM_ConfigClockSource+0x16c>
 8005660:	2b20      	cmp	r3, #32
 8005662:	d060      	beq.n	8005726 <HAL_TIM_ConfigClockSource+0x15a>
 8005664:	2b20      	cmp	r3, #32
 8005666:	d867      	bhi.n	8005738 <HAL_TIM_ConfigClockSource+0x16c>
 8005668:	2b00      	cmp	r3, #0
 800566a:	d05c      	beq.n	8005726 <HAL_TIM_ConfigClockSource+0x15a>
 800566c:	2b10      	cmp	r3, #16
 800566e:	d05a      	beq.n	8005726 <HAL_TIM_ConfigClockSource+0x15a>
 8005670:	e062      	b.n	8005738 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6818      	ldr	r0, [r3, #0]
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	6899      	ldr	r1, [r3, #8]
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	685a      	ldr	r2, [r3, #4]
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	68db      	ldr	r3, [r3, #12]
 8005682:	f000 fb5d 	bl	8005d40 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005694:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	68ba      	ldr	r2, [r7, #8]
 800569c:	609a      	str	r2, [r3, #8]
      break;
 800569e:	e04f      	b.n	8005740 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6818      	ldr	r0, [r3, #0]
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	6899      	ldr	r1, [r3, #8]
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	685a      	ldr	r2, [r3, #4]
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	68db      	ldr	r3, [r3, #12]
 80056b0:	f000 fb46 	bl	8005d40 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	689a      	ldr	r2, [r3, #8]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80056c2:	609a      	str	r2, [r3, #8]
      break;
 80056c4:	e03c      	b.n	8005740 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6818      	ldr	r0, [r3, #0]
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	6859      	ldr	r1, [r3, #4]
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	68db      	ldr	r3, [r3, #12]
 80056d2:	461a      	mov	r2, r3
 80056d4:	f000 faba 	bl	8005c4c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	2150      	movs	r1, #80	; 0x50
 80056de:	4618      	mov	r0, r3
 80056e0:	f000 fb13 	bl	8005d0a <TIM_ITRx_SetConfig>
      break;
 80056e4:	e02c      	b.n	8005740 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6818      	ldr	r0, [r3, #0]
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	6859      	ldr	r1, [r3, #4]
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	68db      	ldr	r3, [r3, #12]
 80056f2:	461a      	mov	r2, r3
 80056f4:	f000 fad9 	bl	8005caa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	2160      	movs	r1, #96	; 0x60
 80056fe:	4618      	mov	r0, r3
 8005700:	f000 fb03 	bl	8005d0a <TIM_ITRx_SetConfig>
      break;
 8005704:	e01c      	b.n	8005740 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6818      	ldr	r0, [r3, #0]
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	6859      	ldr	r1, [r3, #4]
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	68db      	ldr	r3, [r3, #12]
 8005712:	461a      	mov	r2, r3
 8005714:	f000 fa9a 	bl	8005c4c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	2140      	movs	r1, #64	; 0x40
 800571e:	4618      	mov	r0, r3
 8005720:	f000 faf3 	bl	8005d0a <TIM_ITRx_SetConfig>
      break;
 8005724:	e00c      	b.n	8005740 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681a      	ldr	r2, [r3, #0]
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4619      	mov	r1, r3
 8005730:	4610      	mov	r0, r2
 8005732:	f000 faea 	bl	8005d0a <TIM_ITRx_SetConfig>
      break;
 8005736:	e003      	b.n	8005740 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	73fb      	strb	r3, [r7, #15]
      break;
 800573c:	e000      	b.n	8005740 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800573e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2201      	movs	r2, #1
 8005744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2200      	movs	r2, #0
 800574c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005750:	7bfb      	ldrb	r3, [r7, #15]
}
 8005752:	4618      	mov	r0, r3
 8005754:	3710      	adds	r7, #16
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}

0800575a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800575a:	b480      	push	{r7}
 800575c:	b083      	sub	sp, #12
 800575e:	af00      	add	r7, sp, #0
 8005760:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005762:	bf00      	nop
 8005764:	370c      	adds	r7, #12
 8005766:	46bd      	mov	sp, r7
 8005768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576c:	4770      	bx	lr

0800576e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800576e:	b480      	push	{r7}
 8005770:	b083      	sub	sp, #12
 8005772:	af00      	add	r7, sp, #0
 8005774:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005776:	bf00      	nop
 8005778:	370c      	adds	r7, #12
 800577a:	46bd      	mov	sp, r7
 800577c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005780:	4770      	bx	lr

08005782 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005782:	b480      	push	{r7}
 8005784:	b083      	sub	sp, #12
 8005786:	af00      	add	r7, sp, #0
 8005788:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800578a:	bf00      	nop
 800578c:	370c      	adds	r7, #12
 800578e:	46bd      	mov	sp, r7
 8005790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005794:	4770      	bx	lr

08005796 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005796:	b480      	push	{r7}
 8005798:	b083      	sub	sp, #12
 800579a:	af00      	add	r7, sp, #0
 800579c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800579e:	bf00      	nop
 80057a0:	370c      	adds	r7, #12
 80057a2:	46bd      	mov	sp, r7
 80057a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a8:	4770      	bx	lr
	...

080057ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80057ac:	b480      	push	{r7}
 80057ae:	b085      	sub	sp, #20
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
 80057b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	4a40      	ldr	r2, [pc, #256]	; (80058c0 <TIM_Base_SetConfig+0x114>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d013      	beq.n	80057ec <TIM_Base_SetConfig+0x40>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057ca:	d00f      	beq.n	80057ec <TIM_Base_SetConfig+0x40>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	4a3d      	ldr	r2, [pc, #244]	; (80058c4 <TIM_Base_SetConfig+0x118>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d00b      	beq.n	80057ec <TIM_Base_SetConfig+0x40>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	4a3c      	ldr	r2, [pc, #240]	; (80058c8 <TIM_Base_SetConfig+0x11c>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d007      	beq.n	80057ec <TIM_Base_SetConfig+0x40>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	4a3b      	ldr	r2, [pc, #236]	; (80058cc <TIM_Base_SetConfig+0x120>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d003      	beq.n	80057ec <TIM_Base_SetConfig+0x40>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	4a3a      	ldr	r2, [pc, #232]	; (80058d0 <TIM_Base_SetConfig+0x124>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d108      	bne.n	80057fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	68fa      	ldr	r2, [r7, #12]
 80057fa:	4313      	orrs	r3, r2
 80057fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	4a2f      	ldr	r2, [pc, #188]	; (80058c0 <TIM_Base_SetConfig+0x114>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d02b      	beq.n	800585e <TIM_Base_SetConfig+0xb2>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800580c:	d027      	beq.n	800585e <TIM_Base_SetConfig+0xb2>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	4a2c      	ldr	r2, [pc, #176]	; (80058c4 <TIM_Base_SetConfig+0x118>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d023      	beq.n	800585e <TIM_Base_SetConfig+0xb2>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	4a2b      	ldr	r2, [pc, #172]	; (80058c8 <TIM_Base_SetConfig+0x11c>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d01f      	beq.n	800585e <TIM_Base_SetConfig+0xb2>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	4a2a      	ldr	r2, [pc, #168]	; (80058cc <TIM_Base_SetConfig+0x120>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d01b      	beq.n	800585e <TIM_Base_SetConfig+0xb2>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	4a29      	ldr	r2, [pc, #164]	; (80058d0 <TIM_Base_SetConfig+0x124>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d017      	beq.n	800585e <TIM_Base_SetConfig+0xb2>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	4a28      	ldr	r2, [pc, #160]	; (80058d4 <TIM_Base_SetConfig+0x128>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d013      	beq.n	800585e <TIM_Base_SetConfig+0xb2>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	4a27      	ldr	r2, [pc, #156]	; (80058d8 <TIM_Base_SetConfig+0x12c>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d00f      	beq.n	800585e <TIM_Base_SetConfig+0xb2>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	4a26      	ldr	r2, [pc, #152]	; (80058dc <TIM_Base_SetConfig+0x130>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d00b      	beq.n	800585e <TIM_Base_SetConfig+0xb2>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	4a25      	ldr	r2, [pc, #148]	; (80058e0 <TIM_Base_SetConfig+0x134>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d007      	beq.n	800585e <TIM_Base_SetConfig+0xb2>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	4a24      	ldr	r2, [pc, #144]	; (80058e4 <TIM_Base_SetConfig+0x138>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d003      	beq.n	800585e <TIM_Base_SetConfig+0xb2>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	4a23      	ldr	r2, [pc, #140]	; (80058e8 <TIM_Base_SetConfig+0x13c>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d108      	bne.n	8005870 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005864:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	68db      	ldr	r3, [r3, #12]
 800586a:	68fa      	ldr	r2, [r7, #12]
 800586c:	4313      	orrs	r3, r2
 800586e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	695b      	ldr	r3, [r3, #20]
 800587a:	4313      	orrs	r3, r2
 800587c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	68fa      	ldr	r2, [r7, #12]
 8005882:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	689a      	ldr	r2, [r3, #8]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	4a0a      	ldr	r2, [pc, #40]	; (80058c0 <TIM_Base_SetConfig+0x114>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d003      	beq.n	80058a4 <TIM_Base_SetConfig+0xf8>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	4a0c      	ldr	r2, [pc, #48]	; (80058d0 <TIM_Base_SetConfig+0x124>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d103      	bne.n	80058ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	691a      	ldr	r2, [r3, #16]
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2201      	movs	r2, #1
 80058b0:	615a      	str	r2, [r3, #20]
}
 80058b2:	bf00      	nop
 80058b4:	3714      	adds	r7, #20
 80058b6:	46bd      	mov	sp, r7
 80058b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058bc:	4770      	bx	lr
 80058be:	bf00      	nop
 80058c0:	40010000 	.word	0x40010000
 80058c4:	40000400 	.word	0x40000400
 80058c8:	40000800 	.word	0x40000800
 80058cc:	40000c00 	.word	0x40000c00
 80058d0:	40010400 	.word	0x40010400
 80058d4:	40014000 	.word	0x40014000
 80058d8:	40014400 	.word	0x40014400
 80058dc:	40014800 	.word	0x40014800
 80058e0:	40001800 	.word	0x40001800
 80058e4:	40001c00 	.word	0x40001c00
 80058e8:	40002000 	.word	0x40002000

080058ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b087      	sub	sp, #28
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
 80058f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6a1b      	ldr	r3, [r3, #32]
 80058fa:	f023 0201 	bic.w	r2, r3, #1
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6a1b      	ldr	r3, [r3, #32]
 8005906:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	699b      	ldr	r3, [r3, #24]
 8005912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800591a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f023 0303 	bic.w	r3, r3, #3
 8005922:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	68fa      	ldr	r2, [r7, #12]
 800592a:	4313      	orrs	r3, r2
 800592c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	f023 0302 	bic.w	r3, r3, #2
 8005934:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	697a      	ldr	r2, [r7, #20]
 800593c:	4313      	orrs	r3, r2
 800593e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	4a20      	ldr	r2, [pc, #128]	; (80059c4 <TIM_OC1_SetConfig+0xd8>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d003      	beq.n	8005950 <TIM_OC1_SetConfig+0x64>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a1f      	ldr	r2, [pc, #124]	; (80059c8 <TIM_OC1_SetConfig+0xdc>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d10c      	bne.n	800596a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	f023 0308 	bic.w	r3, r3, #8
 8005956:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	68db      	ldr	r3, [r3, #12]
 800595c:	697a      	ldr	r2, [r7, #20]
 800595e:	4313      	orrs	r3, r2
 8005960:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	f023 0304 	bic.w	r3, r3, #4
 8005968:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	4a15      	ldr	r2, [pc, #84]	; (80059c4 <TIM_OC1_SetConfig+0xd8>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d003      	beq.n	800597a <TIM_OC1_SetConfig+0x8e>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a14      	ldr	r2, [pc, #80]	; (80059c8 <TIM_OC1_SetConfig+0xdc>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d111      	bne.n	800599e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005980:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005988:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	695b      	ldr	r3, [r3, #20]
 800598e:	693a      	ldr	r2, [r7, #16]
 8005990:	4313      	orrs	r3, r2
 8005992:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	699b      	ldr	r3, [r3, #24]
 8005998:	693a      	ldr	r2, [r7, #16]
 800599a:	4313      	orrs	r3, r2
 800599c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	693a      	ldr	r2, [r7, #16]
 80059a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	68fa      	ldr	r2, [r7, #12]
 80059a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	685a      	ldr	r2, [r3, #4]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	697a      	ldr	r2, [r7, #20]
 80059b6:	621a      	str	r2, [r3, #32]
}
 80059b8:	bf00      	nop
 80059ba:	371c      	adds	r7, #28
 80059bc:	46bd      	mov	sp, r7
 80059be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c2:	4770      	bx	lr
 80059c4:	40010000 	.word	0x40010000
 80059c8:	40010400 	.word	0x40010400

080059cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b087      	sub	sp, #28
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
 80059d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6a1b      	ldr	r3, [r3, #32]
 80059da:	f023 0210 	bic.w	r2, r3, #16
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6a1b      	ldr	r3, [r3, #32]
 80059e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	699b      	ldr	r3, [r3, #24]
 80059f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	021b      	lsls	r3, r3, #8
 8005a0a:	68fa      	ldr	r2, [r7, #12]
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	f023 0320 	bic.w	r3, r3, #32
 8005a16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	011b      	lsls	r3, r3, #4
 8005a1e:	697a      	ldr	r2, [r7, #20]
 8005a20:	4313      	orrs	r3, r2
 8005a22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	4a22      	ldr	r2, [pc, #136]	; (8005ab0 <TIM_OC2_SetConfig+0xe4>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d003      	beq.n	8005a34 <TIM_OC2_SetConfig+0x68>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	4a21      	ldr	r2, [pc, #132]	; (8005ab4 <TIM_OC2_SetConfig+0xe8>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d10d      	bne.n	8005a50 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	68db      	ldr	r3, [r3, #12]
 8005a40:	011b      	lsls	r3, r3, #4
 8005a42:	697a      	ldr	r2, [r7, #20]
 8005a44:	4313      	orrs	r3, r2
 8005a46:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a4e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	4a17      	ldr	r2, [pc, #92]	; (8005ab0 <TIM_OC2_SetConfig+0xe4>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d003      	beq.n	8005a60 <TIM_OC2_SetConfig+0x94>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	4a16      	ldr	r2, [pc, #88]	; (8005ab4 <TIM_OC2_SetConfig+0xe8>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d113      	bne.n	8005a88 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a66:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a6e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	695b      	ldr	r3, [r3, #20]
 8005a74:	009b      	lsls	r3, r3, #2
 8005a76:	693a      	ldr	r2, [r7, #16]
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	699b      	ldr	r3, [r3, #24]
 8005a80:	009b      	lsls	r3, r3, #2
 8005a82:	693a      	ldr	r2, [r7, #16]
 8005a84:	4313      	orrs	r3, r2
 8005a86:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	693a      	ldr	r2, [r7, #16]
 8005a8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	68fa      	ldr	r2, [r7, #12]
 8005a92:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	685a      	ldr	r2, [r3, #4]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	697a      	ldr	r2, [r7, #20]
 8005aa0:	621a      	str	r2, [r3, #32]
}
 8005aa2:	bf00      	nop
 8005aa4:	371c      	adds	r7, #28
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aac:	4770      	bx	lr
 8005aae:	bf00      	nop
 8005ab0:	40010000 	.word	0x40010000
 8005ab4:	40010400 	.word	0x40010400

08005ab8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b087      	sub	sp, #28
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
 8005ac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6a1b      	ldr	r3, [r3, #32]
 8005ac6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6a1b      	ldr	r3, [r3, #32]
 8005ad2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	69db      	ldr	r3, [r3, #28]
 8005ade:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ae6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f023 0303 	bic.w	r3, r3, #3
 8005aee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	68fa      	ldr	r2, [r7, #12]
 8005af6:	4313      	orrs	r3, r2
 8005af8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005b00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	021b      	lsls	r3, r3, #8
 8005b08:	697a      	ldr	r2, [r7, #20]
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	4a21      	ldr	r2, [pc, #132]	; (8005b98 <TIM_OC3_SetConfig+0xe0>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d003      	beq.n	8005b1e <TIM_OC3_SetConfig+0x66>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	4a20      	ldr	r2, [pc, #128]	; (8005b9c <TIM_OC3_SetConfig+0xe4>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d10d      	bne.n	8005b3a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005b24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	68db      	ldr	r3, [r3, #12]
 8005b2a:	021b      	lsls	r3, r3, #8
 8005b2c:	697a      	ldr	r2, [r7, #20]
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	4a16      	ldr	r2, [pc, #88]	; (8005b98 <TIM_OC3_SetConfig+0xe0>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d003      	beq.n	8005b4a <TIM_OC3_SetConfig+0x92>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	4a15      	ldr	r2, [pc, #84]	; (8005b9c <TIM_OC3_SetConfig+0xe4>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d113      	bne.n	8005b72 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	695b      	ldr	r3, [r3, #20]
 8005b5e:	011b      	lsls	r3, r3, #4
 8005b60:	693a      	ldr	r2, [r7, #16]
 8005b62:	4313      	orrs	r3, r2
 8005b64:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	699b      	ldr	r3, [r3, #24]
 8005b6a:	011b      	lsls	r3, r3, #4
 8005b6c:	693a      	ldr	r2, [r7, #16]
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	693a      	ldr	r2, [r7, #16]
 8005b76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	68fa      	ldr	r2, [r7, #12]
 8005b7c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	685a      	ldr	r2, [r3, #4]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	697a      	ldr	r2, [r7, #20]
 8005b8a:	621a      	str	r2, [r3, #32]
}
 8005b8c:	bf00      	nop
 8005b8e:	371c      	adds	r7, #28
 8005b90:	46bd      	mov	sp, r7
 8005b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b96:	4770      	bx	lr
 8005b98:	40010000 	.word	0x40010000
 8005b9c:	40010400 	.word	0x40010400

08005ba0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b087      	sub	sp, #28
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
 8005ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6a1b      	ldr	r3, [r3, #32]
 8005bae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6a1b      	ldr	r3, [r3, #32]
 8005bba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	69db      	ldr	r3, [r3, #28]
 8005bc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005bce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bd6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	021b      	lsls	r3, r3, #8
 8005bde:	68fa      	ldr	r2, [r7, #12]
 8005be0:	4313      	orrs	r3, r2
 8005be2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005bea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	689b      	ldr	r3, [r3, #8]
 8005bf0:	031b      	lsls	r3, r3, #12
 8005bf2:	693a      	ldr	r2, [r7, #16]
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	4a12      	ldr	r2, [pc, #72]	; (8005c44 <TIM_OC4_SetConfig+0xa4>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d003      	beq.n	8005c08 <TIM_OC4_SetConfig+0x68>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	4a11      	ldr	r2, [pc, #68]	; (8005c48 <TIM_OC4_SetConfig+0xa8>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d109      	bne.n	8005c1c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005c0e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	695b      	ldr	r3, [r3, #20]
 8005c14:	019b      	lsls	r3, r3, #6
 8005c16:	697a      	ldr	r2, [r7, #20]
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	697a      	ldr	r2, [r7, #20]
 8005c20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	68fa      	ldr	r2, [r7, #12]
 8005c26:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	685a      	ldr	r2, [r3, #4]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	693a      	ldr	r2, [r7, #16]
 8005c34:	621a      	str	r2, [r3, #32]
}
 8005c36:	bf00      	nop
 8005c38:	371c      	adds	r7, #28
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c40:	4770      	bx	lr
 8005c42:	bf00      	nop
 8005c44:	40010000 	.word	0x40010000
 8005c48:	40010400 	.word	0x40010400

08005c4c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b087      	sub	sp, #28
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	60f8      	str	r0, [r7, #12]
 8005c54:	60b9      	str	r1, [r7, #8]
 8005c56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	6a1b      	ldr	r3, [r3, #32]
 8005c5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6a1b      	ldr	r3, [r3, #32]
 8005c62:	f023 0201 	bic.w	r2, r3, #1
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	699b      	ldr	r3, [r3, #24]
 8005c6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c70:	693b      	ldr	r3, [r7, #16]
 8005c72:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	011b      	lsls	r3, r3, #4
 8005c7c:	693a      	ldr	r2, [r7, #16]
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	f023 030a 	bic.w	r3, r3, #10
 8005c88:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c8a:	697a      	ldr	r2, [r7, #20]
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	693a      	ldr	r2, [r7, #16]
 8005c96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	697a      	ldr	r2, [r7, #20]
 8005c9c:	621a      	str	r2, [r3, #32]
}
 8005c9e:	bf00      	nop
 8005ca0:	371c      	adds	r7, #28
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca8:	4770      	bx	lr

08005caa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005caa:	b480      	push	{r7}
 8005cac:	b087      	sub	sp, #28
 8005cae:	af00      	add	r7, sp, #0
 8005cb0:	60f8      	str	r0, [r7, #12]
 8005cb2:	60b9      	str	r1, [r7, #8]
 8005cb4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	6a1b      	ldr	r3, [r3, #32]
 8005cba:	f023 0210 	bic.w	r2, r3, #16
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	699b      	ldr	r3, [r3, #24]
 8005cc6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	6a1b      	ldr	r3, [r3, #32]
 8005ccc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005cd4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	031b      	lsls	r3, r3, #12
 8005cda:	697a      	ldr	r2, [r7, #20]
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005ce6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	011b      	lsls	r3, r3, #4
 8005cec:	693a      	ldr	r2, [r7, #16]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	697a      	ldr	r2, [r7, #20]
 8005cf6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	693a      	ldr	r2, [r7, #16]
 8005cfc:	621a      	str	r2, [r3, #32]
}
 8005cfe:	bf00      	nop
 8005d00:	371c      	adds	r7, #28
 8005d02:	46bd      	mov	sp, r7
 8005d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d08:	4770      	bx	lr

08005d0a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005d0a:	b480      	push	{r7}
 8005d0c:	b085      	sub	sp, #20
 8005d0e:	af00      	add	r7, sp, #0
 8005d10:	6078      	str	r0, [r7, #4]
 8005d12:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d20:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005d22:	683a      	ldr	r2, [r7, #0]
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	4313      	orrs	r3, r2
 8005d28:	f043 0307 	orr.w	r3, r3, #7
 8005d2c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	68fa      	ldr	r2, [r7, #12]
 8005d32:	609a      	str	r2, [r3, #8]
}
 8005d34:	bf00      	nop
 8005d36:	3714      	adds	r7, #20
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr

08005d40 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b087      	sub	sp, #28
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	60f8      	str	r0, [r7, #12]
 8005d48:	60b9      	str	r1, [r7, #8]
 8005d4a:	607a      	str	r2, [r7, #4]
 8005d4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	689b      	ldr	r3, [r3, #8]
 8005d52:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d54:	697b      	ldr	r3, [r7, #20]
 8005d56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d5a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	021a      	lsls	r2, r3, #8
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	431a      	orrs	r2, r3
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	4313      	orrs	r3, r2
 8005d68:	697a      	ldr	r2, [r7, #20]
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	697a      	ldr	r2, [r7, #20]
 8005d72:	609a      	str	r2, [r3, #8]
}
 8005d74:	bf00      	nop
 8005d76:	371c      	adds	r7, #28
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr

08005d80 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b087      	sub	sp, #28
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	60f8      	str	r0, [r7, #12]
 8005d88:	60b9      	str	r1, [r7, #8]
 8005d8a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	f003 031f 	and.w	r3, r3, #31
 8005d92:	2201      	movs	r2, #1
 8005d94:	fa02 f303 	lsl.w	r3, r2, r3
 8005d98:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	6a1a      	ldr	r2, [r3, #32]
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	43db      	mvns	r3, r3
 8005da2:	401a      	ands	r2, r3
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	6a1a      	ldr	r2, [r3, #32]
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	f003 031f 	and.w	r3, r3, #31
 8005db2:	6879      	ldr	r1, [r7, #4]
 8005db4:	fa01 f303 	lsl.w	r3, r1, r3
 8005db8:	431a      	orrs	r2, r3
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	621a      	str	r2, [r3, #32]
}
 8005dbe:	bf00      	nop
 8005dc0:	371c      	adds	r7, #28
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc8:	4770      	bx	lr
	...

08005dcc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b085      	sub	sp, #20
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
 8005dd4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d101      	bne.n	8005de4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005de0:	2302      	movs	r3, #2
 8005de2:	e05a      	b.n	8005e9a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2201      	movs	r2, #1
 8005de8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2202      	movs	r2, #2
 8005df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	689b      	ldr	r3, [r3, #8]
 8005e02:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e0a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	68fa      	ldr	r2, [r7, #12]
 8005e12:	4313      	orrs	r3, r2
 8005e14:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	68fa      	ldr	r2, [r7, #12]
 8005e1c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	4a21      	ldr	r2, [pc, #132]	; (8005ea8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d022      	beq.n	8005e6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e30:	d01d      	beq.n	8005e6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	4a1d      	ldr	r2, [pc, #116]	; (8005eac <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d018      	beq.n	8005e6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	4a1b      	ldr	r2, [pc, #108]	; (8005eb0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d013      	beq.n	8005e6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4a1a      	ldr	r2, [pc, #104]	; (8005eb4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d00e      	beq.n	8005e6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4a18      	ldr	r2, [pc, #96]	; (8005eb8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d009      	beq.n	8005e6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a17      	ldr	r2, [pc, #92]	; (8005ebc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d004      	beq.n	8005e6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4a15      	ldr	r2, [pc, #84]	; (8005ec0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d10c      	bne.n	8005e88 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e74:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	68ba      	ldr	r2, [r7, #8]
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	68ba      	ldr	r2, [r7, #8]
 8005e86:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2200      	movs	r2, #0
 8005e94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e98:	2300      	movs	r3, #0
}
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	3714      	adds	r7, #20
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea4:	4770      	bx	lr
 8005ea6:	bf00      	nop
 8005ea8:	40010000 	.word	0x40010000
 8005eac:	40000400 	.word	0x40000400
 8005eb0:	40000800 	.word	0x40000800
 8005eb4:	40000c00 	.word	0x40000c00
 8005eb8:	40010400 	.word	0x40010400
 8005ebc:	40014000 	.word	0x40014000
 8005ec0:	40001800 	.word	0x40001800

08005ec4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b085      	sub	sp, #20
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
 8005ecc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	d101      	bne.n	8005ee0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005edc:	2302      	movs	r3, #2
 8005ede:	e03d      	b.n	8005f5c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	68db      	ldr	r3, [r3, #12]
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	689b      	ldr	r3, [r3, #8]
 8005f00:	4313      	orrs	r3, r2
 8005f02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	691b      	ldr	r3, [r3, #16]
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	695b      	ldr	r3, [r3, #20]
 8005f38:	4313      	orrs	r3, r2
 8005f3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	69db      	ldr	r3, [r3, #28]
 8005f46:	4313      	orrs	r3, r2
 8005f48:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	68fa      	ldr	r2, [r7, #12]
 8005f50:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2200      	movs	r2, #0
 8005f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005f5a:	2300      	movs	r3, #0
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	3714      	adds	r7, #20
 8005f60:	46bd      	mov	sp, r7
 8005f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f66:	4770      	bx	lr

08005f68 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b083      	sub	sp, #12
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f70:	bf00      	nop
 8005f72:	370c      	adds	r7, #12
 8005f74:	46bd      	mov	sp, r7
 8005f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7a:	4770      	bx	lr

08005f7c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b083      	sub	sp, #12
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f84:	bf00      	nop
 8005f86:	370c      	adds	r7, #12
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr

08005f90 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b082      	sub	sp, #8
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d101      	bne.n	8005fa2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e03f      	b.n	8006022 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fa8:	b2db      	uxtb	r3, r3
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d106      	bne.n	8005fbc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005fb6:	6878      	ldr	r0, [r7, #4]
 8005fb8:	f7fc fb30 	bl	800261c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2224      	movs	r2, #36	; 0x24
 8005fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	68da      	ldr	r2, [r3, #12]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005fd2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005fd4:	6878      	ldr	r0, [r7, #4]
 8005fd6:	f000 fd81 	bl	8006adc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	691a      	ldr	r2, [r3, #16]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005fe8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	695a      	ldr	r2, [r3, #20]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005ff8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	68da      	ldr	r2, [r3, #12]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006008:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2200      	movs	r2, #0
 800600e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2220      	movs	r2, #32
 8006014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2220      	movs	r2, #32
 800601c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006020:	2300      	movs	r3, #0
}
 8006022:	4618      	mov	r0, r3
 8006024:	3708      	adds	r7, #8
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}

0800602a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800602a:	b580      	push	{r7, lr}
 800602c:	b08a      	sub	sp, #40	; 0x28
 800602e:	af02      	add	r7, sp, #8
 8006030:	60f8      	str	r0, [r7, #12]
 8006032:	60b9      	str	r1, [r7, #8]
 8006034:	603b      	str	r3, [r7, #0]
 8006036:	4613      	mov	r3, r2
 8006038:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800603a:	2300      	movs	r3, #0
 800603c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006044:	b2db      	uxtb	r3, r3
 8006046:	2b20      	cmp	r3, #32
 8006048:	f040 808c 	bne.w	8006164 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d002      	beq.n	8006058 <HAL_UART_Receive+0x2e>
 8006052:	88fb      	ldrh	r3, [r7, #6]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d101      	bne.n	800605c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8006058:	2301      	movs	r3, #1
 800605a:	e084      	b.n	8006166 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006062:	2b01      	cmp	r3, #1
 8006064:	d101      	bne.n	800606a <HAL_UART_Receive+0x40>
 8006066:	2302      	movs	r3, #2
 8006068:	e07d      	b.n	8006166 <HAL_UART_Receive+0x13c>
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2201      	movs	r2, #1
 800606e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2200      	movs	r2, #0
 8006076:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2222      	movs	r2, #34	; 0x22
 800607c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2200      	movs	r2, #0
 8006084:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006086:	f7fc fbdf 	bl	8002848 <HAL_GetTick>
 800608a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	88fa      	ldrh	r2, [r7, #6]
 8006090:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	88fa      	ldrh	r2, [r7, #6]
 8006096:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	689b      	ldr	r3, [r3, #8]
 800609c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060a0:	d108      	bne.n	80060b4 <HAL_UART_Receive+0x8a>
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	691b      	ldr	r3, [r3, #16]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d104      	bne.n	80060b4 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 80060aa:	2300      	movs	r3, #0
 80060ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	61bb      	str	r3, [r7, #24]
 80060b2:	e003      	b.n	80060bc <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80060b8:	2300      	movs	r3, #0
 80060ba:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2200      	movs	r2, #0
 80060c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80060c4:	e043      	b.n	800614e <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	9300      	str	r3, [sp, #0]
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	2200      	movs	r2, #0
 80060ce:	2120      	movs	r1, #32
 80060d0:	68f8      	ldr	r0, [r7, #12]
 80060d2:	f000 fafb 	bl	80066cc <UART_WaitOnFlagUntilTimeout>
 80060d6:	4603      	mov	r3, r0
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d001      	beq.n	80060e0 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80060dc:	2303      	movs	r3, #3
 80060de:	e042      	b.n	8006166 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80060e0:	69fb      	ldr	r3, [r7, #28]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d10c      	bne.n	8006100 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	b29b      	uxth	r3, r3
 80060ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060f2:	b29a      	uxth	r2, r3
 80060f4:	69bb      	ldr	r3, [r7, #24]
 80060f6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80060f8:	69bb      	ldr	r3, [r7, #24]
 80060fa:	3302      	adds	r3, #2
 80060fc:	61bb      	str	r3, [r7, #24]
 80060fe:	e01f      	b.n	8006140 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006108:	d007      	beq.n	800611a <HAL_UART_Receive+0xf0>
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	689b      	ldr	r3, [r3, #8]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d10a      	bne.n	8006128 <HAL_UART_Receive+0xfe>
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	691b      	ldr	r3, [r3, #16]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d106      	bne.n	8006128 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	b2da      	uxtb	r2, r3
 8006122:	69fb      	ldr	r3, [r7, #28]
 8006124:	701a      	strb	r2, [r3, #0]
 8006126:	e008      	b.n	800613a <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	b2db      	uxtb	r3, r3
 8006130:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006134:	b2da      	uxtb	r2, r3
 8006136:	69fb      	ldr	r3, [r7, #28]
 8006138:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800613a:	69fb      	ldr	r3, [r7, #28]
 800613c:	3301      	adds	r3, #1
 800613e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006144:	b29b      	uxth	r3, r3
 8006146:	3b01      	subs	r3, #1
 8006148:	b29a      	uxth	r2, r3
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006152:	b29b      	uxth	r3, r3
 8006154:	2b00      	cmp	r3, #0
 8006156:	d1b6      	bne.n	80060c6 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2220      	movs	r2, #32
 800615c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8006160:	2300      	movs	r3, #0
 8006162:	e000      	b.n	8006166 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8006164:	2302      	movs	r3, #2
  }
}
 8006166:	4618      	mov	r0, r3
 8006168:	3720      	adds	r7, #32
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}
	...

08006170 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b0ba      	sub	sp, #232	; 0xe8
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	68db      	ldr	r3, [r3, #12]
 8006188:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	695b      	ldr	r3, [r3, #20]
 8006192:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006196:	2300      	movs	r3, #0
 8006198:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800619c:	2300      	movs	r3, #0
 800619e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80061a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061a6:	f003 030f 	and.w	r3, r3, #15
 80061aa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80061ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d10f      	bne.n	80061d6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80061b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061ba:	f003 0320 	and.w	r3, r3, #32
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d009      	beq.n	80061d6 <HAL_UART_IRQHandler+0x66>
 80061c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061c6:	f003 0320 	and.w	r3, r3, #32
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d003      	beq.n	80061d6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f000 fbc9 	bl	8006966 <UART_Receive_IT>
      return;
 80061d4:	e256      	b.n	8006684 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80061d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80061da:	2b00      	cmp	r3, #0
 80061dc:	f000 80de 	beq.w	800639c <HAL_UART_IRQHandler+0x22c>
 80061e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80061e4:	f003 0301 	and.w	r3, r3, #1
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d106      	bne.n	80061fa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80061ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061f0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	f000 80d1 	beq.w	800639c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80061fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061fe:	f003 0301 	and.w	r3, r3, #1
 8006202:	2b00      	cmp	r3, #0
 8006204:	d00b      	beq.n	800621e <HAL_UART_IRQHandler+0xae>
 8006206:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800620a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800620e:	2b00      	cmp	r3, #0
 8006210:	d005      	beq.n	800621e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006216:	f043 0201 	orr.w	r2, r3, #1
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800621e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006222:	f003 0304 	and.w	r3, r3, #4
 8006226:	2b00      	cmp	r3, #0
 8006228:	d00b      	beq.n	8006242 <HAL_UART_IRQHandler+0xd2>
 800622a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800622e:	f003 0301 	and.w	r3, r3, #1
 8006232:	2b00      	cmp	r3, #0
 8006234:	d005      	beq.n	8006242 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800623a:	f043 0202 	orr.w	r2, r3, #2
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006242:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006246:	f003 0302 	and.w	r3, r3, #2
 800624a:	2b00      	cmp	r3, #0
 800624c:	d00b      	beq.n	8006266 <HAL_UART_IRQHandler+0xf6>
 800624e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006252:	f003 0301 	and.w	r3, r3, #1
 8006256:	2b00      	cmp	r3, #0
 8006258:	d005      	beq.n	8006266 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800625e:	f043 0204 	orr.w	r2, r3, #4
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006266:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800626a:	f003 0308 	and.w	r3, r3, #8
 800626e:	2b00      	cmp	r3, #0
 8006270:	d011      	beq.n	8006296 <HAL_UART_IRQHandler+0x126>
 8006272:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006276:	f003 0320 	and.w	r3, r3, #32
 800627a:	2b00      	cmp	r3, #0
 800627c:	d105      	bne.n	800628a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800627e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006282:	f003 0301 	and.w	r3, r3, #1
 8006286:	2b00      	cmp	r3, #0
 8006288:	d005      	beq.n	8006296 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800628e:	f043 0208 	orr.w	r2, r3, #8
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800629a:	2b00      	cmp	r3, #0
 800629c:	f000 81ed 	beq.w	800667a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80062a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062a4:	f003 0320 	and.w	r3, r3, #32
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d008      	beq.n	80062be <HAL_UART_IRQHandler+0x14e>
 80062ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062b0:	f003 0320 	and.w	r3, r3, #32
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d002      	beq.n	80062be <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80062b8:	6878      	ldr	r0, [r7, #4]
 80062ba:	f000 fb54 	bl	8006966 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	695b      	ldr	r3, [r3, #20]
 80062c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062c8:	2b40      	cmp	r3, #64	; 0x40
 80062ca:	bf0c      	ite	eq
 80062cc:	2301      	moveq	r3, #1
 80062ce:	2300      	movne	r3, #0
 80062d0:	b2db      	uxtb	r3, r3
 80062d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062da:	f003 0308 	and.w	r3, r3, #8
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d103      	bne.n	80062ea <HAL_UART_IRQHandler+0x17a>
 80062e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d04f      	beq.n	800638a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80062ea:	6878      	ldr	r0, [r7, #4]
 80062ec:	f000 fa5c 	bl	80067a8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	695b      	ldr	r3, [r3, #20]
 80062f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062fa:	2b40      	cmp	r3, #64	; 0x40
 80062fc:	d141      	bne.n	8006382 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	3314      	adds	r3, #20
 8006304:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006308:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800630c:	e853 3f00 	ldrex	r3, [r3]
 8006310:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006314:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006318:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800631c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	3314      	adds	r3, #20
 8006326:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800632a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800632e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006332:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006336:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800633a:	e841 2300 	strex	r3, r2, [r1]
 800633e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006342:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006346:	2b00      	cmp	r3, #0
 8006348:	d1d9      	bne.n	80062fe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800634e:	2b00      	cmp	r3, #0
 8006350:	d013      	beq.n	800637a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006356:	4a7d      	ldr	r2, [pc, #500]	; (800654c <HAL_UART_IRQHandler+0x3dc>)
 8006358:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800635e:	4618      	mov	r0, r3
 8006360:	f7fc fc23 	bl	8002baa <HAL_DMA_Abort_IT>
 8006364:	4603      	mov	r3, r0
 8006366:	2b00      	cmp	r3, #0
 8006368:	d016      	beq.n	8006398 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800636e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006370:	687a      	ldr	r2, [r7, #4]
 8006372:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006374:	4610      	mov	r0, r2
 8006376:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006378:	e00e      	b.n	8006398 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f000 f990 	bl	80066a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006380:	e00a      	b.n	8006398 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f000 f98c 	bl	80066a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006388:	e006      	b.n	8006398 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f000 f988 	bl	80066a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2200      	movs	r2, #0
 8006394:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006396:	e170      	b.n	800667a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006398:	bf00      	nop
    return;
 800639a:	e16e      	b.n	800667a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063a0:	2b01      	cmp	r3, #1
 80063a2:	f040 814a 	bne.w	800663a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80063a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063aa:	f003 0310 	and.w	r3, r3, #16
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	f000 8143 	beq.w	800663a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80063b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063b8:	f003 0310 	and.w	r3, r3, #16
 80063bc:	2b00      	cmp	r3, #0
 80063be:	f000 813c 	beq.w	800663a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80063c2:	2300      	movs	r3, #0
 80063c4:	60bb      	str	r3, [r7, #8]
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	60bb      	str	r3, [r7, #8]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	60bb      	str	r3, [r7, #8]
 80063d6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	695b      	ldr	r3, [r3, #20]
 80063de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063e2:	2b40      	cmp	r3, #64	; 0x40
 80063e4:	f040 80b4 	bne.w	8006550 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80063f4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	f000 8140 	beq.w	800667e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006402:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006406:	429a      	cmp	r2, r3
 8006408:	f080 8139 	bcs.w	800667e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006412:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006418:	69db      	ldr	r3, [r3, #28]
 800641a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800641e:	f000 8088 	beq.w	8006532 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	330c      	adds	r3, #12
 8006428:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800642c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006430:	e853 3f00 	ldrex	r3, [r3]
 8006434:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006438:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800643c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006440:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	330c      	adds	r3, #12
 800644a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800644e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006452:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006456:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800645a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800645e:	e841 2300 	strex	r3, r2, [r1]
 8006462:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006466:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800646a:	2b00      	cmp	r3, #0
 800646c:	d1d9      	bne.n	8006422 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	3314      	adds	r3, #20
 8006474:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006476:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006478:	e853 3f00 	ldrex	r3, [r3]
 800647c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800647e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006480:	f023 0301 	bic.w	r3, r3, #1
 8006484:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	3314      	adds	r3, #20
 800648e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006492:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006496:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006498:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800649a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800649e:	e841 2300 	strex	r3, r2, [r1]
 80064a2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80064a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d1e1      	bne.n	800646e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	3314      	adds	r3, #20
 80064b0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80064b4:	e853 3f00 	ldrex	r3, [r3]
 80064b8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80064ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80064bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80064c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	3314      	adds	r3, #20
 80064ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80064ce:	66fa      	str	r2, [r7, #108]	; 0x6c
 80064d0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80064d4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80064d6:	e841 2300 	strex	r3, r2, [r1]
 80064da:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80064dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d1e3      	bne.n	80064aa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2220      	movs	r2, #32
 80064e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2200      	movs	r2, #0
 80064ee:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	330c      	adds	r3, #12
 80064f6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80064fa:	e853 3f00 	ldrex	r3, [r3]
 80064fe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006500:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006502:	f023 0310 	bic.w	r3, r3, #16
 8006506:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	330c      	adds	r3, #12
 8006510:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006514:	65ba      	str	r2, [r7, #88]	; 0x58
 8006516:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006518:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800651a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800651c:	e841 2300 	strex	r3, r2, [r1]
 8006520:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006522:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006524:	2b00      	cmp	r3, #0
 8006526:	d1e3      	bne.n	80064f0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800652c:	4618      	mov	r0, r3
 800652e:	f7fc facc 	bl	8002aca <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800653a:	b29b      	uxth	r3, r3
 800653c:	1ad3      	subs	r3, r2, r3
 800653e:	b29b      	uxth	r3, r3
 8006540:	4619      	mov	r1, r3
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f000 f8b6 	bl	80066b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006548:	e099      	b.n	800667e <HAL_UART_IRQHandler+0x50e>
 800654a:	bf00      	nop
 800654c:	0800686f 	.word	0x0800686f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006558:	b29b      	uxth	r3, r3
 800655a:	1ad3      	subs	r3, r2, r3
 800655c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006564:	b29b      	uxth	r3, r3
 8006566:	2b00      	cmp	r3, #0
 8006568:	f000 808b 	beq.w	8006682 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800656c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006570:	2b00      	cmp	r3, #0
 8006572:	f000 8086 	beq.w	8006682 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	330c      	adds	r3, #12
 800657c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800657e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006580:	e853 3f00 	ldrex	r3, [r3]
 8006584:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006586:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006588:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800658c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	330c      	adds	r3, #12
 8006596:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800659a:	647a      	str	r2, [r7, #68]	; 0x44
 800659c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800659e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80065a0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80065a2:	e841 2300 	strex	r3, r2, [r1]
 80065a6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80065a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d1e3      	bne.n	8006576 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	3314      	adds	r3, #20
 80065b4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065b8:	e853 3f00 	ldrex	r3, [r3]
 80065bc:	623b      	str	r3, [r7, #32]
   return(result);
 80065be:	6a3b      	ldr	r3, [r7, #32]
 80065c0:	f023 0301 	bic.w	r3, r3, #1
 80065c4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	3314      	adds	r3, #20
 80065ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80065d2:	633a      	str	r2, [r7, #48]	; 0x30
 80065d4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065d6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80065d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80065da:	e841 2300 	strex	r3, r2, [r1]
 80065de:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80065e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d1e3      	bne.n	80065ae <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2220      	movs	r2, #32
 80065ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2200      	movs	r2, #0
 80065f2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	330c      	adds	r3, #12
 80065fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065fc:	693b      	ldr	r3, [r7, #16]
 80065fe:	e853 3f00 	ldrex	r3, [r3]
 8006602:	60fb      	str	r3, [r7, #12]
   return(result);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	f023 0310 	bic.w	r3, r3, #16
 800660a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	330c      	adds	r3, #12
 8006614:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006618:	61fa      	str	r2, [r7, #28]
 800661a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800661c:	69b9      	ldr	r1, [r7, #24]
 800661e:	69fa      	ldr	r2, [r7, #28]
 8006620:	e841 2300 	strex	r3, r2, [r1]
 8006624:	617b      	str	r3, [r7, #20]
   return(result);
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d1e3      	bne.n	80065f4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800662c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006630:	4619      	mov	r1, r3
 8006632:	6878      	ldr	r0, [r7, #4]
 8006634:	f000 f83e 	bl	80066b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006638:	e023      	b.n	8006682 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800663a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800663e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006642:	2b00      	cmp	r3, #0
 8006644:	d009      	beq.n	800665a <HAL_UART_IRQHandler+0x4ea>
 8006646:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800664a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800664e:	2b00      	cmp	r3, #0
 8006650:	d003      	beq.n	800665a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	f000 f91f 	bl	8006896 <UART_Transmit_IT>
    return;
 8006658:	e014      	b.n	8006684 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800665a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800665e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006662:	2b00      	cmp	r3, #0
 8006664:	d00e      	beq.n	8006684 <HAL_UART_IRQHandler+0x514>
 8006666:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800666a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800666e:	2b00      	cmp	r3, #0
 8006670:	d008      	beq.n	8006684 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f000 f95f 	bl	8006936 <UART_EndTransmit_IT>
    return;
 8006678:	e004      	b.n	8006684 <HAL_UART_IRQHandler+0x514>
    return;
 800667a:	bf00      	nop
 800667c:	e002      	b.n	8006684 <HAL_UART_IRQHandler+0x514>
      return;
 800667e:	bf00      	nop
 8006680:	e000      	b.n	8006684 <HAL_UART_IRQHandler+0x514>
      return;
 8006682:	bf00      	nop
  }
}
 8006684:	37e8      	adds	r7, #232	; 0xe8
 8006686:	46bd      	mov	sp, r7
 8006688:	bd80      	pop	{r7, pc}
 800668a:	bf00      	nop

0800668c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800668c:	b480      	push	{r7}
 800668e:	b083      	sub	sp, #12
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006694:	bf00      	nop
 8006696:	370c      	adds	r7, #12
 8006698:	46bd      	mov	sp, r7
 800669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669e:	4770      	bx	lr

080066a0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b083      	sub	sp, #12
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80066a8:	bf00      	nop
 80066aa:	370c      	adds	r7, #12
 80066ac:	46bd      	mov	sp, r7
 80066ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b2:	4770      	bx	lr

080066b4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b083      	sub	sp, #12
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
 80066bc:	460b      	mov	r3, r1
 80066be:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80066c0:	bf00      	nop
 80066c2:	370c      	adds	r7, #12
 80066c4:	46bd      	mov	sp, r7
 80066c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ca:	4770      	bx	lr

080066cc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b090      	sub	sp, #64	; 0x40
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	60f8      	str	r0, [r7, #12]
 80066d4:	60b9      	str	r1, [r7, #8]
 80066d6:	603b      	str	r3, [r7, #0]
 80066d8:	4613      	mov	r3, r2
 80066da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066dc:	e050      	b.n	8006780 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066e4:	d04c      	beq.n	8006780 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80066e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d007      	beq.n	80066fc <UART_WaitOnFlagUntilTimeout+0x30>
 80066ec:	f7fc f8ac 	bl	8002848 <HAL_GetTick>
 80066f0:	4602      	mov	r2, r0
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	1ad3      	subs	r3, r2, r3
 80066f6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80066f8:	429a      	cmp	r2, r3
 80066fa:	d241      	bcs.n	8006780 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	330c      	adds	r3, #12
 8006702:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006706:	e853 3f00 	ldrex	r3, [r3]
 800670a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800670c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800670e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006712:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	330c      	adds	r3, #12
 800671a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800671c:	637a      	str	r2, [r7, #52]	; 0x34
 800671e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006720:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006722:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006724:	e841 2300 	strex	r3, r2, [r1]
 8006728:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800672a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800672c:	2b00      	cmp	r3, #0
 800672e:	d1e5      	bne.n	80066fc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	3314      	adds	r3, #20
 8006736:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	e853 3f00 	ldrex	r3, [r3]
 800673e:	613b      	str	r3, [r7, #16]
   return(result);
 8006740:	693b      	ldr	r3, [r7, #16]
 8006742:	f023 0301 	bic.w	r3, r3, #1
 8006746:	63bb      	str	r3, [r7, #56]	; 0x38
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	3314      	adds	r3, #20
 800674e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006750:	623a      	str	r2, [r7, #32]
 8006752:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006754:	69f9      	ldr	r1, [r7, #28]
 8006756:	6a3a      	ldr	r2, [r7, #32]
 8006758:	e841 2300 	strex	r3, r2, [r1]
 800675c:	61bb      	str	r3, [r7, #24]
   return(result);
 800675e:	69bb      	ldr	r3, [r7, #24]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d1e5      	bne.n	8006730 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	2220      	movs	r2, #32
 8006768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2220      	movs	r2, #32
 8006770:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2200      	movs	r2, #0
 8006778:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800677c:	2303      	movs	r3, #3
 800677e:	e00f      	b.n	80067a0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	681a      	ldr	r2, [r3, #0]
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	4013      	ands	r3, r2
 800678a:	68ba      	ldr	r2, [r7, #8]
 800678c:	429a      	cmp	r2, r3
 800678e:	bf0c      	ite	eq
 8006790:	2301      	moveq	r3, #1
 8006792:	2300      	movne	r3, #0
 8006794:	b2db      	uxtb	r3, r3
 8006796:	461a      	mov	r2, r3
 8006798:	79fb      	ldrb	r3, [r7, #7]
 800679a:	429a      	cmp	r2, r3
 800679c:	d09f      	beq.n	80066de <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800679e:	2300      	movs	r3, #0
}
 80067a0:	4618      	mov	r0, r3
 80067a2:	3740      	adds	r7, #64	; 0x40
 80067a4:	46bd      	mov	sp, r7
 80067a6:	bd80      	pop	{r7, pc}

080067a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80067a8:	b480      	push	{r7}
 80067aa:	b095      	sub	sp, #84	; 0x54
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	330c      	adds	r3, #12
 80067b6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067ba:	e853 3f00 	ldrex	r3, [r3]
 80067be:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80067c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067c2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80067c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	330c      	adds	r3, #12
 80067ce:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80067d0:	643a      	str	r2, [r7, #64]	; 0x40
 80067d2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80067d6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80067d8:	e841 2300 	strex	r3, r2, [r1]
 80067dc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80067de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d1e5      	bne.n	80067b0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	3314      	adds	r3, #20
 80067ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ec:	6a3b      	ldr	r3, [r7, #32]
 80067ee:	e853 3f00 	ldrex	r3, [r3]
 80067f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80067f4:	69fb      	ldr	r3, [r7, #28]
 80067f6:	f023 0301 	bic.w	r3, r3, #1
 80067fa:	64bb      	str	r3, [r7, #72]	; 0x48
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	3314      	adds	r3, #20
 8006802:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006804:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006806:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006808:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800680a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800680c:	e841 2300 	strex	r3, r2, [r1]
 8006810:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006814:	2b00      	cmp	r3, #0
 8006816:	d1e5      	bne.n	80067e4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800681c:	2b01      	cmp	r3, #1
 800681e:	d119      	bne.n	8006854 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	330c      	adds	r3, #12
 8006826:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	e853 3f00 	ldrex	r3, [r3]
 800682e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	f023 0310 	bic.w	r3, r3, #16
 8006836:	647b      	str	r3, [r7, #68]	; 0x44
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	330c      	adds	r3, #12
 800683e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006840:	61ba      	str	r2, [r7, #24]
 8006842:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006844:	6979      	ldr	r1, [r7, #20]
 8006846:	69ba      	ldr	r2, [r7, #24]
 8006848:	e841 2300 	strex	r3, r2, [r1]
 800684c:	613b      	str	r3, [r7, #16]
   return(result);
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d1e5      	bne.n	8006820 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2220      	movs	r2, #32
 8006858:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2200      	movs	r2, #0
 8006860:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006862:	bf00      	nop
 8006864:	3754      	adds	r7, #84	; 0x54
 8006866:	46bd      	mov	sp, r7
 8006868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686c:	4770      	bx	lr

0800686e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800686e:	b580      	push	{r7, lr}
 8006870:	b084      	sub	sp, #16
 8006872:	af00      	add	r7, sp, #0
 8006874:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800687a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2200      	movs	r2, #0
 8006880:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	2200      	movs	r2, #0
 8006886:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006888:	68f8      	ldr	r0, [r7, #12]
 800688a:	f7ff ff09 	bl	80066a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800688e:	bf00      	nop
 8006890:	3710      	adds	r7, #16
 8006892:	46bd      	mov	sp, r7
 8006894:	bd80      	pop	{r7, pc}

08006896 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006896:	b480      	push	{r7}
 8006898:	b085      	sub	sp, #20
 800689a:	af00      	add	r7, sp, #0
 800689c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068a4:	b2db      	uxtb	r3, r3
 80068a6:	2b21      	cmp	r3, #33	; 0x21
 80068a8:	d13e      	bne.n	8006928 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	689b      	ldr	r3, [r3, #8]
 80068ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068b2:	d114      	bne.n	80068de <UART_Transmit_IT+0x48>
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	691b      	ldr	r3, [r3, #16]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d110      	bne.n	80068de <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6a1b      	ldr	r3, [r3, #32]
 80068c0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	881b      	ldrh	r3, [r3, #0]
 80068c6:	461a      	mov	r2, r3
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80068d0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6a1b      	ldr	r3, [r3, #32]
 80068d6:	1c9a      	adds	r2, r3, #2
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	621a      	str	r2, [r3, #32]
 80068dc:	e008      	b.n	80068f0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6a1b      	ldr	r3, [r3, #32]
 80068e2:	1c59      	adds	r1, r3, #1
 80068e4:	687a      	ldr	r2, [r7, #4]
 80068e6:	6211      	str	r1, [r2, #32]
 80068e8:	781a      	ldrb	r2, [r3, #0]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	3b01      	subs	r3, #1
 80068f8:	b29b      	uxth	r3, r3
 80068fa:	687a      	ldr	r2, [r7, #4]
 80068fc:	4619      	mov	r1, r3
 80068fe:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006900:	2b00      	cmp	r3, #0
 8006902:	d10f      	bne.n	8006924 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	68da      	ldr	r2, [r3, #12]
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006912:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	68da      	ldr	r2, [r3, #12]
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006922:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006924:	2300      	movs	r3, #0
 8006926:	e000      	b.n	800692a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006928:	2302      	movs	r3, #2
  }
}
 800692a:	4618      	mov	r0, r3
 800692c:	3714      	adds	r7, #20
 800692e:	46bd      	mov	sp, r7
 8006930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006934:	4770      	bx	lr

08006936 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006936:	b580      	push	{r7, lr}
 8006938:	b082      	sub	sp, #8
 800693a:	af00      	add	r7, sp, #0
 800693c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	68da      	ldr	r2, [r3, #12]
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800694c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2220      	movs	r2, #32
 8006952:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006956:	6878      	ldr	r0, [r7, #4]
 8006958:	f7ff fe98 	bl	800668c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800695c:	2300      	movs	r3, #0
}
 800695e:	4618      	mov	r0, r3
 8006960:	3708      	adds	r7, #8
 8006962:	46bd      	mov	sp, r7
 8006964:	bd80      	pop	{r7, pc}

08006966 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006966:	b580      	push	{r7, lr}
 8006968:	b08c      	sub	sp, #48	; 0x30
 800696a:	af00      	add	r7, sp, #0
 800696c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006974:	b2db      	uxtb	r3, r3
 8006976:	2b22      	cmp	r3, #34	; 0x22
 8006978:	f040 80ab 	bne.w	8006ad2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	689b      	ldr	r3, [r3, #8]
 8006980:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006984:	d117      	bne.n	80069b6 <UART_Receive_IT+0x50>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	691b      	ldr	r3, [r3, #16]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d113      	bne.n	80069b6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800698e:	2300      	movs	r3, #0
 8006990:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006996:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	b29b      	uxth	r3, r3
 80069a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069a4:	b29a      	uxth	r2, r3
 80069a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069a8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069ae:	1c9a      	adds	r2, r3, #2
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	629a      	str	r2, [r3, #40]	; 0x28
 80069b4:	e026      	b.n	8006a04 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069ba:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80069bc:	2300      	movs	r3, #0
 80069be:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	689b      	ldr	r3, [r3, #8]
 80069c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069c8:	d007      	beq.n	80069da <UART_Receive_IT+0x74>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	689b      	ldr	r3, [r3, #8]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d10a      	bne.n	80069e8 <UART_Receive_IT+0x82>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	691b      	ldr	r3, [r3, #16]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d106      	bne.n	80069e8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	b2da      	uxtb	r2, r3
 80069e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069e4:	701a      	strb	r2, [r3, #0]
 80069e6:	e008      	b.n	80069fa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	685b      	ldr	r3, [r3, #4]
 80069ee:	b2db      	uxtb	r3, r3
 80069f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80069f4:	b2da      	uxtb	r2, r3
 80069f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069f8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069fe:	1c5a      	adds	r2, r3, #1
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006a08:	b29b      	uxth	r3, r3
 8006a0a:	3b01      	subs	r3, #1
 8006a0c:	b29b      	uxth	r3, r3
 8006a0e:	687a      	ldr	r2, [r7, #4]
 8006a10:	4619      	mov	r1, r3
 8006a12:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d15a      	bne.n	8006ace <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	68da      	ldr	r2, [r3, #12]
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f022 0220 	bic.w	r2, r2, #32
 8006a26:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	68da      	ldr	r2, [r3, #12]
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006a36:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	695a      	ldr	r2, [r3, #20]
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f022 0201 	bic.w	r2, r2, #1
 8006a46:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2220      	movs	r2, #32
 8006a4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a54:	2b01      	cmp	r3, #1
 8006a56:	d135      	bne.n	8006ac4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	330c      	adds	r3, #12
 8006a64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a66:	697b      	ldr	r3, [r7, #20]
 8006a68:	e853 3f00 	ldrex	r3, [r3]
 8006a6c:	613b      	str	r3, [r7, #16]
   return(result);
 8006a6e:	693b      	ldr	r3, [r7, #16]
 8006a70:	f023 0310 	bic.w	r3, r3, #16
 8006a74:	627b      	str	r3, [r7, #36]	; 0x24
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	330c      	adds	r3, #12
 8006a7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a7e:	623a      	str	r2, [r7, #32]
 8006a80:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a82:	69f9      	ldr	r1, [r7, #28]
 8006a84:	6a3a      	ldr	r2, [r7, #32]
 8006a86:	e841 2300 	strex	r3, r2, [r1]
 8006a8a:	61bb      	str	r3, [r7, #24]
   return(result);
 8006a8c:	69bb      	ldr	r3, [r7, #24]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d1e5      	bne.n	8006a5e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f003 0310 	and.w	r3, r3, #16
 8006a9c:	2b10      	cmp	r3, #16
 8006a9e:	d10a      	bne.n	8006ab6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	60fb      	str	r3, [r7, #12]
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	60fb      	str	r3, [r7, #12]
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	685b      	ldr	r3, [r3, #4]
 8006ab2:	60fb      	str	r3, [r7, #12]
 8006ab4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006aba:	4619      	mov	r1, r3
 8006abc:	6878      	ldr	r0, [r7, #4]
 8006abe:	f7ff fdf9 	bl	80066b4 <HAL_UARTEx_RxEventCallback>
 8006ac2:	e002      	b.n	8006aca <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006ac4:	6878      	ldr	r0, [r7, #4]
 8006ac6:	f7fb fa35 	bl	8001f34 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006aca:	2300      	movs	r3, #0
 8006acc:	e002      	b.n	8006ad4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006ace:	2300      	movs	r3, #0
 8006ad0:	e000      	b.n	8006ad4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006ad2:	2302      	movs	r3, #2
  }
}
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	3730      	adds	r7, #48	; 0x30
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	bd80      	pop	{r7, pc}

08006adc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006adc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ae0:	b0c0      	sub	sp, #256	; 0x100
 8006ae2:	af00      	add	r7, sp, #0
 8006ae4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	691b      	ldr	r3, [r3, #16]
 8006af0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006af8:	68d9      	ldr	r1, [r3, #12]
 8006afa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006afe:	681a      	ldr	r2, [r3, #0]
 8006b00:	ea40 0301 	orr.w	r3, r0, r1
 8006b04:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006b06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b0a:	689a      	ldr	r2, [r3, #8]
 8006b0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b10:	691b      	ldr	r3, [r3, #16]
 8006b12:	431a      	orrs	r2, r3
 8006b14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b18:	695b      	ldr	r3, [r3, #20]
 8006b1a:	431a      	orrs	r2, r3
 8006b1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b20:	69db      	ldr	r3, [r3, #28]
 8006b22:	4313      	orrs	r3, r2
 8006b24:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006b28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	68db      	ldr	r3, [r3, #12]
 8006b30:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006b34:	f021 010c 	bic.w	r1, r1, #12
 8006b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b3c:	681a      	ldr	r2, [r3, #0]
 8006b3e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006b42:	430b      	orrs	r3, r1
 8006b44:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006b46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	695b      	ldr	r3, [r3, #20]
 8006b4e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006b52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b56:	6999      	ldr	r1, [r3, #24]
 8006b58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b5c:	681a      	ldr	r2, [r3, #0]
 8006b5e:	ea40 0301 	orr.w	r3, r0, r1
 8006b62:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006b64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b68:	681a      	ldr	r2, [r3, #0]
 8006b6a:	4b8f      	ldr	r3, [pc, #572]	; (8006da8 <UART_SetConfig+0x2cc>)
 8006b6c:	429a      	cmp	r2, r3
 8006b6e:	d005      	beq.n	8006b7c <UART_SetConfig+0xa0>
 8006b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b74:	681a      	ldr	r2, [r3, #0]
 8006b76:	4b8d      	ldr	r3, [pc, #564]	; (8006dac <UART_SetConfig+0x2d0>)
 8006b78:	429a      	cmp	r2, r3
 8006b7a:	d104      	bne.n	8006b86 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006b7c:	f7fd fed6 	bl	800492c <HAL_RCC_GetPCLK2Freq>
 8006b80:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006b84:	e003      	b.n	8006b8e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006b86:	f7fd febd 	bl	8004904 <HAL_RCC_GetPCLK1Freq>
 8006b8a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b92:	69db      	ldr	r3, [r3, #28]
 8006b94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b98:	f040 810c 	bne.w	8006db4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006b9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006ba6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006baa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006bae:	4622      	mov	r2, r4
 8006bb0:	462b      	mov	r3, r5
 8006bb2:	1891      	adds	r1, r2, r2
 8006bb4:	65b9      	str	r1, [r7, #88]	; 0x58
 8006bb6:	415b      	adcs	r3, r3
 8006bb8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006bba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006bbe:	4621      	mov	r1, r4
 8006bc0:	eb12 0801 	adds.w	r8, r2, r1
 8006bc4:	4629      	mov	r1, r5
 8006bc6:	eb43 0901 	adc.w	r9, r3, r1
 8006bca:	f04f 0200 	mov.w	r2, #0
 8006bce:	f04f 0300 	mov.w	r3, #0
 8006bd2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006bd6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006bda:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006bde:	4690      	mov	r8, r2
 8006be0:	4699      	mov	r9, r3
 8006be2:	4623      	mov	r3, r4
 8006be4:	eb18 0303 	adds.w	r3, r8, r3
 8006be8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006bec:	462b      	mov	r3, r5
 8006bee:	eb49 0303 	adc.w	r3, r9, r3
 8006bf2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006bf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bfa:	685b      	ldr	r3, [r3, #4]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006c02:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006c06:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006c0a:	460b      	mov	r3, r1
 8006c0c:	18db      	adds	r3, r3, r3
 8006c0e:	653b      	str	r3, [r7, #80]	; 0x50
 8006c10:	4613      	mov	r3, r2
 8006c12:	eb42 0303 	adc.w	r3, r2, r3
 8006c16:	657b      	str	r3, [r7, #84]	; 0x54
 8006c18:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006c1c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006c20:	f7fa f822 	bl	8000c68 <__aeabi_uldivmod>
 8006c24:	4602      	mov	r2, r0
 8006c26:	460b      	mov	r3, r1
 8006c28:	4b61      	ldr	r3, [pc, #388]	; (8006db0 <UART_SetConfig+0x2d4>)
 8006c2a:	fba3 2302 	umull	r2, r3, r3, r2
 8006c2e:	095b      	lsrs	r3, r3, #5
 8006c30:	011c      	lsls	r4, r3, #4
 8006c32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c36:	2200      	movs	r2, #0
 8006c38:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006c3c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006c40:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006c44:	4642      	mov	r2, r8
 8006c46:	464b      	mov	r3, r9
 8006c48:	1891      	adds	r1, r2, r2
 8006c4a:	64b9      	str	r1, [r7, #72]	; 0x48
 8006c4c:	415b      	adcs	r3, r3
 8006c4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c50:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006c54:	4641      	mov	r1, r8
 8006c56:	eb12 0a01 	adds.w	sl, r2, r1
 8006c5a:	4649      	mov	r1, r9
 8006c5c:	eb43 0b01 	adc.w	fp, r3, r1
 8006c60:	f04f 0200 	mov.w	r2, #0
 8006c64:	f04f 0300 	mov.w	r3, #0
 8006c68:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006c6c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006c70:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006c74:	4692      	mov	sl, r2
 8006c76:	469b      	mov	fp, r3
 8006c78:	4643      	mov	r3, r8
 8006c7a:	eb1a 0303 	adds.w	r3, sl, r3
 8006c7e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006c82:	464b      	mov	r3, r9
 8006c84:	eb4b 0303 	adc.w	r3, fp, r3
 8006c88:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006c8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c90:	685b      	ldr	r3, [r3, #4]
 8006c92:	2200      	movs	r2, #0
 8006c94:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006c98:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006c9c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006ca0:	460b      	mov	r3, r1
 8006ca2:	18db      	adds	r3, r3, r3
 8006ca4:	643b      	str	r3, [r7, #64]	; 0x40
 8006ca6:	4613      	mov	r3, r2
 8006ca8:	eb42 0303 	adc.w	r3, r2, r3
 8006cac:	647b      	str	r3, [r7, #68]	; 0x44
 8006cae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006cb2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006cb6:	f7f9 ffd7 	bl	8000c68 <__aeabi_uldivmod>
 8006cba:	4602      	mov	r2, r0
 8006cbc:	460b      	mov	r3, r1
 8006cbe:	4611      	mov	r1, r2
 8006cc0:	4b3b      	ldr	r3, [pc, #236]	; (8006db0 <UART_SetConfig+0x2d4>)
 8006cc2:	fba3 2301 	umull	r2, r3, r3, r1
 8006cc6:	095b      	lsrs	r3, r3, #5
 8006cc8:	2264      	movs	r2, #100	; 0x64
 8006cca:	fb02 f303 	mul.w	r3, r2, r3
 8006cce:	1acb      	subs	r3, r1, r3
 8006cd0:	00db      	lsls	r3, r3, #3
 8006cd2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006cd6:	4b36      	ldr	r3, [pc, #216]	; (8006db0 <UART_SetConfig+0x2d4>)
 8006cd8:	fba3 2302 	umull	r2, r3, r3, r2
 8006cdc:	095b      	lsrs	r3, r3, #5
 8006cde:	005b      	lsls	r3, r3, #1
 8006ce0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006ce4:	441c      	add	r4, r3
 8006ce6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006cea:	2200      	movs	r2, #0
 8006cec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006cf0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006cf4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006cf8:	4642      	mov	r2, r8
 8006cfa:	464b      	mov	r3, r9
 8006cfc:	1891      	adds	r1, r2, r2
 8006cfe:	63b9      	str	r1, [r7, #56]	; 0x38
 8006d00:	415b      	adcs	r3, r3
 8006d02:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d04:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006d08:	4641      	mov	r1, r8
 8006d0a:	1851      	adds	r1, r2, r1
 8006d0c:	6339      	str	r1, [r7, #48]	; 0x30
 8006d0e:	4649      	mov	r1, r9
 8006d10:	414b      	adcs	r3, r1
 8006d12:	637b      	str	r3, [r7, #52]	; 0x34
 8006d14:	f04f 0200 	mov.w	r2, #0
 8006d18:	f04f 0300 	mov.w	r3, #0
 8006d1c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006d20:	4659      	mov	r1, fp
 8006d22:	00cb      	lsls	r3, r1, #3
 8006d24:	4651      	mov	r1, sl
 8006d26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d2a:	4651      	mov	r1, sl
 8006d2c:	00ca      	lsls	r2, r1, #3
 8006d2e:	4610      	mov	r0, r2
 8006d30:	4619      	mov	r1, r3
 8006d32:	4603      	mov	r3, r0
 8006d34:	4642      	mov	r2, r8
 8006d36:	189b      	adds	r3, r3, r2
 8006d38:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006d3c:	464b      	mov	r3, r9
 8006d3e:	460a      	mov	r2, r1
 8006d40:	eb42 0303 	adc.w	r3, r2, r3
 8006d44:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006d48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006d54:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006d58:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006d5c:	460b      	mov	r3, r1
 8006d5e:	18db      	adds	r3, r3, r3
 8006d60:	62bb      	str	r3, [r7, #40]	; 0x28
 8006d62:	4613      	mov	r3, r2
 8006d64:	eb42 0303 	adc.w	r3, r2, r3
 8006d68:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006d6a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006d6e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006d72:	f7f9 ff79 	bl	8000c68 <__aeabi_uldivmod>
 8006d76:	4602      	mov	r2, r0
 8006d78:	460b      	mov	r3, r1
 8006d7a:	4b0d      	ldr	r3, [pc, #52]	; (8006db0 <UART_SetConfig+0x2d4>)
 8006d7c:	fba3 1302 	umull	r1, r3, r3, r2
 8006d80:	095b      	lsrs	r3, r3, #5
 8006d82:	2164      	movs	r1, #100	; 0x64
 8006d84:	fb01 f303 	mul.w	r3, r1, r3
 8006d88:	1ad3      	subs	r3, r2, r3
 8006d8a:	00db      	lsls	r3, r3, #3
 8006d8c:	3332      	adds	r3, #50	; 0x32
 8006d8e:	4a08      	ldr	r2, [pc, #32]	; (8006db0 <UART_SetConfig+0x2d4>)
 8006d90:	fba2 2303 	umull	r2, r3, r2, r3
 8006d94:	095b      	lsrs	r3, r3, #5
 8006d96:	f003 0207 	and.w	r2, r3, #7
 8006d9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4422      	add	r2, r4
 8006da2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006da4:	e105      	b.n	8006fb2 <UART_SetConfig+0x4d6>
 8006da6:	bf00      	nop
 8006da8:	40011000 	.word	0x40011000
 8006dac:	40011400 	.word	0x40011400
 8006db0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006db4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006db8:	2200      	movs	r2, #0
 8006dba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006dbe:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006dc2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006dc6:	4642      	mov	r2, r8
 8006dc8:	464b      	mov	r3, r9
 8006dca:	1891      	adds	r1, r2, r2
 8006dcc:	6239      	str	r1, [r7, #32]
 8006dce:	415b      	adcs	r3, r3
 8006dd0:	627b      	str	r3, [r7, #36]	; 0x24
 8006dd2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006dd6:	4641      	mov	r1, r8
 8006dd8:	1854      	adds	r4, r2, r1
 8006dda:	4649      	mov	r1, r9
 8006ddc:	eb43 0501 	adc.w	r5, r3, r1
 8006de0:	f04f 0200 	mov.w	r2, #0
 8006de4:	f04f 0300 	mov.w	r3, #0
 8006de8:	00eb      	lsls	r3, r5, #3
 8006dea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006dee:	00e2      	lsls	r2, r4, #3
 8006df0:	4614      	mov	r4, r2
 8006df2:	461d      	mov	r5, r3
 8006df4:	4643      	mov	r3, r8
 8006df6:	18e3      	adds	r3, r4, r3
 8006df8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006dfc:	464b      	mov	r3, r9
 8006dfe:	eb45 0303 	adc.w	r3, r5, r3
 8006e02:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006e06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006e12:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006e16:	f04f 0200 	mov.w	r2, #0
 8006e1a:	f04f 0300 	mov.w	r3, #0
 8006e1e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006e22:	4629      	mov	r1, r5
 8006e24:	008b      	lsls	r3, r1, #2
 8006e26:	4621      	mov	r1, r4
 8006e28:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e2c:	4621      	mov	r1, r4
 8006e2e:	008a      	lsls	r2, r1, #2
 8006e30:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006e34:	f7f9 ff18 	bl	8000c68 <__aeabi_uldivmod>
 8006e38:	4602      	mov	r2, r0
 8006e3a:	460b      	mov	r3, r1
 8006e3c:	4b60      	ldr	r3, [pc, #384]	; (8006fc0 <UART_SetConfig+0x4e4>)
 8006e3e:	fba3 2302 	umull	r2, r3, r3, r2
 8006e42:	095b      	lsrs	r3, r3, #5
 8006e44:	011c      	lsls	r4, r3, #4
 8006e46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006e50:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006e54:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006e58:	4642      	mov	r2, r8
 8006e5a:	464b      	mov	r3, r9
 8006e5c:	1891      	adds	r1, r2, r2
 8006e5e:	61b9      	str	r1, [r7, #24]
 8006e60:	415b      	adcs	r3, r3
 8006e62:	61fb      	str	r3, [r7, #28]
 8006e64:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006e68:	4641      	mov	r1, r8
 8006e6a:	1851      	adds	r1, r2, r1
 8006e6c:	6139      	str	r1, [r7, #16]
 8006e6e:	4649      	mov	r1, r9
 8006e70:	414b      	adcs	r3, r1
 8006e72:	617b      	str	r3, [r7, #20]
 8006e74:	f04f 0200 	mov.w	r2, #0
 8006e78:	f04f 0300 	mov.w	r3, #0
 8006e7c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006e80:	4659      	mov	r1, fp
 8006e82:	00cb      	lsls	r3, r1, #3
 8006e84:	4651      	mov	r1, sl
 8006e86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e8a:	4651      	mov	r1, sl
 8006e8c:	00ca      	lsls	r2, r1, #3
 8006e8e:	4610      	mov	r0, r2
 8006e90:	4619      	mov	r1, r3
 8006e92:	4603      	mov	r3, r0
 8006e94:	4642      	mov	r2, r8
 8006e96:	189b      	adds	r3, r3, r2
 8006e98:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006e9c:	464b      	mov	r3, r9
 8006e9e:	460a      	mov	r2, r1
 8006ea0:	eb42 0303 	adc.w	r3, r2, r3
 8006ea4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006eac:	685b      	ldr	r3, [r3, #4]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	67bb      	str	r3, [r7, #120]	; 0x78
 8006eb2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006eb4:	f04f 0200 	mov.w	r2, #0
 8006eb8:	f04f 0300 	mov.w	r3, #0
 8006ebc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006ec0:	4649      	mov	r1, r9
 8006ec2:	008b      	lsls	r3, r1, #2
 8006ec4:	4641      	mov	r1, r8
 8006ec6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006eca:	4641      	mov	r1, r8
 8006ecc:	008a      	lsls	r2, r1, #2
 8006ece:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006ed2:	f7f9 fec9 	bl	8000c68 <__aeabi_uldivmod>
 8006ed6:	4602      	mov	r2, r0
 8006ed8:	460b      	mov	r3, r1
 8006eda:	4b39      	ldr	r3, [pc, #228]	; (8006fc0 <UART_SetConfig+0x4e4>)
 8006edc:	fba3 1302 	umull	r1, r3, r3, r2
 8006ee0:	095b      	lsrs	r3, r3, #5
 8006ee2:	2164      	movs	r1, #100	; 0x64
 8006ee4:	fb01 f303 	mul.w	r3, r1, r3
 8006ee8:	1ad3      	subs	r3, r2, r3
 8006eea:	011b      	lsls	r3, r3, #4
 8006eec:	3332      	adds	r3, #50	; 0x32
 8006eee:	4a34      	ldr	r2, [pc, #208]	; (8006fc0 <UART_SetConfig+0x4e4>)
 8006ef0:	fba2 2303 	umull	r2, r3, r2, r3
 8006ef4:	095b      	lsrs	r3, r3, #5
 8006ef6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006efa:	441c      	add	r4, r3
 8006efc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006f00:	2200      	movs	r2, #0
 8006f02:	673b      	str	r3, [r7, #112]	; 0x70
 8006f04:	677a      	str	r2, [r7, #116]	; 0x74
 8006f06:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006f0a:	4642      	mov	r2, r8
 8006f0c:	464b      	mov	r3, r9
 8006f0e:	1891      	adds	r1, r2, r2
 8006f10:	60b9      	str	r1, [r7, #8]
 8006f12:	415b      	adcs	r3, r3
 8006f14:	60fb      	str	r3, [r7, #12]
 8006f16:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006f1a:	4641      	mov	r1, r8
 8006f1c:	1851      	adds	r1, r2, r1
 8006f1e:	6039      	str	r1, [r7, #0]
 8006f20:	4649      	mov	r1, r9
 8006f22:	414b      	adcs	r3, r1
 8006f24:	607b      	str	r3, [r7, #4]
 8006f26:	f04f 0200 	mov.w	r2, #0
 8006f2a:	f04f 0300 	mov.w	r3, #0
 8006f2e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006f32:	4659      	mov	r1, fp
 8006f34:	00cb      	lsls	r3, r1, #3
 8006f36:	4651      	mov	r1, sl
 8006f38:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f3c:	4651      	mov	r1, sl
 8006f3e:	00ca      	lsls	r2, r1, #3
 8006f40:	4610      	mov	r0, r2
 8006f42:	4619      	mov	r1, r3
 8006f44:	4603      	mov	r3, r0
 8006f46:	4642      	mov	r2, r8
 8006f48:	189b      	adds	r3, r3, r2
 8006f4a:	66bb      	str	r3, [r7, #104]	; 0x68
 8006f4c:	464b      	mov	r3, r9
 8006f4e:	460a      	mov	r2, r1
 8006f50:	eb42 0303 	adc.w	r3, r2, r3
 8006f54:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006f56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f5a:	685b      	ldr	r3, [r3, #4]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	663b      	str	r3, [r7, #96]	; 0x60
 8006f60:	667a      	str	r2, [r7, #100]	; 0x64
 8006f62:	f04f 0200 	mov.w	r2, #0
 8006f66:	f04f 0300 	mov.w	r3, #0
 8006f6a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006f6e:	4649      	mov	r1, r9
 8006f70:	008b      	lsls	r3, r1, #2
 8006f72:	4641      	mov	r1, r8
 8006f74:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f78:	4641      	mov	r1, r8
 8006f7a:	008a      	lsls	r2, r1, #2
 8006f7c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006f80:	f7f9 fe72 	bl	8000c68 <__aeabi_uldivmod>
 8006f84:	4602      	mov	r2, r0
 8006f86:	460b      	mov	r3, r1
 8006f88:	4b0d      	ldr	r3, [pc, #52]	; (8006fc0 <UART_SetConfig+0x4e4>)
 8006f8a:	fba3 1302 	umull	r1, r3, r3, r2
 8006f8e:	095b      	lsrs	r3, r3, #5
 8006f90:	2164      	movs	r1, #100	; 0x64
 8006f92:	fb01 f303 	mul.w	r3, r1, r3
 8006f96:	1ad3      	subs	r3, r2, r3
 8006f98:	011b      	lsls	r3, r3, #4
 8006f9a:	3332      	adds	r3, #50	; 0x32
 8006f9c:	4a08      	ldr	r2, [pc, #32]	; (8006fc0 <UART_SetConfig+0x4e4>)
 8006f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8006fa2:	095b      	lsrs	r3, r3, #5
 8006fa4:	f003 020f 	and.w	r2, r3, #15
 8006fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	4422      	add	r2, r4
 8006fb0:	609a      	str	r2, [r3, #8]
}
 8006fb2:	bf00      	nop
 8006fb4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006fbe:	bf00      	nop
 8006fc0:	51eb851f 	.word	0x51eb851f

08006fc4 <__errno>:
 8006fc4:	4b01      	ldr	r3, [pc, #4]	; (8006fcc <__errno+0x8>)
 8006fc6:	6818      	ldr	r0, [r3, #0]
 8006fc8:	4770      	bx	lr
 8006fca:	bf00      	nop
 8006fcc:	20000014 	.word	0x20000014

08006fd0 <__libc_init_array>:
 8006fd0:	b570      	push	{r4, r5, r6, lr}
 8006fd2:	4d0d      	ldr	r5, [pc, #52]	; (8007008 <__libc_init_array+0x38>)
 8006fd4:	4c0d      	ldr	r4, [pc, #52]	; (800700c <__libc_init_array+0x3c>)
 8006fd6:	1b64      	subs	r4, r4, r5
 8006fd8:	10a4      	asrs	r4, r4, #2
 8006fda:	2600      	movs	r6, #0
 8006fdc:	42a6      	cmp	r6, r4
 8006fde:	d109      	bne.n	8006ff4 <__libc_init_array+0x24>
 8006fe0:	4d0b      	ldr	r5, [pc, #44]	; (8007010 <__libc_init_array+0x40>)
 8006fe2:	4c0c      	ldr	r4, [pc, #48]	; (8007014 <__libc_init_array+0x44>)
 8006fe4:	f003 fe32 	bl	800ac4c <_init>
 8006fe8:	1b64      	subs	r4, r4, r5
 8006fea:	10a4      	asrs	r4, r4, #2
 8006fec:	2600      	movs	r6, #0
 8006fee:	42a6      	cmp	r6, r4
 8006ff0:	d105      	bne.n	8006ffe <__libc_init_array+0x2e>
 8006ff2:	bd70      	pop	{r4, r5, r6, pc}
 8006ff4:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ff8:	4798      	blx	r3
 8006ffa:	3601      	adds	r6, #1
 8006ffc:	e7ee      	b.n	8006fdc <__libc_init_array+0xc>
 8006ffe:	f855 3b04 	ldr.w	r3, [r5], #4
 8007002:	4798      	blx	r3
 8007004:	3601      	adds	r6, #1
 8007006:	e7f2      	b.n	8006fee <__libc_init_array+0x1e>
 8007008:	0800c138 	.word	0x0800c138
 800700c:	0800c138 	.word	0x0800c138
 8007010:	0800c138 	.word	0x0800c138
 8007014:	0800c13c 	.word	0x0800c13c

08007018 <memcpy>:
 8007018:	440a      	add	r2, r1
 800701a:	4291      	cmp	r1, r2
 800701c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007020:	d100      	bne.n	8007024 <memcpy+0xc>
 8007022:	4770      	bx	lr
 8007024:	b510      	push	{r4, lr}
 8007026:	f811 4b01 	ldrb.w	r4, [r1], #1
 800702a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800702e:	4291      	cmp	r1, r2
 8007030:	d1f9      	bne.n	8007026 <memcpy+0xe>
 8007032:	bd10      	pop	{r4, pc}

08007034 <memset>:
 8007034:	4402      	add	r2, r0
 8007036:	4603      	mov	r3, r0
 8007038:	4293      	cmp	r3, r2
 800703a:	d100      	bne.n	800703e <memset+0xa>
 800703c:	4770      	bx	lr
 800703e:	f803 1b01 	strb.w	r1, [r3], #1
 8007042:	e7f9      	b.n	8007038 <memset+0x4>

08007044 <__cvt>:
 8007044:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007048:	ec55 4b10 	vmov	r4, r5, d0
 800704c:	2d00      	cmp	r5, #0
 800704e:	460e      	mov	r6, r1
 8007050:	4619      	mov	r1, r3
 8007052:	462b      	mov	r3, r5
 8007054:	bfbb      	ittet	lt
 8007056:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800705a:	461d      	movlt	r5, r3
 800705c:	2300      	movge	r3, #0
 800705e:	232d      	movlt	r3, #45	; 0x2d
 8007060:	700b      	strb	r3, [r1, #0]
 8007062:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007064:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007068:	4691      	mov	r9, r2
 800706a:	f023 0820 	bic.w	r8, r3, #32
 800706e:	bfbc      	itt	lt
 8007070:	4622      	movlt	r2, r4
 8007072:	4614      	movlt	r4, r2
 8007074:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007078:	d005      	beq.n	8007086 <__cvt+0x42>
 800707a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800707e:	d100      	bne.n	8007082 <__cvt+0x3e>
 8007080:	3601      	adds	r6, #1
 8007082:	2102      	movs	r1, #2
 8007084:	e000      	b.n	8007088 <__cvt+0x44>
 8007086:	2103      	movs	r1, #3
 8007088:	ab03      	add	r3, sp, #12
 800708a:	9301      	str	r3, [sp, #4]
 800708c:	ab02      	add	r3, sp, #8
 800708e:	9300      	str	r3, [sp, #0]
 8007090:	ec45 4b10 	vmov	d0, r4, r5
 8007094:	4653      	mov	r3, sl
 8007096:	4632      	mov	r2, r6
 8007098:	f000 fd82 	bl	8007ba0 <_dtoa_r>
 800709c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80070a0:	4607      	mov	r7, r0
 80070a2:	d102      	bne.n	80070aa <__cvt+0x66>
 80070a4:	f019 0f01 	tst.w	r9, #1
 80070a8:	d022      	beq.n	80070f0 <__cvt+0xac>
 80070aa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80070ae:	eb07 0906 	add.w	r9, r7, r6
 80070b2:	d110      	bne.n	80070d6 <__cvt+0x92>
 80070b4:	783b      	ldrb	r3, [r7, #0]
 80070b6:	2b30      	cmp	r3, #48	; 0x30
 80070b8:	d10a      	bne.n	80070d0 <__cvt+0x8c>
 80070ba:	2200      	movs	r2, #0
 80070bc:	2300      	movs	r3, #0
 80070be:	4620      	mov	r0, r4
 80070c0:	4629      	mov	r1, r5
 80070c2:	f7f9 fd11 	bl	8000ae8 <__aeabi_dcmpeq>
 80070c6:	b918      	cbnz	r0, 80070d0 <__cvt+0x8c>
 80070c8:	f1c6 0601 	rsb	r6, r6, #1
 80070cc:	f8ca 6000 	str.w	r6, [sl]
 80070d0:	f8da 3000 	ldr.w	r3, [sl]
 80070d4:	4499      	add	r9, r3
 80070d6:	2200      	movs	r2, #0
 80070d8:	2300      	movs	r3, #0
 80070da:	4620      	mov	r0, r4
 80070dc:	4629      	mov	r1, r5
 80070de:	f7f9 fd03 	bl	8000ae8 <__aeabi_dcmpeq>
 80070e2:	b108      	cbz	r0, 80070e8 <__cvt+0xa4>
 80070e4:	f8cd 900c 	str.w	r9, [sp, #12]
 80070e8:	2230      	movs	r2, #48	; 0x30
 80070ea:	9b03      	ldr	r3, [sp, #12]
 80070ec:	454b      	cmp	r3, r9
 80070ee:	d307      	bcc.n	8007100 <__cvt+0xbc>
 80070f0:	9b03      	ldr	r3, [sp, #12]
 80070f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80070f4:	1bdb      	subs	r3, r3, r7
 80070f6:	4638      	mov	r0, r7
 80070f8:	6013      	str	r3, [r2, #0]
 80070fa:	b004      	add	sp, #16
 80070fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007100:	1c59      	adds	r1, r3, #1
 8007102:	9103      	str	r1, [sp, #12]
 8007104:	701a      	strb	r2, [r3, #0]
 8007106:	e7f0      	b.n	80070ea <__cvt+0xa6>

08007108 <__exponent>:
 8007108:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800710a:	4603      	mov	r3, r0
 800710c:	2900      	cmp	r1, #0
 800710e:	bfb8      	it	lt
 8007110:	4249      	neglt	r1, r1
 8007112:	f803 2b02 	strb.w	r2, [r3], #2
 8007116:	bfb4      	ite	lt
 8007118:	222d      	movlt	r2, #45	; 0x2d
 800711a:	222b      	movge	r2, #43	; 0x2b
 800711c:	2909      	cmp	r1, #9
 800711e:	7042      	strb	r2, [r0, #1]
 8007120:	dd2a      	ble.n	8007178 <__exponent+0x70>
 8007122:	f10d 0407 	add.w	r4, sp, #7
 8007126:	46a4      	mov	ip, r4
 8007128:	270a      	movs	r7, #10
 800712a:	46a6      	mov	lr, r4
 800712c:	460a      	mov	r2, r1
 800712e:	fb91 f6f7 	sdiv	r6, r1, r7
 8007132:	fb07 1516 	mls	r5, r7, r6, r1
 8007136:	3530      	adds	r5, #48	; 0x30
 8007138:	2a63      	cmp	r2, #99	; 0x63
 800713a:	f104 34ff 	add.w	r4, r4, #4294967295
 800713e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007142:	4631      	mov	r1, r6
 8007144:	dcf1      	bgt.n	800712a <__exponent+0x22>
 8007146:	3130      	adds	r1, #48	; 0x30
 8007148:	f1ae 0502 	sub.w	r5, lr, #2
 800714c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007150:	1c44      	adds	r4, r0, #1
 8007152:	4629      	mov	r1, r5
 8007154:	4561      	cmp	r1, ip
 8007156:	d30a      	bcc.n	800716e <__exponent+0x66>
 8007158:	f10d 0209 	add.w	r2, sp, #9
 800715c:	eba2 020e 	sub.w	r2, r2, lr
 8007160:	4565      	cmp	r5, ip
 8007162:	bf88      	it	hi
 8007164:	2200      	movhi	r2, #0
 8007166:	4413      	add	r3, r2
 8007168:	1a18      	subs	r0, r3, r0
 800716a:	b003      	add	sp, #12
 800716c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800716e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007172:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007176:	e7ed      	b.n	8007154 <__exponent+0x4c>
 8007178:	2330      	movs	r3, #48	; 0x30
 800717a:	3130      	adds	r1, #48	; 0x30
 800717c:	7083      	strb	r3, [r0, #2]
 800717e:	70c1      	strb	r1, [r0, #3]
 8007180:	1d03      	adds	r3, r0, #4
 8007182:	e7f1      	b.n	8007168 <__exponent+0x60>

08007184 <_printf_float>:
 8007184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007188:	ed2d 8b02 	vpush	{d8}
 800718c:	b08d      	sub	sp, #52	; 0x34
 800718e:	460c      	mov	r4, r1
 8007190:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007194:	4616      	mov	r6, r2
 8007196:	461f      	mov	r7, r3
 8007198:	4605      	mov	r5, r0
 800719a:	f001 fb01 	bl	80087a0 <_localeconv_r>
 800719e:	f8d0 a000 	ldr.w	sl, [r0]
 80071a2:	4650      	mov	r0, sl
 80071a4:	f7f9 f824 	bl	80001f0 <strlen>
 80071a8:	2300      	movs	r3, #0
 80071aa:	930a      	str	r3, [sp, #40]	; 0x28
 80071ac:	6823      	ldr	r3, [r4, #0]
 80071ae:	9305      	str	r3, [sp, #20]
 80071b0:	f8d8 3000 	ldr.w	r3, [r8]
 80071b4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80071b8:	3307      	adds	r3, #7
 80071ba:	f023 0307 	bic.w	r3, r3, #7
 80071be:	f103 0208 	add.w	r2, r3, #8
 80071c2:	f8c8 2000 	str.w	r2, [r8]
 80071c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ca:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80071ce:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80071d2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80071d6:	9307      	str	r3, [sp, #28]
 80071d8:	f8cd 8018 	str.w	r8, [sp, #24]
 80071dc:	ee08 0a10 	vmov	s16, r0
 80071e0:	4b9f      	ldr	r3, [pc, #636]	; (8007460 <_printf_float+0x2dc>)
 80071e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071e6:	f04f 32ff 	mov.w	r2, #4294967295
 80071ea:	f7f9 fcaf 	bl	8000b4c <__aeabi_dcmpun>
 80071ee:	bb88      	cbnz	r0, 8007254 <_printf_float+0xd0>
 80071f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071f4:	4b9a      	ldr	r3, [pc, #616]	; (8007460 <_printf_float+0x2dc>)
 80071f6:	f04f 32ff 	mov.w	r2, #4294967295
 80071fa:	f7f9 fc89 	bl	8000b10 <__aeabi_dcmple>
 80071fe:	bb48      	cbnz	r0, 8007254 <_printf_float+0xd0>
 8007200:	2200      	movs	r2, #0
 8007202:	2300      	movs	r3, #0
 8007204:	4640      	mov	r0, r8
 8007206:	4649      	mov	r1, r9
 8007208:	f7f9 fc78 	bl	8000afc <__aeabi_dcmplt>
 800720c:	b110      	cbz	r0, 8007214 <_printf_float+0x90>
 800720e:	232d      	movs	r3, #45	; 0x2d
 8007210:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007214:	4b93      	ldr	r3, [pc, #588]	; (8007464 <_printf_float+0x2e0>)
 8007216:	4894      	ldr	r0, [pc, #592]	; (8007468 <_printf_float+0x2e4>)
 8007218:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800721c:	bf94      	ite	ls
 800721e:	4698      	movls	r8, r3
 8007220:	4680      	movhi	r8, r0
 8007222:	2303      	movs	r3, #3
 8007224:	6123      	str	r3, [r4, #16]
 8007226:	9b05      	ldr	r3, [sp, #20]
 8007228:	f023 0204 	bic.w	r2, r3, #4
 800722c:	6022      	str	r2, [r4, #0]
 800722e:	f04f 0900 	mov.w	r9, #0
 8007232:	9700      	str	r7, [sp, #0]
 8007234:	4633      	mov	r3, r6
 8007236:	aa0b      	add	r2, sp, #44	; 0x2c
 8007238:	4621      	mov	r1, r4
 800723a:	4628      	mov	r0, r5
 800723c:	f000 f9d8 	bl	80075f0 <_printf_common>
 8007240:	3001      	adds	r0, #1
 8007242:	f040 8090 	bne.w	8007366 <_printf_float+0x1e2>
 8007246:	f04f 30ff 	mov.w	r0, #4294967295
 800724a:	b00d      	add	sp, #52	; 0x34
 800724c:	ecbd 8b02 	vpop	{d8}
 8007250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007254:	4642      	mov	r2, r8
 8007256:	464b      	mov	r3, r9
 8007258:	4640      	mov	r0, r8
 800725a:	4649      	mov	r1, r9
 800725c:	f7f9 fc76 	bl	8000b4c <__aeabi_dcmpun>
 8007260:	b140      	cbz	r0, 8007274 <_printf_float+0xf0>
 8007262:	464b      	mov	r3, r9
 8007264:	2b00      	cmp	r3, #0
 8007266:	bfbc      	itt	lt
 8007268:	232d      	movlt	r3, #45	; 0x2d
 800726a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800726e:	487f      	ldr	r0, [pc, #508]	; (800746c <_printf_float+0x2e8>)
 8007270:	4b7f      	ldr	r3, [pc, #508]	; (8007470 <_printf_float+0x2ec>)
 8007272:	e7d1      	b.n	8007218 <_printf_float+0x94>
 8007274:	6863      	ldr	r3, [r4, #4]
 8007276:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800727a:	9206      	str	r2, [sp, #24]
 800727c:	1c5a      	adds	r2, r3, #1
 800727e:	d13f      	bne.n	8007300 <_printf_float+0x17c>
 8007280:	2306      	movs	r3, #6
 8007282:	6063      	str	r3, [r4, #4]
 8007284:	9b05      	ldr	r3, [sp, #20]
 8007286:	6861      	ldr	r1, [r4, #4]
 8007288:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800728c:	2300      	movs	r3, #0
 800728e:	9303      	str	r3, [sp, #12]
 8007290:	ab0a      	add	r3, sp, #40	; 0x28
 8007292:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007296:	ab09      	add	r3, sp, #36	; 0x24
 8007298:	ec49 8b10 	vmov	d0, r8, r9
 800729c:	9300      	str	r3, [sp, #0]
 800729e:	6022      	str	r2, [r4, #0]
 80072a0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80072a4:	4628      	mov	r0, r5
 80072a6:	f7ff fecd 	bl	8007044 <__cvt>
 80072aa:	9b06      	ldr	r3, [sp, #24]
 80072ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80072ae:	2b47      	cmp	r3, #71	; 0x47
 80072b0:	4680      	mov	r8, r0
 80072b2:	d108      	bne.n	80072c6 <_printf_float+0x142>
 80072b4:	1cc8      	adds	r0, r1, #3
 80072b6:	db02      	blt.n	80072be <_printf_float+0x13a>
 80072b8:	6863      	ldr	r3, [r4, #4]
 80072ba:	4299      	cmp	r1, r3
 80072bc:	dd41      	ble.n	8007342 <_printf_float+0x1be>
 80072be:	f1ab 0b02 	sub.w	fp, fp, #2
 80072c2:	fa5f fb8b 	uxtb.w	fp, fp
 80072c6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80072ca:	d820      	bhi.n	800730e <_printf_float+0x18a>
 80072cc:	3901      	subs	r1, #1
 80072ce:	465a      	mov	r2, fp
 80072d0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80072d4:	9109      	str	r1, [sp, #36]	; 0x24
 80072d6:	f7ff ff17 	bl	8007108 <__exponent>
 80072da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80072dc:	1813      	adds	r3, r2, r0
 80072de:	2a01      	cmp	r2, #1
 80072e0:	4681      	mov	r9, r0
 80072e2:	6123      	str	r3, [r4, #16]
 80072e4:	dc02      	bgt.n	80072ec <_printf_float+0x168>
 80072e6:	6822      	ldr	r2, [r4, #0]
 80072e8:	07d2      	lsls	r2, r2, #31
 80072ea:	d501      	bpl.n	80072f0 <_printf_float+0x16c>
 80072ec:	3301      	adds	r3, #1
 80072ee:	6123      	str	r3, [r4, #16]
 80072f0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d09c      	beq.n	8007232 <_printf_float+0xae>
 80072f8:	232d      	movs	r3, #45	; 0x2d
 80072fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072fe:	e798      	b.n	8007232 <_printf_float+0xae>
 8007300:	9a06      	ldr	r2, [sp, #24]
 8007302:	2a47      	cmp	r2, #71	; 0x47
 8007304:	d1be      	bne.n	8007284 <_printf_float+0x100>
 8007306:	2b00      	cmp	r3, #0
 8007308:	d1bc      	bne.n	8007284 <_printf_float+0x100>
 800730a:	2301      	movs	r3, #1
 800730c:	e7b9      	b.n	8007282 <_printf_float+0xfe>
 800730e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007312:	d118      	bne.n	8007346 <_printf_float+0x1c2>
 8007314:	2900      	cmp	r1, #0
 8007316:	6863      	ldr	r3, [r4, #4]
 8007318:	dd0b      	ble.n	8007332 <_printf_float+0x1ae>
 800731a:	6121      	str	r1, [r4, #16]
 800731c:	b913      	cbnz	r3, 8007324 <_printf_float+0x1a0>
 800731e:	6822      	ldr	r2, [r4, #0]
 8007320:	07d0      	lsls	r0, r2, #31
 8007322:	d502      	bpl.n	800732a <_printf_float+0x1a6>
 8007324:	3301      	adds	r3, #1
 8007326:	440b      	add	r3, r1
 8007328:	6123      	str	r3, [r4, #16]
 800732a:	65a1      	str	r1, [r4, #88]	; 0x58
 800732c:	f04f 0900 	mov.w	r9, #0
 8007330:	e7de      	b.n	80072f0 <_printf_float+0x16c>
 8007332:	b913      	cbnz	r3, 800733a <_printf_float+0x1b6>
 8007334:	6822      	ldr	r2, [r4, #0]
 8007336:	07d2      	lsls	r2, r2, #31
 8007338:	d501      	bpl.n	800733e <_printf_float+0x1ba>
 800733a:	3302      	adds	r3, #2
 800733c:	e7f4      	b.n	8007328 <_printf_float+0x1a4>
 800733e:	2301      	movs	r3, #1
 8007340:	e7f2      	b.n	8007328 <_printf_float+0x1a4>
 8007342:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007346:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007348:	4299      	cmp	r1, r3
 800734a:	db05      	blt.n	8007358 <_printf_float+0x1d4>
 800734c:	6823      	ldr	r3, [r4, #0]
 800734e:	6121      	str	r1, [r4, #16]
 8007350:	07d8      	lsls	r0, r3, #31
 8007352:	d5ea      	bpl.n	800732a <_printf_float+0x1a6>
 8007354:	1c4b      	adds	r3, r1, #1
 8007356:	e7e7      	b.n	8007328 <_printf_float+0x1a4>
 8007358:	2900      	cmp	r1, #0
 800735a:	bfd4      	ite	le
 800735c:	f1c1 0202 	rsble	r2, r1, #2
 8007360:	2201      	movgt	r2, #1
 8007362:	4413      	add	r3, r2
 8007364:	e7e0      	b.n	8007328 <_printf_float+0x1a4>
 8007366:	6823      	ldr	r3, [r4, #0]
 8007368:	055a      	lsls	r2, r3, #21
 800736a:	d407      	bmi.n	800737c <_printf_float+0x1f8>
 800736c:	6923      	ldr	r3, [r4, #16]
 800736e:	4642      	mov	r2, r8
 8007370:	4631      	mov	r1, r6
 8007372:	4628      	mov	r0, r5
 8007374:	47b8      	blx	r7
 8007376:	3001      	adds	r0, #1
 8007378:	d12c      	bne.n	80073d4 <_printf_float+0x250>
 800737a:	e764      	b.n	8007246 <_printf_float+0xc2>
 800737c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007380:	f240 80e0 	bls.w	8007544 <_printf_float+0x3c0>
 8007384:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007388:	2200      	movs	r2, #0
 800738a:	2300      	movs	r3, #0
 800738c:	f7f9 fbac 	bl	8000ae8 <__aeabi_dcmpeq>
 8007390:	2800      	cmp	r0, #0
 8007392:	d034      	beq.n	80073fe <_printf_float+0x27a>
 8007394:	4a37      	ldr	r2, [pc, #220]	; (8007474 <_printf_float+0x2f0>)
 8007396:	2301      	movs	r3, #1
 8007398:	4631      	mov	r1, r6
 800739a:	4628      	mov	r0, r5
 800739c:	47b8      	blx	r7
 800739e:	3001      	adds	r0, #1
 80073a0:	f43f af51 	beq.w	8007246 <_printf_float+0xc2>
 80073a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80073a8:	429a      	cmp	r2, r3
 80073aa:	db02      	blt.n	80073b2 <_printf_float+0x22e>
 80073ac:	6823      	ldr	r3, [r4, #0]
 80073ae:	07d8      	lsls	r0, r3, #31
 80073b0:	d510      	bpl.n	80073d4 <_printf_float+0x250>
 80073b2:	ee18 3a10 	vmov	r3, s16
 80073b6:	4652      	mov	r2, sl
 80073b8:	4631      	mov	r1, r6
 80073ba:	4628      	mov	r0, r5
 80073bc:	47b8      	blx	r7
 80073be:	3001      	adds	r0, #1
 80073c0:	f43f af41 	beq.w	8007246 <_printf_float+0xc2>
 80073c4:	f04f 0800 	mov.w	r8, #0
 80073c8:	f104 091a 	add.w	r9, r4, #26
 80073cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073ce:	3b01      	subs	r3, #1
 80073d0:	4543      	cmp	r3, r8
 80073d2:	dc09      	bgt.n	80073e8 <_printf_float+0x264>
 80073d4:	6823      	ldr	r3, [r4, #0]
 80073d6:	079b      	lsls	r3, r3, #30
 80073d8:	f100 8105 	bmi.w	80075e6 <_printf_float+0x462>
 80073dc:	68e0      	ldr	r0, [r4, #12]
 80073de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073e0:	4298      	cmp	r0, r3
 80073e2:	bfb8      	it	lt
 80073e4:	4618      	movlt	r0, r3
 80073e6:	e730      	b.n	800724a <_printf_float+0xc6>
 80073e8:	2301      	movs	r3, #1
 80073ea:	464a      	mov	r2, r9
 80073ec:	4631      	mov	r1, r6
 80073ee:	4628      	mov	r0, r5
 80073f0:	47b8      	blx	r7
 80073f2:	3001      	adds	r0, #1
 80073f4:	f43f af27 	beq.w	8007246 <_printf_float+0xc2>
 80073f8:	f108 0801 	add.w	r8, r8, #1
 80073fc:	e7e6      	b.n	80073cc <_printf_float+0x248>
 80073fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007400:	2b00      	cmp	r3, #0
 8007402:	dc39      	bgt.n	8007478 <_printf_float+0x2f4>
 8007404:	4a1b      	ldr	r2, [pc, #108]	; (8007474 <_printf_float+0x2f0>)
 8007406:	2301      	movs	r3, #1
 8007408:	4631      	mov	r1, r6
 800740a:	4628      	mov	r0, r5
 800740c:	47b8      	blx	r7
 800740e:	3001      	adds	r0, #1
 8007410:	f43f af19 	beq.w	8007246 <_printf_float+0xc2>
 8007414:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007418:	4313      	orrs	r3, r2
 800741a:	d102      	bne.n	8007422 <_printf_float+0x29e>
 800741c:	6823      	ldr	r3, [r4, #0]
 800741e:	07d9      	lsls	r1, r3, #31
 8007420:	d5d8      	bpl.n	80073d4 <_printf_float+0x250>
 8007422:	ee18 3a10 	vmov	r3, s16
 8007426:	4652      	mov	r2, sl
 8007428:	4631      	mov	r1, r6
 800742a:	4628      	mov	r0, r5
 800742c:	47b8      	blx	r7
 800742e:	3001      	adds	r0, #1
 8007430:	f43f af09 	beq.w	8007246 <_printf_float+0xc2>
 8007434:	f04f 0900 	mov.w	r9, #0
 8007438:	f104 0a1a 	add.w	sl, r4, #26
 800743c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800743e:	425b      	negs	r3, r3
 8007440:	454b      	cmp	r3, r9
 8007442:	dc01      	bgt.n	8007448 <_printf_float+0x2c4>
 8007444:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007446:	e792      	b.n	800736e <_printf_float+0x1ea>
 8007448:	2301      	movs	r3, #1
 800744a:	4652      	mov	r2, sl
 800744c:	4631      	mov	r1, r6
 800744e:	4628      	mov	r0, r5
 8007450:	47b8      	blx	r7
 8007452:	3001      	adds	r0, #1
 8007454:	f43f aef7 	beq.w	8007246 <_printf_float+0xc2>
 8007458:	f109 0901 	add.w	r9, r9, #1
 800745c:	e7ee      	b.n	800743c <_printf_float+0x2b8>
 800745e:	bf00      	nop
 8007460:	7fefffff 	.word	0x7fefffff
 8007464:	0800bd20 	.word	0x0800bd20
 8007468:	0800bd24 	.word	0x0800bd24
 800746c:	0800bd2c 	.word	0x0800bd2c
 8007470:	0800bd28 	.word	0x0800bd28
 8007474:	0800bd30 	.word	0x0800bd30
 8007478:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800747a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800747c:	429a      	cmp	r2, r3
 800747e:	bfa8      	it	ge
 8007480:	461a      	movge	r2, r3
 8007482:	2a00      	cmp	r2, #0
 8007484:	4691      	mov	r9, r2
 8007486:	dc37      	bgt.n	80074f8 <_printf_float+0x374>
 8007488:	f04f 0b00 	mov.w	fp, #0
 800748c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007490:	f104 021a 	add.w	r2, r4, #26
 8007494:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007496:	9305      	str	r3, [sp, #20]
 8007498:	eba3 0309 	sub.w	r3, r3, r9
 800749c:	455b      	cmp	r3, fp
 800749e:	dc33      	bgt.n	8007508 <_printf_float+0x384>
 80074a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80074a4:	429a      	cmp	r2, r3
 80074a6:	db3b      	blt.n	8007520 <_printf_float+0x39c>
 80074a8:	6823      	ldr	r3, [r4, #0]
 80074aa:	07da      	lsls	r2, r3, #31
 80074ac:	d438      	bmi.n	8007520 <_printf_float+0x39c>
 80074ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074b0:	9a05      	ldr	r2, [sp, #20]
 80074b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80074b4:	1a9a      	subs	r2, r3, r2
 80074b6:	eba3 0901 	sub.w	r9, r3, r1
 80074ba:	4591      	cmp	r9, r2
 80074bc:	bfa8      	it	ge
 80074be:	4691      	movge	r9, r2
 80074c0:	f1b9 0f00 	cmp.w	r9, #0
 80074c4:	dc35      	bgt.n	8007532 <_printf_float+0x3ae>
 80074c6:	f04f 0800 	mov.w	r8, #0
 80074ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80074ce:	f104 0a1a 	add.w	sl, r4, #26
 80074d2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80074d6:	1a9b      	subs	r3, r3, r2
 80074d8:	eba3 0309 	sub.w	r3, r3, r9
 80074dc:	4543      	cmp	r3, r8
 80074de:	f77f af79 	ble.w	80073d4 <_printf_float+0x250>
 80074e2:	2301      	movs	r3, #1
 80074e4:	4652      	mov	r2, sl
 80074e6:	4631      	mov	r1, r6
 80074e8:	4628      	mov	r0, r5
 80074ea:	47b8      	blx	r7
 80074ec:	3001      	adds	r0, #1
 80074ee:	f43f aeaa 	beq.w	8007246 <_printf_float+0xc2>
 80074f2:	f108 0801 	add.w	r8, r8, #1
 80074f6:	e7ec      	b.n	80074d2 <_printf_float+0x34e>
 80074f8:	4613      	mov	r3, r2
 80074fa:	4631      	mov	r1, r6
 80074fc:	4642      	mov	r2, r8
 80074fe:	4628      	mov	r0, r5
 8007500:	47b8      	blx	r7
 8007502:	3001      	adds	r0, #1
 8007504:	d1c0      	bne.n	8007488 <_printf_float+0x304>
 8007506:	e69e      	b.n	8007246 <_printf_float+0xc2>
 8007508:	2301      	movs	r3, #1
 800750a:	4631      	mov	r1, r6
 800750c:	4628      	mov	r0, r5
 800750e:	9205      	str	r2, [sp, #20]
 8007510:	47b8      	blx	r7
 8007512:	3001      	adds	r0, #1
 8007514:	f43f ae97 	beq.w	8007246 <_printf_float+0xc2>
 8007518:	9a05      	ldr	r2, [sp, #20]
 800751a:	f10b 0b01 	add.w	fp, fp, #1
 800751e:	e7b9      	b.n	8007494 <_printf_float+0x310>
 8007520:	ee18 3a10 	vmov	r3, s16
 8007524:	4652      	mov	r2, sl
 8007526:	4631      	mov	r1, r6
 8007528:	4628      	mov	r0, r5
 800752a:	47b8      	blx	r7
 800752c:	3001      	adds	r0, #1
 800752e:	d1be      	bne.n	80074ae <_printf_float+0x32a>
 8007530:	e689      	b.n	8007246 <_printf_float+0xc2>
 8007532:	9a05      	ldr	r2, [sp, #20]
 8007534:	464b      	mov	r3, r9
 8007536:	4442      	add	r2, r8
 8007538:	4631      	mov	r1, r6
 800753a:	4628      	mov	r0, r5
 800753c:	47b8      	blx	r7
 800753e:	3001      	adds	r0, #1
 8007540:	d1c1      	bne.n	80074c6 <_printf_float+0x342>
 8007542:	e680      	b.n	8007246 <_printf_float+0xc2>
 8007544:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007546:	2a01      	cmp	r2, #1
 8007548:	dc01      	bgt.n	800754e <_printf_float+0x3ca>
 800754a:	07db      	lsls	r3, r3, #31
 800754c:	d538      	bpl.n	80075c0 <_printf_float+0x43c>
 800754e:	2301      	movs	r3, #1
 8007550:	4642      	mov	r2, r8
 8007552:	4631      	mov	r1, r6
 8007554:	4628      	mov	r0, r5
 8007556:	47b8      	blx	r7
 8007558:	3001      	adds	r0, #1
 800755a:	f43f ae74 	beq.w	8007246 <_printf_float+0xc2>
 800755e:	ee18 3a10 	vmov	r3, s16
 8007562:	4652      	mov	r2, sl
 8007564:	4631      	mov	r1, r6
 8007566:	4628      	mov	r0, r5
 8007568:	47b8      	blx	r7
 800756a:	3001      	adds	r0, #1
 800756c:	f43f ae6b 	beq.w	8007246 <_printf_float+0xc2>
 8007570:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007574:	2200      	movs	r2, #0
 8007576:	2300      	movs	r3, #0
 8007578:	f7f9 fab6 	bl	8000ae8 <__aeabi_dcmpeq>
 800757c:	b9d8      	cbnz	r0, 80075b6 <_printf_float+0x432>
 800757e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007580:	f108 0201 	add.w	r2, r8, #1
 8007584:	3b01      	subs	r3, #1
 8007586:	4631      	mov	r1, r6
 8007588:	4628      	mov	r0, r5
 800758a:	47b8      	blx	r7
 800758c:	3001      	adds	r0, #1
 800758e:	d10e      	bne.n	80075ae <_printf_float+0x42a>
 8007590:	e659      	b.n	8007246 <_printf_float+0xc2>
 8007592:	2301      	movs	r3, #1
 8007594:	4652      	mov	r2, sl
 8007596:	4631      	mov	r1, r6
 8007598:	4628      	mov	r0, r5
 800759a:	47b8      	blx	r7
 800759c:	3001      	adds	r0, #1
 800759e:	f43f ae52 	beq.w	8007246 <_printf_float+0xc2>
 80075a2:	f108 0801 	add.w	r8, r8, #1
 80075a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075a8:	3b01      	subs	r3, #1
 80075aa:	4543      	cmp	r3, r8
 80075ac:	dcf1      	bgt.n	8007592 <_printf_float+0x40e>
 80075ae:	464b      	mov	r3, r9
 80075b0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80075b4:	e6dc      	b.n	8007370 <_printf_float+0x1ec>
 80075b6:	f04f 0800 	mov.w	r8, #0
 80075ba:	f104 0a1a 	add.w	sl, r4, #26
 80075be:	e7f2      	b.n	80075a6 <_printf_float+0x422>
 80075c0:	2301      	movs	r3, #1
 80075c2:	4642      	mov	r2, r8
 80075c4:	e7df      	b.n	8007586 <_printf_float+0x402>
 80075c6:	2301      	movs	r3, #1
 80075c8:	464a      	mov	r2, r9
 80075ca:	4631      	mov	r1, r6
 80075cc:	4628      	mov	r0, r5
 80075ce:	47b8      	blx	r7
 80075d0:	3001      	adds	r0, #1
 80075d2:	f43f ae38 	beq.w	8007246 <_printf_float+0xc2>
 80075d6:	f108 0801 	add.w	r8, r8, #1
 80075da:	68e3      	ldr	r3, [r4, #12]
 80075dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80075de:	1a5b      	subs	r3, r3, r1
 80075e0:	4543      	cmp	r3, r8
 80075e2:	dcf0      	bgt.n	80075c6 <_printf_float+0x442>
 80075e4:	e6fa      	b.n	80073dc <_printf_float+0x258>
 80075e6:	f04f 0800 	mov.w	r8, #0
 80075ea:	f104 0919 	add.w	r9, r4, #25
 80075ee:	e7f4      	b.n	80075da <_printf_float+0x456>

080075f0 <_printf_common>:
 80075f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075f4:	4616      	mov	r6, r2
 80075f6:	4699      	mov	r9, r3
 80075f8:	688a      	ldr	r2, [r1, #8]
 80075fa:	690b      	ldr	r3, [r1, #16]
 80075fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007600:	4293      	cmp	r3, r2
 8007602:	bfb8      	it	lt
 8007604:	4613      	movlt	r3, r2
 8007606:	6033      	str	r3, [r6, #0]
 8007608:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800760c:	4607      	mov	r7, r0
 800760e:	460c      	mov	r4, r1
 8007610:	b10a      	cbz	r2, 8007616 <_printf_common+0x26>
 8007612:	3301      	adds	r3, #1
 8007614:	6033      	str	r3, [r6, #0]
 8007616:	6823      	ldr	r3, [r4, #0]
 8007618:	0699      	lsls	r1, r3, #26
 800761a:	bf42      	ittt	mi
 800761c:	6833      	ldrmi	r3, [r6, #0]
 800761e:	3302      	addmi	r3, #2
 8007620:	6033      	strmi	r3, [r6, #0]
 8007622:	6825      	ldr	r5, [r4, #0]
 8007624:	f015 0506 	ands.w	r5, r5, #6
 8007628:	d106      	bne.n	8007638 <_printf_common+0x48>
 800762a:	f104 0a19 	add.w	sl, r4, #25
 800762e:	68e3      	ldr	r3, [r4, #12]
 8007630:	6832      	ldr	r2, [r6, #0]
 8007632:	1a9b      	subs	r3, r3, r2
 8007634:	42ab      	cmp	r3, r5
 8007636:	dc26      	bgt.n	8007686 <_printf_common+0x96>
 8007638:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800763c:	1e13      	subs	r3, r2, #0
 800763e:	6822      	ldr	r2, [r4, #0]
 8007640:	bf18      	it	ne
 8007642:	2301      	movne	r3, #1
 8007644:	0692      	lsls	r2, r2, #26
 8007646:	d42b      	bmi.n	80076a0 <_printf_common+0xb0>
 8007648:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800764c:	4649      	mov	r1, r9
 800764e:	4638      	mov	r0, r7
 8007650:	47c0      	blx	r8
 8007652:	3001      	adds	r0, #1
 8007654:	d01e      	beq.n	8007694 <_printf_common+0xa4>
 8007656:	6823      	ldr	r3, [r4, #0]
 8007658:	68e5      	ldr	r5, [r4, #12]
 800765a:	6832      	ldr	r2, [r6, #0]
 800765c:	f003 0306 	and.w	r3, r3, #6
 8007660:	2b04      	cmp	r3, #4
 8007662:	bf08      	it	eq
 8007664:	1aad      	subeq	r5, r5, r2
 8007666:	68a3      	ldr	r3, [r4, #8]
 8007668:	6922      	ldr	r2, [r4, #16]
 800766a:	bf0c      	ite	eq
 800766c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007670:	2500      	movne	r5, #0
 8007672:	4293      	cmp	r3, r2
 8007674:	bfc4      	itt	gt
 8007676:	1a9b      	subgt	r3, r3, r2
 8007678:	18ed      	addgt	r5, r5, r3
 800767a:	2600      	movs	r6, #0
 800767c:	341a      	adds	r4, #26
 800767e:	42b5      	cmp	r5, r6
 8007680:	d11a      	bne.n	80076b8 <_printf_common+0xc8>
 8007682:	2000      	movs	r0, #0
 8007684:	e008      	b.n	8007698 <_printf_common+0xa8>
 8007686:	2301      	movs	r3, #1
 8007688:	4652      	mov	r2, sl
 800768a:	4649      	mov	r1, r9
 800768c:	4638      	mov	r0, r7
 800768e:	47c0      	blx	r8
 8007690:	3001      	adds	r0, #1
 8007692:	d103      	bne.n	800769c <_printf_common+0xac>
 8007694:	f04f 30ff 	mov.w	r0, #4294967295
 8007698:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800769c:	3501      	adds	r5, #1
 800769e:	e7c6      	b.n	800762e <_printf_common+0x3e>
 80076a0:	18e1      	adds	r1, r4, r3
 80076a2:	1c5a      	adds	r2, r3, #1
 80076a4:	2030      	movs	r0, #48	; 0x30
 80076a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80076aa:	4422      	add	r2, r4
 80076ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80076b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80076b4:	3302      	adds	r3, #2
 80076b6:	e7c7      	b.n	8007648 <_printf_common+0x58>
 80076b8:	2301      	movs	r3, #1
 80076ba:	4622      	mov	r2, r4
 80076bc:	4649      	mov	r1, r9
 80076be:	4638      	mov	r0, r7
 80076c0:	47c0      	blx	r8
 80076c2:	3001      	adds	r0, #1
 80076c4:	d0e6      	beq.n	8007694 <_printf_common+0xa4>
 80076c6:	3601      	adds	r6, #1
 80076c8:	e7d9      	b.n	800767e <_printf_common+0x8e>
	...

080076cc <_printf_i>:
 80076cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80076d0:	7e0f      	ldrb	r7, [r1, #24]
 80076d2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80076d4:	2f78      	cmp	r7, #120	; 0x78
 80076d6:	4691      	mov	r9, r2
 80076d8:	4680      	mov	r8, r0
 80076da:	460c      	mov	r4, r1
 80076dc:	469a      	mov	sl, r3
 80076de:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80076e2:	d807      	bhi.n	80076f4 <_printf_i+0x28>
 80076e4:	2f62      	cmp	r7, #98	; 0x62
 80076e6:	d80a      	bhi.n	80076fe <_printf_i+0x32>
 80076e8:	2f00      	cmp	r7, #0
 80076ea:	f000 80d8 	beq.w	800789e <_printf_i+0x1d2>
 80076ee:	2f58      	cmp	r7, #88	; 0x58
 80076f0:	f000 80a3 	beq.w	800783a <_printf_i+0x16e>
 80076f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80076f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80076fc:	e03a      	b.n	8007774 <_printf_i+0xa8>
 80076fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007702:	2b15      	cmp	r3, #21
 8007704:	d8f6      	bhi.n	80076f4 <_printf_i+0x28>
 8007706:	a101      	add	r1, pc, #4	; (adr r1, 800770c <_printf_i+0x40>)
 8007708:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800770c:	08007765 	.word	0x08007765
 8007710:	08007779 	.word	0x08007779
 8007714:	080076f5 	.word	0x080076f5
 8007718:	080076f5 	.word	0x080076f5
 800771c:	080076f5 	.word	0x080076f5
 8007720:	080076f5 	.word	0x080076f5
 8007724:	08007779 	.word	0x08007779
 8007728:	080076f5 	.word	0x080076f5
 800772c:	080076f5 	.word	0x080076f5
 8007730:	080076f5 	.word	0x080076f5
 8007734:	080076f5 	.word	0x080076f5
 8007738:	08007885 	.word	0x08007885
 800773c:	080077a9 	.word	0x080077a9
 8007740:	08007867 	.word	0x08007867
 8007744:	080076f5 	.word	0x080076f5
 8007748:	080076f5 	.word	0x080076f5
 800774c:	080078a7 	.word	0x080078a7
 8007750:	080076f5 	.word	0x080076f5
 8007754:	080077a9 	.word	0x080077a9
 8007758:	080076f5 	.word	0x080076f5
 800775c:	080076f5 	.word	0x080076f5
 8007760:	0800786f 	.word	0x0800786f
 8007764:	682b      	ldr	r3, [r5, #0]
 8007766:	1d1a      	adds	r2, r3, #4
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	602a      	str	r2, [r5, #0]
 800776c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007770:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007774:	2301      	movs	r3, #1
 8007776:	e0a3      	b.n	80078c0 <_printf_i+0x1f4>
 8007778:	6820      	ldr	r0, [r4, #0]
 800777a:	6829      	ldr	r1, [r5, #0]
 800777c:	0606      	lsls	r6, r0, #24
 800777e:	f101 0304 	add.w	r3, r1, #4
 8007782:	d50a      	bpl.n	800779a <_printf_i+0xce>
 8007784:	680e      	ldr	r6, [r1, #0]
 8007786:	602b      	str	r3, [r5, #0]
 8007788:	2e00      	cmp	r6, #0
 800778a:	da03      	bge.n	8007794 <_printf_i+0xc8>
 800778c:	232d      	movs	r3, #45	; 0x2d
 800778e:	4276      	negs	r6, r6
 8007790:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007794:	485e      	ldr	r0, [pc, #376]	; (8007910 <_printf_i+0x244>)
 8007796:	230a      	movs	r3, #10
 8007798:	e019      	b.n	80077ce <_printf_i+0x102>
 800779a:	680e      	ldr	r6, [r1, #0]
 800779c:	602b      	str	r3, [r5, #0]
 800779e:	f010 0f40 	tst.w	r0, #64	; 0x40
 80077a2:	bf18      	it	ne
 80077a4:	b236      	sxthne	r6, r6
 80077a6:	e7ef      	b.n	8007788 <_printf_i+0xbc>
 80077a8:	682b      	ldr	r3, [r5, #0]
 80077aa:	6820      	ldr	r0, [r4, #0]
 80077ac:	1d19      	adds	r1, r3, #4
 80077ae:	6029      	str	r1, [r5, #0]
 80077b0:	0601      	lsls	r1, r0, #24
 80077b2:	d501      	bpl.n	80077b8 <_printf_i+0xec>
 80077b4:	681e      	ldr	r6, [r3, #0]
 80077b6:	e002      	b.n	80077be <_printf_i+0xf2>
 80077b8:	0646      	lsls	r6, r0, #25
 80077ba:	d5fb      	bpl.n	80077b4 <_printf_i+0xe8>
 80077bc:	881e      	ldrh	r6, [r3, #0]
 80077be:	4854      	ldr	r0, [pc, #336]	; (8007910 <_printf_i+0x244>)
 80077c0:	2f6f      	cmp	r7, #111	; 0x6f
 80077c2:	bf0c      	ite	eq
 80077c4:	2308      	moveq	r3, #8
 80077c6:	230a      	movne	r3, #10
 80077c8:	2100      	movs	r1, #0
 80077ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80077ce:	6865      	ldr	r5, [r4, #4]
 80077d0:	60a5      	str	r5, [r4, #8]
 80077d2:	2d00      	cmp	r5, #0
 80077d4:	bfa2      	ittt	ge
 80077d6:	6821      	ldrge	r1, [r4, #0]
 80077d8:	f021 0104 	bicge.w	r1, r1, #4
 80077dc:	6021      	strge	r1, [r4, #0]
 80077de:	b90e      	cbnz	r6, 80077e4 <_printf_i+0x118>
 80077e0:	2d00      	cmp	r5, #0
 80077e2:	d04d      	beq.n	8007880 <_printf_i+0x1b4>
 80077e4:	4615      	mov	r5, r2
 80077e6:	fbb6 f1f3 	udiv	r1, r6, r3
 80077ea:	fb03 6711 	mls	r7, r3, r1, r6
 80077ee:	5dc7      	ldrb	r7, [r0, r7]
 80077f0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80077f4:	4637      	mov	r7, r6
 80077f6:	42bb      	cmp	r3, r7
 80077f8:	460e      	mov	r6, r1
 80077fa:	d9f4      	bls.n	80077e6 <_printf_i+0x11a>
 80077fc:	2b08      	cmp	r3, #8
 80077fe:	d10b      	bne.n	8007818 <_printf_i+0x14c>
 8007800:	6823      	ldr	r3, [r4, #0]
 8007802:	07de      	lsls	r6, r3, #31
 8007804:	d508      	bpl.n	8007818 <_printf_i+0x14c>
 8007806:	6923      	ldr	r3, [r4, #16]
 8007808:	6861      	ldr	r1, [r4, #4]
 800780a:	4299      	cmp	r1, r3
 800780c:	bfde      	ittt	le
 800780e:	2330      	movle	r3, #48	; 0x30
 8007810:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007814:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007818:	1b52      	subs	r2, r2, r5
 800781a:	6122      	str	r2, [r4, #16]
 800781c:	f8cd a000 	str.w	sl, [sp]
 8007820:	464b      	mov	r3, r9
 8007822:	aa03      	add	r2, sp, #12
 8007824:	4621      	mov	r1, r4
 8007826:	4640      	mov	r0, r8
 8007828:	f7ff fee2 	bl	80075f0 <_printf_common>
 800782c:	3001      	adds	r0, #1
 800782e:	d14c      	bne.n	80078ca <_printf_i+0x1fe>
 8007830:	f04f 30ff 	mov.w	r0, #4294967295
 8007834:	b004      	add	sp, #16
 8007836:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800783a:	4835      	ldr	r0, [pc, #212]	; (8007910 <_printf_i+0x244>)
 800783c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007840:	6829      	ldr	r1, [r5, #0]
 8007842:	6823      	ldr	r3, [r4, #0]
 8007844:	f851 6b04 	ldr.w	r6, [r1], #4
 8007848:	6029      	str	r1, [r5, #0]
 800784a:	061d      	lsls	r5, r3, #24
 800784c:	d514      	bpl.n	8007878 <_printf_i+0x1ac>
 800784e:	07df      	lsls	r7, r3, #31
 8007850:	bf44      	itt	mi
 8007852:	f043 0320 	orrmi.w	r3, r3, #32
 8007856:	6023      	strmi	r3, [r4, #0]
 8007858:	b91e      	cbnz	r6, 8007862 <_printf_i+0x196>
 800785a:	6823      	ldr	r3, [r4, #0]
 800785c:	f023 0320 	bic.w	r3, r3, #32
 8007860:	6023      	str	r3, [r4, #0]
 8007862:	2310      	movs	r3, #16
 8007864:	e7b0      	b.n	80077c8 <_printf_i+0xfc>
 8007866:	6823      	ldr	r3, [r4, #0]
 8007868:	f043 0320 	orr.w	r3, r3, #32
 800786c:	6023      	str	r3, [r4, #0]
 800786e:	2378      	movs	r3, #120	; 0x78
 8007870:	4828      	ldr	r0, [pc, #160]	; (8007914 <_printf_i+0x248>)
 8007872:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007876:	e7e3      	b.n	8007840 <_printf_i+0x174>
 8007878:	0659      	lsls	r1, r3, #25
 800787a:	bf48      	it	mi
 800787c:	b2b6      	uxthmi	r6, r6
 800787e:	e7e6      	b.n	800784e <_printf_i+0x182>
 8007880:	4615      	mov	r5, r2
 8007882:	e7bb      	b.n	80077fc <_printf_i+0x130>
 8007884:	682b      	ldr	r3, [r5, #0]
 8007886:	6826      	ldr	r6, [r4, #0]
 8007888:	6961      	ldr	r1, [r4, #20]
 800788a:	1d18      	adds	r0, r3, #4
 800788c:	6028      	str	r0, [r5, #0]
 800788e:	0635      	lsls	r5, r6, #24
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	d501      	bpl.n	8007898 <_printf_i+0x1cc>
 8007894:	6019      	str	r1, [r3, #0]
 8007896:	e002      	b.n	800789e <_printf_i+0x1d2>
 8007898:	0670      	lsls	r0, r6, #25
 800789a:	d5fb      	bpl.n	8007894 <_printf_i+0x1c8>
 800789c:	8019      	strh	r1, [r3, #0]
 800789e:	2300      	movs	r3, #0
 80078a0:	6123      	str	r3, [r4, #16]
 80078a2:	4615      	mov	r5, r2
 80078a4:	e7ba      	b.n	800781c <_printf_i+0x150>
 80078a6:	682b      	ldr	r3, [r5, #0]
 80078a8:	1d1a      	adds	r2, r3, #4
 80078aa:	602a      	str	r2, [r5, #0]
 80078ac:	681d      	ldr	r5, [r3, #0]
 80078ae:	6862      	ldr	r2, [r4, #4]
 80078b0:	2100      	movs	r1, #0
 80078b2:	4628      	mov	r0, r5
 80078b4:	f7f8 fca4 	bl	8000200 <memchr>
 80078b8:	b108      	cbz	r0, 80078be <_printf_i+0x1f2>
 80078ba:	1b40      	subs	r0, r0, r5
 80078bc:	6060      	str	r0, [r4, #4]
 80078be:	6863      	ldr	r3, [r4, #4]
 80078c0:	6123      	str	r3, [r4, #16]
 80078c2:	2300      	movs	r3, #0
 80078c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80078c8:	e7a8      	b.n	800781c <_printf_i+0x150>
 80078ca:	6923      	ldr	r3, [r4, #16]
 80078cc:	462a      	mov	r2, r5
 80078ce:	4649      	mov	r1, r9
 80078d0:	4640      	mov	r0, r8
 80078d2:	47d0      	blx	sl
 80078d4:	3001      	adds	r0, #1
 80078d6:	d0ab      	beq.n	8007830 <_printf_i+0x164>
 80078d8:	6823      	ldr	r3, [r4, #0]
 80078da:	079b      	lsls	r3, r3, #30
 80078dc:	d413      	bmi.n	8007906 <_printf_i+0x23a>
 80078de:	68e0      	ldr	r0, [r4, #12]
 80078e0:	9b03      	ldr	r3, [sp, #12]
 80078e2:	4298      	cmp	r0, r3
 80078e4:	bfb8      	it	lt
 80078e6:	4618      	movlt	r0, r3
 80078e8:	e7a4      	b.n	8007834 <_printf_i+0x168>
 80078ea:	2301      	movs	r3, #1
 80078ec:	4632      	mov	r2, r6
 80078ee:	4649      	mov	r1, r9
 80078f0:	4640      	mov	r0, r8
 80078f2:	47d0      	blx	sl
 80078f4:	3001      	adds	r0, #1
 80078f6:	d09b      	beq.n	8007830 <_printf_i+0x164>
 80078f8:	3501      	adds	r5, #1
 80078fa:	68e3      	ldr	r3, [r4, #12]
 80078fc:	9903      	ldr	r1, [sp, #12]
 80078fe:	1a5b      	subs	r3, r3, r1
 8007900:	42ab      	cmp	r3, r5
 8007902:	dcf2      	bgt.n	80078ea <_printf_i+0x21e>
 8007904:	e7eb      	b.n	80078de <_printf_i+0x212>
 8007906:	2500      	movs	r5, #0
 8007908:	f104 0619 	add.w	r6, r4, #25
 800790c:	e7f5      	b.n	80078fa <_printf_i+0x22e>
 800790e:	bf00      	nop
 8007910:	0800bd32 	.word	0x0800bd32
 8007914:	0800bd43 	.word	0x0800bd43

08007918 <siprintf>:
 8007918:	b40e      	push	{r1, r2, r3}
 800791a:	b500      	push	{lr}
 800791c:	b09c      	sub	sp, #112	; 0x70
 800791e:	ab1d      	add	r3, sp, #116	; 0x74
 8007920:	9002      	str	r0, [sp, #8]
 8007922:	9006      	str	r0, [sp, #24]
 8007924:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007928:	4809      	ldr	r0, [pc, #36]	; (8007950 <siprintf+0x38>)
 800792a:	9107      	str	r1, [sp, #28]
 800792c:	9104      	str	r1, [sp, #16]
 800792e:	4909      	ldr	r1, [pc, #36]	; (8007954 <siprintf+0x3c>)
 8007930:	f853 2b04 	ldr.w	r2, [r3], #4
 8007934:	9105      	str	r1, [sp, #20]
 8007936:	6800      	ldr	r0, [r0, #0]
 8007938:	9301      	str	r3, [sp, #4]
 800793a:	a902      	add	r1, sp, #8
 800793c:	f001 fc24 	bl	8009188 <_svfiprintf_r>
 8007940:	9b02      	ldr	r3, [sp, #8]
 8007942:	2200      	movs	r2, #0
 8007944:	701a      	strb	r2, [r3, #0]
 8007946:	b01c      	add	sp, #112	; 0x70
 8007948:	f85d eb04 	ldr.w	lr, [sp], #4
 800794c:	b003      	add	sp, #12
 800794e:	4770      	bx	lr
 8007950:	20000014 	.word	0x20000014
 8007954:	ffff0208 	.word	0xffff0208

08007958 <__sread>:
 8007958:	b510      	push	{r4, lr}
 800795a:	460c      	mov	r4, r1
 800795c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007960:	f001 fe6c 	bl	800963c <_read_r>
 8007964:	2800      	cmp	r0, #0
 8007966:	bfab      	itete	ge
 8007968:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800796a:	89a3      	ldrhlt	r3, [r4, #12]
 800796c:	181b      	addge	r3, r3, r0
 800796e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007972:	bfac      	ite	ge
 8007974:	6563      	strge	r3, [r4, #84]	; 0x54
 8007976:	81a3      	strhlt	r3, [r4, #12]
 8007978:	bd10      	pop	{r4, pc}

0800797a <__swrite>:
 800797a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800797e:	461f      	mov	r7, r3
 8007980:	898b      	ldrh	r3, [r1, #12]
 8007982:	05db      	lsls	r3, r3, #23
 8007984:	4605      	mov	r5, r0
 8007986:	460c      	mov	r4, r1
 8007988:	4616      	mov	r6, r2
 800798a:	d505      	bpl.n	8007998 <__swrite+0x1e>
 800798c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007990:	2302      	movs	r3, #2
 8007992:	2200      	movs	r2, #0
 8007994:	f000 ff08 	bl	80087a8 <_lseek_r>
 8007998:	89a3      	ldrh	r3, [r4, #12]
 800799a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800799e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80079a2:	81a3      	strh	r3, [r4, #12]
 80079a4:	4632      	mov	r2, r6
 80079a6:	463b      	mov	r3, r7
 80079a8:	4628      	mov	r0, r5
 80079aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80079ae:	f000 b829 	b.w	8007a04 <_write_r>

080079b2 <__sseek>:
 80079b2:	b510      	push	{r4, lr}
 80079b4:	460c      	mov	r4, r1
 80079b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079ba:	f000 fef5 	bl	80087a8 <_lseek_r>
 80079be:	1c43      	adds	r3, r0, #1
 80079c0:	89a3      	ldrh	r3, [r4, #12]
 80079c2:	bf15      	itete	ne
 80079c4:	6560      	strne	r0, [r4, #84]	; 0x54
 80079c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80079ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80079ce:	81a3      	strheq	r3, [r4, #12]
 80079d0:	bf18      	it	ne
 80079d2:	81a3      	strhne	r3, [r4, #12]
 80079d4:	bd10      	pop	{r4, pc}

080079d6 <__sclose>:
 80079d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079da:	f000 b843 	b.w	8007a64 <_close_r>

080079de <strncpy>:
 80079de:	b510      	push	{r4, lr}
 80079e0:	3901      	subs	r1, #1
 80079e2:	4603      	mov	r3, r0
 80079e4:	b132      	cbz	r2, 80079f4 <strncpy+0x16>
 80079e6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80079ea:	f803 4b01 	strb.w	r4, [r3], #1
 80079ee:	3a01      	subs	r2, #1
 80079f0:	2c00      	cmp	r4, #0
 80079f2:	d1f7      	bne.n	80079e4 <strncpy+0x6>
 80079f4:	441a      	add	r2, r3
 80079f6:	2100      	movs	r1, #0
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d100      	bne.n	80079fe <strncpy+0x20>
 80079fc:	bd10      	pop	{r4, pc}
 80079fe:	f803 1b01 	strb.w	r1, [r3], #1
 8007a02:	e7f9      	b.n	80079f8 <strncpy+0x1a>

08007a04 <_write_r>:
 8007a04:	b538      	push	{r3, r4, r5, lr}
 8007a06:	4d07      	ldr	r5, [pc, #28]	; (8007a24 <_write_r+0x20>)
 8007a08:	4604      	mov	r4, r0
 8007a0a:	4608      	mov	r0, r1
 8007a0c:	4611      	mov	r1, r2
 8007a0e:	2200      	movs	r2, #0
 8007a10:	602a      	str	r2, [r5, #0]
 8007a12:	461a      	mov	r2, r3
 8007a14:	f7fa fbcf 	bl	80021b6 <_write>
 8007a18:	1c43      	adds	r3, r0, #1
 8007a1a:	d102      	bne.n	8007a22 <_write_r+0x1e>
 8007a1c:	682b      	ldr	r3, [r5, #0]
 8007a1e:	b103      	cbz	r3, 8007a22 <_write_r+0x1e>
 8007a20:	6023      	str	r3, [r4, #0]
 8007a22:	bd38      	pop	{r3, r4, r5, pc}
 8007a24:	200032b8 	.word	0x200032b8

08007a28 <__assert_func>:
 8007a28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007a2a:	4614      	mov	r4, r2
 8007a2c:	461a      	mov	r2, r3
 8007a2e:	4b09      	ldr	r3, [pc, #36]	; (8007a54 <__assert_func+0x2c>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	4605      	mov	r5, r0
 8007a34:	68d8      	ldr	r0, [r3, #12]
 8007a36:	b14c      	cbz	r4, 8007a4c <__assert_func+0x24>
 8007a38:	4b07      	ldr	r3, [pc, #28]	; (8007a58 <__assert_func+0x30>)
 8007a3a:	9100      	str	r1, [sp, #0]
 8007a3c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007a40:	4906      	ldr	r1, [pc, #24]	; (8007a5c <__assert_func+0x34>)
 8007a42:	462b      	mov	r3, r5
 8007a44:	f000 fe9a 	bl	800877c <fiprintf>
 8007a48:	f001 feda 	bl	8009800 <abort>
 8007a4c:	4b04      	ldr	r3, [pc, #16]	; (8007a60 <__assert_func+0x38>)
 8007a4e:	461c      	mov	r4, r3
 8007a50:	e7f3      	b.n	8007a3a <__assert_func+0x12>
 8007a52:	bf00      	nop
 8007a54:	20000014 	.word	0x20000014
 8007a58:	0800bd54 	.word	0x0800bd54
 8007a5c:	0800bd61 	.word	0x0800bd61
 8007a60:	0800bd8f 	.word	0x0800bd8f

08007a64 <_close_r>:
 8007a64:	b538      	push	{r3, r4, r5, lr}
 8007a66:	4d06      	ldr	r5, [pc, #24]	; (8007a80 <_close_r+0x1c>)
 8007a68:	2300      	movs	r3, #0
 8007a6a:	4604      	mov	r4, r0
 8007a6c:	4608      	mov	r0, r1
 8007a6e:	602b      	str	r3, [r5, #0]
 8007a70:	f7fa fbbd 	bl	80021ee <_close>
 8007a74:	1c43      	adds	r3, r0, #1
 8007a76:	d102      	bne.n	8007a7e <_close_r+0x1a>
 8007a78:	682b      	ldr	r3, [r5, #0]
 8007a7a:	b103      	cbz	r3, 8007a7e <_close_r+0x1a>
 8007a7c:	6023      	str	r3, [r4, #0]
 8007a7e:	bd38      	pop	{r3, r4, r5, pc}
 8007a80:	200032b8 	.word	0x200032b8

08007a84 <quorem>:
 8007a84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a88:	6903      	ldr	r3, [r0, #16]
 8007a8a:	690c      	ldr	r4, [r1, #16]
 8007a8c:	42a3      	cmp	r3, r4
 8007a8e:	4607      	mov	r7, r0
 8007a90:	f2c0 8081 	blt.w	8007b96 <quorem+0x112>
 8007a94:	3c01      	subs	r4, #1
 8007a96:	f101 0814 	add.w	r8, r1, #20
 8007a9a:	f100 0514 	add.w	r5, r0, #20
 8007a9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007aa2:	9301      	str	r3, [sp, #4]
 8007aa4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007aa8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007aac:	3301      	adds	r3, #1
 8007aae:	429a      	cmp	r2, r3
 8007ab0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007ab4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007ab8:	fbb2 f6f3 	udiv	r6, r2, r3
 8007abc:	d331      	bcc.n	8007b22 <quorem+0x9e>
 8007abe:	f04f 0e00 	mov.w	lr, #0
 8007ac2:	4640      	mov	r0, r8
 8007ac4:	46ac      	mov	ip, r5
 8007ac6:	46f2      	mov	sl, lr
 8007ac8:	f850 2b04 	ldr.w	r2, [r0], #4
 8007acc:	b293      	uxth	r3, r2
 8007ace:	fb06 e303 	mla	r3, r6, r3, lr
 8007ad2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007ad6:	b29b      	uxth	r3, r3
 8007ad8:	ebaa 0303 	sub.w	r3, sl, r3
 8007adc:	f8dc a000 	ldr.w	sl, [ip]
 8007ae0:	0c12      	lsrs	r2, r2, #16
 8007ae2:	fa13 f38a 	uxtah	r3, r3, sl
 8007ae6:	fb06 e202 	mla	r2, r6, r2, lr
 8007aea:	9300      	str	r3, [sp, #0]
 8007aec:	9b00      	ldr	r3, [sp, #0]
 8007aee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007af2:	b292      	uxth	r2, r2
 8007af4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007af8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007afc:	f8bd 3000 	ldrh.w	r3, [sp]
 8007b00:	4581      	cmp	r9, r0
 8007b02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b06:	f84c 3b04 	str.w	r3, [ip], #4
 8007b0a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007b0e:	d2db      	bcs.n	8007ac8 <quorem+0x44>
 8007b10:	f855 300b 	ldr.w	r3, [r5, fp]
 8007b14:	b92b      	cbnz	r3, 8007b22 <quorem+0x9e>
 8007b16:	9b01      	ldr	r3, [sp, #4]
 8007b18:	3b04      	subs	r3, #4
 8007b1a:	429d      	cmp	r5, r3
 8007b1c:	461a      	mov	r2, r3
 8007b1e:	d32e      	bcc.n	8007b7e <quorem+0xfa>
 8007b20:	613c      	str	r4, [r7, #16]
 8007b22:	4638      	mov	r0, r7
 8007b24:	f001 f8dc 	bl	8008ce0 <__mcmp>
 8007b28:	2800      	cmp	r0, #0
 8007b2a:	db24      	blt.n	8007b76 <quorem+0xf2>
 8007b2c:	3601      	adds	r6, #1
 8007b2e:	4628      	mov	r0, r5
 8007b30:	f04f 0c00 	mov.w	ip, #0
 8007b34:	f858 2b04 	ldr.w	r2, [r8], #4
 8007b38:	f8d0 e000 	ldr.w	lr, [r0]
 8007b3c:	b293      	uxth	r3, r2
 8007b3e:	ebac 0303 	sub.w	r3, ip, r3
 8007b42:	0c12      	lsrs	r2, r2, #16
 8007b44:	fa13 f38e 	uxtah	r3, r3, lr
 8007b48:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007b4c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007b50:	b29b      	uxth	r3, r3
 8007b52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b56:	45c1      	cmp	r9, r8
 8007b58:	f840 3b04 	str.w	r3, [r0], #4
 8007b5c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007b60:	d2e8      	bcs.n	8007b34 <quorem+0xb0>
 8007b62:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007b66:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b6a:	b922      	cbnz	r2, 8007b76 <quorem+0xf2>
 8007b6c:	3b04      	subs	r3, #4
 8007b6e:	429d      	cmp	r5, r3
 8007b70:	461a      	mov	r2, r3
 8007b72:	d30a      	bcc.n	8007b8a <quorem+0x106>
 8007b74:	613c      	str	r4, [r7, #16]
 8007b76:	4630      	mov	r0, r6
 8007b78:	b003      	add	sp, #12
 8007b7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b7e:	6812      	ldr	r2, [r2, #0]
 8007b80:	3b04      	subs	r3, #4
 8007b82:	2a00      	cmp	r2, #0
 8007b84:	d1cc      	bne.n	8007b20 <quorem+0x9c>
 8007b86:	3c01      	subs	r4, #1
 8007b88:	e7c7      	b.n	8007b1a <quorem+0x96>
 8007b8a:	6812      	ldr	r2, [r2, #0]
 8007b8c:	3b04      	subs	r3, #4
 8007b8e:	2a00      	cmp	r2, #0
 8007b90:	d1f0      	bne.n	8007b74 <quorem+0xf0>
 8007b92:	3c01      	subs	r4, #1
 8007b94:	e7eb      	b.n	8007b6e <quorem+0xea>
 8007b96:	2000      	movs	r0, #0
 8007b98:	e7ee      	b.n	8007b78 <quorem+0xf4>
 8007b9a:	0000      	movs	r0, r0
 8007b9c:	0000      	movs	r0, r0
	...

08007ba0 <_dtoa_r>:
 8007ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ba4:	ed2d 8b04 	vpush	{d8-d9}
 8007ba8:	ec57 6b10 	vmov	r6, r7, d0
 8007bac:	b093      	sub	sp, #76	; 0x4c
 8007bae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007bb0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007bb4:	9106      	str	r1, [sp, #24]
 8007bb6:	ee10 aa10 	vmov	sl, s0
 8007bba:	4604      	mov	r4, r0
 8007bbc:	9209      	str	r2, [sp, #36]	; 0x24
 8007bbe:	930c      	str	r3, [sp, #48]	; 0x30
 8007bc0:	46bb      	mov	fp, r7
 8007bc2:	b975      	cbnz	r5, 8007be2 <_dtoa_r+0x42>
 8007bc4:	2010      	movs	r0, #16
 8007bc6:	f000 fe01 	bl	80087cc <malloc>
 8007bca:	4602      	mov	r2, r0
 8007bcc:	6260      	str	r0, [r4, #36]	; 0x24
 8007bce:	b920      	cbnz	r0, 8007bda <_dtoa_r+0x3a>
 8007bd0:	4ba7      	ldr	r3, [pc, #668]	; (8007e70 <_dtoa_r+0x2d0>)
 8007bd2:	21ea      	movs	r1, #234	; 0xea
 8007bd4:	48a7      	ldr	r0, [pc, #668]	; (8007e74 <_dtoa_r+0x2d4>)
 8007bd6:	f7ff ff27 	bl	8007a28 <__assert_func>
 8007bda:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007bde:	6005      	str	r5, [r0, #0]
 8007be0:	60c5      	str	r5, [r0, #12]
 8007be2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007be4:	6819      	ldr	r1, [r3, #0]
 8007be6:	b151      	cbz	r1, 8007bfe <_dtoa_r+0x5e>
 8007be8:	685a      	ldr	r2, [r3, #4]
 8007bea:	604a      	str	r2, [r1, #4]
 8007bec:	2301      	movs	r3, #1
 8007bee:	4093      	lsls	r3, r2
 8007bf0:	608b      	str	r3, [r1, #8]
 8007bf2:	4620      	mov	r0, r4
 8007bf4:	f000 fe32 	bl	800885c <_Bfree>
 8007bf8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	601a      	str	r2, [r3, #0]
 8007bfe:	1e3b      	subs	r3, r7, #0
 8007c00:	bfaa      	itet	ge
 8007c02:	2300      	movge	r3, #0
 8007c04:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007c08:	f8c8 3000 	strge.w	r3, [r8]
 8007c0c:	4b9a      	ldr	r3, [pc, #616]	; (8007e78 <_dtoa_r+0x2d8>)
 8007c0e:	bfbc      	itt	lt
 8007c10:	2201      	movlt	r2, #1
 8007c12:	f8c8 2000 	strlt.w	r2, [r8]
 8007c16:	ea33 030b 	bics.w	r3, r3, fp
 8007c1a:	d11b      	bne.n	8007c54 <_dtoa_r+0xb4>
 8007c1c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007c1e:	f242 730f 	movw	r3, #9999	; 0x270f
 8007c22:	6013      	str	r3, [r2, #0]
 8007c24:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007c28:	4333      	orrs	r3, r6
 8007c2a:	f000 8592 	beq.w	8008752 <_dtoa_r+0xbb2>
 8007c2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c30:	b963      	cbnz	r3, 8007c4c <_dtoa_r+0xac>
 8007c32:	4b92      	ldr	r3, [pc, #584]	; (8007e7c <_dtoa_r+0x2dc>)
 8007c34:	e022      	b.n	8007c7c <_dtoa_r+0xdc>
 8007c36:	4b92      	ldr	r3, [pc, #584]	; (8007e80 <_dtoa_r+0x2e0>)
 8007c38:	9301      	str	r3, [sp, #4]
 8007c3a:	3308      	adds	r3, #8
 8007c3c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007c3e:	6013      	str	r3, [r2, #0]
 8007c40:	9801      	ldr	r0, [sp, #4]
 8007c42:	b013      	add	sp, #76	; 0x4c
 8007c44:	ecbd 8b04 	vpop	{d8-d9}
 8007c48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c4c:	4b8b      	ldr	r3, [pc, #556]	; (8007e7c <_dtoa_r+0x2dc>)
 8007c4e:	9301      	str	r3, [sp, #4]
 8007c50:	3303      	adds	r3, #3
 8007c52:	e7f3      	b.n	8007c3c <_dtoa_r+0x9c>
 8007c54:	2200      	movs	r2, #0
 8007c56:	2300      	movs	r3, #0
 8007c58:	4650      	mov	r0, sl
 8007c5a:	4659      	mov	r1, fp
 8007c5c:	f7f8 ff44 	bl	8000ae8 <__aeabi_dcmpeq>
 8007c60:	ec4b ab19 	vmov	d9, sl, fp
 8007c64:	4680      	mov	r8, r0
 8007c66:	b158      	cbz	r0, 8007c80 <_dtoa_r+0xe0>
 8007c68:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	6013      	str	r3, [r2, #0]
 8007c6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	f000 856b 	beq.w	800874c <_dtoa_r+0xbac>
 8007c76:	4883      	ldr	r0, [pc, #524]	; (8007e84 <_dtoa_r+0x2e4>)
 8007c78:	6018      	str	r0, [r3, #0]
 8007c7a:	1e43      	subs	r3, r0, #1
 8007c7c:	9301      	str	r3, [sp, #4]
 8007c7e:	e7df      	b.n	8007c40 <_dtoa_r+0xa0>
 8007c80:	ec4b ab10 	vmov	d0, sl, fp
 8007c84:	aa10      	add	r2, sp, #64	; 0x40
 8007c86:	a911      	add	r1, sp, #68	; 0x44
 8007c88:	4620      	mov	r0, r4
 8007c8a:	f001 f8cf 	bl	8008e2c <__d2b>
 8007c8e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007c92:	ee08 0a10 	vmov	s16, r0
 8007c96:	2d00      	cmp	r5, #0
 8007c98:	f000 8084 	beq.w	8007da4 <_dtoa_r+0x204>
 8007c9c:	ee19 3a90 	vmov	r3, s19
 8007ca0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ca4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007ca8:	4656      	mov	r6, sl
 8007caa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007cae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007cb2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007cb6:	4b74      	ldr	r3, [pc, #464]	; (8007e88 <_dtoa_r+0x2e8>)
 8007cb8:	2200      	movs	r2, #0
 8007cba:	4630      	mov	r0, r6
 8007cbc:	4639      	mov	r1, r7
 8007cbe:	f7f8 faf3 	bl	80002a8 <__aeabi_dsub>
 8007cc2:	a365      	add	r3, pc, #404	; (adr r3, 8007e58 <_dtoa_r+0x2b8>)
 8007cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cc8:	f7f8 fca6 	bl	8000618 <__aeabi_dmul>
 8007ccc:	a364      	add	r3, pc, #400	; (adr r3, 8007e60 <_dtoa_r+0x2c0>)
 8007cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cd2:	f7f8 faeb 	bl	80002ac <__adddf3>
 8007cd6:	4606      	mov	r6, r0
 8007cd8:	4628      	mov	r0, r5
 8007cda:	460f      	mov	r7, r1
 8007cdc:	f7f8 fc32 	bl	8000544 <__aeabi_i2d>
 8007ce0:	a361      	add	r3, pc, #388	; (adr r3, 8007e68 <_dtoa_r+0x2c8>)
 8007ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ce6:	f7f8 fc97 	bl	8000618 <__aeabi_dmul>
 8007cea:	4602      	mov	r2, r0
 8007cec:	460b      	mov	r3, r1
 8007cee:	4630      	mov	r0, r6
 8007cf0:	4639      	mov	r1, r7
 8007cf2:	f7f8 fadb 	bl	80002ac <__adddf3>
 8007cf6:	4606      	mov	r6, r0
 8007cf8:	460f      	mov	r7, r1
 8007cfa:	f7f8 ff3d 	bl	8000b78 <__aeabi_d2iz>
 8007cfe:	2200      	movs	r2, #0
 8007d00:	9000      	str	r0, [sp, #0]
 8007d02:	2300      	movs	r3, #0
 8007d04:	4630      	mov	r0, r6
 8007d06:	4639      	mov	r1, r7
 8007d08:	f7f8 fef8 	bl	8000afc <__aeabi_dcmplt>
 8007d0c:	b150      	cbz	r0, 8007d24 <_dtoa_r+0x184>
 8007d0e:	9800      	ldr	r0, [sp, #0]
 8007d10:	f7f8 fc18 	bl	8000544 <__aeabi_i2d>
 8007d14:	4632      	mov	r2, r6
 8007d16:	463b      	mov	r3, r7
 8007d18:	f7f8 fee6 	bl	8000ae8 <__aeabi_dcmpeq>
 8007d1c:	b910      	cbnz	r0, 8007d24 <_dtoa_r+0x184>
 8007d1e:	9b00      	ldr	r3, [sp, #0]
 8007d20:	3b01      	subs	r3, #1
 8007d22:	9300      	str	r3, [sp, #0]
 8007d24:	9b00      	ldr	r3, [sp, #0]
 8007d26:	2b16      	cmp	r3, #22
 8007d28:	d85a      	bhi.n	8007de0 <_dtoa_r+0x240>
 8007d2a:	9a00      	ldr	r2, [sp, #0]
 8007d2c:	4b57      	ldr	r3, [pc, #348]	; (8007e8c <_dtoa_r+0x2ec>)
 8007d2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d36:	ec51 0b19 	vmov	r0, r1, d9
 8007d3a:	f7f8 fedf 	bl	8000afc <__aeabi_dcmplt>
 8007d3e:	2800      	cmp	r0, #0
 8007d40:	d050      	beq.n	8007de4 <_dtoa_r+0x244>
 8007d42:	9b00      	ldr	r3, [sp, #0]
 8007d44:	3b01      	subs	r3, #1
 8007d46:	9300      	str	r3, [sp, #0]
 8007d48:	2300      	movs	r3, #0
 8007d4a:	930b      	str	r3, [sp, #44]	; 0x2c
 8007d4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007d4e:	1b5d      	subs	r5, r3, r5
 8007d50:	1e6b      	subs	r3, r5, #1
 8007d52:	9305      	str	r3, [sp, #20]
 8007d54:	bf45      	ittet	mi
 8007d56:	f1c5 0301 	rsbmi	r3, r5, #1
 8007d5a:	9304      	strmi	r3, [sp, #16]
 8007d5c:	2300      	movpl	r3, #0
 8007d5e:	2300      	movmi	r3, #0
 8007d60:	bf4c      	ite	mi
 8007d62:	9305      	strmi	r3, [sp, #20]
 8007d64:	9304      	strpl	r3, [sp, #16]
 8007d66:	9b00      	ldr	r3, [sp, #0]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	db3d      	blt.n	8007de8 <_dtoa_r+0x248>
 8007d6c:	9b05      	ldr	r3, [sp, #20]
 8007d6e:	9a00      	ldr	r2, [sp, #0]
 8007d70:	920a      	str	r2, [sp, #40]	; 0x28
 8007d72:	4413      	add	r3, r2
 8007d74:	9305      	str	r3, [sp, #20]
 8007d76:	2300      	movs	r3, #0
 8007d78:	9307      	str	r3, [sp, #28]
 8007d7a:	9b06      	ldr	r3, [sp, #24]
 8007d7c:	2b09      	cmp	r3, #9
 8007d7e:	f200 8089 	bhi.w	8007e94 <_dtoa_r+0x2f4>
 8007d82:	2b05      	cmp	r3, #5
 8007d84:	bfc4      	itt	gt
 8007d86:	3b04      	subgt	r3, #4
 8007d88:	9306      	strgt	r3, [sp, #24]
 8007d8a:	9b06      	ldr	r3, [sp, #24]
 8007d8c:	f1a3 0302 	sub.w	r3, r3, #2
 8007d90:	bfcc      	ite	gt
 8007d92:	2500      	movgt	r5, #0
 8007d94:	2501      	movle	r5, #1
 8007d96:	2b03      	cmp	r3, #3
 8007d98:	f200 8087 	bhi.w	8007eaa <_dtoa_r+0x30a>
 8007d9c:	e8df f003 	tbb	[pc, r3]
 8007da0:	59383a2d 	.word	0x59383a2d
 8007da4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007da8:	441d      	add	r5, r3
 8007daa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007dae:	2b20      	cmp	r3, #32
 8007db0:	bfc1      	itttt	gt
 8007db2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007db6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007dba:	fa0b f303 	lslgt.w	r3, fp, r3
 8007dbe:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007dc2:	bfda      	itte	le
 8007dc4:	f1c3 0320 	rsble	r3, r3, #32
 8007dc8:	fa06 f003 	lslle.w	r0, r6, r3
 8007dcc:	4318      	orrgt	r0, r3
 8007dce:	f7f8 fba9 	bl	8000524 <__aeabi_ui2d>
 8007dd2:	2301      	movs	r3, #1
 8007dd4:	4606      	mov	r6, r0
 8007dd6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007dda:	3d01      	subs	r5, #1
 8007ddc:	930e      	str	r3, [sp, #56]	; 0x38
 8007dde:	e76a      	b.n	8007cb6 <_dtoa_r+0x116>
 8007de0:	2301      	movs	r3, #1
 8007de2:	e7b2      	b.n	8007d4a <_dtoa_r+0x1aa>
 8007de4:	900b      	str	r0, [sp, #44]	; 0x2c
 8007de6:	e7b1      	b.n	8007d4c <_dtoa_r+0x1ac>
 8007de8:	9b04      	ldr	r3, [sp, #16]
 8007dea:	9a00      	ldr	r2, [sp, #0]
 8007dec:	1a9b      	subs	r3, r3, r2
 8007dee:	9304      	str	r3, [sp, #16]
 8007df0:	4253      	negs	r3, r2
 8007df2:	9307      	str	r3, [sp, #28]
 8007df4:	2300      	movs	r3, #0
 8007df6:	930a      	str	r3, [sp, #40]	; 0x28
 8007df8:	e7bf      	b.n	8007d7a <_dtoa_r+0x1da>
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	9308      	str	r3, [sp, #32]
 8007dfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	dc55      	bgt.n	8007eb0 <_dtoa_r+0x310>
 8007e04:	2301      	movs	r3, #1
 8007e06:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007e0a:	461a      	mov	r2, r3
 8007e0c:	9209      	str	r2, [sp, #36]	; 0x24
 8007e0e:	e00c      	b.n	8007e2a <_dtoa_r+0x28a>
 8007e10:	2301      	movs	r3, #1
 8007e12:	e7f3      	b.n	8007dfc <_dtoa_r+0x25c>
 8007e14:	2300      	movs	r3, #0
 8007e16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e18:	9308      	str	r3, [sp, #32]
 8007e1a:	9b00      	ldr	r3, [sp, #0]
 8007e1c:	4413      	add	r3, r2
 8007e1e:	9302      	str	r3, [sp, #8]
 8007e20:	3301      	adds	r3, #1
 8007e22:	2b01      	cmp	r3, #1
 8007e24:	9303      	str	r3, [sp, #12]
 8007e26:	bfb8      	it	lt
 8007e28:	2301      	movlt	r3, #1
 8007e2a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	6042      	str	r2, [r0, #4]
 8007e30:	2204      	movs	r2, #4
 8007e32:	f102 0614 	add.w	r6, r2, #20
 8007e36:	429e      	cmp	r6, r3
 8007e38:	6841      	ldr	r1, [r0, #4]
 8007e3a:	d93d      	bls.n	8007eb8 <_dtoa_r+0x318>
 8007e3c:	4620      	mov	r0, r4
 8007e3e:	f000 fccd 	bl	80087dc <_Balloc>
 8007e42:	9001      	str	r0, [sp, #4]
 8007e44:	2800      	cmp	r0, #0
 8007e46:	d13b      	bne.n	8007ec0 <_dtoa_r+0x320>
 8007e48:	4b11      	ldr	r3, [pc, #68]	; (8007e90 <_dtoa_r+0x2f0>)
 8007e4a:	4602      	mov	r2, r0
 8007e4c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007e50:	e6c0      	b.n	8007bd4 <_dtoa_r+0x34>
 8007e52:	2301      	movs	r3, #1
 8007e54:	e7df      	b.n	8007e16 <_dtoa_r+0x276>
 8007e56:	bf00      	nop
 8007e58:	636f4361 	.word	0x636f4361
 8007e5c:	3fd287a7 	.word	0x3fd287a7
 8007e60:	8b60c8b3 	.word	0x8b60c8b3
 8007e64:	3fc68a28 	.word	0x3fc68a28
 8007e68:	509f79fb 	.word	0x509f79fb
 8007e6c:	3fd34413 	.word	0x3fd34413
 8007e70:	0800bd9d 	.word	0x0800bd9d
 8007e74:	0800bdb4 	.word	0x0800bdb4
 8007e78:	7ff00000 	.word	0x7ff00000
 8007e7c:	0800bd99 	.word	0x0800bd99
 8007e80:	0800bd90 	.word	0x0800bd90
 8007e84:	0800bd31 	.word	0x0800bd31
 8007e88:	3ff80000 	.word	0x3ff80000
 8007e8c:	0800bea8 	.word	0x0800bea8
 8007e90:	0800be0f 	.word	0x0800be0f
 8007e94:	2501      	movs	r5, #1
 8007e96:	2300      	movs	r3, #0
 8007e98:	9306      	str	r3, [sp, #24]
 8007e9a:	9508      	str	r5, [sp, #32]
 8007e9c:	f04f 33ff 	mov.w	r3, #4294967295
 8007ea0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	2312      	movs	r3, #18
 8007ea8:	e7b0      	b.n	8007e0c <_dtoa_r+0x26c>
 8007eaa:	2301      	movs	r3, #1
 8007eac:	9308      	str	r3, [sp, #32]
 8007eae:	e7f5      	b.n	8007e9c <_dtoa_r+0x2fc>
 8007eb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007eb2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007eb6:	e7b8      	b.n	8007e2a <_dtoa_r+0x28a>
 8007eb8:	3101      	adds	r1, #1
 8007eba:	6041      	str	r1, [r0, #4]
 8007ebc:	0052      	lsls	r2, r2, #1
 8007ebe:	e7b8      	b.n	8007e32 <_dtoa_r+0x292>
 8007ec0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ec2:	9a01      	ldr	r2, [sp, #4]
 8007ec4:	601a      	str	r2, [r3, #0]
 8007ec6:	9b03      	ldr	r3, [sp, #12]
 8007ec8:	2b0e      	cmp	r3, #14
 8007eca:	f200 809d 	bhi.w	8008008 <_dtoa_r+0x468>
 8007ece:	2d00      	cmp	r5, #0
 8007ed0:	f000 809a 	beq.w	8008008 <_dtoa_r+0x468>
 8007ed4:	9b00      	ldr	r3, [sp, #0]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	dd32      	ble.n	8007f40 <_dtoa_r+0x3a0>
 8007eda:	4ab7      	ldr	r2, [pc, #732]	; (80081b8 <_dtoa_r+0x618>)
 8007edc:	f003 030f 	and.w	r3, r3, #15
 8007ee0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007ee4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007ee8:	9b00      	ldr	r3, [sp, #0]
 8007eea:	05d8      	lsls	r0, r3, #23
 8007eec:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007ef0:	d516      	bpl.n	8007f20 <_dtoa_r+0x380>
 8007ef2:	4bb2      	ldr	r3, [pc, #712]	; (80081bc <_dtoa_r+0x61c>)
 8007ef4:	ec51 0b19 	vmov	r0, r1, d9
 8007ef8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007efc:	f7f8 fcb6 	bl	800086c <__aeabi_ddiv>
 8007f00:	f007 070f 	and.w	r7, r7, #15
 8007f04:	4682      	mov	sl, r0
 8007f06:	468b      	mov	fp, r1
 8007f08:	2503      	movs	r5, #3
 8007f0a:	4eac      	ldr	r6, [pc, #688]	; (80081bc <_dtoa_r+0x61c>)
 8007f0c:	b957      	cbnz	r7, 8007f24 <_dtoa_r+0x384>
 8007f0e:	4642      	mov	r2, r8
 8007f10:	464b      	mov	r3, r9
 8007f12:	4650      	mov	r0, sl
 8007f14:	4659      	mov	r1, fp
 8007f16:	f7f8 fca9 	bl	800086c <__aeabi_ddiv>
 8007f1a:	4682      	mov	sl, r0
 8007f1c:	468b      	mov	fp, r1
 8007f1e:	e028      	b.n	8007f72 <_dtoa_r+0x3d2>
 8007f20:	2502      	movs	r5, #2
 8007f22:	e7f2      	b.n	8007f0a <_dtoa_r+0x36a>
 8007f24:	07f9      	lsls	r1, r7, #31
 8007f26:	d508      	bpl.n	8007f3a <_dtoa_r+0x39a>
 8007f28:	4640      	mov	r0, r8
 8007f2a:	4649      	mov	r1, r9
 8007f2c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007f30:	f7f8 fb72 	bl	8000618 <__aeabi_dmul>
 8007f34:	3501      	adds	r5, #1
 8007f36:	4680      	mov	r8, r0
 8007f38:	4689      	mov	r9, r1
 8007f3a:	107f      	asrs	r7, r7, #1
 8007f3c:	3608      	adds	r6, #8
 8007f3e:	e7e5      	b.n	8007f0c <_dtoa_r+0x36c>
 8007f40:	f000 809b 	beq.w	800807a <_dtoa_r+0x4da>
 8007f44:	9b00      	ldr	r3, [sp, #0]
 8007f46:	4f9d      	ldr	r7, [pc, #628]	; (80081bc <_dtoa_r+0x61c>)
 8007f48:	425e      	negs	r6, r3
 8007f4a:	4b9b      	ldr	r3, [pc, #620]	; (80081b8 <_dtoa_r+0x618>)
 8007f4c:	f006 020f 	and.w	r2, r6, #15
 8007f50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f58:	ec51 0b19 	vmov	r0, r1, d9
 8007f5c:	f7f8 fb5c 	bl	8000618 <__aeabi_dmul>
 8007f60:	1136      	asrs	r6, r6, #4
 8007f62:	4682      	mov	sl, r0
 8007f64:	468b      	mov	fp, r1
 8007f66:	2300      	movs	r3, #0
 8007f68:	2502      	movs	r5, #2
 8007f6a:	2e00      	cmp	r6, #0
 8007f6c:	d17a      	bne.n	8008064 <_dtoa_r+0x4c4>
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d1d3      	bne.n	8007f1a <_dtoa_r+0x37a>
 8007f72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	f000 8082 	beq.w	800807e <_dtoa_r+0x4de>
 8007f7a:	4b91      	ldr	r3, [pc, #580]	; (80081c0 <_dtoa_r+0x620>)
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	4650      	mov	r0, sl
 8007f80:	4659      	mov	r1, fp
 8007f82:	f7f8 fdbb 	bl	8000afc <__aeabi_dcmplt>
 8007f86:	2800      	cmp	r0, #0
 8007f88:	d079      	beq.n	800807e <_dtoa_r+0x4de>
 8007f8a:	9b03      	ldr	r3, [sp, #12]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d076      	beq.n	800807e <_dtoa_r+0x4de>
 8007f90:	9b02      	ldr	r3, [sp, #8]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	dd36      	ble.n	8008004 <_dtoa_r+0x464>
 8007f96:	9b00      	ldr	r3, [sp, #0]
 8007f98:	4650      	mov	r0, sl
 8007f9a:	4659      	mov	r1, fp
 8007f9c:	1e5f      	subs	r7, r3, #1
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	4b88      	ldr	r3, [pc, #544]	; (80081c4 <_dtoa_r+0x624>)
 8007fa2:	f7f8 fb39 	bl	8000618 <__aeabi_dmul>
 8007fa6:	9e02      	ldr	r6, [sp, #8]
 8007fa8:	4682      	mov	sl, r0
 8007faa:	468b      	mov	fp, r1
 8007fac:	3501      	adds	r5, #1
 8007fae:	4628      	mov	r0, r5
 8007fb0:	f7f8 fac8 	bl	8000544 <__aeabi_i2d>
 8007fb4:	4652      	mov	r2, sl
 8007fb6:	465b      	mov	r3, fp
 8007fb8:	f7f8 fb2e 	bl	8000618 <__aeabi_dmul>
 8007fbc:	4b82      	ldr	r3, [pc, #520]	; (80081c8 <_dtoa_r+0x628>)
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	f7f8 f974 	bl	80002ac <__adddf3>
 8007fc4:	46d0      	mov	r8, sl
 8007fc6:	46d9      	mov	r9, fp
 8007fc8:	4682      	mov	sl, r0
 8007fca:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8007fce:	2e00      	cmp	r6, #0
 8007fd0:	d158      	bne.n	8008084 <_dtoa_r+0x4e4>
 8007fd2:	4b7e      	ldr	r3, [pc, #504]	; (80081cc <_dtoa_r+0x62c>)
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	4640      	mov	r0, r8
 8007fd8:	4649      	mov	r1, r9
 8007fda:	f7f8 f965 	bl	80002a8 <__aeabi_dsub>
 8007fde:	4652      	mov	r2, sl
 8007fe0:	465b      	mov	r3, fp
 8007fe2:	4680      	mov	r8, r0
 8007fe4:	4689      	mov	r9, r1
 8007fe6:	f7f8 fda7 	bl	8000b38 <__aeabi_dcmpgt>
 8007fea:	2800      	cmp	r0, #0
 8007fec:	f040 8295 	bne.w	800851a <_dtoa_r+0x97a>
 8007ff0:	4652      	mov	r2, sl
 8007ff2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007ff6:	4640      	mov	r0, r8
 8007ff8:	4649      	mov	r1, r9
 8007ffa:	f7f8 fd7f 	bl	8000afc <__aeabi_dcmplt>
 8007ffe:	2800      	cmp	r0, #0
 8008000:	f040 8289 	bne.w	8008516 <_dtoa_r+0x976>
 8008004:	ec5b ab19 	vmov	sl, fp, d9
 8008008:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800800a:	2b00      	cmp	r3, #0
 800800c:	f2c0 8148 	blt.w	80082a0 <_dtoa_r+0x700>
 8008010:	9a00      	ldr	r2, [sp, #0]
 8008012:	2a0e      	cmp	r2, #14
 8008014:	f300 8144 	bgt.w	80082a0 <_dtoa_r+0x700>
 8008018:	4b67      	ldr	r3, [pc, #412]	; (80081b8 <_dtoa_r+0x618>)
 800801a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800801e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008022:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008024:	2b00      	cmp	r3, #0
 8008026:	f280 80d5 	bge.w	80081d4 <_dtoa_r+0x634>
 800802a:	9b03      	ldr	r3, [sp, #12]
 800802c:	2b00      	cmp	r3, #0
 800802e:	f300 80d1 	bgt.w	80081d4 <_dtoa_r+0x634>
 8008032:	f040 826f 	bne.w	8008514 <_dtoa_r+0x974>
 8008036:	4b65      	ldr	r3, [pc, #404]	; (80081cc <_dtoa_r+0x62c>)
 8008038:	2200      	movs	r2, #0
 800803a:	4640      	mov	r0, r8
 800803c:	4649      	mov	r1, r9
 800803e:	f7f8 faeb 	bl	8000618 <__aeabi_dmul>
 8008042:	4652      	mov	r2, sl
 8008044:	465b      	mov	r3, fp
 8008046:	f7f8 fd6d 	bl	8000b24 <__aeabi_dcmpge>
 800804a:	9e03      	ldr	r6, [sp, #12]
 800804c:	4637      	mov	r7, r6
 800804e:	2800      	cmp	r0, #0
 8008050:	f040 8245 	bne.w	80084de <_dtoa_r+0x93e>
 8008054:	9d01      	ldr	r5, [sp, #4]
 8008056:	2331      	movs	r3, #49	; 0x31
 8008058:	f805 3b01 	strb.w	r3, [r5], #1
 800805c:	9b00      	ldr	r3, [sp, #0]
 800805e:	3301      	adds	r3, #1
 8008060:	9300      	str	r3, [sp, #0]
 8008062:	e240      	b.n	80084e6 <_dtoa_r+0x946>
 8008064:	07f2      	lsls	r2, r6, #31
 8008066:	d505      	bpl.n	8008074 <_dtoa_r+0x4d4>
 8008068:	e9d7 2300 	ldrd	r2, r3, [r7]
 800806c:	f7f8 fad4 	bl	8000618 <__aeabi_dmul>
 8008070:	3501      	adds	r5, #1
 8008072:	2301      	movs	r3, #1
 8008074:	1076      	asrs	r6, r6, #1
 8008076:	3708      	adds	r7, #8
 8008078:	e777      	b.n	8007f6a <_dtoa_r+0x3ca>
 800807a:	2502      	movs	r5, #2
 800807c:	e779      	b.n	8007f72 <_dtoa_r+0x3d2>
 800807e:	9f00      	ldr	r7, [sp, #0]
 8008080:	9e03      	ldr	r6, [sp, #12]
 8008082:	e794      	b.n	8007fae <_dtoa_r+0x40e>
 8008084:	9901      	ldr	r1, [sp, #4]
 8008086:	4b4c      	ldr	r3, [pc, #304]	; (80081b8 <_dtoa_r+0x618>)
 8008088:	4431      	add	r1, r6
 800808a:	910d      	str	r1, [sp, #52]	; 0x34
 800808c:	9908      	ldr	r1, [sp, #32]
 800808e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008092:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008096:	2900      	cmp	r1, #0
 8008098:	d043      	beq.n	8008122 <_dtoa_r+0x582>
 800809a:	494d      	ldr	r1, [pc, #308]	; (80081d0 <_dtoa_r+0x630>)
 800809c:	2000      	movs	r0, #0
 800809e:	f7f8 fbe5 	bl	800086c <__aeabi_ddiv>
 80080a2:	4652      	mov	r2, sl
 80080a4:	465b      	mov	r3, fp
 80080a6:	f7f8 f8ff 	bl	80002a8 <__aeabi_dsub>
 80080aa:	9d01      	ldr	r5, [sp, #4]
 80080ac:	4682      	mov	sl, r0
 80080ae:	468b      	mov	fp, r1
 80080b0:	4649      	mov	r1, r9
 80080b2:	4640      	mov	r0, r8
 80080b4:	f7f8 fd60 	bl	8000b78 <__aeabi_d2iz>
 80080b8:	4606      	mov	r6, r0
 80080ba:	f7f8 fa43 	bl	8000544 <__aeabi_i2d>
 80080be:	4602      	mov	r2, r0
 80080c0:	460b      	mov	r3, r1
 80080c2:	4640      	mov	r0, r8
 80080c4:	4649      	mov	r1, r9
 80080c6:	f7f8 f8ef 	bl	80002a8 <__aeabi_dsub>
 80080ca:	3630      	adds	r6, #48	; 0x30
 80080cc:	f805 6b01 	strb.w	r6, [r5], #1
 80080d0:	4652      	mov	r2, sl
 80080d2:	465b      	mov	r3, fp
 80080d4:	4680      	mov	r8, r0
 80080d6:	4689      	mov	r9, r1
 80080d8:	f7f8 fd10 	bl	8000afc <__aeabi_dcmplt>
 80080dc:	2800      	cmp	r0, #0
 80080de:	d163      	bne.n	80081a8 <_dtoa_r+0x608>
 80080e0:	4642      	mov	r2, r8
 80080e2:	464b      	mov	r3, r9
 80080e4:	4936      	ldr	r1, [pc, #216]	; (80081c0 <_dtoa_r+0x620>)
 80080e6:	2000      	movs	r0, #0
 80080e8:	f7f8 f8de 	bl	80002a8 <__aeabi_dsub>
 80080ec:	4652      	mov	r2, sl
 80080ee:	465b      	mov	r3, fp
 80080f0:	f7f8 fd04 	bl	8000afc <__aeabi_dcmplt>
 80080f4:	2800      	cmp	r0, #0
 80080f6:	f040 80b5 	bne.w	8008264 <_dtoa_r+0x6c4>
 80080fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80080fc:	429d      	cmp	r5, r3
 80080fe:	d081      	beq.n	8008004 <_dtoa_r+0x464>
 8008100:	4b30      	ldr	r3, [pc, #192]	; (80081c4 <_dtoa_r+0x624>)
 8008102:	2200      	movs	r2, #0
 8008104:	4650      	mov	r0, sl
 8008106:	4659      	mov	r1, fp
 8008108:	f7f8 fa86 	bl	8000618 <__aeabi_dmul>
 800810c:	4b2d      	ldr	r3, [pc, #180]	; (80081c4 <_dtoa_r+0x624>)
 800810e:	4682      	mov	sl, r0
 8008110:	468b      	mov	fp, r1
 8008112:	4640      	mov	r0, r8
 8008114:	4649      	mov	r1, r9
 8008116:	2200      	movs	r2, #0
 8008118:	f7f8 fa7e 	bl	8000618 <__aeabi_dmul>
 800811c:	4680      	mov	r8, r0
 800811e:	4689      	mov	r9, r1
 8008120:	e7c6      	b.n	80080b0 <_dtoa_r+0x510>
 8008122:	4650      	mov	r0, sl
 8008124:	4659      	mov	r1, fp
 8008126:	f7f8 fa77 	bl	8000618 <__aeabi_dmul>
 800812a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800812c:	9d01      	ldr	r5, [sp, #4]
 800812e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008130:	4682      	mov	sl, r0
 8008132:	468b      	mov	fp, r1
 8008134:	4649      	mov	r1, r9
 8008136:	4640      	mov	r0, r8
 8008138:	f7f8 fd1e 	bl	8000b78 <__aeabi_d2iz>
 800813c:	4606      	mov	r6, r0
 800813e:	f7f8 fa01 	bl	8000544 <__aeabi_i2d>
 8008142:	3630      	adds	r6, #48	; 0x30
 8008144:	4602      	mov	r2, r0
 8008146:	460b      	mov	r3, r1
 8008148:	4640      	mov	r0, r8
 800814a:	4649      	mov	r1, r9
 800814c:	f7f8 f8ac 	bl	80002a8 <__aeabi_dsub>
 8008150:	f805 6b01 	strb.w	r6, [r5], #1
 8008154:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008156:	429d      	cmp	r5, r3
 8008158:	4680      	mov	r8, r0
 800815a:	4689      	mov	r9, r1
 800815c:	f04f 0200 	mov.w	r2, #0
 8008160:	d124      	bne.n	80081ac <_dtoa_r+0x60c>
 8008162:	4b1b      	ldr	r3, [pc, #108]	; (80081d0 <_dtoa_r+0x630>)
 8008164:	4650      	mov	r0, sl
 8008166:	4659      	mov	r1, fp
 8008168:	f7f8 f8a0 	bl	80002ac <__adddf3>
 800816c:	4602      	mov	r2, r0
 800816e:	460b      	mov	r3, r1
 8008170:	4640      	mov	r0, r8
 8008172:	4649      	mov	r1, r9
 8008174:	f7f8 fce0 	bl	8000b38 <__aeabi_dcmpgt>
 8008178:	2800      	cmp	r0, #0
 800817a:	d173      	bne.n	8008264 <_dtoa_r+0x6c4>
 800817c:	4652      	mov	r2, sl
 800817e:	465b      	mov	r3, fp
 8008180:	4913      	ldr	r1, [pc, #76]	; (80081d0 <_dtoa_r+0x630>)
 8008182:	2000      	movs	r0, #0
 8008184:	f7f8 f890 	bl	80002a8 <__aeabi_dsub>
 8008188:	4602      	mov	r2, r0
 800818a:	460b      	mov	r3, r1
 800818c:	4640      	mov	r0, r8
 800818e:	4649      	mov	r1, r9
 8008190:	f7f8 fcb4 	bl	8000afc <__aeabi_dcmplt>
 8008194:	2800      	cmp	r0, #0
 8008196:	f43f af35 	beq.w	8008004 <_dtoa_r+0x464>
 800819a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800819c:	1e6b      	subs	r3, r5, #1
 800819e:	930f      	str	r3, [sp, #60]	; 0x3c
 80081a0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80081a4:	2b30      	cmp	r3, #48	; 0x30
 80081a6:	d0f8      	beq.n	800819a <_dtoa_r+0x5fa>
 80081a8:	9700      	str	r7, [sp, #0]
 80081aa:	e049      	b.n	8008240 <_dtoa_r+0x6a0>
 80081ac:	4b05      	ldr	r3, [pc, #20]	; (80081c4 <_dtoa_r+0x624>)
 80081ae:	f7f8 fa33 	bl	8000618 <__aeabi_dmul>
 80081b2:	4680      	mov	r8, r0
 80081b4:	4689      	mov	r9, r1
 80081b6:	e7bd      	b.n	8008134 <_dtoa_r+0x594>
 80081b8:	0800bea8 	.word	0x0800bea8
 80081bc:	0800be80 	.word	0x0800be80
 80081c0:	3ff00000 	.word	0x3ff00000
 80081c4:	40240000 	.word	0x40240000
 80081c8:	401c0000 	.word	0x401c0000
 80081cc:	40140000 	.word	0x40140000
 80081d0:	3fe00000 	.word	0x3fe00000
 80081d4:	9d01      	ldr	r5, [sp, #4]
 80081d6:	4656      	mov	r6, sl
 80081d8:	465f      	mov	r7, fp
 80081da:	4642      	mov	r2, r8
 80081dc:	464b      	mov	r3, r9
 80081de:	4630      	mov	r0, r6
 80081e0:	4639      	mov	r1, r7
 80081e2:	f7f8 fb43 	bl	800086c <__aeabi_ddiv>
 80081e6:	f7f8 fcc7 	bl	8000b78 <__aeabi_d2iz>
 80081ea:	4682      	mov	sl, r0
 80081ec:	f7f8 f9aa 	bl	8000544 <__aeabi_i2d>
 80081f0:	4642      	mov	r2, r8
 80081f2:	464b      	mov	r3, r9
 80081f4:	f7f8 fa10 	bl	8000618 <__aeabi_dmul>
 80081f8:	4602      	mov	r2, r0
 80081fa:	460b      	mov	r3, r1
 80081fc:	4630      	mov	r0, r6
 80081fe:	4639      	mov	r1, r7
 8008200:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008204:	f7f8 f850 	bl	80002a8 <__aeabi_dsub>
 8008208:	f805 6b01 	strb.w	r6, [r5], #1
 800820c:	9e01      	ldr	r6, [sp, #4]
 800820e:	9f03      	ldr	r7, [sp, #12]
 8008210:	1bae      	subs	r6, r5, r6
 8008212:	42b7      	cmp	r7, r6
 8008214:	4602      	mov	r2, r0
 8008216:	460b      	mov	r3, r1
 8008218:	d135      	bne.n	8008286 <_dtoa_r+0x6e6>
 800821a:	f7f8 f847 	bl	80002ac <__adddf3>
 800821e:	4642      	mov	r2, r8
 8008220:	464b      	mov	r3, r9
 8008222:	4606      	mov	r6, r0
 8008224:	460f      	mov	r7, r1
 8008226:	f7f8 fc87 	bl	8000b38 <__aeabi_dcmpgt>
 800822a:	b9d0      	cbnz	r0, 8008262 <_dtoa_r+0x6c2>
 800822c:	4642      	mov	r2, r8
 800822e:	464b      	mov	r3, r9
 8008230:	4630      	mov	r0, r6
 8008232:	4639      	mov	r1, r7
 8008234:	f7f8 fc58 	bl	8000ae8 <__aeabi_dcmpeq>
 8008238:	b110      	cbz	r0, 8008240 <_dtoa_r+0x6a0>
 800823a:	f01a 0f01 	tst.w	sl, #1
 800823e:	d110      	bne.n	8008262 <_dtoa_r+0x6c2>
 8008240:	4620      	mov	r0, r4
 8008242:	ee18 1a10 	vmov	r1, s16
 8008246:	f000 fb09 	bl	800885c <_Bfree>
 800824a:	2300      	movs	r3, #0
 800824c:	9800      	ldr	r0, [sp, #0]
 800824e:	702b      	strb	r3, [r5, #0]
 8008250:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008252:	3001      	adds	r0, #1
 8008254:	6018      	str	r0, [r3, #0]
 8008256:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008258:	2b00      	cmp	r3, #0
 800825a:	f43f acf1 	beq.w	8007c40 <_dtoa_r+0xa0>
 800825e:	601d      	str	r5, [r3, #0]
 8008260:	e4ee      	b.n	8007c40 <_dtoa_r+0xa0>
 8008262:	9f00      	ldr	r7, [sp, #0]
 8008264:	462b      	mov	r3, r5
 8008266:	461d      	mov	r5, r3
 8008268:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800826c:	2a39      	cmp	r2, #57	; 0x39
 800826e:	d106      	bne.n	800827e <_dtoa_r+0x6de>
 8008270:	9a01      	ldr	r2, [sp, #4]
 8008272:	429a      	cmp	r2, r3
 8008274:	d1f7      	bne.n	8008266 <_dtoa_r+0x6c6>
 8008276:	9901      	ldr	r1, [sp, #4]
 8008278:	2230      	movs	r2, #48	; 0x30
 800827a:	3701      	adds	r7, #1
 800827c:	700a      	strb	r2, [r1, #0]
 800827e:	781a      	ldrb	r2, [r3, #0]
 8008280:	3201      	adds	r2, #1
 8008282:	701a      	strb	r2, [r3, #0]
 8008284:	e790      	b.n	80081a8 <_dtoa_r+0x608>
 8008286:	4ba6      	ldr	r3, [pc, #664]	; (8008520 <_dtoa_r+0x980>)
 8008288:	2200      	movs	r2, #0
 800828a:	f7f8 f9c5 	bl	8000618 <__aeabi_dmul>
 800828e:	2200      	movs	r2, #0
 8008290:	2300      	movs	r3, #0
 8008292:	4606      	mov	r6, r0
 8008294:	460f      	mov	r7, r1
 8008296:	f7f8 fc27 	bl	8000ae8 <__aeabi_dcmpeq>
 800829a:	2800      	cmp	r0, #0
 800829c:	d09d      	beq.n	80081da <_dtoa_r+0x63a>
 800829e:	e7cf      	b.n	8008240 <_dtoa_r+0x6a0>
 80082a0:	9a08      	ldr	r2, [sp, #32]
 80082a2:	2a00      	cmp	r2, #0
 80082a4:	f000 80d7 	beq.w	8008456 <_dtoa_r+0x8b6>
 80082a8:	9a06      	ldr	r2, [sp, #24]
 80082aa:	2a01      	cmp	r2, #1
 80082ac:	f300 80ba 	bgt.w	8008424 <_dtoa_r+0x884>
 80082b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80082b2:	2a00      	cmp	r2, #0
 80082b4:	f000 80b2 	beq.w	800841c <_dtoa_r+0x87c>
 80082b8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80082bc:	9e07      	ldr	r6, [sp, #28]
 80082be:	9d04      	ldr	r5, [sp, #16]
 80082c0:	9a04      	ldr	r2, [sp, #16]
 80082c2:	441a      	add	r2, r3
 80082c4:	9204      	str	r2, [sp, #16]
 80082c6:	9a05      	ldr	r2, [sp, #20]
 80082c8:	2101      	movs	r1, #1
 80082ca:	441a      	add	r2, r3
 80082cc:	4620      	mov	r0, r4
 80082ce:	9205      	str	r2, [sp, #20]
 80082d0:	f000 fb7c 	bl	80089cc <__i2b>
 80082d4:	4607      	mov	r7, r0
 80082d6:	2d00      	cmp	r5, #0
 80082d8:	dd0c      	ble.n	80082f4 <_dtoa_r+0x754>
 80082da:	9b05      	ldr	r3, [sp, #20]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	dd09      	ble.n	80082f4 <_dtoa_r+0x754>
 80082e0:	42ab      	cmp	r3, r5
 80082e2:	9a04      	ldr	r2, [sp, #16]
 80082e4:	bfa8      	it	ge
 80082e6:	462b      	movge	r3, r5
 80082e8:	1ad2      	subs	r2, r2, r3
 80082ea:	9204      	str	r2, [sp, #16]
 80082ec:	9a05      	ldr	r2, [sp, #20]
 80082ee:	1aed      	subs	r5, r5, r3
 80082f0:	1ad3      	subs	r3, r2, r3
 80082f2:	9305      	str	r3, [sp, #20]
 80082f4:	9b07      	ldr	r3, [sp, #28]
 80082f6:	b31b      	cbz	r3, 8008340 <_dtoa_r+0x7a0>
 80082f8:	9b08      	ldr	r3, [sp, #32]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	f000 80af 	beq.w	800845e <_dtoa_r+0x8be>
 8008300:	2e00      	cmp	r6, #0
 8008302:	dd13      	ble.n	800832c <_dtoa_r+0x78c>
 8008304:	4639      	mov	r1, r7
 8008306:	4632      	mov	r2, r6
 8008308:	4620      	mov	r0, r4
 800830a:	f000 fc1f 	bl	8008b4c <__pow5mult>
 800830e:	ee18 2a10 	vmov	r2, s16
 8008312:	4601      	mov	r1, r0
 8008314:	4607      	mov	r7, r0
 8008316:	4620      	mov	r0, r4
 8008318:	f000 fb6e 	bl	80089f8 <__multiply>
 800831c:	ee18 1a10 	vmov	r1, s16
 8008320:	4680      	mov	r8, r0
 8008322:	4620      	mov	r0, r4
 8008324:	f000 fa9a 	bl	800885c <_Bfree>
 8008328:	ee08 8a10 	vmov	s16, r8
 800832c:	9b07      	ldr	r3, [sp, #28]
 800832e:	1b9a      	subs	r2, r3, r6
 8008330:	d006      	beq.n	8008340 <_dtoa_r+0x7a0>
 8008332:	ee18 1a10 	vmov	r1, s16
 8008336:	4620      	mov	r0, r4
 8008338:	f000 fc08 	bl	8008b4c <__pow5mult>
 800833c:	ee08 0a10 	vmov	s16, r0
 8008340:	2101      	movs	r1, #1
 8008342:	4620      	mov	r0, r4
 8008344:	f000 fb42 	bl	80089cc <__i2b>
 8008348:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800834a:	2b00      	cmp	r3, #0
 800834c:	4606      	mov	r6, r0
 800834e:	f340 8088 	ble.w	8008462 <_dtoa_r+0x8c2>
 8008352:	461a      	mov	r2, r3
 8008354:	4601      	mov	r1, r0
 8008356:	4620      	mov	r0, r4
 8008358:	f000 fbf8 	bl	8008b4c <__pow5mult>
 800835c:	9b06      	ldr	r3, [sp, #24]
 800835e:	2b01      	cmp	r3, #1
 8008360:	4606      	mov	r6, r0
 8008362:	f340 8081 	ble.w	8008468 <_dtoa_r+0x8c8>
 8008366:	f04f 0800 	mov.w	r8, #0
 800836a:	6933      	ldr	r3, [r6, #16]
 800836c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008370:	6918      	ldr	r0, [r3, #16]
 8008372:	f000 fadb 	bl	800892c <__hi0bits>
 8008376:	f1c0 0020 	rsb	r0, r0, #32
 800837a:	9b05      	ldr	r3, [sp, #20]
 800837c:	4418      	add	r0, r3
 800837e:	f010 001f 	ands.w	r0, r0, #31
 8008382:	f000 8092 	beq.w	80084aa <_dtoa_r+0x90a>
 8008386:	f1c0 0320 	rsb	r3, r0, #32
 800838a:	2b04      	cmp	r3, #4
 800838c:	f340 808a 	ble.w	80084a4 <_dtoa_r+0x904>
 8008390:	f1c0 001c 	rsb	r0, r0, #28
 8008394:	9b04      	ldr	r3, [sp, #16]
 8008396:	4403      	add	r3, r0
 8008398:	9304      	str	r3, [sp, #16]
 800839a:	9b05      	ldr	r3, [sp, #20]
 800839c:	4403      	add	r3, r0
 800839e:	4405      	add	r5, r0
 80083a0:	9305      	str	r3, [sp, #20]
 80083a2:	9b04      	ldr	r3, [sp, #16]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	dd07      	ble.n	80083b8 <_dtoa_r+0x818>
 80083a8:	ee18 1a10 	vmov	r1, s16
 80083ac:	461a      	mov	r2, r3
 80083ae:	4620      	mov	r0, r4
 80083b0:	f000 fc26 	bl	8008c00 <__lshift>
 80083b4:	ee08 0a10 	vmov	s16, r0
 80083b8:	9b05      	ldr	r3, [sp, #20]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	dd05      	ble.n	80083ca <_dtoa_r+0x82a>
 80083be:	4631      	mov	r1, r6
 80083c0:	461a      	mov	r2, r3
 80083c2:	4620      	mov	r0, r4
 80083c4:	f000 fc1c 	bl	8008c00 <__lshift>
 80083c8:	4606      	mov	r6, r0
 80083ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d06e      	beq.n	80084ae <_dtoa_r+0x90e>
 80083d0:	ee18 0a10 	vmov	r0, s16
 80083d4:	4631      	mov	r1, r6
 80083d6:	f000 fc83 	bl	8008ce0 <__mcmp>
 80083da:	2800      	cmp	r0, #0
 80083dc:	da67      	bge.n	80084ae <_dtoa_r+0x90e>
 80083de:	9b00      	ldr	r3, [sp, #0]
 80083e0:	3b01      	subs	r3, #1
 80083e2:	ee18 1a10 	vmov	r1, s16
 80083e6:	9300      	str	r3, [sp, #0]
 80083e8:	220a      	movs	r2, #10
 80083ea:	2300      	movs	r3, #0
 80083ec:	4620      	mov	r0, r4
 80083ee:	f000 fa57 	bl	80088a0 <__multadd>
 80083f2:	9b08      	ldr	r3, [sp, #32]
 80083f4:	ee08 0a10 	vmov	s16, r0
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	f000 81b1 	beq.w	8008760 <_dtoa_r+0xbc0>
 80083fe:	2300      	movs	r3, #0
 8008400:	4639      	mov	r1, r7
 8008402:	220a      	movs	r2, #10
 8008404:	4620      	mov	r0, r4
 8008406:	f000 fa4b 	bl	80088a0 <__multadd>
 800840a:	9b02      	ldr	r3, [sp, #8]
 800840c:	2b00      	cmp	r3, #0
 800840e:	4607      	mov	r7, r0
 8008410:	f300 808e 	bgt.w	8008530 <_dtoa_r+0x990>
 8008414:	9b06      	ldr	r3, [sp, #24]
 8008416:	2b02      	cmp	r3, #2
 8008418:	dc51      	bgt.n	80084be <_dtoa_r+0x91e>
 800841a:	e089      	b.n	8008530 <_dtoa_r+0x990>
 800841c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800841e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008422:	e74b      	b.n	80082bc <_dtoa_r+0x71c>
 8008424:	9b03      	ldr	r3, [sp, #12]
 8008426:	1e5e      	subs	r6, r3, #1
 8008428:	9b07      	ldr	r3, [sp, #28]
 800842a:	42b3      	cmp	r3, r6
 800842c:	bfbf      	itttt	lt
 800842e:	9b07      	ldrlt	r3, [sp, #28]
 8008430:	9607      	strlt	r6, [sp, #28]
 8008432:	1af2      	sublt	r2, r6, r3
 8008434:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008436:	bfb6      	itet	lt
 8008438:	189b      	addlt	r3, r3, r2
 800843a:	1b9e      	subge	r6, r3, r6
 800843c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800843e:	9b03      	ldr	r3, [sp, #12]
 8008440:	bfb8      	it	lt
 8008442:	2600      	movlt	r6, #0
 8008444:	2b00      	cmp	r3, #0
 8008446:	bfb7      	itett	lt
 8008448:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800844c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008450:	1a9d      	sublt	r5, r3, r2
 8008452:	2300      	movlt	r3, #0
 8008454:	e734      	b.n	80082c0 <_dtoa_r+0x720>
 8008456:	9e07      	ldr	r6, [sp, #28]
 8008458:	9d04      	ldr	r5, [sp, #16]
 800845a:	9f08      	ldr	r7, [sp, #32]
 800845c:	e73b      	b.n	80082d6 <_dtoa_r+0x736>
 800845e:	9a07      	ldr	r2, [sp, #28]
 8008460:	e767      	b.n	8008332 <_dtoa_r+0x792>
 8008462:	9b06      	ldr	r3, [sp, #24]
 8008464:	2b01      	cmp	r3, #1
 8008466:	dc18      	bgt.n	800849a <_dtoa_r+0x8fa>
 8008468:	f1ba 0f00 	cmp.w	sl, #0
 800846c:	d115      	bne.n	800849a <_dtoa_r+0x8fa>
 800846e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008472:	b993      	cbnz	r3, 800849a <_dtoa_r+0x8fa>
 8008474:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008478:	0d1b      	lsrs	r3, r3, #20
 800847a:	051b      	lsls	r3, r3, #20
 800847c:	b183      	cbz	r3, 80084a0 <_dtoa_r+0x900>
 800847e:	9b04      	ldr	r3, [sp, #16]
 8008480:	3301      	adds	r3, #1
 8008482:	9304      	str	r3, [sp, #16]
 8008484:	9b05      	ldr	r3, [sp, #20]
 8008486:	3301      	adds	r3, #1
 8008488:	9305      	str	r3, [sp, #20]
 800848a:	f04f 0801 	mov.w	r8, #1
 800848e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008490:	2b00      	cmp	r3, #0
 8008492:	f47f af6a 	bne.w	800836a <_dtoa_r+0x7ca>
 8008496:	2001      	movs	r0, #1
 8008498:	e76f      	b.n	800837a <_dtoa_r+0x7da>
 800849a:	f04f 0800 	mov.w	r8, #0
 800849e:	e7f6      	b.n	800848e <_dtoa_r+0x8ee>
 80084a0:	4698      	mov	r8, r3
 80084a2:	e7f4      	b.n	800848e <_dtoa_r+0x8ee>
 80084a4:	f43f af7d 	beq.w	80083a2 <_dtoa_r+0x802>
 80084a8:	4618      	mov	r0, r3
 80084aa:	301c      	adds	r0, #28
 80084ac:	e772      	b.n	8008394 <_dtoa_r+0x7f4>
 80084ae:	9b03      	ldr	r3, [sp, #12]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	dc37      	bgt.n	8008524 <_dtoa_r+0x984>
 80084b4:	9b06      	ldr	r3, [sp, #24]
 80084b6:	2b02      	cmp	r3, #2
 80084b8:	dd34      	ble.n	8008524 <_dtoa_r+0x984>
 80084ba:	9b03      	ldr	r3, [sp, #12]
 80084bc:	9302      	str	r3, [sp, #8]
 80084be:	9b02      	ldr	r3, [sp, #8]
 80084c0:	b96b      	cbnz	r3, 80084de <_dtoa_r+0x93e>
 80084c2:	4631      	mov	r1, r6
 80084c4:	2205      	movs	r2, #5
 80084c6:	4620      	mov	r0, r4
 80084c8:	f000 f9ea 	bl	80088a0 <__multadd>
 80084cc:	4601      	mov	r1, r0
 80084ce:	4606      	mov	r6, r0
 80084d0:	ee18 0a10 	vmov	r0, s16
 80084d4:	f000 fc04 	bl	8008ce0 <__mcmp>
 80084d8:	2800      	cmp	r0, #0
 80084da:	f73f adbb 	bgt.w	8008054 <_dtoa_r+0x4b4>
 80084de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084e0:	9d01      	ldr	r5, [sp, #4]
 80084e2:	43db      	mvns	r3, r3
 80084e4:	9300      	str	r3, [sp, #0]
 80084e6:	f04f 0800 	mov.w	r8, #0
 80084ea:	4631      	mov	r1, r6
 80084ec:	4620      	mov	r0, r4
 80084ee:	f000 f9b5 	bl	800885c <_Bfree>
 80084f2:	2f00      	cmp	r7, #0
 80084f4:	f43f aea4 	beq.w	8008240 <_dtoa_r+0x6a0>
 80084f8:	f1b8 0f00 	cmp.w	r8, #0
 80084fc:	d005      	beq.n	800850a <_dtoa_r+0x96a>
 80084fe:	45b8      	cmp	r8, r7
 8008500:	d003      	beq.n	800850a <_dtoa_r+0x96a>
 8008502:	4641      	mov	r1, r8
 8008504:	4620      	mov	r0, r4
 8008506:	f000 f9a9 	bl	800885c <_Bfree>
 800850a:	4639      	mov	r1, r7
 800850c:	4620      	mov	r0, r4
 800850e:	f000 f9a5 	bl	800885c <_Bfree>
 8008512:	e695      	b.n	8008240 <_dtoa_r+0x6a0>
 8008514:	2600      	movs	r6, #0
 8008516:	4637      	mov	r7, r6
 8008518:	e7e1      	b.n	80084de <_dtoa_r+0x93e>
 800851a:	9700      	str	r7, [sp, #0]
 800851c:	4637      	mov	r7, r6
 800851e:	e599      	b.n	8008054 <_dtoa_r+0x4b4>
 8008520:	40240000 	.word	0x40240000
 8008524:	9b08      	ldr	r3, [sp, #32]
 8008526:	2b00      	cmp	r3, #0
 8008528:	f000 80ca 	beq.w	80086c0 <_dtoa_r+0xb20>
 800852c:	9b03      	ldr	r3, [sp, #12]
 800852e:	9302      	str	r3, [sp, #8]
 8008530:	2d00      	cmp	r5, #0
 8008532:	dd05      	ble.n	8008540 <_dtoa_r+0x9a0>
 8008534:	4639      	mov	r1, r7
 8008536:	462a      	mov	r2, r5
 8008538:	4620      	mov	r0, r4
 800853a:	f000 fb61 	bl	8008c00 <__lshift>
 800853e:	4607      	mov	r7, r0
 8008540:	f1b8 0f00 	cmp.w	r8, #0
 8008544:	d05b      	beq.n	80085fe <_dtoa_r+0xa5e>
 8008546:	6879      	ldr	r1, [r7, #4]
 8008548:	4620      	mov	r0, r4
 800854a:	f000 f947 	bl	80087dc <_Balloc>
 800854e:	4605      	mov	r5, r0
 8008550:	b928      	cbnz	r0, 800855e <_dtoa_r+0x9be>
 8008552:	4b87      	ldr	r3, [pc, #540]	; (8008770 <_dtoa_r+0xbd0>)
 8008554:	4602      	mov	r2, r0
 8008556:	f240 21ea 	movw	r1, #746	; 0x2ea
 800855a:	f7ff bb3b 	b.w	8007bd4 <_dtoa_r+0x34>
 800855e:	693a      	ldr	r2, [r7, #16]
 8008560:	3202      	adds	r2, #2
 8008562:	0092      	lsls	r2, r2, #2
 8008564:	f107 010c 	add.w	r1, r7, #12
 8008568:	300c      	adds	r0, #12
 800856a:	f7fe fd55 	bl	8007018 <memcpy>
 800856e:	2201      	movs	r2, #1
 8008570:	4629      	mov	r1, r5
 8008572:	4620      	mov	r0, r4
 8008574:	f000 fb44 	bl	8008c00 <__lshift>
 8008578:	9b01      	ldr	r3, [sp, #4]
 800857a:	f103 0901 	add.w	r9, r3, #1
 800857e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008582:	4413      	add	r3, r2
 8008584:	9305      	str	r3, [sp, #20]
 8008586:	f00a 0301 	and.w	r3, sl, #1
 800858a:	46b8      	mov	r8, r7
 800858c:	9304      	str	r3, [sp, #16]
 800858e:	4607      	mov	r7, r0
 8008590:	4631      	mov	r1, r6
 8008592:	ee18 0a10 	vmov	r0, s16
 8008596:	f7ff fa75 	bl	8007a84 <quorem>
 800859a:	4641      	mov	r1, r8
 800859c:	9002      	str	r0, [sp, #8]
 800859e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80085a2:	ee18 0a10 	vmov	r0, s16
 80085a6:	f000 fb9b 	bl	8008ce0 <__mcmp>
 80085aa:	463a      	mov	r2, r7
 80085ac:	9003      	str	r0, [sp, #12]
 80085ae:	4631      	mov	r1, r6
 80085b0:	4620      	mov	r0, r4
 80085b2:	f000 fbb1 	bl	8008d18 <__mdiff>
 80085b6:	68c2      	ldr	r2, [r0, #12]
 80085b8:	f109 3bff 	add.w	fp, r9, #4294967295
 80085bc:	4605      	mov	r5, r0
 80085be:	bb02      	cbnz	r2, 8008602 <_dtoa_r+0xa62>
 80085c0:	4601      	mov	r1, r0
 80085c2:	ee18 0a10 	vmov	r0, s16
 80085c6:	f000 fb8b 	bl	8008ce0 <__mcmp>
 80085ca:	4602      	mov	r2, r0
 80085cc:	4629      	mov	r1, r5
 80085ce:	4620      	mov	r0, r4
 80085d0:	9207      	str	r2, [sp, #28]
 80085d2:	f000 f943 	bl	800885c <_Bfree>
 80085d6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80085da:	ea43 0102 	orr.w	r1, r3, r2
 80085de:	9b04      	ldr	r3, [sp, #16]
 80085e0:	430b      	orrs	r3, r1
 80085e2:	464d      	mov	r5, r9
 80085e4:	d10f      	bne.n	8008606 <_dtoa_r+0xa66>
 80085e6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80085ea:	d02a      	beq.n	8008642 <_dtoa_r+0xaa2>
 80085ec:	9b03      	ldr	r3, [sp, #12]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	dd02      	ble.n	80085f8 <_dtoa_r+0xa58>
 80085f2:	9b02      	ldr	r3, [sp, #8]
 80085f4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80085f8:	f88b a000 	strb.w	sl, [fp]
 80085fc:	e775      	b.n	80084ea <_dtoa_r+0x94a>
 80085fe:	4638      	mov	r0, r7
 8008600:	e7ba      	b.n	8008578 <_dtoa_r+0x9d8>
 8008602:	2201      	movs	r2, #1
 8008604:	e7e2      	b.n	80085cc <_dtoa_r+0xa2c>
 8008606:	9b03      	ldr	r3, [sp, #12]
 8008608:	2b00      	cmp	r3, #0
 800860a:	db04      	blt.n	8008616 <_dtoa_r+0xa76>
 800860c:	9906      	ldr	r1, [sp, #24]
 800860e:	430b      	orrs	r3, r1
 8008610:	9904      	ldr	r1, [sp, #16]
 8008612:	430b      	orrs	r3, r1
 8008614:	d122      	bne.n	800865c <_dtoa_r+0xabc>
 8008616:	2a00      	cmp	r2, #0
 8008618:	ddee      	ble.n	80085f8 <_dtoa_r+0xa58>
 800861a:	ee18 1a10 	vmov	r1, s16
 800861e:	2201      	movs	r2, #1
 8008620:	4620      	mov	r0, r4
 8008622:	f000 faed 	bl	8008c00 <__lshift>
 8008626:	4631      	mov	r1, r6
 8008628:	ee08 0a10 	vmov	s16, r0
 800862c:	f000 fb58 	bl	8008ce0 <__mcmp>
 8008630:	2800      	cmp	r0, #0
 8008632:	dc03      	bgt.n	800863c <_dtoa_r+0xa9c>
 8008634:	d1e0      	bne.n	80085f8 <_dtoa_r+0xa58>
 8008636:	f01a 0f01 	tst.w	sl, #1
 800863a:	d0dd      	beq.n	80085f8 <_dtoa_r+0xa58>
 800863c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008640:	d1d7      	bne.n	80085f2 <_dtoa_r+0xa52>
 8008642:	2339      	movs	r3, #57	; 0x39
 8008644:	f88b 3000 	strb.w	r3, [fp]
 8008648:	462b      	mov	r3, r5
 800864a:	461d      	mov	r5, r3
 800864c:	3b01      	subs	r3, #1
 800864e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008652:	2a39      	cmp	r2, #57	; 0x39
 8008654:	d071      	beq.n	800873a <_dtoa_r+0xb9a>
 8008656:	3201      	adds	r2, #1
 8008658:	701a      	strb	r2, [r3, #0]
 800865a:	e746      	b.n	80084ea <_dtoa_r+0x94a>
 800865c:	2a00      	cmp	r2, #0
 800865e:	dd07      	ble.n	8008670 <_dtoa_r+0xad0>
 8008660:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008664:	d0ed      	beq.n	8008642 <_dtoa_r+0xaa2>
 8008666:	f10a 0301 	add.w	r3, sl, #1
 800866a:	f88b 3000 	strb.w	r3, [fp]
 800866e:	e73c      	b.n	80084ea <_dtoa_r+0x94a>
 8008670:	9b05      	ldr	r3, [sp, #20]
 8008672:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008676:	4599      	cmp	r9, r3
 8008678:	d047      	beq.n	800870a <_dtoa_r+0xb6a>
 800867a:	ee18 1a10 	vmov	r1, s16
 800867e:	2300      	movs	r3, #0
 8008680:	220a      	movs	r2, #10
 8008682:	4620      	mov	r0, r4
 8008684:	f000 f90c 	bl	80088a0 <__multadd>
 8008688:	45b8      	cmp	r8, r7
 800868a:	ee08 0a10 	vmov	s16, r0
 800868e:	f04f 0300 	mov.w	r3, #0
 8008692:	f04f 020a 	mov.w	r2, #10
 8008696:	4641      	mov	r1, r8
 8008698:	4620      	mov	r0, r4
 800869a:	d106      	bne.n	80086aa <_dtoa_r+0xb0a>
 800869c:	f000 f900 	bl	80088a0 <__multadd>
 80086a0:	4680      	mov	r8, r0
 80086a2:	4607      	mov	r7, r0
 80086a4:	f109 0901 	add.w	r9, r9, #1
 80086a8:	e772      	b.n	8008590 <_dtoa_r+0x9f0>
 80086aa:	f000 f8f9 	bl	80088a0 <__multadd>
 80086ae:	4639      	mov	r1, r7
 80086b0:	4680      	mov	r8, r0
 80086b2:	2300      	movs	r3, #0
 80086b4:	220a      	movs	r2, #10
 80086b6:	4620      	mov	r0, r4
 80086b8:	f000 f8f2 	bl	80088a0 <__multadd>
 80086bc:	4607      	mov	r7, r0
 80086be:	e7f1      	b.n	80086a4 <_dtoa_r+0xb04>
 80086c0:	9b03      	ldr	r3, [sp, #12]
 80086c2:	9302      	str	r3, [sp, #8]
 80086c4:	9d01      	ldr	r5, [sp, #4]
 80086c6:	ee18 0a10 	vmov	r0, s16
 80086ca:	4631      	mov	r1, r6
 80086cc:	f7ff f9da 	bl	8007a84 <quorem>
 80086d0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80086d4:	9b01      	ldr	r3, [sp, #4]
 80086d6:	f805 ab01 	strb.w	sl, [r5], #1
 80086da:	1aea      	subs	r2, r5, r3
 80086dc:	9b02      	ldr	r3, [sp, #8]
 80086de:	4293      	cmp	r3, r2
 80086e0:	dd09      	ble.n	80086f6 <_dtoa_r+0xb56>
 80086e2:	ee18 1a10 	vmov	r1, s16
 80086e6:	2300      	movs	r3, #0
 80086e8:	220a      	movs	r2, #10
 80086ea:	4620      	mov	r0, r4
 80086ec:	f000 f8d8 	bl	80088a0 <__multadd>
 80086f0:	ee08 0a10 	vmov	s16, r0
 80086f4:	e7e7      	b.n	80086c6 <_dtoa_r+0xb26>
 80086f6:	9b02      	ldr	r3, [sp, #8]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	bfc8      	it	gt
 80086fc:	461d      	movgt	r5, r3
 80086fe:	9b01      	ldr	r3, [sp, #4]
 8008700:	bfd8      	it	le
 8008702:	2501      	movle	r5, #1
 8008704:	441d      	add	r5, r3
 8008706:	f04f 0800 	mov.w	r8, #0
 800870a:	ee18 1a10 	vmov	r1, s16
 800870e:	2201      	movs	r2, #1
 8008710:	4620      	mov	r0, r4
 8008712:	f000 fa75 	bl	8008c00 <__lshift>
 8008716:	4631      	mov	r1, r6
 8008718:	ee08 0a10 	vmov	s16, r0
 800871c:	f000 fae0 	bl	8008ce0 <__mcmp>
 8008720:	2800      	cmp	r0, #0
 8008722:	dc91      	bgt.n	8008648 <_dtoa_r+0xaa8>
 8008724:	d102      	bne.n	800872c <_dtoa_r+0xb8c>
 8008726:	f01a 0f01 	tst.w	sl, #1
 800872a:	d18d      	bne.n	8008648 <_dtoa_r+0xaa8>
 800872c:	462b      	mov	r3, r5
 800872e:	461d      	mov	r5, r3
 8008730:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008734:	2a30      	cmp	r2, #48	; 0x30
 8008736:	d0fa      	beq.n	800872e <_dtoa_r+0xb8e>
 8008738:	e6d7      	b.n	80084ea <_dtoa_r+0x94a>
 800873a:	9a01      	ldr	r2, [sp, #4]
 800873c:	429a      	cmp	r2, r3
 800873e:	d184      	bne.n	800864a <_dtoa_r+0xaaa>
 8008740:	9b00      	ldr	r3, [sp, #0]
 8008742:	3301      	adds	r3, #1
 8008744:	9300      	str	r3, [sp, #0]
 8008746:	2331      	movs	r3, #49	; 0x31
 8008748:	7013      	strb	r3, [r2, #0]
 800874a:	e6ce      	b.n	80084ea <_dtoa_r+0x94a>
 800874c:	4b09      	ldr	r3, [pc, #36]	; (8008774 <_dtoa_r+0xbd4>)
 800874e:	f7ff ba95 	b.w	8007c7c <_dtoa_r+0xdc>
 8008752:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008754:	2b00      	cmp	r3, #0
 8008756:	f47f aa6e 	bne.w	8007c36 <_dtoa_r+0x96>
 800875a:	4b07      	ldr	r3, [pc, #28]	; (8008778 <_dtoa_r+0xbd8>)
 800875c:	f7ff ba8e 	b.w	8007c7c <_dtoa_r+0xdc>
 8008760:	9b02      	ldr	r3, [sp, #8]
 8008762:	2b00      	cmp	r3, #0
 8008764:	dcae      	bgt.n	80086c4 <_dtoa_r+0xb24>
 8008766:	9b06      	ldr	r3, [sp, #24]
 8008768:	2b02      	cmp	r3, #2
 800876a:	f73f aea8 	bgt.w	80084be <_dtoa_r+0x91e>
 800876e:	e7a9      	b.n	80086c4 <_dtoa_r+0xb24>
 8008770:	0800be0f 	.word	0x0800be0f
 8008774:	0800bd30 	.word	0x0800bd30
 8008778:	0800bd90 	.word	0x0800bd90

0800877c <fiprintf>:
 800877c:	b40e      	push	{r1, r2, r3}
 800877e:	b503      	push	{r0, r1, lr}
 8008780:	4601      	mov	r1, r0
 8008782:	ab03      	add	r3, sp, #12
 8008784:	4805      	ldr	r0, [pc, #20]	; (800879c <fiprintf+0x20>)
 8008786:	f853 2b04 	ldr.w	r2, [r3], #4
 800878a:	6800      	ldr	r0, [r0, #0]
 800878c:	9301      	str	r3, [sp, #4]
 800878e:	f000 fe25 	bl	80093dc <_vfiprintf_r>
 8008792:	b002      	add	sp, #8
 8008794:	f85d eb04 	ldr.w	lr, [sp], #4
 8008798:	b003      	add	sp, #12
 800879a:	4770      	bx	lr
 800879c:	20000014 	.word	0x20000014

080087a0 <_localeconv_r>:
 80087a0:	4800      	ldr	r0, [pc, #0]	; (80087a4 <_localeconv_r+0x4>)
 80087a2:	4770      	bx	lr
 80087a4:	20000168 	.word	0x20000168

080087a8 <_lseek_r>:
 80087a8:	b538      	push	{r3, r4, r5, lr}
 80087aa:	4d07      	ldr	r5, [pc, #28]	; (80087c8 <_lseek_r+0x20>)
 80087ac:	4604      	mov	r4, r0
 80087ae:	4608      	mov	r0, r1
 80087b0:	4611      	mov	r1, r2
 80087b2:	2200      	movs	r2, #0
 80087b4:	602a      	str	r2, [r5, #0]
 80087b6:	461a      	mov	r2, r3
 80087b8:	f7f9 fd40 	bl	800223c <_lseek>
 80087bc:	1c43      	adds	r3, r0, #1
 80087be:	d102      	bne.n	80087c6 <_lseek_r+0x1e>
 80087c0:	682b      	ldr	r3, [r5, #0]
 80087c2:	b103      	cbz	r3, 80087c6 <_lseek_r+0x1e>
 80087c4:	6023      	str	r3, [r4, #0]
 80087c6:	bd38      	pop	{r3, r4, r5, pc}
 80087c8:	200032b8 	.word	0x200032b8

080087cc <malloc>:
 80087cc:	4b02      	ldr	r3, [pc, #8]	; (80087d8 <malloc+0xc>)
 80087ce:	4601      	mov	r1, r0
 80087d0:	6818      	ldr	r0, [r3, #0]
 80087d2:	f000 bc09 	b.w	8008fe8 <_malloc_r>
 80087d6:	bf00      	nop
 80087d8:	20000014 	.word	0x20000014

080087dc <_Balloc>:
 80087dc:	b570      	push	{r4, r5, r6, lr}
 80087de:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80087e0:	4604      	mov	r4, r0
 80087e2:	460d      	mov	r5, r1
 80087e4:	b976      	cbnz	r6, 8008804 <_Balloc+0x28>
 80087e6:	2010      	movs	r0, #16
 80087e8:	f7ff fff0 	bl	80087cc <malloc>
 80087ec:	4602      	mov	r2, r0
 80087ee:	6260      	str	r0, [r4, #36]	; 0x24
 80087f0:	b920      	cbnz	r0, 80087fc <_Balloc+0x20>
 80087f2:	4b18      	ldr	r3, [pc, #96]	; (8008854 <_Balloc+0x78>)
 80087f4:	4818      	ldr	r0, [pc, #96]	; (8008858 <_Balloc+0x7c>)
 80087f6:	2166      	movs	r1, #102	; 0x66
 80087f8:	f7ff f916 	bl	8007a28 <__assert_func>
 80087fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008800:	6006      	str	r6, [r0, #0]
 8008802:	60c6      	str	r6, [r0, #12]
 8008804:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008806:	68f3      	ldr	r3, [r6, #12]
 8008808:	b183      	cbz	r3, 800882c <_Balloc+0x50>
 800880a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800880c:	68db      	ldr	r3, [r3, #12]
 800880e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008812:	b9b8      	cbnz	r0, 8008844 <_Balloc+0x68>
 8008814:	2101      	movs	r1, #1
 8008816:	fa01 f605 	lsl.w	r6, r1, r5
 800881a:	1d72      	adds	r2, r6, #5
 800881c:	0092      	lsls	r2, r2, #2
 800881e:	4620      	mov	r0, r4
 8008820:	f000 fb60 	bl	8008ee4 <_calloc_r>
 8008824:	b160      	cbz	r0, 8008840 <_Balloc+0x64>
 8008826:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800882a:	e00e      	b.n	800884a <_Balloc+0x6e>
 800882c:	2221      	movs	r2, #33	; 0x21
 800882e:	2104      	movs	r1, #4
 8008830:	4620      	mov	r0, r4
 8008832:	f000 fb57 	bl	8008ee4 <_calloc_r>
 8008836:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008838:	60f0      	str	r0, [r6, #12]
 800883a:	68db      	ldr	r3, [r3, #12]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d1e4      	bne.n	800880a <_Balloc+0x2e>
 8008840:	2000      	movs	r0, #0
 8008842:	bd70      	pop	{r4, r5, r6, pc}
 8008844:	6802      	ldr	r2, [r0, #0]
 8008846:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800884a:	2300      	movs	r3, #0
 800884c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008850:	e7f7      	b.n	8008842 <_Balloc+0x66>
 8008852:	bf00      	nop
 8008854:	0800bd9d 	.word	0x0800bd9d
 8008858:	0800be20 	.word	0x0800be20

0800885c <_Bfree>:
 800885c:	b570      	push	{r4, r5, r6, lr}
 800885e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008860:	4605      	mov	r5, r0
 8008862:	460c      	mov	r4, r1
 8008864:	b976      	cbnz	r6, 8008884 <_Bfree+0x28>
 8008866:	2010      	movs	r0, #16
 8008868:	f7ff ffb0 	bl	80087cc <malloc>
 800886c:	4602      	mov	r2, r0
 800886e:	6268      	str	r0, [r5, #36]	; 0x24
 8008870:	b920      	cbnz	r0, 800887c <_Bfree+0x20>
 8008872:	4b09      	ldr	r3, [pc, #36]	; (8008898 <_Bfree+0x3c>)
 8008874:	4809      	ldr	r0, [pc, #36]	; (800889c <_Bfree+0x40>)
 8008876:	218a      	movs	r1, #138	; 0x8a
 8008878:	f7ff f8d6 	bl	8007a28 <__assert_func>
 800887c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008880:	6006      	str	r6, [r0, #0]
 8008882:	60c6      	str	r6, [r0, #12]
 8008884:	b13c      	cbz	r4, 8008896 <_Bfree+0x3a>
 8008886:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008888:	6862      	ldr	r2, [r4, #4]
 800888a:	68db      	ldr	r3, [r3, #12]
 800888c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008890:	6021      	str	r1, [r4, #0]
 8008892:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008896:	bd70      	pop	{r4, r5, r6, pc}
 8008898:	0800bd9d 	.word	0x0800bd9d
 800889c:	0800be20 	.word	0x0800be20

080088a0 <__multadd>:
 80088a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088a4:	690d      	ldr	r5, [r1, #16]
 80088a6:	4607      	mov	r7, r0
 80088a8:	460c      	mov	r4, r1
 80088aa:	461e      	mov	r6, r3
 80088ac:	f101 0c14 	add.w	ip, r1, #20
 80088b0:	2000      	movs	r0, #0
 80088b2:	f8dc 3000 	ldr.w	r3, [ip]
 80088b6:	b299      	uxth	r1, r3
 80088b8:	fb02 6101 	mla	r1, r2, r1, r6
 80088bc:	0c1e      	lsrs	r6, r3, #16
 80088be:	0c0b      	lsrs	r3, r1, #16
 80088c0:	fb02 3306 	mla	r3, r2, r6, r3
 80088c4:	b289      	uxth	r1, r1
 80088c6:	3001      	adds	r0, #1
 80088c8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80088cc:	4285      	cmp	r5, r0
 80088ce:	f84c 1b04 	str.w	r1, [ip], #4
 80088d2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80088d6:	dcec      	bgt.n	80088b2 <__multadd+0x12>
 80088d8:	b30e      	cbz	r6, 800891e <__multadd+0x7e>
 80088da:	68a3      	ldr	r3, [r4, #8]
 80088dc:	42ab      	cmp	r3, r5
 80088de:	dc19      	bgt.n	8008914 <__multadd+0x74>
 80088e0:	6861      	ldr	r1, [r4, #4]
 80088e2:	4638      	mov	r0, r7
 80088e4:	3101      	adds	r1, #1
 80088e6:	f7ff ff79 	bl	80087dc <_Balloc>
 80088ea:	4680      	mov	r8, r0
 80088ec:	b928      	cbnz	r0, 80088fa <__multadd+0x5a>
 80088ee:	4602      	mov	r2, r0
 80088f0:	4b0c      	ldr	r3, [pc, #48]	; (8008924 <__multadd+0x84>)
 80088f2:	480d      	ldr	r0, [pc, #52]	; (8008928 <__multadd+0x88>)
 80088f4:	21b5      	movs	r1, #181	; 0xb5
 80088f6:	f7ff f897 	bl	8007a28 <__assert_func>
 80088fa:	6922      	ldr	r2, [r4, #16]
 80088fc:	3202      	adds	r2, #2
 80088fe:	f104 010c 	add.w	r1, r4, #12
 8008902:	0092      	lsls	r2, r2, #2
 8008904:	300c      	adds	r0, #12
 8008906:	f7fe fb87 	bl	8007018 <memcpy>
 800890a:	4621      	mov	r1, r4
 800890c:	4638      	mov	r0, r7
 800890e:	f7ff ffa5 	bl	800885c <_Bfree>
 8008912:	4644      	mov	r4, r8
 8008914:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008918:	3501      	adds	r5, #1
 800891a:	615e      	str	r6, [r3, #20]
 800891c:	6125      	str	r5, [r4, #16]
 800891e:	4620      	mov	r0, r4
 8008920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008924:	0800be0f 	.word	0x0800be0f
 8008928:	0800be20 	.word	0x0800be20

0800892c <__hi0bits>:
 800892c:	0c03      	lsrs	r3, r0, #16
 800892e:	041b      	lsls	r3, r3, #16
 8008930:	b9d3      	cbnz	r3, 8008968 <__hi0bits+0x3c>
 8008932:	0400      	lsls	r0, r0, #16
 8008934:	2310      	movs	r3, #16
 8008936:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800893a:	bf04      	itt	eq
 800893c:	0200      	lsleq	r0, r0, #8
 800893e:	3308      	addeq	r3, #8
 8008940:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008944:	bf04      	itt	eq
 8008946:	0100      	lsleq	r0, r0, #4
 8008948:	3304      	addeq	r3, #4
 800894a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800894e:	bf04      	itt	eq
 8008950:	0080      	lsleq	r0, r0, #2
 8008952:	3302      	addeq	r3, #2
 8008954:	2800      	cmp	r0, #0
 8008956:	db05      	blt.n	8008964 <__hi0bits+0x38>
 8008958:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800895c:	f103 0301 	add.w	r3, r3, #1
 8008960:	bf08      	it	eq
 8008962:	2320      	moveq	r3, #32
 8008964:	4618      	mov	r0, r3
 8008966:	4770      	bx	lr
 8008968:	2300      	movs	r3, #0
 800896a:	e7e4      	b.n	8008936 <__hi0bits+0xa>

0800896c <__lo0bits>:
 800896c:	6803      	ldr	r3, [r0, #0]
 800896e:	f013 0207 	ands.w	r2, r3, #7
 8008972:	4601      	mov	r1, r0
 8008974:	d00b      	beq.n	800898e <__lo0bits+0x22>
 8008976:	07da      	lsls	r2, r3, #31
 8008978:	d423      	bmi.n	80089c2 <__lo0bits+0x56>
 800897a:	0798      	lsls	r0, r3, #30
 800897c:	bf49      	itett	mi
 800897e:	085b      	lsrmi	r3, r3, #1
 8008980:	089b      	lsrpl	r3, r3, #2
 8008982:	2001      	movmi	r0, #1
 8008984:	600b      	strmi	r3, [r1, #0]
 8008986:	bf5c      	itt	pl
 8008988:	600b      	strpl	r3, [r1, #0]
 800898a:	2002      	movpl	r0, #2
 800898c:	4770      	bx	lr
 800898e:	b298      	uxth	r0, r3
 8008990:	b9a8      	cbnz	r0, 80089be <__lo0bits+0x52>
 8008992:	0c1b      	lsrs	r3, r3, #16
 8008994:	2010      	movs	r0, #16
 8008996:	b2da      	uxtb	r2, r3
 8008998:	b90a      	cbnz	r2, 800899e <__lo0bits+0x32>
 800899a:	3008      	adds	r0, #8
 800899c:	0a1b      	lsrs	r3, r3, #8
 800899e:	071a      	lsls	r2, r3, #28
 80089a0:	bf04      	itt	eq
 80089a2:	091b      	lsreq	r3, r3, #4
 80089a4:	3004      	addeq	r0, #4
 80089a6:	079a      	lsls	r2, r3, #30
 80089a8:	bf04      	itt	eq
 80089aa:	089b      	lsreq	r3, r3, #2
 80089ac:	3002      	addeq	r0, #2
 80089ae:	07da      	lsls	r2, r3, #31
 80089b0:	d403      	bmi.n	80089ba <__lo0bits+0x4e>
 80089b2:	085b      	lsrs	r3, r3, #1
 80089b4:	f100 0001 	add.w	r0, r0, #1
 80089b8:	d005      	beq.n	80089c6 <__lo0bits+0x5a>
 80089ba:	600b      	str	r3, [r1, #0]
 80089bc:	4770      	bx	lr
 80089be:	4610      	mov	r0, r2
 80089c0:	e7e9      	b.n	8008996 <__lo0bits+0x2a>
 80089c2:	2000      	movs	r0, #0
 80089c4:	4770      	bx	lr
 80089c6:	2020      	movs	r0, #32
 80089c8:	4770      	bx	lr
	...

080089cc <__i2b>:
 80089cc:	b510      	push	{r4, lr}
 80089ce:	460c      	mov	r4, r1
 80089d0:	2101      	movs	r1, #1
 80089d2:	f7ff ff03 	bl	80087dc <_Balloc>
 80089d6:	4602      	mov	r2, r0
 80089d8:	b928      	cbnz	r0, 80089e6 <__i2b+0x1a>
 80089da:	4b05      	ldr	r3, [pc, #20]	; (80089f0 <__i2b+0x24>)
 80089dc:	4805      	ldr	r0, [pc, #20]	; (80089f4 <__i2b+0x28>)
 80089de:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80089e2:	f7ff f821 	bl	8007a28 <__assert_func>
 80089e6:	2301      	movs	r3, #1
 80089e8:	6144      	str	r4, [r0, #20]
 80089ea:	6103      	str	r3, [r0, #16]
 80089ec:	bd10      	pop	{r4, pc}
 80089ee:	bf00      	nop
 80089f0:	0800be0f 	.word	0x0800be0f
 80089f4:	0800be20 	.word	0x0800be20

080089f8 <__multiply>:
 80089f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089fc:	4691      	mov	r9, r2
 80089fe:	690a      	ldr	r2, [r1, #16]
 8008a00:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008a04:	429a      	cmp	r2, r3
 8008a06:	bfb8      	it	lt
 8008a08:	460b      	movlt	r3, r1
 8008a0a:	460c      	mov	r4, r1
 8008a0c:	bfbc      	itt	lt
 8008a0e:	464c      	movlt	r4, r9
 8008a10:	4699      	movlt	r9, r3
 8008a12:	6927      	ldr	r7, [r4, #16]
 8008a14:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008a18:	68a3      	ldr	r3, [r4, #8]
 8008a1a:	6861      	ldr	r1, [r4, #4]
 8008a1c:	eb07 060a 	add.w	r6, r7, sl
 8008a20:	42b3      	cmp	r3, r6
 8008a22:	b085      	sub	sp, #20
 8008a24:	bfb8      	it	lt
 8008a26:	3101      	addlt	r1, #1
 8008a28:	f7ff fed8 	bl	80087dc <_Balloc>
 8008a2c:	b930      	cbnz	r0, 8008a3c <__multiply+0x44>
 8008a2e:	4602      	mov	r2, r0
 8008a30:	4b44      	ldr	r3, [pc, #272]	; (8008b44 <__multiply+0x14c>)
 8008a32:	4845      	ldr	r0, [pc, #276]	; (8008b48 <__multiply+0x150>)
 8008a34:	f240 115d 	movw	r1, #349	; 0x15d
 8008a38:	f7fe fff6 	bl	8007a28 <__assert_func>
 8008a3c:	f100 0514 	add.w	r5, r0, #20
 8008a40:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008a44:	462b      	mov	r3, r5
 8008a46:	2200      	movs	r2, #0
 8008a48:	4543      	cmp	r3, r8
 8008a4a:	d321      	bcc.n	8008a90 <__multiply+0x98>
 8008a4c:	f104 0314 	add.w	r3, r4, #20
 8008a50:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008a54:	f109 0314 	add.w	r3, r9, #20
 8008a58:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008a5c:	9202      	str	r2, [sp, #8]
 8008a5e:	1b3a      	subs	r2, r7, r4
 8008a60:	3a15      	subs	r2, #21
 8008a62:	f022 0203 	bic.w	r2, r2, #3
 8008a66:	3204      	adds	r2, #4
 8008a68:	f104 0115 	add.w	r1, r4, #21
 8008a6c:	428f      	cmp	r7, r1
 8008a6e:	bf38      	it	cc
 8008a70:	2204      	movcc	r2, #4
 8008a72:	9201      	str	r2, [sp, #4]
 8008a74:	9a02      	ldr	r2, [sp, #8]
 8008a76:	9303      	str	r3, [sp, #12]
 8008a78:	429a      	cmp	r2, r3
 8008a7a:	d80c      	bhi.n	8008a96 <__multiply+0x9e>
 8008a7c:	2e00      	cmp	r6, #0
 8008a7e:	dd03      	ble.n	8008a88 <__multiply+0x90>
 8008a80:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d05a      	beq.n	8008b3e <__multiply+0x146>
 8008a88:	6106      	str	r6, [r0, #16]
 8008a8a:	b005      	add	sp, #20
 8008a8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a90:	f843 2b04 	str.w	r2, [r3], #4
 8008a94:	e7d8      	b.n	8008a48 <__multiply+0x50>
 8008a96:	f8b3 a000 	ldrh.w	sl, [r3]
 8008a9a:	f1ba 0f00 	cmp.w	sl, #0
 8008a9e:	d024      	beq.n	8008aea <__multiply+0xf2>
 8008aa0:	f104 0e14 	add.w	lr, r4, #20
 8008aa4:	46a9      	mov	r9, r5
 8008aa6:	f04f 0c00 	mov.w	ip, #0
 8008aaa:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008aae:	f8d9 1000 	ldr.w	r1, [r9]
 8008ab2:	fa1f fb82 	uxth.w	fp, r2
 8008ab6:	b289      	uxth	r1, r1
 8008ab8:	fb0a 110b 	mla	r1, sl, fp, r1
 8008abc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008ac0:	f8d9 2000 	ldr.w	r2, [r9]
 8008ac4:	4461      	add	r1, ip
 8008ac6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008aca:	fb0a c20b 	mla	r2, sl, fp, ip
 8008ace:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008ad2:	b289      	uxth	r1, r1
 8008ad4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008ad8:	4577      	cmp	r7, lr
 8008ada:	f849 1b04 	str.w	r1, [r9], #4
 8008ade:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008ae2:	d8e2      	bhi.n	8008aaa <__multiply+0xb2>
 8008ae4:	9a01      	ldr	r2, [sp, #4]
 8008ae6:	f845 c002 	str.w	ip, [r5, r2]
 8008aea:	9a03      	ldr	r2, [sp, #12]
 8008aec:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008af0:	3304      	adds	r3, #4
 8008af2:	f1b9 0f00 	cmp.w	r9, #0
 8008af6:	d020      	beq.n	8008b3a <__multiply+0x142>
 8008af8:	6829      	ldr	r1, [r5, #0]
 8008afa:	f104 0c14 	add.w	ip, r4, #20
 8008afe:	46ae      	mov	lr, r5
 8008b00:	f04f 0a00 	mov.w	sl, #0
 8008b04:	f8bc b000 	ldrh.w	fp, [ip]
 8008b08:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008b0c:	fb09 220b 	mla	r2, r9, fp, r2
 8008b10:	4492      	add	sl, r2
 8008b12:	b289      	uxth	r1, r1
 8008b14:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008b18:	f84e 1b04 	str.w	r1, [lr], #4
 8008b1c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008b20:	f8be 1000 	ldrh.w	r1, [lr]
 8008b24:	0c12      	lsrs	r2, r2, #16
 8008b26:	fb09 1102 	mla	r1, r9, r2, r1
 8008b2a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008b2e:	4567      	cmp	r7, ip
 8008b30:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008b34:	d8e6      	bhi.n	8008b04 <__multiply+0x10c>
 8008b36:	9a01      	ldr	r2, [sp, #4]
 8008b38:	50a9      	str	r1, [r5, r2]
 8008b3a:	3504      	adds	r5, #4
 8008b3c:	e79a      	b.n	8008a74 <__multiply+0x7c>
 8008b3e:	3e01      	subs	r6, #1
 8008b40:	e79c      	b.n	8008a7c <__multiply+0x84>
 8008b42:	bf00      	nop
 8008b44:	0800be0f 	.word	0x0800be0f
 8008b48:	0800be20 	.word	0x0800be20

08008b4c <__pow5mult>:
 8008b4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b50:	4615      	mov	r5, r2
 8008b52:	f012 0203 	ands.w	r2, r2, #3
 8008b56:	4606      	mov	r6, r0
 8008b58:	460f      	mov	r7, r1
 8008b5a:	d007      	beq.n	8008b6c <__pow5mult+0x20>
 8008b5c:	4c25      	ldr	r4, [pc, #148]	; (8008bf4 <__pow5mult+0xa8>)
 8008b5e:	3a01      	subs	r2, #1
 8008b60:	2300      	movs	r3, #0
 8008b62:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008b66:	f7ff fe9b 	bl	80088a0 <__multadd>
 8008b6a:	4607      	mov	r7, r0
 8008b6c:	10ad      	asrs	r5, r5, #2
 8008b6e:	d03d      	beq.n	8008bec <__pow5mult+0xa0>
 8008b70:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008b72:	b97c      	cbnz	r4, 8008b94 <__pow5mult+0x48>
 8008b74:	2010      	movs	r0, #16
 8008b76:	f7ff fe29 	bl	80087cc <malloc>
 8008b7a:	4602      	mov	r2, r0
 8008b7c:	6270      	str	r0, [r6, #36]	; 0x24
 8008b7e:	b928      	cbnz	r0, 8008b8c <__pow5mult+0x40>
 8008b80:	4b1d      	ldr	r3, [pc, #116]	; (8008bf8 <__pow5mult+0xac>)
 8008b82:	481e      	ldr	r0, [pc, #120]	; (8008bfc <__pow5mult+0xb0>)
 8008b84:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008b88:	f7fe ff4e 	bl	8007a28 <__assert_func>
 8008b8c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008b90:	6004      	str	r4, [r0, #0]
 8008b92:	60c4      	str	r4, [r0, #12]
 8008b94:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008b98:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008b9c:	b94c      	cbnz	r4, 8008bb2 <__pow5mult+0x66>
 8008b9e:	f240 2171 	movw	r1, #625	; 0x271
 8008ba2:	4630      	mov	r0, r6
 8008ba4:	f7ff ff12 	bl	80089cc <__i2b>
 8008ba8:	2300      	movs	r3, #0
 8008baa:	f8c8 0008 	str.w	r0, [r8, #8]
 8008bae:	4604      	mov	r4, r0
 8008bb0:	6003      	str	r3, [r0, #0]
 8008bb2:	f04f 0900 	mov.w	r9, #0
 8008bb6:	07eb      	lsls	r3, r5, #31
 8008bb8:	d50a      	bpl.n	8008bd0 <__pow5mult+0x84>
 8008bba:	4639      	mov	r1, r7
 8008bbc:	4622      	mov	r2, r4
 8008bbe:	4630      	mov	r0, r6
 8008bc0:	f7ff ff1a 	bl	80089f8 <__multiply>
 8008bc4:	4639      	mov	r1, r7
 8008bc6:	4680      	mov	r8, r0
 8008bc8:	4630      	mov	r0, r6
 8008bca:	f7ff fe47 	bl	800885c <_Bfree>
 8008bce:	4647      	mov	r7, r8
 8008bd0:	106d      	asrs	r5, r5, #1
 8008bd2:	d00b      	beq.n	8008bec <__pow5mult+0xa0>
 8008bd4:	6820      	ldr	r0, [r4, #0]
 8008bd6:	b938      	cbnz	r0, 8008be8 <__pow5mult+0x9c>
 8008bd8:	4622      	mov	r2, r4
 8008bda:	4621      	mov	r1, r4
 8008bdc:	4630      	mov	r0, r6
 8008bde:	f7ff ff0b 	bl	80089f8 <__multiply>
 8008be2:	6020      	str	r0, [r4, #0]
 8008be4:	f8c0 9000 	str.w	r9, [r0]
 8008be8:	4604      	mov	r4, r0
 8008bea:	e7e4      	b.n	8008bb6 <__pow5mult+0x6a>
 8008bec:	4638      	mov	r0, r7
 8008bee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008bf2:	bf00      	nop
 8008bf4:	0800bf70 	.word	0x0800bf70
 8008bf8:	0800bd9d 	.word	0x0800bd9d
 8008bfc:	0800be20 	.word	0x0800be20

08008c00 <__lshift>:
 8008c00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c04:	460c      	mov	r4, r1
 8008c06:	6849      	ldr	r1, [r1, #4]
 8008c08:	6923      	ldr	r3, [r4, #16]
 8008c0a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008c0e:	68a3      	ldr	r3, [r4, #8]
 8008c10:	4607      	mov	r7, r0
 8008c12:	4691      	mov	r9, r2
 8008c14:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008c18:	f108 0601 	add.w	r6, r8, #1
 8008c1c:	42b3      	cmp	r3, r6
 8008c1e:	db0b      	blt.n	8008c38 <__lshift+0x38>
 8008c20:	4638      	mov	r0, r7
 8008c22:	f7ff fddb 	bl	80087dc <_Balloc>
 8008c26:	4605      	mov	r5, r0
 8008c28:	b948      	cbnz	r0, 8008c3e <__lshift+0x3e>
 8008c2a:	4602      	mov	r2, r0
 8008c2c:	4b2a      	ldr	r3, [pc, #168]	; (8008cd8 <__lshift+0xd8>)
 8008c2e:	482b      	ldr	r0, [pc, #172]	; (8008cdc <__lshift+0xdc>)
 8008c30:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008c34:	f7fe fef8 	bl	8007a28 <__assert_func>
 8008c38:	3101      	adds	r1, #1
 8008c3a:	005b      	lsls	r3, r3, #1
 8008c3c:	e7ee      	b.n	8008c1c <__lshift+0x1c>
 8008c3e:	2300      	movs	r3, #0
 8008c40:	f100 0114 	add.w	r1, r0, #20
 8008c44:	f100 0210 	add.w	r2, r0, #16
 8008c48:	4618      	mov	r0, r3
 8008c4a:	4553      	cmp	r3, sl
 8008c4c:	db37      	blt.n	8008cbe <__lshift+0xbe>
 8008c4e:	6920      	ldr	r0, [r4, #16]
 8008c50:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008c54:	f104 0314 	add.w	r3, r4, #20
 8008c58:	f019 091f 	ands.w	r9, r9, #31
 8008c5c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008c60:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008c64:	d02f      	beq.n	8008cc6 <__lshift+0xc6>
 8008c66:	f1c9 0e20 	rsb	lr, r9, #32
 8008c6a:	468a      	mov	sl, r1
 8008c6c:	f04f 0c00 	mov.w	ip, #0
 8008c70:	681a      	ldr	r2, [r3, #0]
 8008c72:	fa02 f209 	lsl.w	r2, r2, r9
 8008c76:	ea42 020c 	orr.w	r2, r2, ip
 8008c7a:	f84a 2b04 	str.w	r2, [sl], #4
 8008c7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c82:	4298      	cmp	r0, r3
 8008c84:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008c88:	d8f2      	bhi.n	8008c70 <__lshift+0x70>
 8008c8a:	1b03      	subs	r3, r0, r4
 8008c8c:	3b15      	subs	r3, #21
 8008c8e:	f023 0303 	bic.w	r3, r3, #3
 8008c92:	3304      	adds	r3, #4
 8008c94:	f104 0215 	add.w	r2, r4, #21
 8008c98:	4290      	cmp	r0, r2
 8008c9a:	bf38      	it	cc
 8008c9c:	2304      	movcc	r3, #4
 8008c9e:	f841 c003 	str.w	ip, [r1, r3]
 8008ca2:	f1bc 0f00 	cmp.w	ip, #0
 8008ca6:	d001      	beq.n	8008cac <__lshift+0xac>
 8008ca8:	f108 0602 	add.w	r6, r8, #2
 8008cac:	3e01      	subs	r6, #1
 8008cae:	4638      	mov	r0, r7
 8008cb0:	612e      	str	r6, [r5, #16]
 8008cb2:	4621      	mov	r1, r4
 8008cb4:	f7ff fdd2 	bl	800885c <_Bfree>
 8008cb8:	4628      	mov	r0, r5
 8008cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cbe:	f842 0f04 	str.w	r0, [r2, #4]!
 8008cc2:	3301      	adds	r3, #1
 8008cc4:	e7c1      	b.n	8008c4a <__lshift+0x4a>
 8008cc6:	3904      	subs	r1, #4
 8008cc8:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ccc:	f841 2f04 	str.w	r2, [r1, #4]!
 8008cd0:	4298      	cmp	r0, r3
 8008cd2:	d8f9      	bhi.n	8008cc8 <__lshift+0xc8>
 8008cd4:	e7ea      	b.n	8008cac <__lshift+0xac>
 8008cd6:	bf00      	nop
 8008cd8:	0800be0f 	.word	0x0800be0f
 8008cdc:	0800be20 	.word	0x0800be20

08008ce0 <__mcmp>:
 8008ce0:	b530      	push	{r4, r5, lr}
 8008ce2:	6902      	ldr	r2, [r0, #16]
 8008ce4:	690c      	ldr	r4, [r1, #16]
 8008ce6:	1b12      	subs	r2, r2, r4
 8008ce8:	d10e      	bne.n	8008d08 <__mcmp+0x28>
 8008cea:	f100 0314 	add.w	r3, r0, #20
 8008cee:	3114      	adds	r1, #20
 8008cf0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008cf4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008cf8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008cfc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008d00:	42a5      	cmp	r5, r4
 8008d02:	d003      	beq.n	8008d0c <__mcmp+0x2c>
 8008d04:	d305      	bcc.n	8008d12 <__mcmp+0x32>
 8008d06:	2201      	movs	r2, #1
 8008d08:	4610      	mov	r0, r2
 8008d0a:	bd30      	pop	{r4, r5, pc}
 8008d0c:	4283      	cmp	r3, r0
 8008d0e:	d3f3      	bcc.n	8008cf8 <__mcmp+0x18>
 8008d10:	e7fa      	b.n	8008d08 <__mcmp+0x28>
 8008d12:	f04f 32ff 	mov.w	r2, #4294967295
 8008d16:	e7f7      	b.n	8008d08 <__mcmp+0x28>

08008d18 <__mdiff>:
 8008d18:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d1c:	460c      	mov	r4, r1
 8008d1e:	4606      	mov	r6, r0
 8008d20:	4611      	mov	r1, r2
 8008d22:	4620      	mov	r0, r4
 8008d24:	4690      	mov	r8, r2
 8008d26:	f7ff ffdb 	bl	8008ce0 <__mcmp>
 8008d2a:	1e05      	subs	r5, r0, #0
 8008d2c:	d110      	bne.n	8008d50 <__mdiff+0x38>
 8008d2e:	4629      	mov	r1, r5
 8008d30:	4630      	mov	r0, r6
 8008d32:	f7ff fd53 	bl	80087dc <_Balloc>
 8008d36:	b930      	cbnz	r0, 8008d46 <__mdiff+0x2e>
 8008d38:	4b3a      	ldr	r3, [pc, #232]	; (8008e24 <__mdiff+0x10c>)
 8008d3a:	4602      	mov	r2, r0
 8008d3c:	f240 2132 	movw	r1, #562	; 0x232
 8008d40:	4839      	ldr	r0, [pc, #228]	; (8008e28 <__mdiff+0x110>)
 8008d42:	f7fe fe71 	bl	8007a28 <__assert_func>
 8008d46:	2301      	movs	r3, #1
 8008d48:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008d4c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d50:	bfa4      	itt	ge
 8008d52:	4643      	movge	r3, r8
 8008d54:	46a0      	movge	r8, r4
 8008d56:	4630      	mov	r0, r6
 8008d58:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008d5c:	bfa6      	itte	ge
 8008d5e:	461c      	movge	r4, r3
 8008d60:	2500      	movge	r5, #0
 8008d62:	2501      	movlt	r5, #1
 8008d64:	f7ff fd3a 	bl	80087dc <_Balloc>
 8008d68:	b920      	cbnz	r0, 8008d74 <__mdiff+0x5c>
 8008d6a:	4b2e      	ldr	r3, [pc, #184]	; (8008e24 <__mdiff+0x10c>)
 8008d6c:	4602      	mov	r2, r0
 8008d6e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008d72:	e7e5      	b.n	8008d40 <__mdiff+0x28>
 8008d74:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008d78:	6926      	ldr	r6, [r4, #16]
 8008d7a:	60c5      	str	r5, [r0, #12]
 8008d7c:	f104 0914 	add.w	r9, r4, #20
 8008d80:	f108 0514 	add.w	r5, r8, #20
 8008d84:	f100 0e14 	add.w	lr, r0, #20
 8008d88:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008d8c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008d90:	f108 0210 	add.w	r2, r8, #16
 8008d94:	46f2      	mov	sl, lr
 8008d96:	2100      	movs	r1, #0
 8008d98:	f859 3b04 	ldr.w	r3, [r9], #4
 8008d9c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008da0:	fa1f f883 	uxth.w	r8, r3
 8008da4:	fa11 f18b 	uxtah	r1, r1, fp
 8008da8:	0c1b      	lsrs	r3, r3, #16
 8008daa:	eba1 0808 	sub.w	r8, r1, r8
 8008dae:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008db2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008db6:	fa1f f888 	uxth.w	r8, r8
 8008dba:	1419      	asrs	r1, r3, #16
 8008dbc:	454e      	cmp	r6, r9
 8008dbe:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008dc2:	f84a 3b04 	str.w	r3, [sl], #4
 8008dc6:	d8e7      	bhi.n	8008d98 <__mdiff+0x80>
 8008dc8:	1b33      	subs	r3, r6, r4
 8008dca:	3b15      	subs	r3, #21
 8008dcc:	f023 0303 	bic.w	r3, r3, #3
 8008dd0:	3304      	adds	r3, #4
 8008dd2:	3415      	adds	r4, #21
 8008dd4:	42a6      	cmp	r6, r4
 8008dd6:	bf38      	it	cc
 8008dd8:	2304      	movcc	r3, #4
 8008dda:	441d      	add	r5, r3
 8008ddc:	4473      	add	r3, lr
 8008dde:	469e      	mov	lr, r3
 8008de0:	462e      	mov	r6, r5
 8008de2:	4566      	cmp	r6, ip
 8008de4:	d30e      	bcc.n	8008e04 <__mdiff+0xec>
 8008de6:	f10c 0203 	add.w	r2, ip, #3
 8008dea:	1b52      	subs	r2, r2, r5
 8008dec:	f022 0203 	bic.w	r2, r2, #3
 8008df0:	3d03      	subs	r5, #3
 8008df2:	45ac      	cmp	ip, r5
 8008df4:	bf38      	it	cc
 8008df6:	2200      	movcc	r2, #0
 8008df8:	441a      	add	r2, r3
 8008dfa:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008dfe:	b17b      	cbz	r3, 8008e20 <__mdiff+0x108>
 8008e00:	6107      	str	r7, [r0, #16]
 8008e02:	e7a3      	b.n	8008d4c <__mdiff+0x34>
 8008e04:	f856 8b04 	ldr.w	r8, [r6], #4
 8008e08:	fa11 f288 	uxtah	r2, r1, r8
 8008e0c:	1414      	asrs	r4, r2, #16
 8008e0e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008e12:	b292      	uxth	r2, r2
 8008e14:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008e18:	f84e 2b04 	str.w	r2, [lr], #4
 8008e1c:	1421      	asrs	r1, r4, #16
 8008e1e:	e7e0      	b.n	8008de2 <__mdiff+0xca>
 8008e20:	3f01      	subs	r7, #1
 8008e22:	e7ea      	b.n	8008dfa <__mdiff+0xe2>
 8008e24:	0800be0f 	.word	0x0800be0f
 8008e28:	0800be20 	.word	0x0800be20

08008e2c <__d2b>:
 8008e2c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008e30:	4689      	mov	r9, r1
 8008e32:	2101      	movs	r1, #1
 8008e34:	ec57 6b10 	vmov	r6, r7, d0
 8008e38:	4690      	mov	r8, r2
 8008e3a:	f7ff fccf 	bl	80087dc <_Balloc>
 8008e3e:	4604      	mov	r4, r0
 8008e40:	b930      	cbnz	r0, 8008e50 <__d2b+0x24>
 8008e42:	4602      	mov	r2, r0
 8008e44:	4b25      	ldr	r3, [pc, #148]	; (8008edc <__d2b+0xb0>)
 8008e46:	4826      	ldr	r0, [pc, #152]	; (8008ee0 <__d2b+0xb4>)
 8008e48:	f240 310a 	movw	r1, #778	; 0x30a
 8008e4c:	f7fe fdec 	bl	8007a28 <__assert_func>
 8008e50:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008e54:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008e58:	bb35      	cbnz	r5, 8008ea8 <__d2b+0x7c>
 8008e5a:	2e00      	cmp	r6, #0
 8008e5c:	9301      	str	r3, [sp, #4]
 8008e5e:	d028      	beq.n	8008eb2 <__d2b+0x86>
 8008e60:	4668      	mov	r0, sp
 8008e62:	9600      	str	r6, [sp, #0]
 8008e64:	f7ff fd82 	bl	800896c <__lo0bits>
 8008e68:	9900      	ldr	r1, [sp, #0]
 8008e6a:	b300      	cbz	r0, 8008eae <__d2b+0x82>
 8008e6c:	9a01      	ldr	r2, [sp, #4]
 8008e6e:	f1c0 0320 	rsb	r3, r0, #32
 8008e72:	fa02 f303 	lsl.w	r3, r2, r3
 8008e76:	430b      	orrs	r3, r1
 8008e78:	40c2      	lsrs	r2, r0
 8008e7a:	6163      	str	r3, [r4, #20]
 8008e7c:	9201      	str	r2, [sp, #4]
 8008e7e:	9b01      	ldr	r3, [sp, #4]
 8008e80:	61a3      	str	r3, [r4, #24]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	bf14      	ite	ne
 8008e86:	2202      	movne	r2, #2
 8008e88:	2201      	moveq	r2, #1
 8008e8a:	6122      	str	r2, [r4, #16]
 8008e8c:	b1d5      	cbz	r5, 8008ec4 <__d2b+0x98>
 8008e8e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008e92:	4405      	add	r5, r0
 8008e94:	f8c9 5000 	str.w	r5, [r9]
 8008e98:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008e9c:	f8c8 0000 	str.w	r0, [r8]
 8008ea0:	4620      	mov	r0, r4
 8008ea2:	b003      	add	sp, #12
 8008ea4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008ea8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008eac:	e7d5      	b.n	8008e5a <__d2b+0x2e>
 8008eae:	6161      	str	r1, [r4, #20]
 8008eb0:	e7e5      	b.n	8008e7e <__d2b+0x52>
 8008eb2:	a801      	add	r0, sp, #4
 8008eb4:	f7ff fd5a 	bl	800896c <__lo0bits>
 8008eb8:	9b01      	ldr	r3, [sp, #4]
 8008eba:	6163      	str	r3, [r4, #20]
 8008ebc:	2201      	movs	r2, #1
 8008ebe:	6122      	str	r2, [r4, #16]
 8008ec0:	3020      	adds	r0, #32
 8008ec2:	e7e3      	b.n	8008e8c <__d2b+0x60>
 8008ec4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008ec8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008ecc:	f8c9 0000 	str.w	r0, [r9]
 8008ed0:	6918      	ldr	r0, [r3, #16]
 8008ed2:	f7ff fd2b 	bl	800892c <__hi0bits>
 8008ed6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008eda:	e7df      	b.n	8008e9c <__d2b+0x70>
 8008edc:	0800be0f 	.word	0x0800be0f
 8008ee0:	0800be20 	.word	0x0800be20

08008ee4 <_calloc_r>:
 8008ee4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008ee6:	fba1 2402 	umull	r2, r4, r1, r2
 8008eea:	b94c      	cbnz	r4, 8008f00 <_calloc_r+0x1c>
 8008eec:	4611      	mov	r1, r2
 8008eee:	9201      	str	r2, [sp, #4]
 8008ef0:	f000 f87a 	bl	8008fe8 <_malloc_r>
 8008ef4:	9a01      	ldr	r2, [sp, #4]
 8008ef6:	4605      	mov	r5, r0
 8008ef8:	b930      	cbnz	r0, 8008f08 <_calloc_r+0x24>
 8008efa:	4628      	mov	r0, r5
 8008efc:	b003      	add	sp, #12
 8008efe:	bd30      	pop	{r4, r5, pc}
 8008f00:	220c      	movs	r2, #12
 8008f02:	6002      	str	r2, [r0, #0]
 8008f04:	2500      	movs	r5, #0
 8008f06:	e7f8      	b.n	8008efa <_calloc_r+0x16>
 8008f08:	4621      	mov	r1, r4
 8008f0a:	f7fe f893 	bl	8007034 <memset>
 8008f0e:	e7f4      	b.n	8008efa <_calloc_r+0x16>

08008f10 <_free_r>:
 8008f10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008f12:	2900      	cmp	r1, #0
 8008f14:	d044      	beq.n	8008fa0 <_free_r+0x90>
 8008f16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f1a:	9001      	str	r0, [sp, #4]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	f1a1 0404 	sub.w	r4, r1, #4
 8008f22:	bfb8      	it	lt
 8008f24:	18e4      	addlt	r4, r4, r3
 8008f26:	f000 febf 	bl	8009ca8 <__malloc_lock>
 8008f2a:	4a1e      	ldr	r2, [pc, #120]	; (8008fa4 <_free_r+0x94>)
 8008f2c:	9801      	ldr	r0, [sp, #4]
 8008f2e:	6813      	ldr	r3, [r2, #0]
 8008f30:	b933      	cbnz	r3, 8008f40 <_free_r+0x30>
 8008f32:	6063      	str	r3, [r4, #4]
 8008f34:	6014      	str	r4, [r2, #0]
 8008f36:	b003      	add	sp, #12
 8008f38:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008f3c:	f000 beba 	b.w	8009cb4 <__malloc_unlock>
 8008f40:	42a3      	cmp	r3, r4
 8008f42:	d908      	bls.n	8008f56 <_free_r+0x46>
 8008f44:	6825      	ldr	r5, [r4, #0]
 8008f46:	1961      	adds	r1, r4, r5
 8008f48:	428b      	cmp	r3, r1
 8008f4a:	bf01      	itttt	eq
 8008f4c:	6819      	ldreq	r1, [r3, #0]
 8008f4e:	685b      	ldreq	r3, [r3, #4]
 8008f50:	1949      	addeq	r1, r1, r5
 8008f52:	6021      	streq	r1, [r4, #0]
 8008f54:	e7ed      	b.n	8008f32 <_free_r+0x22>
 8008f56:	461a      	mov	r2, r3
 8008f58:	685b      	ldr	r3, [r3, #4]
 8008f5a:	b10b      	cbz	r3, 8008f60 <_free_r+0x50>
 8008f5c:	42a3      	cmp	r3, r4
 8008f5e:	d9fa      	bls.n	8008f56 <_free_r+0x46>
 8008f60:	6811      	ldr	r1, [r2, #0]
 8008f62:	1855      	adds	r5, r2, r1
 8008f64:	42a5      	cmp	r5, r4
 8008f66:	d10b      	bne.n	8008f80 <_free_r+0x70>
 8008f68:	6824      	ldr	r4, [r4, #0]
 8008f6a:	4421      	add	r1, r4
 8008f6c:	1854      	adds	r4, r2, r1
 8008f6e:	42a3      	cmp	r3, r4
 8008f70:	6011      	str	r1, [r2, #0]
 8008f72:	d1e0      	bne.n	8008f36 <_free_r+0x26>
 8008f74:	681c      	ldr	r4, [r3, #0]
 8008f76:	685b      	ldr	r3, [r3, #4]
 8008f78:	6053      	str	r3, [r2, #4]
 8008f7a:	4421      	add	r1, r4
 8008f7c:	6011      	str	r1, [r2, #0]
 8008f7e:	e7da      	b.n	8008f36 <_free_r+0x26>
 8008f80:	d902      	bls.n	8008f88 <_free_r+0x78>
 8008f82:	230c      	movs	r3, #12
 8008f84:	6003      	str	r3, [r0, #0]
 8008f86:	e7d6      	b.n	8008f36 <_free_r+0x26>
 8008f88:	6825      	ldr	r5, [r4, #0]
 8008f8a:	1961      	adds	r1, r4, r5
 8008f8c:	428b      	cmp	r3, r1
 8008f8e:	bf04      	itt	eq
 8008f90:	6819      	ldreq	r1, [r3, #0]
 8008f92:	685b      	ldreq	r3, [r3, #4]
 8008f94:	6063      	str	r3, [r4, #4]
 8008f96:	bf04      	itt	eq
 8008f98:	1949      	addeq	r1, r1, r5
 8008f9a:	6021      	streq	r1, [r4, #0]
 8008f9c:	6054      	str	r4, [r2, #4]
 8008f9e:	e7ca      	b.n	8008f36 <_free_r+0x26>
 8008fa0:	b003      	add	sp, #12
 8008fa2:	bd30      	pop	{r4, r5, pc}
 8008fa4:	200032b0 	.word	0x200032b0

08008fa8 <sbrk_aligned>:
 8008fa8:	b570      	push	{r4, r5, r6, lr}
 8008faa:	4e0e      	ldr	r6, [pc, #56]	; (8008fe4 <sbrk_aligned+0x3c>)
 8008fac:	460c      	mov	r4, r1
 8008fae:	6831      	ldr	r1, [r6, #0]
 8008fb0:	4605      	mov	r5, r0
 8008fb2:	b911      	cbnz	r1, 8008fba <sbrk_aligned+0x12>
 8008fb4:	f000 fb54 	bl	8009660 <_sbrk_r>
 8008fb8:	6030      	str	r0, [r6, #0]
 8008fba:	4621      	mov	r1, r4
 8008fbc:	4628      	mov	r0, r5
 8008fbe:	f000 fb4f 	bl	8009660 <_sbrk_r>
 8008fc2:	1c43      	adds	r3, r0, #1
 8008fc4:	d00a      	beq.n	8008fdc <sbrk_aligned+0x34>
 8008fc6:	1cc4      	adds	r4, r0, #3
 8008fc8:	f024 0403 	bic.w	r4, r4, #3
 8008fcc:	42a0      	cmp	r0, r4
 8008fce:	d007      	beq.n	8008fe0 <sbrk_aligned+0x38>
 8008fd0:	1a21      	subs	r1, r4, r0
 8008fd2:	4628      	mov	r0, r5
 8008fd4:	f000 fb44 	bl	8009660 <_sbrk_r>
 8008fd8:	3001      	adds	r0, #1
 8008fda:	d101      	bne.n	8008fe0 <sbrk_aligned+0x38>
 8008fdc:	f04f 34ff 	mov.w	r4, #4294967295
 8008fe0:	4620      	mov	r0, r4
 8008fe2:	bd70      	pop	{r4, r5, r6, pc}
 8008fe4:	200032b4 	.word	0x200032b4

08008fe8 <_malloc_r>:
 8008fe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fec:	1ccd      	adds	r5, r1, #3
 8008fee:	f025 0503 	bic.w	r5, r5, #3
 8008ff2:	3508      	adds	r5, #8
 8008ff4:	2d0c      	cmp	r5, #12
 8008ff6:	bf38      	it	cc
 8008ff8:	250c      	movcc	r5, #12
 8008ffa:	2d00      	cmp	r5, #0
 8008ffc:	4607      	mov	r7, r0
 8008ffe:	db01      	blt.n	8009004 <_malloc_r+0x1c>
 8009000:	42a9      	cmp	r1, r5
 8009002:	d905      	bls.n	8009010 <_malloc_r+0x28>
 8009004:	230c      	movs	r3, #12
 8009006:	603b      	str	r3, [r7, #0]
 8009008:	2600      	movs	r6, #0
 800900a:	4630      	mov	r0, r6
 800900c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009010:	4e2e      	ldr	r6, [pc, #184]	; (80090cc <_malloc_r+0xe4>)
 8009012:	f000 fe49 	bl	8009ca8 <__malloc_lock>
 8009016:	6833      	ldr	r3, [r6, #0]
 8009018:	461c      	mov	r4, r3
 800901a:	bb34      	cbnz	r4, 800906a <_malloc_r+0x82>
 800901c:	4629      	mov	r1, r5
 800901e:	4638      	mov	r0, r7
 8009020:	f7ff ffc2 	bl	8008fa8 <sbrk_aligned>
 8009024:	1c43      	adds	r3, r0, #1
 8009026:	4604      	mov	r4, r0
 8009028:	d14d      	bne.n	80090c6 <_malloc_r+0xde>
 800902a:	6834      	ldr	r4, [r6, #0]
 800902c:	4626      	mov	r6, r4
 800902e:	2e00      	cmp	r6, #0
 8009030:	d140      	bne.n	80090b4 <_malloc_r+0xcc>
 8009032:	6823      	ldr	r3, [r4, #0]
 8009034:	4631      	mov	r1, r6
 8009036:	4638      	mov	r0, r7
 8009038:	eb04 0803 	add.w	r8, r4, r3
 800903c:	f000 fb10 	bl	8009660 <_sbrk_r>
 8009040:	4580      	cmp	r8, r0
 8009042:	d13a      	bne.n	80090ba <_malloc_r+0xd2>
 8009044:	6821      	ldr	r1, [r4, #0]
 8009046:	3503      	adds	r5, #3
 8009048:	1a6d      	subs	r5, r5, r1
 800904a:	f025 0503 	bic.w	r5, r5, #3
 800904e:	3508      	adds	r5, #8
 8009050:	2d0c      	cmp	r5, #12
 8009052:	bf38      	it	cc
 8009054:	250c      	movcc	r5, #12
 8009056:	4629      	mov	r1, r5
 8009058:	4638      	mov	r0, r7
 800905a:	f7ff ffa5 	bl	8008fa8 <sbrk_aligned>
 800905e:	3001      	adds	r0, #1
 8009060:	d02b      	beq.n	80090ba <_malloc_r+0xd2>
 8009062:	6823      	ldr	r3, [r4, #0]
 8009064:	442b      	add	r3, r5
 8009066:	6023      	str	r3, [r4, #0]
 8009068:	e00e      	b.n	8009088 <_malloc_r+0xa0>
 800906a:	6822      	ldr	r2, [r4, #0]
 800906c:	1b52      	subs	r2, r2, r5
 800906e:	d41e      	bmi.n	80090ae <_malloc_r+0xc6>
 8009070:	2a0b      	cmp	r2, #11
 8009072:	d916      	bls.n	80090a2 <_malloc_r+0xba>
 8009074:	1961      	adds	r1, r4, r5
 8009076:	42a3      	cmp	r3, r4
 8009078:	6025      	str	r5, [r4, #0]
 800907a:	bf18      	it	ne
 800907c:	6059      	strne	r1, [r3, #4]
 800907e:	6863      	ldr	r3, [r4, #4]
 8009080:	bf08      	it	eq
 8009082:	6031      	streq	r1, [r6, #0]
 8009084:	5162      	str	r2, [r4, r5]
 8009086:	604b      	str	r3, [r1, #4]
 8009088:	4638      	mov	r0, r7
 800908a:	f104 060b 	add.w	r6, r4, #11
 800908e:	f000 fe11 	bl	8009cb4 <__malloc_unlock>
 8009092:	f026 0607 	bic.w	r6, r6, #7
 8009096:	1d23      	adds	r3, r4, #4
 8009098:	1af2      	subs	r2, r6, r3
 800909a:	d0b6      	beq.n	800900a <_malloc_r+0x22>
 800909c:	1b9b      	subs	r3, r3, r6
 800909e:	50a3      	str	r3, [r4, r2]
 80090a0:	e7b3      	b.n	800900a <_malloc_r+0x22>
 80090a2:	6862      	ldr	r2, [r4, #4]
 80090a4:	42a3      	cmp	r3, r4
 80090a6:	bf0c      	ite	eq
 80090a8:	6032      	streq	r2, [r6, #0]
 80090aa:	605a      	strne	r2, [r3, #4]
 80090ac:	e7ec      	b.n	8009088 <_malloc_r+0xa0>
 80090ae:	4623      	mov	r3, r4
 80090b0:	6864      	ldr	r4, [r4, #4]
 80090b2:	e7b2      	b.n	800901a <_malloc_r+0x32>
 80090b4:	4634      	mov	r4, r6
 80090b6:	6876      	ldr	r6, [r6, #4]
 80090b8:	e7b9      	b.n	800902e <_malloc_r+0x46>
 80090ba:	230c      	movs	r3, #12
 80090bc:	603b      	str	r3, [r7, #0]
 80090be:	4638      	mov	r0, r7
 80090c0:	f000 fdf8 	bl	8009cb4 <__malloc_unlock>
 80090c4:	e7a1      	b.n	800900a <_malloc_r+0x22>
 80090c6:	6025      	str	r5, [r4, #0]
 80090c8:	e7de      	b.n	8009088 <_malloc_r+0xa0>
 80090ca:	bf00      	nop
 80090cc:	200032b0 	.word	0x200032b0

080090d0 <__ssputs_r>:
 80090d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80090d4:	688e      	ldr	r6, [r1, #8]
 80090d6:	429e      	cmp	r6, r3
 80090d8:	4682      	mov	sl, r0
 80090da:	460c      	mov	r4, r1
 80090dc:	4690      	mov	r8, r2
 80090de:	461f      	mov	r7, r3
 80090e0:	d838      	bhi.n	8009154 <__ssputs_r+0x84>
 80090e2:	898a      	ldrh	r2, [r1, #12]
 80090e4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80090e8:	d032      	beq.n	8009150 <__ssputs_r+0x80>
 80090ea:	6825      	ldr	r5, [r4, #0]
 80090ec:	6909      	ldr	r1, [r1, #16]
 80090ee:	eba5 0901 	sub.w	r9, r5, r1
 80090f2:	6965      	ldr	r5, [r4, #20]
 80090f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80090f8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80090fc:	3301      	adds	r3, #1
 80090fe:	444b      	add	r3, r9
 8009100:	106d      	asrs	r5, r5, #1
 8009102:	429d      	cmp	r5, r3
 8009104:	bf38      	it	cc
 8009106:	461d      	movcc	r5, r3
 8009108:	0553      	lsls	r3, r2, #21
 800910a:	d531      	bpl.n	8009170 <__ssputs_r+0xa0>
 800910c:	4629      	mov	r1, r5
 800910e:	f7ff ff6b 	bl	8008fe8 <_malloc_r>
 8009112:	4606      	mov	r6, r0
 8009114:	b950      	cbnz	r0, 800912c <__ssputs_r+0x5c>
 8009116:	230c      	movs	r3, #12
 8009118:	f8ca 3000 	str.w	r3, [sl]
 800911c:	89a3      	ldrh	r3, [r4, #12]
 800911e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009122:	81a3      	strh	r3, [r4, #12]
 8009124:	f04f 30ff 	mov.w	r0, #4294967295
 8009128:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800912c:	6921      	ldr	r1, [r4, #16]
 800912e:	464a      	mov	r2, r9
 8009130:	f7fd ff72 	bl	8007018 <memcpy>
 8009134:	89a3      	ldrh	r3, [r4, #12]
 8009136:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800913a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800913e:	81a3      	strh	r3, [r4, #12]
 8009140:	6126      	str	r6, [r4, #16]
 8009142:	6165      	str	r5, [r4, #20]
 8009144:	444e      	add	r6, r9
 8009146:	eba5 0509 	sub.w	r5, r5, r9
 800914a:	6026      	str	r6, [r4, #0]
 800914c:	60a5      	str	r5, [r4, #8]
 800914e:	463e      	mov	r6, r7
 8009150:	42be      	cmp	r6, r7
 8009152:	d900      	bls.n	8009156 <__ssputs_r+0x86>
 8009154:	463e      	mov	r6, r7
 8009156:	6820      	ldr	r0, [r4, #0]
 8009158:	4632      	mov	r2, r6
 800915a:	4641      	mov	r1, r8
 800915c:	f000 fd8a 	bl	8009c74 <memmove>
 8009160:	68a3      	ldr	r3, [r4, #8]
 8009162:	1b9b      	subs	r3, r3, r6
 8009164:	60a3      	str	r3, [r4, #8]
 8009166:	6823      	ldr	r3, [r4, #0]
 8009168:	4433      	add	r3, r6
 800916a:	6023      	str	r3, [r4, #0]
 800916c:	2000      	movs	r0, #0
 800916e:	e7db      	b.n	8009128 <__ssputs_r+0x58>
 8009170:	462a      	mov	r2, r5
 8009172:	f000 fda5 	bl	8009cc0 <_realloc_r>
 8009176:	4606      	mov	r6, r0
 8009178:	2800      	cmp	r0, #0
 800917a:	d1e1      	bne.n	8009140 <__ssputs_r+0x70>
 800917c:	6921      	ldr	r1, [r4, #16]
 800917e:	4650      	mov	r0, sl
 8009180:	f7ff fec6 	bl	8008f10 <_free_r>
 8009184:	e7c7      	b.n	8009116 <__ssputs_r+0x46>
	...

08009188 <_svfiprintf_r>:
 8009188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800918c:	4698      	mov	r8, r3
 800918e:	898b      	ldrh	r3, [r1, #12]
 8009190:	061b      	lsls	r3, r3, #24
 8009192:	b09d      	sub	sp, #116	; 0x74
 8009194:	4607      	mov	r7, r0
 8009196:	460d      	mov	r5, r1
 8009198:	4614      	mov	r4, r2
 800919a:	d50e      	bpl.n	80091ba <_svfiprintf_r+0x32>
 800919c:	690b      	ldr	r3, [r1, #16]
 800919e:	b963      	cbnz	r3, 80091ba <_svfiprintf_r+0x32>
 80091a0:	2140      	movs	r1, #64	; 0x40
 80091a2:	f7ff ff21 	bl	8008fe8 <_malloc_r>
 80091a6:	6028      	str	r0, [r5, #0]
 80091a8:	6128      	str	r0, [r5, #16]
 80091aa:	b920      	cbnz	r0, 80091b6 <_svfiprintf_r+0x2e>
 80091ac:	230c      	movs	r3, #12
 80091ae:	603b      	str	r3, [r7, #0]
 80091b0:	f04f 30ff 	mov.w	r0, #4294967295
 80091b4:	e0d1      	b.n	800935a <_svfiprintf_r+0x1d2>
 80091b6:	2340      	movs	r3, #64	; 0x40
 80091b8:	616b      	str	r3, [r5, #20]
 80091ba:	2300      	movs	r3, #0
 80091bc:	9309      	str	r3, [sp, #36]	; 0x24
 80091be:	2320      	movs	r3, #32
 80091c0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80091c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80091c8:	2330      	movs	r3, #48	; 0x30
 80091ca:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009374 <_svfiprintf_r+0x1ec>
 80091ce:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80091d2:	f04f 0901 	mov.w	r9, #1
 80091d6:	4623      	mov	r3, r4
 80091d8:	469a      	mov	sl, r3
 80091da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80091de:	b10a      	cbz	r2, 80091e4 <_svfiprintf_r+0x5c>
 80091e0:	2a25      	cmp	r2, #37	; 0x25
 80091e2:	d1f9      	bne.n	80091d8 <_svfiprintf_r+0x50>
 80091e4:	ebba 0b04 	subs.w	fp, sl, r4
 80091e8:	d00b      	beq.n	8009202 <_svfiprintf_r+0x7a>
 80091ea:	465b      	mov	r3, fp
 80091ec:	4622      	mov	r2, r4
 80091ee:	4629      	mov	r1, r5
 80091f0:	4638      	mov	r0, r7
 80091f2:	f7ff ff6d 	bl	80090d0 <__ssputs_r>
 80091f6:	3001      	adds	r0, #1
 80091f8:	f000 80aa 	beq.w	8009350 <_svfiprintf_r+0x1c8>
 80091fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80091fe:	445a      	add	r2, fp
 8009200:	9209      	str	r2, [sp, #36]	; 0x24
 8009202:	f89a 3000 	ldrb.w	r3, [sl]
 8009206:	2b00      	cmp	r3, #0
 8009208:	f000 80a2 	beq.w	8009350 <_svfiprintf_r+0x1c8>
 800920c:	2300      	movs	r3, #0
 800920e:	f04f 32ff 	mov.w	r2, #4294967295
 8009212:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009216:	f10a 0a01 	add.w	sl, sl, #1
 800921a:	9304      	str	r3, [sp, #16]
 800921c:	9307      	str	r3, [sp, #28]
 800921e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009222:	931a      	str	r3, [sp, #104]	; 0x68
 8009224:	4654      	mov	r4, sl
 8009226:	2205      	movs	r2, #5
 8009228:	f814 1b01 	ldrb.w	r1, [r4], #1
 800922c:	4851      	ldr	r0, [pc, #324]	; (8009374 <_svfiprintf_r+0x1ec>)
 800922e:	f7f6 ffe7 	bl	8000200 <memchr>
 8009232:	9a04      	ldr	r2, [sp, #16]
 8009234:	b9d8      	cbnz	r0, 800926e <_svfiprintf_r+0xe6>
 8009236:	06d0      	lsls	r0, r2, #27
 8009238:	bf44      	itt	mi
 800923a:	2320      	movmi	r3, #32
 800923c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009240:	0711      	lsls	r1, r2, #28
 8009242:	bf44      	itt	mi
 8009244:	232b      	movmi	r3, #43	; 0x2b
 8009246:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800924a:	f89a 3000 	ldrb.w	r3, [sl]
 800924e:	2b2a      	cmp	r3, #42	; 0x2a
 8009250:	d015      	beq.n	800927e <_svfiprintf_r+0xf6>
 8009252:	9a07      	ldr	r2, [sp, #28]
 8009254:	4654      	mov	r4, sl
 8009256:	2000      	movs	r0, #0
 8009258:	f04f 0c0a 	mov.w	ip, #10
 800925c:	4621      	mov	r1, r4
 800925e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009262:	3b30      	subs	r3, #48	; 0x30
 8009264:	2b09      	cmp	r3, #9
 8009266:	d94e      	bls.n	8009306 <_svfiprintf_r+0x17e>
 8009268:	b1b0      	cbz	r0, 8009298 <_svfiprintf_r+0x110>
 800926a:	9207      	str	r2, [sp, #28]
 800926c:	e014      	b.n	8009298 <_svfiprintf_r+0x110>
 800926e:	eba0 0308 	sub.w	r3, r0, r8
 8009272:	fa09 f303 	lsl.w	r3, r9, r3
 8009276:	4313      	orrs	r3, r2
 8009278:	9304      	str	r3, [sp, #16]
 800927a:	46a2      	mov	sl, r4
 800927c:	e7d2      	b.n	8009224 <_svfiprintf_r+0x9c>
 800927e:	9b03      	ldr	r3, [sp, #12]
 8009280:	1d19      	adds	r1, r3, #4
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	9103      	str	r1, [sp, #12]
 8009286:	2b00      	cmp	r3, #0
 8009288:	bfbb      	ittet	lt
 800928a:	425b      	neglt	r3, r3
 800928c:	f042 0202 	orrlt.w	r2, r2, #2
 8009290:	9307      	strge	r3, [sp, #28]
 8009292:	9307      	strlt	r3, [sp, #28]
 8009294:	bfb8      	it	lt
 8009296:	9204      	strlt	r2, [sp, #16]
 8009298:	7823      	ldrb	r3, [r4, #0]
 800929a:	2b2e      	cmp	r3, #46	; 0x2e
 800929c:	d10c      	bne.n	80092b8 <_svfiprintf_r+0x130>
 800929e:	7863      	ldrb	r3, [r4, #1]
 80092a0:	2b2a      	cmp	r3, #42	; 0x2a
 80092a2:	d135      	bne.n	8009310 <_svfiprintf_r+0x188>
 80092a4:	9b03      	ldr	r3, [sp, #12]
 80092a6:	1d1a      	adds	r2, r3, #4
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	9203      	str	r2, [sp, #12]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	bfb8      	it	lt
 80092b0:	f04f 33ff 	movlt.w	r3, #4294967295
 80092b4:	3402      	adds	r4, #2
 80092b6:	9305      	str	r3, [sp, #20]
 80092b8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009384 <_svfiprintf_r+0x1fc>
 80092bc:	7821      	ldrb	r1, [r4, #0]
 80092be:	2203      	movs	r2, #3
 80092c0:	4650      	mov	r0, sl
 80092c2:	f7f6 ff9d 	bl	8000200 <memchr>
 80092c6:	b140      	cbz	r0, 80092da <_svfiprintf_r+0x152>
 80092c8:	2340      	movs	r3, #64	; 0x40
 80092ca:	eba0 000a 	sub.w	r0, r0, sl
 80092ce:	fa03 f000 	lsl.w	r0, r3, r0
 80092d2:	9b04      	ldr	r3, [sp, #16]
 80092d4:	4303      	orrs	r3, r0
 80092d6:	3401      	adds	r4, #1
 80092d8:	9304      	str	r3, [sp, #16]
 80092da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092de:	4826      	ldr	r0, [pc, #152]	; (8009378 <_svfiprintf_r+0x1f0>)
 80092e0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80092e4:	2206      	movs	r2, #6
 80092e6:	f7f6 ff8b 	bl	8000200 <memchr>
 80092ea:	2800      	cmp	r0, #0
 80092ec:	d038      	beq.n	8009360 <_svfiprintf_r+0x1d8>
 80092ee:	4b23      	ldr	r3, [pc, #140]	; (800937c <_svfiprintf_r+0x1f4>)
 80092f0:	bb1b      	cbnz	r3, 800933a <_svfiprintf_r+0x1b2>
 80092f2:	9b03      	ldr	r3, [sp, #12]
 80092f4:	3307      	adds	r3, #7
 80092f6:	f023 0307 	bic.w	r3, r3, #7
 80092fa:	3308      	adds	r3, #8
 80092fc:	9303      	str	r3, [sp, #12]
 80092fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009300:	4433      	add	r3, r6
 8009302:	9309      	str	r3, [sp, #36]	; 0x24
 8009304:	e767      	b.n	80091d6 <_svfiprintf_r+0x4e>
 8009306:	fb0c 3202 	mla	r2, ip, r2, r3
 800930a:	460c      	mov	r4, r1
 800930c:	2001      	movs	r0, #1
 800930e:	e7a5      	b.n	800925c <_svfiprintf_r+0xd4>
 8009310:	2300      	movs	r3, #0
 8009312:	3401      	adds	r4, #1
 8009314:	9305      	str	r3, [sp, #20]
 8009316:	4619      	mov	r1, r3
 8009318:	f04f 0c0a 	mov.w	ip, #10
 800931c:	4620      	mov	r0, r4
 800931e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009322:	3a30      	subs	r2, #48	; 0x30
 8009324:	2a09      	cmp	r2, #9
 8009326:	d903      	bls.n	8009330 <_svfiprintf_r+0x1a8>
 8009328:	2b00      	cmp	r3, #0
 800932a:	d0c5      	beq.n	80092b8 <_svfiprintf_r+0x130>
 800932c:	9105      	str	r1, [sp, #20]
 800932e:	e7c3      	b.n	80092b8 <_svfiprintf_r+0x130>
 8009330:	fb0c 2101 	mla	r1, ip, r1, r2
 8009334:	4604      	mov	r4, r0
 8009336:	2301      	movs	r3, #1
 8009338:	e7f0      	b.n	800931c <_svfiprintf_r+0x194>
 800933a:	ab03      	add	r3, sp, #12
 800933c:	9300      	str	r3, [sp, #0]
 800933e:	462a      	mov	r2, r5
 8009340:	4b0f      	ldr	r3, [pc, #60]	; (8009380 <_svfiprintf_r+0x1f8>)
 8009342:	a904      	add	r1, sp, #16
 8009344:	4638      	mov	r0, r7
 8009346:	f7fd ff1d 	bl	8007184 <_printf_float>
 800934a:	1c42      	adds	r2, r0, #1
 800934c:	4606      	mov	r6, r0
 800934e:	d1d6      	bne.n	80092fe <_svfiprintf_r+0x176>
 8009350:	89ab      	ldrh	r3, [r5, #12]
 8009352:	065b      	lsls	r3, r3, #25
 8009354:	f53f af2c 	bmi.w	80091b0 <_svfiprintf_r+0x28>
 8009358:	9809      	ldr	r0, [sp, #36]	; 0x24
 800935a:	b01d      	add	sp, #116	; 0x74
 800935c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009360:	ab03      	add	r3, sp, #12
 8009362:	9300      	str	r3, [sp, #0]
 8009364:	462a      	mov	r2, r5
 8009366:	4b06      	ldr	r3, [pc, #24]	; (8009380 <_svfiprintf_r+0x1f8>)
 8009368:	a904      	add	r1, sp, #16
 800936a:	4638      	mov	r0, r7
 800936c:	f7fe f9ae 	bl	80076cc <_printf_i>
 8009370:	e7eb      	b.n	800934a <_svfiprintf_r+0x1c2>
 8009372:	bf00      	nop
 8009374:	0800bf7c 	.word	0x0800bf7c
 8009378:	0800bf86 	.word	0x0800bf86
 800937c:	08007185 	.word	0x08007185
 8009380:	080090d1 	.word	0x080090d1
 8009384:	0800bf82 	.word	0x0800bf82

08009388 <__sfputc_r>:
 8009388:	6893      	ldr	r3, [r2, #8]
 800938a:	3b01      	subs	r3, #1
 800938c:	2b00      	cmp	r3, #0
 800938e:	b410      	push	{r4}
 8009390:	6093      	str	r3, [r2, #8]
 8009392:	da08      	bge.n	80093a6 <__sfputc_r+0x1e>
 8009394:	6994      	ldr	r4, [r2, #24]
 8009396:	42a3      	cmp	r3, r4
 8009398:	db01      	blt.n	800939e <__sfputc_r+0x16>
 800939a:	290a      	cmp	r1, #10
 800939c:	d103      	bne.n	80093a6 <__sfputc_r+0x1e>
 800939e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80093a2:	f000 b96d 	b.w	8009680 <__swbuf_r>
 80093a6:	6813      	ldr	r3, [r2, #0]
 80093a8:	1c58      	adds	r0, r3, #1
 80093aa:	6010      	str	r0, [r2, #0]
 80093ac:	7019      	strb	r1, [r3, #0]
 80093ae:	4608      	mov	r0, r1
 80093b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80093b4:	4770      	bx	lr

080093b6 <__sfputs_r>:
 80093b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093b8:	4606      	mov	r6, r0
 80093ba:	460f      	mov	r7, r1
 80093bc:	4614      	mov	r4, r2
 80093be:	18d5      	adds	r5, r2, r3
 80093c0:	42ac      	cmp	r4, r5
 80093c2:	d101      	bne.n	80093c8 <__sfputs_r+0x12>
 80093c4:	2000      	movs	r0, #0
 80093c6:	e007      	b.n	80093d8 <__sfputs_r+0x22>
 80093c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093cc:	463a      	mov	r2, r7
 80093ce:	4630      	mov	r0, r6
 80093d0:	f7ff ffda 	bl	8009388 <__sfputc_r>
 80093d4:	1c43      	adds	r3, r0, #1
 80093d6:	d1f3      	bne.n	80093c0 <__sfputs_r+0xa>
 80093d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080093dc <_vfiprintf_r>:
 80093dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093e0:	460d      	mov	r5, r1
 80093e2:	b09d      	sub	sp, #116	; 0x74
 80093e4:	4614      	mov	r4, r2
 80093e6:	4698      	mov	r8, r3
 80093e8:	4606      	mov	r6, r0
 80093ea:	b118      	cbz	r0, 80093f4 <_vfiprintf_r+0x18>
 80093ec:	6983      	ldr	r3, [r0, #24]
 80093ee:	b90b      	cbnz	r3, 80093f4 <_vfiprintf_r+0x18>
 80093f0:	f000 fb28 	bl	8009a44 <__sinit>
 80093f4:	4b89      	ldr	r3, [pc, #548]	; (800961c <_vfiprintf_r+0x240>)
 80093f6:	429d      	cmp	r5, r3
 80093f8:	d11b      	bne.n	8009432 <_vfiprintf_r+0x56>
 80093fa:	6875      	ldr	r5, [r6, #4]
 80093fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80093fe:	07d9      	lsls	r1, r3, #31
 8009400:	d405      	bmi.n	800940e <_vfiprintf_r+0x32>
 8009402:	89ab      	ldrh	r3, [r5, #12]
 8009404:	059a      	lsls	r2, r3, #22
 8009406:	d402      	bmi.n	800940e <_vfiprintf_r+0x32>
 8009408:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800940a:	f000 fbb9 	bl	8009b80 <__retarget_lock_acquire_recursive>
 800940e:	89ab      	ldrh	r3, [r5, #12]
 8009410:	071b      	lsls	r3, r3, #28
 8009412:	d501      	bpl.n	8009418 <_vfiprintf_r+0x3c>
 8009414:	692b      	ldr	r3, [r5, #16]
 8009416:	b9eb      	cbnz	r3, 8009454 <_vfiprintf_r+0x78>
 8009418:	4629      	mov	r1, r5
 800941a:	4630      	mov	r0, r6
 800941c:	f000 f982 	bl	8009724 <__swsetup_r>
 8009420:	b1c0      	cbz	r0, 8009454 <_vfiprintf_r+0x78>
 8009422:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009424:	07dc      	lsls	r4, r3, #31
 8009426:	d50e      	bpl.n	8009446 <_vfiprintf_r+0x6a>
 8009428:	f04f 30ff 	mov.w	r0, #4294967295
 800942c:	b01d      	add	sp, #116	; 0x74
 800942e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009432:	4b7b      	ldr	r3, [pc, #492]	; (8009620 <_vfiprintf_r+0x244>)
 8009434:	429d      	cmp	r5, r3
 8009436:	d101      	bne.n	800943c <_vfiprintf_r+0x60>
 8009438:	68b5      	ldr	r5, [r6, #8]
 800943a:	e7df      	b.n	80093fc <_vfiprintf_r+0x20>
 800943c:	4b79      	ldr	r3, [pc, #484]	; (8009624 <_vfiprintf_r+0x248>)
 800943e:	429d      	cmp	r5, r3
 8009440:	bf08      	it	eq
 8009442:	68f5      	ldreq	r5, [r6, #12]
 8009444:	e7da      	b.n	80093fc <_vfiprintf_r+0x20>
 8009446:	89ab      	ldrh	r3, [r5, #12]
 8009448:	0598      	lsls	r0, r3, #22
 800944a:	d4ed      	bmi.n	8009428 <_vfiprintf_r+0x4c>
 800944c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800944e:	f000 fb98 	bl	8009b82 <__retarget_lock_release_recursive>
 8009452:	e7e9      	b.n	8009428 <_vfiprintf_r+0x4c>
 8009454:	2300      	movs	r3, #0
 8009456:	9309      	str	r3, [sp, #36]	; 0x24
 8009458:	2320      	movs	r3, #32
 800945a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800945e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009462:	2330      	movs	r3, #48	; 0x30
 8009464:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009628 <_vfiprintf_r+0x24c>
 8009468:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800946c:	f04f 0901 	mov.w	r9, #1
 8009470:	4623      	mov	r3, r4
 8009472:	469a      	mov	sl, r3
 8009474:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009478:	b10a      	cbz	r2, 800947e <_vfiprintf_r+0xa2>
 800947a:	2a25      	cmp	r2, #37	; 0x25
 800947c:	d1f9      	bne.n	8009472 <_vfiprintf_r+0x96>
 800947e:	ebba 0b04 	subs.w	fp, sl, r4
 8009482:	d00b      	beq.n	800949c <_vfiprintf_r+0xc0>
 8009484:	465b      	mov	r3, fp
 8009486:	4622      	mov	r2, r4
 8009488:	4629      	mov	r1, r5
 800948a:	4630      	mov	r0, r6
 800948c:	f7ff ff93 	bl	80093b6 <__sfputs_r>
 8009490:	3001      	adds	r0, #1
 8009492:	f000 80aa 	beq.w	80095ea <_vfiprintf_r+0x20e>
 8009496:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009498:	445a      	add	r2, fp
 800949a:	9209      	str	r2, [sp, #36]	; 0x24
 800949c:	f89a 3000 	ldrb.w	r3, [sl]
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	f000 80a2 	beq.w	80095ea <_vfiprintf_r+0x20e>
 80094a6:	2300      	movs	r3, #0
 80094a8:	f04f 32ff 	mov.w	r2, #4294967295
 80094ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80094b0:	f10a 0a01 	add.w	sl, sl, #1
 80094b4:	9304      	str	r3, [sp, #16]
 80094b6:	9307      	str	r3, [sp, #28]
 80094b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80094bc:	931a      	str	r3, [sp, #104]	; 0x68
 80094be:	4654      	mov	r4, sl
 80094c0:	2205      	movs	r2, #5
 80094c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094c6:	4858      	ldr	r0, [pc, #352]	; (8009628 <_vfiprintf_r+0x24c>)
 80094c8:	f7f6 fe9a 	bl	8000200 <memchr>
 80094cc:	9a04      	ldr	r2, [sp, #16]
 80094ce:	b9d8      	cbnz	r0, 8009508 <_vfiprintf_r+0x12c>
 80094d0:	06d1      	lsls	r1, r2, #27
 80094d2:	bf44      	itt	mi
 80094d4:	2320      	movmi	r3, #32
 80094d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094da:	0713      	lsls	r3, r2, #28
 80094dc:	bf44      	itt	mi
 80094de:	232b      	movmi	r3, #43	; 0x2b
 80094e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094e4:	f89a 3000 	ldrb.w	r3, [sl]
 80094e8:	2b2a      	cmp	r3, #42	; 0x2a
 80094ea:	d015      	beq.n	8009518 <_vfiprintf_r+0x13c>
 80094ec:	9a07      	ldr	r2, [sp, #28]
 80094ee:	4654      	mov	r4, sl
 80094f0:	2000      	movs	r0, #0
 80094f2:	f04f 0c0a 	mov.w	ip, #10
 80094f6:	4621      	mov	r1, r4
 80094f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094fc:	3b30      	subs	r3, #48	; 0x30
 80094fe:	2b09      	cmp	r3, #9
 8009500:	d94e      	bls.n	80095a0 <_vfiprintf_r+0x1c4>
 8009502:	b1b0      	cbz	r0, 8009532 <_vfiprintf_r+0x156>
 8009504:	9207      	str	r2, [sp, #28]
 8009506:	e014      	b.n	8009532 <_vfiprintf_r+0x156>
 8009508:	eba0 0308 	sub.w	r3, r0, r8
 800950c:	fa09 f303 	lsl.w	r3, r9, r3
 8009510:	4313      	orrs	r3, r2
 8009512:	9304      	str	r3, [sp, #16]
 8009514:	46a2      	mov	sl, r4
 8009516:	e7d2      	b.n	80094be <_vfiprintf_r+0xe2>
 8009518:	9b03      	ldr	r3, [sp, #12]
 800951a:	1d19      	adds	r1, r3, #4
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	9103      	str	r1, [sp, #12]
 8009520:	2b00      	cmp	r3, #0
 8009522:	bfbb      	ittet	lt
 8009524:	425b      	neglt	r3, r3
 8009526:	f042 0202 	orrlt.w	r2, r2, #2
 800952a:	9307      	strge	r3, [sp, #28]
 800952c:	9307      	strlt	r3, [sp, #28]
 800952e:	bfb8      	it	lt
 8009530:	9204      	strlt	r2, [sp, #16]
 8009532:	7823      	ldrb	r3, [r4, #0]
 8009534:	2b2e      	cmp	r3, #46	; 0x2e
 8009536:	d10c      	bne.n	8009552 <_vfiprintf_r+0x176>
 8009538:	7863      	ldrb	r3, [r4, #1]
 800953a:	2b2a      	cmp	r3, #42	; 0x2a
 800953c:	d135      	bne.n	80095aa <_vfiprintf_r+0x1ce>
 800953e:	9b03      	ldr	r3, [sp, #12]
 8009540:	1d1a      	adds	r2, r3, #4
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	9203      	str	r2, [sp, #12]
 8009546:	2b00      	cmp	r3, #0
 8009548:	bfb8      	it	lt
 800954a:	f04f 33ff 	movlt.w	r3, #4294967295
 800954e:	3402      	adds	r4, #2
 8009550:	9305      	str	r3, [sp, #20]
 8009552:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009638 <_vfiprintf_r+0x25c>
 8009556:	7821      	ldrb	r1, [r4, #0]
 8009558:	2203      	movs	r2, #3
 800955a:	4650      	mov	r0, sl
 800955c:	f7f6 fe50 	bl	8000200 <memchr>
 8009560:	b140      	cbz	r0, 8009574 <_vfiprintf_r+0x198>
 8009562:	2340      	movs	r3, #64	; 0x40
 8009564:	eba0 000a 	sub.w	r0, r0, sl
 8009568:	fa03 f000 	lsl.w	r0, r3, r0
 800956c:	9b04      	ldr	r3, [sp, #16]
 800956e:	4303      	orrs	r3, r0
 8009570:	3401      	adds	r4, #1
 8009572:	9304      	str	r3, [sp, #16]
 8009574:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009578:	482c      	ldr	r0, [pc, #176]	; (800962c <_vfiprintf_r+0x250>)
 800957a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800957e:	2206      	movs	r2, #6
 8009580:	f7f6 fe3e 	bl	8000200 <memchr>
 8009584:	2800      	cmp	r0, #0
 8009586:	d03f      	beq.n	8009608 <_vfiprintf_r+0x22c>
 8009588:	4b29      	ldr	r3, [pc, #164]	; (8009630 <_vfiprintf_r+0x254>)
 800958a:	bb1b      	cbnz	r3, 80095d4 <_vfiprintf_r+0x1f8>
 800958c:	9b03      	ldr	r3, [sp, #12]
 800958e:	3307      	adds	r3, #7
 8009590:	f023 0307 	bic.w	r3, r3, #7
 8009594:	3308      	adds	r3, #8
 8009596:	9303      	str	r3, [sp, #12]
 8009598:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800959a:	443b      	add	r3, r7
 800959c:	9309      	str	r3, [sp, #36]	; 0x24
 800959e:	e767      	b.n	8009470 <_vfiprintf_r+0x94>
 80095a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80095a4:	460c      	mov	r4, r1
 80095a6:	2001      	movs	r0, #1
 80095a8:	e7a5      	b.n	80094f6 <_vfiprintf_r+0x11a>
 80095aa:	2300      	movs	r3, #0
 80095ac:	3401      	adds	r4, #1
 80095ae:	9305      	str	r3, [sp, #20]
 80095b0:	4619      	mov	r1, r3
 80095b2:	f04f 0c0a 	mov.w	ip, #10
 80095b6:	4620      	mov	r0, r4
 80095b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095bc:	3a30      	subs	r2, #48	; 0x30
 80095be:	2a09      	cmp	r2, #9
 80095c0:	d903      	bls.n	80095ca <_vfiprintf_r+0x1ee>
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d0c5      	beq.n	8009552 <_vfiprintf_r+0x176>
 80095c6:	9105      	str	r1, [sp, #20]
 80095c8:	e7c3      	b.n	8009552 <_vfiprintf_r+0x176>
 80095ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80095ce:	4604      	mov	r4, r0
 80095d0:	2301      	movs	r3, #1
 80095d2:	e7f0      	b.n	80095b6 <_vfiprintf_r+0x1da>
 80095d4:	ab03      	add	r3, sp, #12
 80095d6:	9300      	str	r3, [sp, #0]
 80095d8:	462a      	mov	r2, r5
 80095da:	4b16      	ldr	r3, [pc, #88]	; (8009634 <_vfiprintf_r+0x258>)
 80095dc:	a904      	add	r1, sp, #16
 80095de:	4630      	mov	r0, r6
 80095e0:	f7fd fdd0 	bl	8007184 <_printf_float>
 80095e4:	4607      	mov	r7, r0
 80095e6:	1c78      	adds	r0, r7, #1
 80095e8:	d1d6      	bne.n	8009598 <_vfiprintf_r+0x1bc>
 80095ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80095ec:	07d9      	lsls	r1, r3, #31
 80095ee:	d405      	bmi.n	80095fc <_vfiprintf_r+0x220>
 80095f0:	89ab      	ldrh	r3, [r5, #12]
 80095f2:	059a      	lsls	r2, r3, #22
 80095f4:	d402      	bmi.n	80095fc <_vfiprintf_r+0x220>
 80095f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80095f8:	f000 fac3 	bl	8009b82 <__retarget_lock_release_recursive>
 80095fc:	89ab      	ldrh	r3, [r5, #12]
 80095fe:	065b      	lsls	r3, r3, #25
 8009600:	f53f af12 	bmi.w	8009428 <_vfiprintf_r+0x4c>
 8009604:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009606:	e711      	b.n	800942c <_vfiprintf_r+0x50>
 8009608:	ab03      	add	r3, sp, #12
 800960a:	9300      	str	r3, [sp, #0]
 800960c:	462a      	mov	r2, r5
 800960e:	4b09      	ldr	r3, [pc, #36]	; (8009634 <_vfiprintf_r+0x258>)
 8009610:	a904      	add	r1, sp, #16
 8009612:	4630      	mov	r0, r6
 8009614:	f7fe f85a 	bl	80076cc <_printf_i>
 8009618:	e7e4      	b.n	80095e4 <_vfiprintf_r+0x208>
 800961a:	bf00      	nop
 800961c:	0800c0b0 	.word	0x0800c0b0
 8009620:	0800c0d0 	.word	0x0800c0d0
 8009624:	0800c090 	.word	0x0800c090
 8009628:	0800bf7c 	.word	0x0800bf7c
 800962c:	0800bf86 	.word	0x0800bf86
 8009630:	08007185 	.word	0x08007185
 8009634:	080093b7 	.word	0x080093b7
 8009638:	0800bf82 	.word	0x0800bf82

0800963c <_read_r>:
 800963c:	b538      	push	{r3, r4, r5, lr}
 800963e:	4d07      	ldr	r5, [pc, #28]	; (800965c <_read_r+0x20>)
 8009640:	4604      	mov	r4, r0
 8009642:	4608      	mov	r0, r1
 8009644:	4611      	mov	r1, r2
 8009646:	2200      	movs	r2, #0
 8009648:	602a      	str	r2, [r5, #0]
 800964a:	461a      	mov	r2, r3
 800964c:	f7f8 fd96 	bl	800217c <_read>
 8009650:	1c43      	adds	r3, r0, #1
 8009652:	d102      	bne.n	800965a <_read_r+0x1e>
 8009654:	682b      	ldr	r3, [r5, #0]
 8009656:	b103      	cbz	r3, 800965a <_read_r+0x1e>
 8009658:	6023      	str	r3, [r4, #0]
 800965a:	bd38      	pop	{r3, r4, r5, pc}
 800965c:	200032b8 	.word	0x200032b8

08009660 <_sbrk_r>:
 8009660:	b538      	push	{r3, r4, r5, lr}
 8009662:	4d06      	ldr	r5, [pc, #24]	; (800967c <_sbrk_r+0x1c>)
 8009664:	2300      	movs	r3, #0
 8009666:	4604      	mov	r4, r0
 8009668:	4608      	mov	r0, r1
 800966a:	602b      	str	r3, [r5, #0]
 800966c:	f7f8 fdf4 	bl	8002258 <_sbrk>
 8009670:	1c43      	adds	r3, r0, #1
 8009672:	d102      	bne.n	800967a <_sbrk_r+0x1a>
 8009674:	682b      	ldr	r3, [r5, #0]
 8009676:	b103      	cbz	r3, 800967a <_sbrk_r+0x1a>
 8009678:	6023      	str	r3, [r4, #0]
 800967a:	bd38      	pop	{r3, r4, r5, pc}
 800967c:	200032b8 	.word	0x200032b8

08009680 <__swbuf_r>:
 8009680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009682:	460e      	mov	r6, r1
 8009684:	4614      	mov	r4, r2
 8009686:	4605      	mov	r5, r0
 8009688:	b118      	cbz	r0, 8009692 <__swbuf_r+0x12>
 800968a:	6983      	ldr	r3, [r0, #24]
 800968c:	b90b      	cbnz	r3, 8009692 <__swbuf_r+0x12>
 800968e:	f000 f9d9 	bl	8009a44 <__sinit>
 8009692:	4b21      	ldr	r3, [pc, #132]	; (8009718 <__swbuf_r+0x98>)
 8009694:	429c      	cmp	r4, r3
 8009696:	d12b      	bne.n	80096f0 <__swbuf_r+0x70>
 8009698:	686c      	ldr	r4, [r5, #4]
 800969a:	69a3      	ldr	r3, [r4, #24]
 800969c:	60a3      	str	r3, [r4, #8]
 800969e:	89a3      	ldrh	r3, [r4, #12]
 80096a0:	071a      	lsls	r2, r3, #28
 80096a2:	d52f      	bpl.n	8009704 <__swbuf_r+0x84>
 80096a4:	6923      	ldr	r3, [r4, #16]
 80096a6:	b36b      	cbz	r3, 8009704 <__swbuf_r+0x84>
 80096a8:	6923      	ldr	r3, [r4, #16]
 80096aa:	6820      	ldr	r0, [r4, #0]
 80096ac:	1ac0      	subs	r0, r0, r3
 80096ae:	6963      	ldr	r3, [r4, #20]
 80096b0:	b2f6      	uxtb	r6, r6
 80096b2:	4283      	cmp	r3, r0
 80096b4:	4637      	mov	r7, r6
 80096b6:	dc04      	bgt.n	80096c2 <__swbuf_r+0x42>
 80096b8:	4621      	mov	r1, r4
 80096ba:	4628      	mov	r0, r5
 80096bc:	f000 f92e 	bl	800991c <_fflush_r>
 80096c0:	bb30      	cbnz	r0, 8009710 <__swbuf_r+0x90>
 80096c2:	68a3      	ldr	r3, [r4, #8]
 80096c4:	3b01      	subs	r3, #1
 80096c6:	60a3      	str	r3, [r4, #8]
 80096c8:	6823      	ldr	r3, [r4, #0]
 80096ca:	1c5a      	adds	r2, r3, #1
 80096cc:	6022      	str	r2, [r4, #0]
 80096ce:	701e      	strb	r6, [r3, #0]
 80096d0:	6963      	ldr	r3, [r4, #20]
 80096d2:	3001      	adds	r0, #1
 80096d4:	4283      	cmp	r3, r0
 80096d6:	d004      	beq.n	80096e2 <__swbuf_r+0x62>
 80096d8:	89a3      	ldrh	r3, [r4, #12]
 80096da:	07db      	lsls	r3, r3, #31
 80096dc:	d506      	bpl.n	80096ec <__swbuf_r+0x6c>
 80096de:	2e0a      	cmp	r6, #10
 80096e0:	d104      	bne.n	80096ec <__swbuf_r+0x6c>
 80096e2:	4621      	mov	r1, r4
 80096e4:	4628      	mov	r0, r5
 80096e6:	f000 f919 	bl	800991c <_fflush_r>
 80096ea:	b988      	cbnz	r0, 8009710 <__swbuf_r+0x90>
 80096ec:	4638      	mov	r0, r7
 80096ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096f0:	4b0a      	ldr	r3, [pc, #40]	; (800971c <__swbuf_r+0x9c>)
 80096f2:	429c      	cmp	r4, r3
 80096f4:	d101      	bne.n	80096fa <__swbuf_r+0x7a>
 80096f6:	68ac      	ldr	r4, [r5, #8]
 80096f8:	e7cf      	b.n	800969a <__swbuf_r+0x1a>
 80096fa:	4b09      	ldr	r3, [pc, #36]	; (8009720 <__swbuf_r+0xa0>)
 80096fc:	429c      	cmp	r4, r3
 80096fe:	bf08      	it	eq
 8009700:	68ec      	ldreq	r4, [r5, #12]
 8009702:	e7ca      	b.n	800969a <__swbuf_r+0x1a>
 8009704:	4621      	mov	r1, r4
 8009706:	4628      	mov	r0, r5
 8009708:	f000 f80c 	bl	8009724 <__swsetup_r>
 800970c:	2800      	cmp	r0, #0
 800970e:	d0cb      	beq.n	80096a8 <__swbuf_r+0x28>
 8009710:	f04f 37ff 	mov.w	r7, #4294967295
 8009714:	e7ea      	b.n	80096ec <__swbuf_r+0x6c>
 8009716:	bf00      	nop
 8009718:	0800c0b0 	.word	0x0800c0b0
 800971c:	0800c0d0 	.word	0x0800c0d0
 8009720:	0800c090 	.word	0x0800c090

08009724 <__swsetup_r>:
 8009724:	4b32      	ldr	r3, [pc, #200]	; (80097f0 <__swsetup_r+0xcc>)
 8009726:	b570      	push	{r4, r5, r6, lr}
 8009728:	681d      	ldr	r5, [r3, #0]
 800972a:	4606      	mov	r6, r0
 800972c:	460c      	mov	r4, r1
 800972e:	b125      	cbz	r5, 800973a <__swsetup_r+0x16>
 8009730:	69ab      	ldr	r3, [r5, #24]
 8009732:	b913      	cbnz	r3, 800973a <__swsetup_r+0x16>
 8009734:	4628      	mov	r0, r5
 8009736:	f000 f985 	bl	8009a44 <__sinit>
 800973a:	4b2e      	ldr	r3, [pc, #184]	; (80097f4 <__swsetup_r+0xd0>)
 800973c:	429c      	cmp	r4, r3
 800973e:	d10f      	bne.n	8009760 <__swsetup_r+0x3c>
 8009740:	686c      	ldr	r4, [r5, #4]
 8009742:	89a3      	ldrh	r3, [r4, #12]
 8009744:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009748:	0719      	lsls	r1, r3, #28
 800974a:	d42c      	bmi.n	80097a6 <__swsetup_r+0x82>
 800974c:	06dd      	lsls	r5, r3, #27
 800974e:	d411      	bmi.n	8009774 <__swsetup_r+0x50>
 8009750:	2309      	movs	r3, #9
 8009752:	6033      	str	r3, [r6, #0]
 8009754:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009758:	81a3      	strh	r3, [r4, #12]
 800975a:	f04f 30ff 	mov.w	r0, #4294967295
 800975e:	e03e      	b.n	80097de <__swsetup_r+0xba>
 8009760:	4b25      	ldr	r3, [pc, #148]	; (80097f8 <__swsetup_r+0xd4>)
 8009762:	429c      	cmp	r4, r3
 8009764:	d101      	bne.n	800976a <__swsetup_r+0x46>
 8009766:	68ac      	ldr	r4, [r5, #8]
 8009768:	e7eb      	b.n	8009742 <__swsetup_r+0x1e>
 800976a:	4b24      	ldr	r3, [pc, #144]	; (80097fc <__swsetup_r+0xd8>)
 800976c:	429c      	cmp	r4, r3
 800976e:	bf08      	it	eq
 8009770:	68ec      	ldreq	r4, [r5, #12]
 8009772:	e7e6      	b.n	8009742 <__swsetup_r+0x1e>
 8009774:	0758      	lsls	r0, r3, #29
 8009776:	d512      	bpl.n	800979e <__swsetup_r+0x7a>
 8009778:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800977a:	b141      	cbz	r1, 800978e <__swsetup_r+0x6a>
 800977c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009780:	4299      	cmp	r1, r3
 8009782:	d002      	beq.n	800978a <__swsetup_r+0x66>
 8009784:	4630      	mov	r0, r6
 8009786:	f7ff fbc3 	bl	8008f10 <_free_r>
 800978a:	2300      	movs	r3, #0
 800978c:	6363      	str	r3, [r4, #52]	; 0x34
 800978e:	89a3      	ldrh	r3, [r4, #12]
 8009790:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009794:	81a3      	strh	r3, [r4, #12]
 8009796:	2300      	movs	r3, #0
 8009798:	6063      	str	r3, [r4, #4]
 800979a:	6923      	ldr	r3, [r4, #16]
 800979c:	6023      	str	r3, [r4, #0]
 800979e:	89a3      	ldrh	r3, [r4, #12]
 80097a0:	f043 0308 	orr.w	r3, r3, #8
 80097a4:	81a3      	strh	r3, [r4, #12]
 80097a6:	6923      	ldr	r3, [r4, #16]
 80097a8:	b94b      	cbnz	r3, 80097be <__swsetup_r+0x9a>
 80097aa:	89a3      	ldrh	r3, [r4, #12]
 80097ac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80097b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80097b4:	d003      	beq.n	80097be <__swsetup_r+0x9a>
 80097b6:	4621      	mov	r1, r4
 80097b8:	4630      	mov	r0, r6
 80097ba:	f000 fa09 	bl	8009bd0 <__smakebuf_r>
 80097be:	89a0      	ldrh	r0, [r4, #12]
 80097c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80097c4:	f010 0301 	ands.w	r3, r0, #1
 80097c8:	d00a      	beq.n	80097e0 <__swsetup_r+0xbc>
 80097ca:	2300      	movs	r3, #0
 80097cc:	60a3      	str	r3, [r4, #8]
 80097ce:	6963      	ldr	r3, [r4, #20]
 80097d0:	425b      	negs	r3, r3
 80097d2:	61a3      	str	r3, [r4, #24]
 80097d4:	6923      	ldr	r3, [r4, #16]
 80097d6:	b943      	cbnz	r3, 80097ea <__swsetup_r+0xc6>
 80097d8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80097dc:	d1ba      	bne.n	8009754 <__swsetup_r+0x30>
 80097de:	bd70      	pop	{r4, r5, r6, pc}
 80097e0:	0781      	lsls	r1, r0, #30
 80097e2:	bf58      	it	pl
 80097e4:	6963      	ldrpl	r3, [r4, #20]
 80097e6:	60a3      	str	r3, [r4, #8]
 80097e8:	e7f4      	b.n	80097d4 <__swsetup_r+0xb0>
 80097ea:	2000      	movs	r0, #0
 80097ec:	e7f7      	b.n	80097de <__swsetup_r+0xba>
 80097ee:	bf00      	nop
 80097f0:	20000014 	.word	0x20000014
 80097f4:	0800c0b0 	.word	0x0800c0b0
 80097f8:	0800c0d0 	.word	0x0800c0d0
 80097fc:	0800c090 	.word	0x0800c090

08009800 <abort>:
 8009800:	b508      	push	{r3, lr}
 8009802:	2006      	movs	r0, #6
 8009804:	f000 fab4 	bl	8009d70 <raise>
 8009808:	2001      	movs	r0, #1
 800980a:	f7f8 fcad 	bl	8002168 <_exit>
	...

08009810 <__sflush_r>:
 8009810:	898a      	ldrh	r2, [r1, #12]
 8009812:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009816:	4605      	mov	r5, r0
 8009818:	0710      	lsls	r0, r2, #28
 800981a:	460c      	mov	r4, r1
 800981c:	d458      	bmi.n	80098d0 <__sflush_r+0xc0>
 800981e:	684b      	ldr	r3, [r1, #4]
 8009820:	2b00      	cmp	r3, #0
 8009822:	dc05      	bgt.n	8009830 <__sflush_r+0x20>
 8009824:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009826:	2b00      	cmp	r3, #0
 8009828:	dc02      	bgt.n	8009830 <__sflush_r+0x20>
 800982a:	2000      	movs	r0, #0
 800982c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009830:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009832:	2e00      	cmp	r6, #0
 8009834:	d0f9      	beq.n	800982a <__sflush_r+0x1a>
 8009836:	2300      	movs	r3, #0
 8009838:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800983c:	682f      	ldr	r7, [r5, #0]
 800983e:	602b      	str	r3, [r5, #0]
 8009840:	d032      	beq.n	80098a8 <__sflush_r+0x98>
 8009842:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009844:	89a3      	ldrh	r3, [r4, #12]
 8009846:	075a      	lsls	r2, r3, #29
 8009848:	d505      	bpl.n	8009856 <__sflush_r+0x46>
 800984a:	6863      	ldr	r3, [r4, #4]
 800984c:	1ac0      	subs	r0, r0, r3
 800984e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009850:	b10b      	cbz	r3, 8009856 <__sflush_r+0x46>
 8009852:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009854:	1ac0      	subs	r0, r0, r3
 8009856:	2300      	movs	r3, #0
 8009858:	4602      	mov	r2, r0
 800985a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800985c:	6a21      	ldr	r1, [r4, #32]
 800985e:	4628      	mov	r0, r5
 8009860:	47b0      	blx	r6
 8009862:	1c43      	adds	r3, r0, #1
 8009864:	89a3      	ldrh	r3, [r4, #12]
 8009866:	d106      	bne.n	8009876 <__sflush_r+0x66>
 8009868:	6829      	ldr	r1, [r5, #0]
 800986a:	291d      	cmp	r1, #29
 800986c:	d82c      	bhi.n	80098c8 <__sflush_r+0xb8>
 800986e:	4a2a      	ldr	r2, [pc, #168]	; (8009918 <__sflush_r+0x108>)
 8009870:	40ca      	lsrs	r2, r1
 8009872:	07d6      	lsls	r6, r2, #31
 8009874:	d528      	bpl.n	80098c8 <__sflush_r+0xb8>
 8009876:	2200      	movs	r2, #0
 8009878:	6062      	str	r2, [r4, #4]
 800987a:	04d9      	lsls	r1, r3, #19
 800987c:	6922      	ldr	r2, [r4, #16]
 800987e:	6022      	str	r2, [r4, #0]
 8009880:	d504      	bpl.n	800988c <__sflush_r+0x7c>
 8009882:	1c42      	adds	r2, r0, #1
 8009884:	d101      	bne.n	800988a <__sflush_r+0x7a>
 8009886:	682b      	ldr	r3, [r5, #0]
 8009888:	b903      	cbnz	r3, 800988c <__sflush_r+0x7c>
 800988a:	6560      	str	r0, [r4, #84]	; 0x54
 800988c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800988e:	602f      	str	r7, [r5, #0]
 8009890:	2900      	cmp	r1, #0
 8009892:	d0ca      	beq.n	800982a <__sflush_r+0x1a>
 8009894:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009898:	4299      	cmp	r1, r3
 800989a:	d002      	beq.n	80098a2 <__sflush_r+0x92>
 800989c:	4628      	mov	r0, r5
 800989e:	f7ff fb37 	bl	8008f10 <_free_r>
 80098a2:	2000      	movs	r0, #0
 80098a4:	6360      	str	r0, [r4, #52]	; 0x34
 80098a6:	e7c1      	b.n	800982c <__sflush_r+0x1c>
 80098a8:	6a21      	ldr	r1, [r4, #32]
 80098aa:	2301      	movs	r3, #1
 80098ac:	4628      	mov	r0, r5
 80098ae:	47b0      	blx	r6
 80098b0:	1c41      	adds	r1, r0, #1
 80098b2:	d1c7      	bne.n	8009844 <__sflush_r+0x34>
 80098b4:	682b      	ldr	r3, [r5, #0]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d0c4      	beq.n	8009844 <__sflush_r+0x34>
 80098ba:	2b1d      	cmp	r3, #29
 80098bc:	d001      	beq.n	80098c2 <__sflush_r+0xb2>
 80098be:	2b16      	cmp	r3, #22
 80098c0:	d101      	bne.n	80098c6 <__sflush_r+0xb6>
 80098c2:	602f      	str	r7, [r5, #0]
 80098c4:	e7b1      	b.n	800982a <__sflush_r+0x1a>
 80098c6:	89a3      	ldrh	r3, [r4, #12]
 80098c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80098cc:	81a3      	strh	r3, [r4, #12]
 80098ce:	e7ad      	b.n	800982c <__sflush_r+0x1c>
 80098d0:	690f      	ldr	r7, [r1, #16]
 80098d2:	2f00      	cmp	r7, #0
 80098d4:	d0a9      	beq.n	800982a <__sflush_r+0x1a>
 80098d6:	0793      	lsls	r3, r2, #30
 80098d8:	680e      	ldr	r6, [r1, #0]
 80098da:	bf08      	it	eq
 80098dc:	694b      	ldreq	r3, [r1, #20]
 80098de:	600f      	str	r7, [r1, #0]
 80098e0:	bf18      	it	ne
 80098e2:	2300      	movne	r3, #0
 80098e4:	eba6 0807 	sub.w	r8, r6, r7
 80098e8:	608b      	str	r3, [r1, #8]
 80098ea:	f1b8 0f00 	cmp.w	r8, #0
 80098ee:	dd9c      	ble.n	800982a <__sflush_r+0x1a>
 80098f0:	6a21      	ldr	r1, [r4, #32]
 80098f2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80098f4:	4643      	mov	r3, r8
 80098f6:	463a      	mov	r2, r7
 80098f8:	4628      	mov	r0, r5
 80098fa:	47b0      	blx	r6
 80098fc:	2800      	cmp	r0, #0
 80098fe:	dc06      	bgt.n	800990e <__sflush_r+0xfe>
 8009900:	89a3      	ldrh	r3, [r4, #12]
 8009902:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009906:	81a3      	strh	r3, [r4, #12]
 8009908:	f04f 30ff 	mov.w	r0, #4294967295
 800990c:	e78e      	b.n	800982c <__sflush_r+0x1c>
 800990e:	4407      	add	r7, r0
 8009910:	eba8 0800 	sub.w	r8, r8, r0
 8009914:	e7e9      	b.n	80098ea <__sflush_r+0xda>
 8009916:	bf00      	nop
 8009918:	20400001 	.word	0x20400001

0800991c <_fflush_r>:
 800991c:	b538      	push	{r3, r4, r5, lr}
 800991e:	690b      	ldr	r3, [r1, #16]
 8009920:	4605      	mov	r5, r0
 8009922:	460c      	mov	r4, r1
 8009924:	b913      	cbnz	r3, 800992c <_fflush_r+0x10>
 8009926:	2500      	movs	r5, #0
 8009928:	4628      	mov	r0, r5
 800992a:	bd38      	pop	{r3, r4, r5, pc}
 800992c:	b118      	cbz	r0, 8009936 <_fflush_r+0x1a>
 800992e:	6983      	ldr	r3, [r0, #24]
 8009930:	b90b      	cbnz	r3, 8009936 <_fflush_r+0x1a>
 8009932:	f000 f887 	bl	8009a44 <__sinit>
 8009936:	4b14      	ldr	r3, [pc, #80]	; (8009988 <_fflush_r+0x6c>)
 8009938:	429c      	cmp	r4, r3
 800993a:	d11b      	bne.n	8009974 <_fflush_r+0x58>
 800993c:	686c      	ldr	r4, [r5, #4]
 800993e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009942:	2b00      	cmp	r3, #0
 8009944:	d0ef      	beq.n	8009926 <_fflush_r+0xa>
 8009946:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009948:	07d0      	lsls	r0, r2, #31
 800994a:	d404      	bmi.n	8009956 <_fflush_r+0x3a>
 800994c:	0599      	lsls	r1, r3, #22
 800994e:	d402      	bmi.n	8009956 <_fflush_r+0x3a>
 8009950:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009952:	f000 f915 	bl	8009b80 <__retarget_lock_acquire_recursive>
 8009956:	4628      	mov	r0, r5
 8009958:	4621      	mov	r1, r4
 800995a:	f7ff ff59 	bl	8009810 <__sflush_r>
 800995e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009960:	07da      	lsls	r2, r3, #31
 8009962:	4605      	mov	r5, r0
 8009964:	d4e0      	bmi.n	8009928 <_fflush_r+0xc>
 8009966:	89a3      	ldrh	r3, [r4, #12]
 8009968:	059b      	lsls	r3, r3, #22
 800996a:	d4dd      	bmi.n	8009928 <_fflush_r+0xc>
 800996c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800996e:	f000 f908 	bl	8009b82 <__retarget_lock_release_recursive>
 8009972:	e7d9      	b.n	8009928 <_fflush_r+0xc>
 8009974:	4b05      	ldr	r3, [pc, #20]	; (800998c <_fflush_r+0x70>)
 8009976:	429c      	cmp	r4, r3
 8009978:	d101      	bne.n	800997e <_fflush_r+0x62>
 800997a:	68ac      	ldr	r4, [r5, #8]
 800997c:	e7df      	b.n	800993e <_fflush_r+0x22>
 800997e:	4b04      	ldr	r3, [pc, #16]	; (8009990 <_fflush_r+0x74>)
 8009980:	429c      	cmp	r4, r3
 8009982:	bf08      	it	eq
 8009984:	68ec      	ldreq	r4, [r5, #12]
 8009986:	e7da      	b.n	800993e <_fflush_r+0x22>
 8009988:	0800c0b0 	.word	0x0800c0b0
 800998c:	0800c0d0 	.word	0x0800c0d0
 8009990:	0800c090 	.word	0x0800c090

08009994 <std>:
 8009994:	2300      	movs	r3, #0
 8009996:	b510      	push	{r4, lr}
 8009998:	4604      	mov	r4, r0
 800999a:	e9c0 3300 	strd	r3, r3, [r0]
 800999e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80099a2:	6083      	str	r3, [r0, #8]
 80099a4:	8181      	strh	r1, [r0, #12]
 80099a6:	6643      	str	r3, [r0, #100]	; 0x64
 80099a8:	81c2      	strh	r2, [r0, #14]
 80099aa:	6183      	str	r3, [r0, #24]
 80099ac:	4619      	mov	r1, r3
 80099ae:	2208      	movs	r2, #8
 80099b0:	305c      	adds	r0, #92	; 0x5c
 80099b2:	f7fd fb3f 	bl	8007034 <memset>
 80099b6:	4b05      	ldr	r3, [pc, #20]	; (80099cc <std+0x38>)
 80099b8:	6263      	str	r3, [r4, #36]	; 0x24
 80099ba:	4b05      	ldr	r3, [pc, #20]	; (80099d0 <std+0x3c>)
 80099bc:	62a3      	str	r3, [r4, #40]	; 0x28
 80099be:	4b05      	ldr	r3, [pc, #20]	; (80099d4 <std+0x40>)
 80099c0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80099c2:	4b05      	ldr	r3, [pc, #20]	; (80099d8 <std+0x44>)
 80099c4:	6224      	str	r4, [r4, #32]
 80099c6:	6323      	str	r3, [r4, #48]	; 0x30
 80099c8:	bd10      	pop	{r4, pc}
 80099ca:	bf00      	nop
 80099cc:	08007959 	.word	0x08007959
 80099d0:	0800797b 	.word	0x0800797b
 80099d4:	080079b3 	.word	0x080079b3
 80099d8:	080079d7 	.word	0x080079d7

080099dc <_cleanup_r>:
 80099dc:	4901      	ldr	r1, [pc, #4]	; (80099e4 <_cleanup_r+0x8>)
 80099de:	f000 b8af 	b.w	8009b40 <_fwalk_reent>
 80099e2:	bf00      	nop
 80099e4:	0800991d 	.word	0x0800991d

080099e8 <__sfmoreglue>:
 80099e8:	b570      	push	{r4, r5, r6, lr}
 80099ea:	2268      	movs	r2, #104	; 0x68
 80099ec:	1e4d      	subs	r5, r1, #1
 80099ee:	4355      	muls	r5, r2
 80099f0:	460e      	mov	r6, r1
 80099f2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80099f6:	f7ff faf7 	bl	8008fe8 <_malloc_r>
 80099fa:	4604      	mov	r4, r0
 80099fc:	b140      	cbz	r0, 8009a10 <__sfmoreglue+0x28>
 80099fe:	2100      	movs	r1, #0
 8009a00:	e9c0 1600 	strd	r1, r6, [r0]
 8009a04:	300c      	adds	r0, #12
 8009a06:	60a0      	str	r0, [r4, #8]
 8009a08:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009a0c:	f7fd fb12 	bl	8007034 <memset>
 8009a10:	4620      	mov	r0, r4
 8009a12:	bd70      	pop	{r4, r5, r6, pc}

08009a14 <__sfp_lock_acquire>:
 8009a14:	4801      	ldr	r0, [pc, #4]	; (8009a1c <__sfp_lock_acquire+0x8>)
 8009a16:	f000 b8b3 	b.w	8009b80 <__retarget_lock_acquire_recursive>
 8009a1a:	bf00      	nop
 8009a1c:	200032bd 	.word	0x200032bd

08009a20 <__sfp_lock_release>:
 8009a20:	4801      	ldr	r0, [pc, #4]	; (8009a28 <__sfp_lock_release+0x8>)
 8009a22:	f000 b8ae 	b.w	8009b82 <__retarget_lock_release_recursive>
 8009a26:	bf00      	nop
 8009a28:	200032bd 	.word	0x200032bd

08009a2c <__sinit_lock_acquire>:
 8009a2c:	4801      	ldr	r0, [pc, #4]	; (8009a34 <__sinit_lock_acquire+0x8>)
 8009a2e:	f000 b8a7 	b.w	8009b80 <__retarget_lock_acquire_recursive>
 8009a32:	bf00      	nop
 8009a34:	200032be 	.word	0x200032be

08009a38 <__sinit_lock_release>:
 8009a38:	4801      	ldr	r0, [pc, #4]	; (8009a40 <__sinit_lock_release+0x8>)
 8009a3a:	f000 b8a2 	b.w	8009b82 <__retarget_lock_release_recursive>
 8009a3e:	bf00      	nop
 8009a40:	200032be 	.word	0x200032be

08009a44 <__sinit>:
 8009a44:	b510      	push	{r4, lr}
 8009a46:	4604      	mov	r4, r0
 8009a48:	f7ff fff0 	bl	8009a2c <__sinit_lock_acquire>
 8009a4c:	69a3      	ldr	r3, [r4, #24]
 8009a4e:	b11b      	cbz	r3, 8009a58 <__sinit+0x14>
 8009a50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a54:	f7ff bff0 	b.w	8009a38 <__sinit_lock_release>
 8009a58:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009a5c:	6523      	str	r3, [r4, #80]	; 0x50
 8009a5e:	4b13      	ldr	r3, [pc, #76]	; (8009aac <__sinit+0x68>)
 8009a60:	4a13      	ldr	r2, [pc, #76]	; (8009ab0 <__sinit+0x6c>)
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	62a2      	str	r2, [r4, #40]	; 0x28
 8009a66:	42a3      	cmp	r3, r4
 8009a68:	bf04      	itt	eq
 8009a6a:	2301      	moveq	r3, #1
 8009a6c:	61a3      	streq	r3, [r4, #24]
 8009a6e:	4620      	mov	r0, r4
 8009a70:	f000 f820 	bl	8009ab4 <__sfp>
 8009a74:	6060      	str	r0, [r4, #4]
 8009a76:	4620      	mov	r0, r4
 8009a78:	f000 f81c 	bl	8009ab4 <__sfp>
 8009a7c:	60a0      	str	r0, [r4, #8]
 8009a7e:	4620      	mov	r0, r4
 8009a80:	f000 f818 	bl	8009ab4 <__sfp>
 8009a84:	2200      	movs	r2, #0
 8009a86:	60e0      	str	r0, [r4, #12]
 8009a88:	2104      	movs	r1, #4
 8009a8a:	6860      	ldr	r0, [r4, #4]
 8009a8c:	f7ff ff82 	bl	8009994 <std>
 8009a90:	68a0      	ldr	r0, [r4, #8]
 8009a92:	2201      	movs	r2, #1
 8009a94:	2109      	movs	r1, #9
 8009a96:	f7ff ff7d 	bl	8009994 <std>
 8009a9a:	68e0      	ldr	r0, [r4, #12]
 8009a9c:	2202      	movs	r2, #2
 8009a9e:	2112      	movs	r1, #18
 8009aa0:	f7ff ff78 	bl	8009994 <std>
 8009aa4:	2301      	movs	r3, #1
 8009aa6:	61a3      	str	r3, [r4, #24]
 8009aa8:	e7d2      	b.n	8009a50 <__sinit+0xc>
 8009aaa:	bf00      	nop
 8009aac:	0800bd1c 	.word	0x0800bd1c
 8009ab0:	080099dd 	.word	0x080099dd

08009ab4 <__sfp>:
 8009ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ab6:	4607      	mov	r7, r0
 8009ab8:	f7ff ffac 	bl	8009a14 <__sfp_lock_acquire>
 8009abc:	4b1e      	ldr	r3, [pc, #120]	; (8009b38 <__sfp+0x84>)
 8009abe:	681e      	ldr	r6, [r3, #0]
 8009ac0:	69b3      	ldr	r3, [r6, #24]
 8009ac2:	b913      	cbnz	r3, 8009aca <__sfp+0x16>
 8009ac4:	4630      	mov	r0, r6
 8009ac6:	f7ff ffbd 	bl	8009a44 <__sinit>
 8009aca:	3648      	adds	r6, #72	; 0x48
 8009acc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009ad0:	3b01      	subs	r3, #1
 8009ad2:	d503      	bpl.n	8009adc <__sfp+0x28>
 8009ad4:	6833      	ldr	r3, [r6, #0]
 8009ad6:	b30b      	cbz	r3, 8009b1c <__sfp+0x68>
 8009ad8:	6836      	ldr	r6, [r6, #0]
 8009ada:	e7f7      	b.n	8009acc <__sfp+0x18>
 8009adc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009ae0:	b9d5      	cbnz	r5, 8009b18 <__sfp+0x64>
 8009ae2:	4b16      	ldr	r3, [pc, #88]	; (8009b3c <__sfp+0x88>)
 8009ae4:	60e3      	str	r3, [r4, #12]
 8009ae6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009aea:	6665      	str	r5, [r4, #100]	; 0x64
 8009aec:	f000 f847 	bl	8009b7e <__retarget_lock_init_recursive>
 8009af0:	f7ff ff96 	bl	8009a20 <__sfp_lock_release>
 8009af4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009af8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009afc:	6025      	str	r5, [r4, #0]
 8009afe:	61a5      	str	r5, [r4, #24]
 8009b00:	2208      	movs	r2, #8
 8009b02:	4629      	mov	r1, r5
 8009b04:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009b08:	f7fd fa94 	bl	8007034 <memset>
 8009b0c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009b10:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009b14:	4620      	mov	r0, r4
 8009b16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b18:	3468      	adds	r4, #104	; 0x68
 8009b1a:	e7d9      	b.n	8009ad0 <__sfp+0x1c>
 8009b1c:	2104      	movs	r1, #4
 8009b1e:	4638      	mov	r0, r7
 8009b20:	f7ff ff62 	bl	80099e8 <__sfmoreglue>
 8009b24:	4604      	mov	r4, r0
 8009b26:	6030      	str	r0, [r6, #0]
 8009b28:	2800      	cmp	r0, #0
 8009b2a:	d1d5      	bne.n	8009ad8 <__sfp+0x24>
 8009b2c:	f7ff ff78 	bl	8009a20 <__sfp_lock_release>
 8009b30:	230c      	movs	r3, #12
 8009b32:	603b      	str	r3, [r7, #0]
 8009b34:	e7ee      	b.n	8009b14 <__sfp+0x60>
 8009b36:	bf00      	nop
 8009b38:	0800bd1c 	.word	0x0800bd1c
 8009b3c:	ffff0001 	.word	0xffff0001

08009b40 <_fwalk_reent>:
 8009b40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b44:	4606      	mov	r6, r0
 8009b46:	4688      	mov	r8, r1
 8009b48:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009b4c:	2700      	movs	r7, #0
 8009b4e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009b52:	f1b9 0901 	subs.w	r9, r9, #1
 8009b56:	d505      	bpl.n	8009b64 <_fwalk_reent+0x24>
 8009b58:	6824      	ldr	r4, [r4, #0]
 8009b5a:	2c00      	cmp	r4, #0
 8009b5c:	d1f7      	bne.n	8009b4e <_fwalk_reent+0xe>
 8009b5e:	4638      	mov	r0, r7
 8009b60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b64:	89ab      	ldrh	r3, [r5, #12]
 8009b66:	2b01      	cmp	r3, #1
 8009b68:	d907      	bls.n	8009b7a <_fwalk_reent+0x3a>
 8009b6a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009b6e:	3301      	adds	r3, #1
 8009b70:	d003      	beq.n	8009b7a <_fwalk_reent+0x3a>
 8009b72:	4629      	mov	r1, r5
 8009b74:	4630      	mov	r0, r6
 8009b76:	47c0      	blx	r8
 8009b78:	4307      	orrs	r7, r0
 8009b7a:	3568      	adds	r5, #104	; 0x68
 8009b7c:	e7e9      	b.n	8009b52 <_fwalk_reent+0x12>

08009b7e <__retarget_lock_init_recursive>:
 8009b7e:	4770      	bx	lr

08009b80 <__retarget_lock_acquire_recursive>:
 8009b80:	4770      	bx	lr

08009b82 <__retarget_lock_release_recursive>:
 8009b82:	4770      	bx	lr

08009b84 <__swhatbuf_r>:
 8009b84:	b570      	push	{r4, r5, r6, lr}
 8009b86:	460e      	mov	r6, r1
 8009b88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b8c:	2900      	cmp	r1, #0
 8009b8e:	b096      	sub	sp, #88	; 0x58
 8009b90:	4614      	mov	r4, r2
 8009b92:	461d      	mov	r5, r3
 8009b94:	da08      	bge.n	8009ba8 <__swhatbuf_r+0x24>
 8009b96:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009b9a:	2200      	movs	r2, #0
 8009b9c:	602a      	str	r2, [r5, #0]
 8009b9e:	061a      	lsls	r2, r3, #24
 8009ba0:	d410      	bmi.n	8009bc4 <__swhatbuf_r+0x40>
 8009ba2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ba6:	e00e      	b.n	8009bc6 <__swhatbuf_r+0x42>
 8009ba8:	466a      	mov	r2, sp
 8009baa:	f000 f90b 	bl	8009dc4 <_fstat_r>
 8009bae:	2800      	cmp	r0, #0
 8009bb0:	dbf1      	blt.n	8009b96 <__swhatbuf_r+0x12>
 8009bb2:	9a01      	ldr	r2, [sp, #4]
 8009bb4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009bb8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009bbc:	425a      	negs	r2, r3
 8009bbe:	415a      	adcs	r2, r3
 8009bc0:	602a      	str	r2, [r5, #0]
 8009bc2:	e7ee      	b.n	8009ba2 <__swhatbuf_r+0x1e>
 8009bc4:	2340      	movs	r3, #64	; 0x40
 8009bc6:	2000      	movs	r0, #0
 8009bc8:	6023      	str	r3, [r4, #0]
 8009bca:	b016      	add	sp, #88	; 0x58
 8009bcc:	bd70      	pop	{r4, r5, r6, pc}
	...

08009bd0 <__smakebuf_r>:
 8009bd0:	898b      	ldrh	r3, [r1, #12]
 8009bd2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009bd4:	079d      	lsls	r5, r3, #30
 8009bd6:	4606      	mov	r6, r0
 8009bd8:	460c      	mov	r4, r1
 8009bda:	d507      	bpl.n	8009bec <__smakebuf_r+0x1c>
 8009bdc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009be0:	6023      	str	r3, [r4, #0]
 8009be2:	6123      	str	r3, [r4, #16]
 8009be4:	2301      	movs	r3, #1
 8009be6:	6163      	str	r3, [r4, #20]
 8009be8:	b002      	add	sp, #8
 8009bea:	bd70      	pop	{r4, r5, r6, pc}
 8009bec:	ab01      	add	r3, sp, #4
 8009bee:	466a      	mov	r2, sp
 8009bf0:	f7ff ffc8 	bl	8009b84 <__swhatbuf_r>
 8009bf4:	9900      	ldr	r1, [sp, #0]
 8009bf6:	4605      	mov	r5, r0
 8009bf8:	4630      	mov	r0, r6
 8009bfa:	f7ff f9f5 	bl	8008fe8 <_malloc_r>
 8009bfe:	b948      	cbnz	r0, 8009c14 <__smakebuf_r+0x44>
 8009c00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c04:	059a      	lsls	r2, r3, #22
 8009c06:	d4ef      	bmi.n	8009be8 <__smakebuf_r+0x18>
 8009c08:	f023 0303 	bic.w	r3, r3, #3
 8009c0c:	f043 0302 	orr.w	r3, r3, #2
 8009c10:	81a3      	strh	r3, [r4, #12]
 8009c12:	e7e3      	b.n	8009bdc <__smakebuf_r+0xc>
 8009c14:	4b0d      	ldr	r3, [pc, #52]	; (8009c4c <__smakebuf_r+0x7c>)
 8009c16:	62b3      	str	r3, [r6, #40]	; 0x28
 8009c18:	89a3      	ldrh	r3, [r4, #12]
 8009c1a:	6020      	str	r0, [r4, #0]
 8009c1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c20:	81a3      	strh	r3, [r4, #12]
 8009c22:	9b00      	ldr	r3, [sp, #0]
 8009c24:	6163      	str	r3, [r4, #20]
 8009c26:	9b01      	ldr	r3, [sp, #4]
 8009c28:	6120      	str	r0, [r4, #16]
 8009c2a:	b15b      	cbz	r3, 8009c44 <__smakebuf_r+0x74>
 8009c2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c30:	4630      	mov	r0, r6
 8009c32:	f000 f8d9 	bl	8009de8 <_isatty_r>
 8009c36:	b128      	cbz	r0, 8009c44 <__smakebuf_r+0x74>
 8009c38:	89a3      	ldrh	r3, [r4, #12]
 8009c3a:	f023 0303 	bic.w	r3, r3, #3
 8009c3e:	f043 0301 	orr.w	r3, r3, #1
 8009c42:	81a3      	strh	r3, [r4, #12]
 8009c44:	89a0      	ldrh	r0, [r4, #12]
 8009c46:	4305      	orrs	r5, r0
 8009c48:	81a5      	strh	r5, [r4, #12]
 8009c4a:	e7cd      	b.n	8009be8 <__smakebuf_r+0x18>
 8009c4c:	080099dd 	.word	0x080099dd

08009c50 <__ascii_mbtowc>:
 8009c50:	b082      	sub	sp, #8
 8009c52:	b901      	cbnz	r1, 8009c56 <__ascii_mbtowc+0x6>
 8009c54:	a901      	add	r1, sp, #4
 8009c56:	b142      	cbz	r2, 8009c6a <__ascii_mbtowc+0x1a>
 8009c58:	b14b      	cbz	r3, 8009c6e <__ascii_mbtowc+0x1e>
 8009c5a:	7813      	ldrb	r3, [r2, #0]
 8009c5c:	600b      	str	r3, [r1, #0]
 8009c5e:	7812      	ldrb	r2, [r2, #0]
 8009c60:	1e10      	subs	r0, r2, #0
 8009c62:	bf18      	it	ne
 8009c64:	2001      	movne	r0, #1
 8009c66:	b002      	add	sp, #8
 8009c68:	4770      	bx	lr
 8009c6a:	4610      	mov	r0, r2
 8009c6c:	e7fb      	b.n	8009c66 <__ascii_mbtowc+0x16>
 8009c6e:	f06f 0001 	mvn.w	r0, #1
 8009c72:	e7f8      	b.n	8009c66 <__ascii_mbtowc+0x16>

08009c74 <memmove>:
 8009c74:	4288      	cmp	r0, r1
 8009c76:	b510      	push	{r4, lr}
 8009c78:	eb01 0402 	add.w	r4, r1, r2
 8009c7c:	d902      	bls.n	8009c84 <memmove+0x10>
 8009c7e:	4284      	cmp	r4, r0
 8009c80:	4623      	mov	r3, r4
 8009c82:	d807      	bhi.n	8009c94 <memmove+0x20>
 8009c84:	1e43      	subs	r3, r0, #1
 8009c86:	42a1      	cmp	r1, r4
 8009c88:	d008      	beq.n	8009c9c <memmove+0x28>
 8009c8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009c8e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009c92:	e7f8      	b.n	8009c86 <memmove+0x12>
 8009c94:	4402      	add	r2, r0
 8009c96:	4601      	mov	r1, r0
 8009c98:	428a      	cmp	r2, r1
 8009c9a:	d100      	bne.n	8009c9e <memmove+0x2a>
 8009c9c:	bd10      	pop	{r4, pc}
 8009c9e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009ca2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009ca6:	e7f7      	b.n	8009c98 <memmove+0x24>

08009ca8 <__malloc_lock>:
 8009ca8:	4801      	ldr	r0, [pc, #4]	; (8009cb0 <__malloc_lock+0x8>)
 8009caa:	f7ff bf69 	b.w	8009b80 <__retarget_lock_acquire_recursive>
 8009cae:	bf00      	nop
 8009cb0:	200032bc 	.word	0x200032bc

08009cb4 <__malloc_unlock>:
 8009cb4:	4801      	ldr	r0, [pc, #4]	; (8009cbc <__malloc_unlock+0x8>)
 8009cb6:	f7ff bf64 	b.w	8009b82 <__retarget_lock_release_recursive>
 8009cba:	bf00      	nop
 8009cbc:	200032bc 	.word	0x200032bc

08009cc0 <_realloc_r>:
 8009cc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cc4:	4680      	mov	r8, r0
 8009cc6:	4614      	mov	r4, r2
 8009cc8:	460e      	mov	r6, r1
 8009cca:	b921      	cbnz	r1, 8009cd6 <_realloc_r+0x16>
 8009ccc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009cd0:	4611      	mov	r1, r2
 8009cd2:	f7ff b989 	b.w	8008fe8 <_malloc_r>
 8009cd6:	b92a      	cbnz	r2, 8009ce4 <_realloc_r+0x24>
 8009cd8:	f7ff f91a 	bl	8008f10 <_free_r>
 8009cdc:	4625      	mov	r5, r4
 8009cde:	4628      	mov	r0, r5
 8009ce0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ce4:	f000 f890 	bl	8009e08 <_malloc_usable_size_r>
 8009ce8:	4284      	cmp	r4, r0
 8009cea:	4607      	mov	r7, r0
 8009cec:	d802      	bhi.n	8009cf4 <_realloc_r+0x34>
 8009cee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009cf2:	d812      	bhi.n	8009d1a <_realloc_r+0x5a>
 8009cf4:	4621      	mov	r1, r4
 8009cf6:	4640      	mov	r0, r8
 8009cf8:	f7ff f976 	bl	8008fe8 <_malloc_r>
 8009cfc:	4605      	mov	r5, r0
 8009cfe:	2800      	cmp	r0, #0
 8009d00:	d0ed      	beq.n	8009cde <_realloc_r+0x1e>
 8009d02:	42bc      	cmp	r4, r7
 8009d04:	4622      	mov	r2, r4
 8009d06:	4631      	mov	r1, r6
 8009d08:	bf28      	it	cs
 8009d0a:	463a      	movcs	r2, r7
 8009d0c:	f7fd f984 	bl	8007018 <memcpy>
 8009d10:	4631      	mov	r1, r6
 8009d12:	4640      	mov	r0, r8
 8009d14:	f7ff f8fc 	bl	8008f10 <_free_r>
 8009d18:	e7e1      	b.n	8009cde <_realloc_r+0x1e>
 8009d1a:	4635      	mov	r5, r6
 8009d1c:	e7df      	b.n	8009cde <_realloc_r+0x1e>

08009d1e <_raise_r>:
 8009d1e:	291f      	cmp	r1, #31
 8009d20:	b538      	push	{r3, r4, r5, lr}
 8009d22:	4604      	mov	r4, r0
 8009d24:	460d      	mov	r5, r1
 8009d26:	d904      	bls.n	8009d32 <_raise_r+0x14>
 8009d28:	2316      	movs	r3, #22
 8009d2a:	6003      	str	r3, [r0, #0]
 8009d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8009d30:	bd38      	pop	{r3, r4, r5, pc}
 8009d32:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009d34:	b112      	cbz	r2, 8009d3c <_raise_r+0x1e>
 8009d36:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009d3a:	b94b      	cbnz	r3, 8009d50 <_raise_r+0x32>
 8009d3c:	4620      	mov	r0, r4
 8009d3e:	f000 f831 	bl	8009da4 <_getpid_r>
 8009d42:	462a      	mov	r2, r5
 8009d44:	4601      	mov	r1, r0
 8009d46:	4620      	mov	r0, r4
 8009d48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d4c:	f000 b818 	b.w	8009d80 <_kill_r>
 8009d50:	2b01      	cmp	r3, #1
 8009d52:	d00a      	beq.n	8009d6a <_raise_r+0x4c>
 8009d54:	1c59      	adds	r1, r3, #1
 8009d56:	d103      	bne.n	8009d60 <_raise_r+0x42>
 8009d58:	2316      	movs	r3, #22
 8009d5a:	6003      	str	r3, [r0, #0]
 8009d5c:	2001      	movs	r0, #1
 8009d5e:	e7e7      	b.n	8009d30 <_raise_r+0x12>
 8009d60:	2400      	movs	r4, #0
 8009d62:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009d66:	4628      	mov	r0, r5
 8009d68:	4798      	blx	r3
 8009d6a:	2000      	movs	r0, #0
 8009d6c:	e7e0      	b.n	8009d30 <_raise_r+0x12>
	...

08009d70 <raise>:
 8009d70:	4b02      	ldr	r3, [pc, #8]	; (8009d7c <raise+0xc>)
 8009d72:	4601      	mov	r1, r0
 8009d74:	6818      	ldr	r0, [r3, #0]
 8009d76:	f7ff bfd2 	b.w	8009d1e <_raise_r>
 8009d7a:	bf00      	nop
 8009d7c:	20000014 	.word	0x20000014

08009d80 <_kill_r>:
 8009d80:	b538      	push	{r3, r4, r5, lr}
 8009d82:	4d07      	ldr	r5, [pc, #28]	; (8009da0 <_kill_r+0x20>)
 8009d84:	2300      	movs	r3, #0
 8009d86:	4604      	mov	r4, r0
 8009d88:	4608      	mov	r0, r1
 8009d8a:	4611      	mov	r1, r2
 8009d8c:	602b      	str	r3, [r5, #0]
 8009d8e:	f7f8 f9db 	bl	8002148 <_kill>
 8009d92:	1c43      	adds	r3, r0, #1
 8009d94:	d102      	bne.n	8009d9c <_kill_r+0x1c>
 8009d96:	682b      	ldr	r3, [r5, #0]
 8009d98:	b103      	cbz	r3, 8009d9c <_kill_r+0x1c>
 8009d9a:	6023      	str	r3, [r4, #0]
 8009d9c:	bd38      	pop	{r3, r4, r5, pc}
 8009d9e:	bf00      	nop
 8009da0:	200032b8 	.word	0x200032b8

08009da4 <_getpid_r>:
 8009da4:	f7f8 b9c8 	b.w	8002138 <_getpid>

08009da8 <__ascii_wctomb>:
 8009da8:	b149      	cbz	r1, 8009dbe <__ascii_wctomb+0x16>
 8009daa:	2aff      	cmp	r2, #255	; 0xff
 8009dac:	bf85      	ittet	hi
 8009dae:	238a      	movhi	r3, #138	; 0x8a
 8009db0:	6003      	strhi	r3, [r0, #0]
 8009db2:	700a      	strbls	r2, [r1, #0]
 8009db4:	f04f 30ff 	movhi.w	r0, #4294967295
 8009db8:	bf98      	it	ls
 8009dba:	2001      	movls	r0, #1
 8009dbc:	4770      	bx	lr
 8009dbe:	4608      	mov	r0, r1
 8009dc0:	4770      	bx	lr
	...

08009dc4 <_fstat_r>:
 8009dc4:	b538      	push	{r3, r4, r5, lr}
 8009dc6:	4d07      	ldr	r5, [pc, #28]	; (8009de4 <_fstat_r+0x20>)
 8009dc8:	2300      	movs	r3, #0
 8009dca:	4604      	mov	r4, r0
 8009dcc:	4608      	mov	r0, r1
 8009dce:	4611      	mov	r1, r2
 8009dd0:	602b      	str	r3, [r5, #0]
 8009dd2:	f7f8 fa18 	bl	8002206 <_fstat>
 8009dd6:	1c43      	adds	r3, r0, #1
 8009dd8:	d102      	bne.n	8009de0 <_fstat_r+0x1c>
 8009dda:	682b      	ldr	r3, [r5, #0]
 8009ddc:	b103      	cbz	r3, 8009de0 <_fstat_r+0x1c>
 8009dde:	6023      	str	r3, [r4, #0]
 8009de0:	bd38      	pop	{r3, r4, r5, pc}
 8009de2:	bf00      	nop
 8009de4:	200032b8 	.word	0x200032b8

08009de8 <_isatty_r>:
 8009de8:	b538      	push	{r3, r4, r5, lr}
 8009dea:	4d06      	ldr	r5, [pc, #24]	; (8009e04 <_isatty_r+0x1c>)
 8009dec:	2300      	movs	r3, #0
 8009dee:	4604      	mov	r4, r0
 8009df0:	4608      	mov	r0, r1
 8009df2:	602b      	str	r3, [r5, #0]
 8009df4:	f7f8 fa17 	bl	8002226 <_isatty>
 8009df8:	1c43      	adds	r3, r0, #1
 8009dfa:	d102      	bne.n	8009e02 <_isatty_r+0x1a>
 8009dfc:	682b      	ldr	r3, [r5, #0]
 8009dfe:	b103      	cbz	r3, 8009e02 <_isatty_r+0x1a>
 8009e00:	6023      	str	r3, [r4, #0]
 8009e02:	bd38      	pop	{r3, r4, r5, pc}
 8009e04:	200032b8 	.word	0x200032b8

08009e08 <_malloc_usable_size_r>:
 8009e08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e0c:	1f18      	subs	r0, r3, #4
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	bfbc      	itt	lt
 8009e12:	580b      	ldrlt	r3, [r1, r0]
 8009e14:	18c0      	addlt	r0, r0, r3
 8009e16:	4770      	bx	lr

08009e18 <pow>:
 8009e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e1a:	ed2d 8b02 	vpush	{d8}
 8009e1e:	eeb0 8a40 	vmov.f32	s16, s0
 8009e22:	eef0 8a60 	vmov.f32	s17, s1
 8009e26:	ec55 4b11 	vmov	r4, r5, d1
 8009e2a:	f000 f865 	bl	8009ef8 <__ieee754_pow>
 8009e2e:	4622      	mov	r2, r4
 8009e30:	462b      	mov	r3, r5
 8009e32:	4620      	mov	r0, r4
 8009e34:	4629      	mov	r1, r5
 8009e36:	ec57 6b10 	vmov	r6, r7, d0
 8009e3a:	f7f6 fe87 	bl	8000b4c <__aeabi_dcmpun>
 8009e3e:	2800      	cmp	r0, #0
 8009e40:	d13b      	bne.n	8009eba <pow+0xa2>
 8009e42:	ec51 0b18 	vmov	r0, r1, d8
 8009e46:	2200      	movs	r2, #0
 8009e48:	2300      	movs	r3, #0
 8009e4a:	f7f6 fe4d 	bl	8000ae8 <__aeabi_dcmpeq>
 8009e4e:	b1b8      	cbz	r0, 8009e80 <pow+0x68>
 8009e50:	2200      	movs	r2, #0
 8009e52:	2300      	movs	r3, #0
 8009e54:	4620      	mov	r0, r4
 8009e56:	4629      	mov	r1, r5
 8009e58:	f7f6 fe46 	bl	8000ae8 <__aeabi_dcmpeq>
 8009e5c:	2800      	cmp	r0, #0
 8009e5e:	d146      	bne.n	8009eee <pow+0xd6>
 8009e60:	ec45 4b10 	vmov	d0, r4, r5
 8009e64:	f000 fe61 	bl	800ab2a <finite>
 8009e68:	b338      	cbz	r0, 8009eba <pow+0xa2>
 8009e6a:	2200      	movs	r2, #0
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	4620      	mov	r0, r4
 8009e70:	4629      	mov	r1, r5
 8009e72:	f7f6 fe43 	bl	8000afc <__aeabi_dcmplt>
 8009e76:	b300      	cbz	r0, 8009eba <pow+0xa2>
 8009e78:	f7fd f8a4 	bl	8006fc4 <__errno>
 8009e7c:	2322      	movs	r3, #34	; 0x22
 8009e7e:	e01b      	b.n	8009eb8 <pow+0xa0>
 8009e80:	ec47 6b10 	vmov	d0, r6, r7
 8009e84:	f000 fe51 	bl	800ab2a <finite>
 8009e88:	b9e0      	cbnz	r0, 8009ec4 <pow+0xac>
 8009e8a:	eeb0 0a48 	vmov.f32	s0, s16
 8009e8e:	eef0 0a68 	vmov.f32	s1, s17
 8009e92:	f000 fe4a 	bl	800ab2a <finite>
 8009e96:	b1a8      	cbz	r0, 8009ec4 <pow+0xac>
 8009e98:	ec45 4b10 	vmov	d0, r4, r5
 8009e9c:	f000 fe45 	bl	800ab2a <finite>
 8009ea0:	b180      	cbz	r0, 8009ec4 <pow+0xac>
 8009ea2:	4632      	mov	r2, r6
 8009ea4:	463b      	mov	r3, r7
 8009ea6:	4630      	mov	r0, r6
 8009ea8:	4639      	mov	r1, r7
 8009eaa:	f7f6 fe4f 	bl	8000b4c <__aeabi_dcmpun>
 8009eae:	2800      	cmp	r0, #0
 8009eb0:	d0e2      	beq.n	8009e78 <pow+0x60>
 8009eb2:	f7fd f887 	bl	8006fc4 <__errno>
 8009eb6:	2321      	movs	r3, #33	; 0x21
 8009eb8:	6003      	str	r3, [r0, #0]
 8009eba:	ecbd 8b02 	vpop	{d8}
 8009ebe:	ec47 6b10 	vmov	d0, r6, r7
 8009ec2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ec4:	2200      	movs	r2, #0
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	4630      	mov	r0, r6
 8009eca:	4639      	mov	r1, r7
 8009ecc:	f7f6 fe0c 	bl	8000ae8 <__aeabi_dcmpeq>
 8009ed0:	2800      	cmp	r0, #0
 8009ed2:	d0f2      	beq.n	8009eba <pow+0xa2>
 8009ed4:	eeb0 0a48 	vmov.f32	s0, s16
 8009ed8:	eef0 0a68 	vmov.f32	s1, s17
 8009edc:	f000 fe25 	bl	800ab2a <finite>
 8009ee0:	2800      	cmp	r0, #0
 8009ee2:	d0ea      	beq.n	8009eba <pow+0xa2>
 8009ee4:	ec45 4b10 	vmov	d0, r4, r5
 8009ee8:	f000 fe1f 	bl	800ab2a <finite>
 8009eec:	e7c3      	b.n	8009e76 <pow+0x5e>
 8009eee:	4f01      	ldr	r7, [pc, #4]	; (8009ef4 <pow+0xdc>)
 8009ef0:	2600      	movs	r6, #0
 8009ef2:	e7e2      	b.n	8009eba <pow+0xa2>
 8009ef4:	3ff00000 	.word	0x3ff00000

08009ef8 <__ieee754_pow>:
 8009ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009efc:	ed2d 8b06 	vpush	{d8-d10}
 8009f00:	b089      	sub	sp, #36	; 0x24
 8009f02:	ed8d 1b00 	vstr	d1, [sp]
 8009f06:	e9dd 2900 	ldrd	r2, r9, [sp]
 8009f0a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8009f0e:	ea58 0102 	orrs.w	r1, r8, r2
 8009f12:	ec57 6b10 	vmov	r6, r7, d0
 8009f16:	d115      	bne.n	8009f44 <__ieee754_pow+0x4c>
 8009f18:	19b3      	adds	r3, r6, r6
 8009f1a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8009f1e:	4152      	adcs	r2, r2
 8009f20:	4299      	cmp	r1, r3
 8009f22:	4b89      	ldr	r3, [pc, #548]	; (800a148 <__ieee754_pow+0x250>)
 8009f24:	4193      	sbcs	r3, r2
 8009f26:	f080 84d2 	bcs.w	800a8ce <__ieee754_pow+0x9d6>
 8009f2a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f2e:	4630      	mov	r0, r6
 8009f30:	4639      	mov	r1, r7
 8009f32:	f7f6 f9bb 	bl	80002ac <__adddf3>
 8009f36:	ec41 0b10 	vmov	d0, r0, r1
 8009f3a:	b009      	add	sp, #36	; 0x24
 8009f3c:	ecbd 8b06 	vpop	{d8-d10}
 8009f40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f44:	4b81      	ldr	r3, [pc, #516]	; (800a14c <__ieee754_pow+0x254>)
 8009f46:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8009f4a:	429c      	cmp	r4, r3
 8009f4c:	ee10 aa10 	vmov	sl, s0
 8009f50:	463d      	mov	r5, r7
 8009f52:	dc06      	bgt.n	8009f62 <__ieee754_pow+0x6a>
 8009f54:	d101      	bne.n	8009f5a <__ieee754_pow+0x62>
 8009f56:	2e00      	cmp	r6, #0
 8009f58:	d1e7      	bne.n	8009f2a <__ieee754_pow+0x32>
 8009f5a:	4598      	cmp	r8, r3
 8009f5c:	dc01      	bgt.n	8009f62 <__ieee754_pow+0x6a>
 8009f5e:	d10f      	bne.n	8009f80 <__ieee754_pow+0x88>
 8009f60:	b172      	cbz	r2, 8009f80 <__ieee754_pow+0x88>
 8009f62:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8009f66:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8009f6a:	ea55 050a 	orrs.w	r5, r5, sl
 8009f6e:	d1dc      	bne.n	8009f2a <__ieee754_pow+0x32>
 8009f70:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009f74:	18db      	adds	r3, r3, r3
 8009f76:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8009f7a:	4152      	adcs	r2, r2
 8009f7c:	429d      	cmp	r5, r3
 8009f7e:	e7d0      	b.n	8009f22 <__ieee754_pow+0x2a>
 8009f80:	2d00      	cmp	r5, #0
 8009f82:	da3b      	bge.n	8009ffc <__ieee754_pow+0x104>
 8009f84:	4b72      	ldr	r3, [pc, #456]	; (800a150 <__ieee754_pow+0x258>)
 8009f86:	4598      	cmp	r8, r3
 8009f88:	dc51      	bgt.n	800a02e <__ieee754_pow+0x136>
 8009f8a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8009f8e:	4598      	cmp	r8, r3
 8009f90:	f340 84ac 	ble.w	800a8ec <__ieee754_pow+0x9f4>
 8009f94:	ea4f 5328 	mov.w	r3, r8, asr #20
 8009f98:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009f9c:	2b14      	cmp	r3, #20
 8009f9e:	dd0f      	ble.n	8009fc0 <__ieee754_pow+0xc8>
 8009fa0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8009fa4:	fa22 f103 	lsr.w	r1, r2, r3
 8009fa8:	fa01 f303 	lsl.w	r3, r1, r3
 8009fac:	4293      	cmp	r3, r2
 8009fae:	f040 849d 	bne.w	800a8ec <__ieee754_pow+0x9f4>
 8009fb2:	f001 0101 	and.w	r1, r1, #1
 8009fb6:	f1c1 0302 	rsb	r3, r1, #2
 8009fba:	9304      	str	r3, [sp, #16]
 8009fbc:	b182      	cbz	r2, 8009fe0 <__ieee754_pow+0xe8>
 8009fbe:	e05f      	b.n	800a080 <__ieee754_pow+0x188>
 8009fc0:	2a00      	cmp	r2, #0
 8009fc2:	d15b      	bne.n	800a07c <__ieee754_pow+0x184>
 8009fc4:	f1c3 0314 	rsb	r3, r3, #20
 8009fc8:	fa48 f103 	asr.w	r1, r8, r3
 8009fcc:	fa01 f303 	lsl.w	r3, r1, r3
 8009fd0:	4543      	cmp	r3, r8
 8009fd2:	f040 8488 	bne.w	800a8e6 <__ieee754_pow+0x9ee>
 8009fd6:	f001 0101 	and.w	r1, r1, #1
 8009fda:	f1c1 0302 	rsb	r3, r1, #2
 8009fde:	9304      	str	r3, [sp, #16]
 8009fe0:	4b5c      	ldr	r3, [pc, #368]	; (800a154 <__ieee754_pow+0x25c>)
 8009fe2:	4598      	cmp	r8, r3
 8009fe4:	d132      	bne.n	800a04c <__ieee754_pow+0x154>
 8009fe6:	f1b9 0f00 	cmp.w	r9, #0
 8009fea:	f280 8478 	bge.w	800a8de <__ieee754_pow+0x9e6>
 8009fee:	4959      	ldr	r1, [pc, #356]	; (800a154 <__ieee754_pow+0x25c>)
 8009ff0:	4632      	mov	r2, r6
 8009ff2:	463b      	mov	r3, r7
 8009ff4:	2000      	movs	r0, #0
 8009ff6:	f7f6 fc39 	bl	800086c <__aeabi_ddiv>
 8009ffa:	e79c      	b.n	8009f36 <__ieee754_pow+0x3e>
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	9304      	str	r3, [sp, #16]
 800a000:	2a00      	cmp	r2, #0
 800a002:	d13d      	bne.n	800a080 <__ieee754_pow+0x188>
 800a004:	4b51      	ldr	r3, [pc, #324]	; (800a14c <__ieee754_pow+0x254>)
 800a006:	4598      	cmp	r8, r3
 800a008:	d1ea      	bne.n	8009fe0 <__ieee754_pow+0xe8>
 800a00a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800a00e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800a012:	ea53 030a 	orrs.w	r3, r3, sl
 800a016:	f000 845a 	beq.w	800a8ce <__ieee754_pow+0x9d6>
 800a01a:	4b4f      	ldr	r3, [pc, #316]	; (800a158 <__ieee754_pow+0x260>)
 800a01c:	429c      	cmp	r4, r3
 800a01e:	dd08      	ble.n	800a032 <__ieee754_pow+0x13a>
 800a020:	f1b9 0f00 	cmp.w	r9, #0
 800a024:	f2c0 8457 	blt.w	800a8d6 <__ieee754_pow+0x9de>
 800a028:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a02c:	e783      	b.n	8009f36 <__ieee754_pow+0x3e>
 800a02e:	2302      	movs	r3, #2
 800a030:	e7e5      	b.n	8009ffe <__ieee754_pow+0x106>
 800a032:	f1b9 0f00 	cmp.w	r9, #0
 800a036:	f04f 0000 	mov.w	r0, #0
 800a03a:	f04f 0100 	mov.w	r1, #0
 800a03e:	f6bf af7a 	bge.w	8009f36 <__ieee754_pow+0x3e>
 800a042:	e9dd 0300 	ldrd	r0, r3, [sp]
 800a046:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800a04a:	e774      	b.n	8009f36 <__ieee754_pow+0x3e>
 800a04c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800a050:	d106      	bne.n	800a060 <__ieee754_pow+0x168>
 800a052:	4632      	mov	r2, r6
 800a054:	463b      	mov	r3, r7
 800a056:	4630      	mov	r0, r6
 800a058:	4639      	mov	r1, r7
 800a05a:	f7f6 fadd 	bl	8000618 <__aeabi_dmul>
 800a05e:	e76a      	b.n	8009f36 <__ieee754_pow+0x3e>
 800a060:	4b3e      	ldr	r3, [pc, #248]	; (800a15c <__ieee754_pow+0x264>)
 800a062:	4599      	cmp	r9, r3
 800a064:	d10c      	bne.n	800a080 <__ieee754_pow+0x188>
 800a066:	2d00      	cmp	r5, #0
 800a068:	db0a      	blt.n	800a080 <__ieee754_pow+0x188>
 800a06a:	ec47 6b10 	vmov	d0, r6, r7
 800a06e:	b009      	add	sp, #36	; 0x24
 800a070:	ecbd 8b06 	vpop	{d8-d10}
 800a074:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a078:	f000 bc6c 	b.w	800a954 <__ieee754_sqrt>
 800a07c:	2300      	movs	r3, #0
 800a07e:	9304      	str	r3, [sp, #16]
 800a080:	ec47 6b10 	vmov	d0, r6, r7
 800a084:	f000 fd48 	bl	800ab18 <fabs>
 800a088:	ec51 0b10 	vmov	r0, r1, d0
 800a08c:	f1ba 0f00 	cmp.w	sl, #0
 800a090:	d129      	bne.n	800a0e6 <__ieee754_pow+0x1ee>
 800a092:	b124      	cbz	r4, 800a09e <__ieee754_pow+0x1a6>
 800a094:	4b2f      	ldr	r3, [pc, #188]	; (800a154 <__ieee754_pow+0x25c>)
 800a096:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800a09a:	429a      	cmp	r2, r3
 800a09c:	d123      	bne.n	800a0e6 <__ieee754_pow+0x1ee>
 800a09e:	f1b9 0f00 	cmp.w	r9, #0
 800a0a2:	da05      	bge.n	800a0b0 <__ieee754_pow+0x1b8>
 800a0a4:	4602      	mov	r2, r0
 800a0a6:	460b      	mov	r3, r1
 800a0a8:	2000      	movs	r0, #0
 800a0aa:	492a      	ldr	r1, [pc, #168]	; (800a154 <__ieee754_pow+0x25c>)
 800a0ac:	f7f6 fbde 	bl	800086c <__aeabi_ddiv>
 800a0b0:	2d00      	cmp	r5, #0
 800a0b2:	f6bf af40 	bge.w	8009f36 <__ieee754_pow+0x3e>
 800a0b6:	9b04      	ldr	r3, [sp, #16]
 800a0b8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800a0bc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800a0c0:	4323      	orrs	r3, r4
 800a0c2:	d108      	bne.n	800a0d6 <__ieee754_pow+0x1de>
 800a0c4:	4602      	mov	r2, r0
 800a0c6:	460b      	mov	r3, r1
 800a0c8:	4610      	mov	r0, r2
 800a0ca:	4619      	mov	r1, r3
 800a0cc:	f7f6 f8ec 	bl	80002a8 <__aeabi_dsub>
 800a0d0:	4602      	mov	r2, r0
 800a0d2:	460b      	mov	r3, r1
 800a0d4:	e78f      	b.n	8009ff6 <__ieee754_pow+0xfe>
 800a0d6:	9b04      	ldr	r3, [sp, #16]
 800a0d8:	2b01      	cmp	r3, #1
 800a0da:	f47f af2c 	bne.w	8009f36 <__ieee754_pow+0x3e>
 800a0de:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a0e2:	4619      	mov	r1, r3
 800a0e4:	e727      	b.n	8009f36 <__ieee754_pow+0x3e>
 800a0e6:	0feb      	lsrs	r3, r5, #31
 800a0e8:	3b01      	subs	r3, #1
 800a0ea:	9306      	str	r3, [sp, #24]
 800a0ec:	9a06      	ldr	r2, [sp, #24]
 800a0ee:	9b04      	ldr	r3, [sp, #16]
 800a0f0:	4313      	orrs	r3, r2
 800a0f2:	d102      	bne.n	800a0fa <__ieee754_pow+0x202>
 800a0f4:	4632      	mov	r2, r6
 800a0f6:	463b      	mov	r3, r7
 800a0f8:	e7e6      	b.n	800a0c8 <__ieee754_pow+0x1d0>
 800a0fa:	4b19      	ldr	r3, [pc, #100]	; (800a160 <__ieee754_pow+0x268>)
 800a0fc:	4598      	cmp	r8, r3
 800a0fe:	f340 80fb 	ble.w	800a2f8 <__ieee754_pow+0x400>
 800a102:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800a106:	4598      	cmp	r8, r3
 800a108:	4b13      	ldr	r3, [pc, #76]	; (800a158 <__ieee754_pow+0x260>)
 800a10a:	dd0c      	ble.n	800a126 <__ieee754_pow+0x22e>
 800a10c:	429c      	cmp	r4, r3
 800a10e:	dc0f      	bgt.n	800a130 <__ieee754_pow+0x238>
 800a110:	f1b9 0f00 	cmp.w	r9, #0
 800a114:	da0f      	bge.n	800a136 <__ieee754_pow+0x23e>
 800a116:	2000      	movs	r0, #0
 800a118:	b009      	add	sp, #36	; 0x24
 800a11a:	ecbd 8b06 	vpop	{d8-d10}
 800a11e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a122:	f000 bcf0 	b.w	800ab06 <__math_oflow>
 800a126:	429c      	cmp	r4, r3
 800a128:	dbf2      	blt.n	800a110 <__ieee754_pow+0x218>
 800a12a:	4b0a      	ldr	r3, [pc, #40]	; (800a154 <__ieee754_pow+0x25c>)
 800a12c:	429c      	cmp	r4, r3
 800a12e:	dd19      	ble.n	800a164 <__ieee754_pow+0x26c>
 800a130:	f1b9 0f00 	cmp.w	r9, #0
 800a134:	dcef      	bgt.n	800a116 <__ieee754_pow+0x21e>
 800a136:	2000      	movs	r0, #0
 800a138:	b009      	add	sp, #36	; 0x24
 800a13a:	ecbd 8b06 	vpop	{d8-d10}
 800a13e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a142:	f000 bcd7 	b.w	800aaf4 <__math_uflow>
 800a146:	bf00      	nop
 800a148:	fff00000 	.word	0xfff00000
 800a14c:	7ff00000 	.word	0x7ff00000
 800a150:	433fffff 	.word	0x433fffff
 800a154:	3ff00000 	.word	0x3ff00000
 800a158:	3fefffff 	.word	0x3fefffff
 800a15c:	3fe00000 	.word	0x3fe00000
 800a160:	41e00000 	.word	0x41e00000
 800a164:	4b60      	ldr	r3, [pc, #384]	; (800a2e8 <__ieee754_pow+0x3f0>)
 800a166:	2200      	movs	r2, #0
 800a168:	f7f6 f89e 	bl	80002a8 <__aeabi_dsub>
 800a16c:	a354      	add	r3, pc, #336	; (adr r3, 800a2c0 <__ieee754_pow+0x3c8>)
 800a16e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a172:	4604      	mov	r4, r0
 800a174:	460d      	mov	r5, r1
 800a176:	f7f6 fa4f 	bl	8000618 <__aeabi_dmul>
 800a17a:	a353      	add	r3, pc, #332	; (adr r3, 800a2c8 <__ieee754_pow+0x3d0>)
 800a17c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a180:	4606      	mov	r6, r0
 800a182:	460f      	mov	r7, r1
 800a184:	4620      	mov	r0, r4
 800a186:	4629      	mov	r1, r5
 800a188:	f7f6 fa46 	bl	8000618 <__aeabi_dmul>
 800a18c:	4b57      	ldr	r3, [pc, #348]	; (800a2ec <__ieee754_pow+0x3f4>)
 800a18e:	4682      	mov	sl, r0
 800a190:	468b      	mov	fp, r1
 800a192:	2200      	movs	r2, #0
 800a194:	4620      	mov	r0, r4
 800a196:	4629      	mov	r1, r5
 800a198:	f7f6 fa3e 	bl	8000618 <__aeabi_dmul>
 800a19c:	4602      	mov	r2, r0
 800a19e:	460b      	mov	r3, r1
 800a1a0:	a14b      	add	r1, pc, #300	; (adr r1, 800a2d0 <__ieee754_pow+0x3d8>)
 800a1a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a1a6:	f7f6 f87f 	bl	80002a8 <__aeabi_dsub>
 800a1aa:	4622      	mov	r2, r4
 800a1ac:	462b      	mov	r3, r5
 800a1ae:	f7f6 fa33 	bl	8000618 <__aeabi_dmul>
 800a1b2:	4602      	mov	r2, r0
 800a1b4:	460b      	mov	r3, r1
 800a1b6:	2000      	movs	r0, #0
 800a1b8:	494d      	ldr	r1, [pc, #308]	; (800a2f0 <__ieee754_pow+0x3f8>)
 800a1ba:	f7f6 f875 	bl	80002a8 <__aeabi_dsub>
 800a1be:	4622      	mov	r2, r4
 800a1c0:	4680      	mov	r8, r0
 800a1c2:	4689      	mov	r9, r1
 800a1c4:	462b      	mov	r3, r5
 800a1c6:	4620      	mov	r0, r4
 800a1c8:	4629      	mov	r1, r5
 800a1ca:	f7f6 fa25 	bl	8000618 <__aeabi_dmul>
 800a1ce:	4602      	mov	r2, r0
 800a1d0:	460b      	mov	r3, r1
 800a1d2:	4640      	mov	r0, r8
 800a1d4:	4649      	mov	r1, r9
 800a1d6:	f7f6 fa1f 	bl	8000618 <__aeabi_dmul>
 800a1da:	a33f      	add	r3, pc, #252	; (adr r3, 800a2d8 <__ieee754_pow+0x3e0>)
 800a1dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1e0:	f7f6 fa1a 	bl	8000618 <__aeabi_dmul>
 800a1e4:	4602      	mov	r2, r0
 800a1e6:	460b      	mov	r3, r1
 800a1e8:	4650      	mov	r0, sl
 800a1ea:	4659      	mov	r1, fp
 800a1ec:	f7f6 f85c 	bl	80002a8 <__aeabi_dsub>
 800a1f0:	4602      	mov	r2, r0
 800a1f2:	460b      	mov	r3, r1
 800a1f4:	4680      	mov	r8, r0
 800a1f6:	4689      	mov	r9, r1
 800a1f8:	4630      	mov	r0, r6
 800a1fa:	4639      	mov	r1, r7
 800a1fc:	f7f6 f856 	bl	80002ac <__adddf3>
 800a200:	2000      	movs	r0, #0
 800a202:	4632      	mov	r2, r6
 800a204:	463b      	mov	r3, r7
 800a206:	4604      	mov	r4, r0
 800a208:	460d      	mov	r5, r1
 800a20a:	f7f6 f84d 	bl	80002a8 <__aeabi_dsub>
 800a20e:	4602      	mov	r2, r0
 800a210:	460b      	mov	r3, r1
 800a212:	4640      	mov	r0, r8
 800a214:	4649      	mov	r1, r9
 800a216:	f7f6 f847 	bl	80002a8 <__aeabi_dsub>
 800a21a:	9b04      	ldr	r3, [sp, #16]
 800a21c:	9a06      	ldr	r2, [sp, #24]
 800a21e:	3b01      	subs	r3, #1
 800a220:	4313      	orrs	r3, r2
 800a222:	4682      	mov	sl, r0
 800a224:	468b      	mov	fp, r1
 800a226:	f040 81e7 	bne.w	800a5f8 <__ieee754_pow+0x700>
 800a22a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800a2e0 <__ieee754_pow+0x3e8>
 800a22e:	eeb0 8a47 	vmov.f32	s16, s14
 800a232:	eef0 8a67 	vmov.f32	s17, s15
 800a236:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a23a:	2600      	movs	r6, #0
 800a23c:	4632      	mov	r2, r6
 800a23e:	463b      	mov	r3, r7
 800a240:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a244:	f7f6 f830 	bl	80002a8 <__aeabi_dsub>
 800a248:	4622      	mov	r2, r4
 800a24a:	462b      	mov	r3, r5
 800a24c:	f7f6 f9e4 	bl	8000618 <__aeabi_dmul>
 800a250:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a254:	4680      	mov	r8, r0
 800a256:	4689      	mov	r9, r1
 800a258:	4650      	mov	r0, sl
 800a25a:	4659      	mov	r1, fp
 800a25c:	f7f6 f9dc 	bl	8000618 <__aeabi_dmul>
 800a260:	4602      	mov	r2, r0
 800a262:	460b      	mov	r3, r1
 800a264:	4640      	mov	r0, r8
 800a266:	4649      	mov	r1, r9
 800a268:	f7f6 f820 	bl	80002ac <__adddf3>
 800a26c:	4632      	mov	r2, r6
 800a26e:	463b      	mov	r3, r7
 800a270:	4680      	mov	r8, r0
 800a272:	4689      	mov	r9, r1
 800a274:	4620      	mov	r0, r4
 800a276:	4629      	mov	r1, r5
 800a278:	f7f6 f9ce 	bl	8000618 <__aeabi_dmul>
 800a27c:	460b      	mov	r3, r1
 800a27e:	4604      	mov	r4, r0
 800a280:	460d      	mov	r5, r1
 800a282:	4602      	mov	r2, r0
 800a284:	4649      	mov	r1, r9
 800a286:	4640      	mov	r0, r8
 800a288:	f7f6 f810 	bl	80002ac <__adddf3>
 800a28c:	4b19      	ldr	r3, [pc, #100]	; (800a2f4 <__ieee754_pow+0x3fc>)
 800a28e:	4299      	cmp	r1, r3
 800a290:	ec45 4b19 	vmov	d9, r4, r5
 800a294:	4606      	mov	r6, r0
 800a296:	460f      	mov	r7, r1
 800a298:	468b      	mov	fp, r1
 800a29a:	f340 82f1 	ble.w	800a880 <__ieee754_pow+0x988>
 800a29e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800a2a2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800a2a6:	4303      	orrs	r3, r0
 800a2a8:	f000 81e4 	beq.w	800a674 <__ieee754_pow+0x77c>
 800a2ac:	ec51 0b18 	vmov	r0, r1, d8
 800a2b0:	2200      	movs	r2, #0
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	f7f6 fc22 	bl	8000afc <__aeabi_dcmplt>
 800a2b8:	3800      	subs	r0, #0
 800a2ba:	bf18      	it	ne
 800a2bc:	2001      	movne	r0, #1
 800a2be:	e72b      	b.n	800a118 <__ieee754_pow+0x220>
 800a2c0:	60000000 	.word	0x60000000
 800a2c4:	3ff71547 	.word	0x3ff71547
 800a2c8:	f85ddf44 	.word	0xf85ddf44
 800a2cc:	3e54ae0b 	.word	0x3e54ae0b
 800a2d0:	55555555 	.word	0x55555555
 800a2d4:	3fd55555 	.word	0x3fd55555
 800a2d8:	652b82fe 	.word	0x652b82fe
 800a2dc:	3ff71547 	.word	0x3ff71547
 800a2e0:	00000000 	.word	0x00000000
 800a2e4:	bff00000 	.word	0xbff00000
 800a2e8:	3ff00000 	.word	0x3ff00000
 800a2ec:	3fd00000 	.word	0x3fd00000
 800a2f0:	3fe00000 	.word	0x3fe00000
 800a2f4:	408fffff 	.word	0x408fffff
 800a2f8:	4bd5      	ldr	r3, [pc, #852]	; (800a650 <__ieee754_pow+0x758>)
 800a2fa:	402b      	ands	r3, r5
 800a2fc:	2200      	movs	r2, #0
 800a2fe:	b92b      	cbnz	r3, 800a30c <__ieee754_pow+0x414>
 800a300:	4bd4      	ldr	r3, [pc, #848]	; (800a654 <__ieee754_pow+0x75c>)
 800a302:	f7f6 f989 	bl	8000618 <__aeabi_dmul>
 800a306:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800a30a:	460c      	mov	r4, r1
 800a30c:	1523      	asrs	r3, r4, #20
 800a30e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a312:	4413      	add	r3, r2
 800a314:	9305      	str	r3, [sp, #20]
 800a316:	4bd0      	ldr	r3, [pc, #832]	; (800a658 <__ieee754_pow+0x760>)
 800a318:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a31c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800a320:	429c      	cmp	r4, r3
 800a322:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a326:	dd08      	ble.n	800a33a <__ieee754_pow+0x442>
 800a328:	4bcc      	ldr	r3, [pc, #816]	; (800a65c <__ieee754_pow+0x764>)
 800a32a:	429c      	cmp	r4, r3
 800a32c:	f340 8162 	ble.w	800a5f4 <__ieee754_pow+0x6fc>
 800a330:	9b05      	ldr	r3, [sp, #20]
 800a332:	3301      	adds	r3, #1
 800a334:	9305      	str	r3, [sp, #20]
 800a336:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800a33a:	2400      	movs	r4, #0
 800a33c:	00e3      	lsls	r3, r4, #3
 800a33e:	9307      	str	r3, [sp, #28]
 800a340:	4bc7      	ldr	r3, [pc, #796]	; (800a660 <__ieee754_pow+0x768>)
 800a342:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a346:	ed93 7b00 	vldr	d7, [r3]
 800a34a:	4629      	mov	r1, r5
 800a34c:	ec53 2b17 	vmov	r2, r3, d7
 800a350:	eeb0 9a47 	vmov.f32	s18, s14
 800a354:	eef0 9a67 	vmov.f32	s19, s15
 800a358:	4682      	mov	sl, r0
 800a35a:	f7f5 ffa5 	bl	80002a8 <__aeabi_dsub>
 800a35e:	4652      	mov	r2, sl
 800a360:	4606      	mov	r6, r0
 800a362:	460f      	mov	r7, r1
 800a364:	462b      	mov	r3, r5
 800a366:	ec51 0b19 	vmov	r0, r1, d9
 800a36a:	f7f5 ff9f 	bl	80002ac <__adddf3>
 800a36e:	4602      	mov	r2, r0
 800a370:	460b      	mov	r3, r1
 800a372:	2000      	movs	r0, #0
 800a374:	49bb      	ldr	r1, [pc, #748]	; (800a664 <__ieee754_pow+0x76c>)
 800a376:	f7f6 fa79 	bl	800086c <__aeabi_ddiv>
 800a37a:	ec41 0b1a 	vmov	d10, r0, r1
 800a37e:	4602      	mov	r2, r0
 800a380:	460b      	mov	r3, r1
 800a382:	4630      	mov	r0, r6
 800a384:	4639      	mov	r1, r7
 800a386:	f7f6 f947 	bl	8000618 <__aeabi_dmul>
 800a38a:	2300      	movs	r3, #0
 800a38c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a390:	9302      	str	r3, [sp, #8]
 800a392:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a396:	46ab      	mov	fp, r5
 800a398:	106d      	asrs	r5, r5, #1
 800a39a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800a39e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800a3a2:	ec41 0b18 	vmov	d8, r0, r1
 800a3a6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	4640      	mov	r0, r8
 800a3ae:	4649      	mov	r1, r9
 800a3b0:	4614      	mov	r4, r2
 800a3b2:	461d      	mov	r5, r3
 800a3b4:	f7f6 f930 	bl	8000618 <__aeabi_dmul>
 800a3b8:	4602      	mov	r2, r0
 800a3ba:	460b      	mov	r3, r1
 800a3bc:	4630      	mov	r0, r6
 800a3be:	4639      	mov	r1, r7
 800a3c0:	f7f5 ff72 	bl	80002a8 <__aeabi_dsub>
 800a3c4:	ec53 2b19 	vmov	r2, r3, d9
 800a3c8:	4606      	mov	r6, r0
 800a3ca:	460f      	mov	r7, r1
 800a3cc:	4620      	mov	r0, r4
 800a3ce:	4629      	mov	r1, r5
 800a3d0:	f7f5 ff6a 	bl	80002a8 <__aeabi_dsub>
 800a3d4:	4602      	mov	r2, r0
 800a3d6:	460b      	mov	r3, r1
 800a3d8:	4650      	mov	r0, sl
 800a3da:	4659      	mov	r1, fp
 800a3dc:	f7f5 ff64 	bl	80002a8 <__aeabi_dsub>
 800a3e0:	4642      	mov	r2, r8
 800a3e2:	464b      	mov	r3, r9
 800a3e4:	f7f6 f918 	bl	8000618 <__aeabi_dmul>
 800a3e8:	4602      	mov	r2, r0
 800a3ea:	460b      	mov	r3, r1
 800a3ec:	4630      	mov	r0, r6
 800a3ee:	4639      	mov	r1, r7
 800a3f0:	f7f5 ff5a 	bl	80002a8 <__aeabi_dsub>
 800a3f4:	ec53 2b1a 	vmov	r2, r3, d10
 800a3f8:	f7f6 f90e 	bl	8000618 <__aeabi_dmul>
 800a3fc:	ec53 2b18 	vmov	r2, r3, d8
 800a400:	ec41 0b19 	vmov	d9, r0, r1
 800a404:	ec51 0b18 	vmov	r0, r1, d8
 800a408:	f7f6 f906 	bl	8000618 <__aeabi_dmul>
 800a40c:	a37c      	add	r3, pc, #496	; (adr r3, 800a600 <__ieee754_pow+0x708>)
 800a40e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a412:	4604      	mov	r4, r0
 800a414:	460d      	mov	r5, r1
 800a416:	f7f6 f8ff 	bl	8000618 <__aeabi_dmul>
 800a41a:	a37b      	add	r3, pc, #492	; (adr r3, 800a608 <__ieee754_pow+0x710>)
 800a41c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a420:	f7f5 ff44 	bl	80002ac <__adddf3>
 800a424:	4622      	mov	r2, r4
 800a426:	462b      	mov	r3, r5
 800a428:	f7f6 f8f6 	bl	8000618 <__aeabi_dmul>
 800a42c:	a378      	add	r3, pc, #480	; (adr r3, 800a610 <__ieee754_pow+0x718>)
 800a42e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a432:	f7f5 ff3b 	bl	80002ac <__adddf3>
 800a436:	4622      	mov	r2, r4
 800a438:	462b      	mov	r3, r5
 800a43a:	f7f6 f8ed 	bl	8000618 <__aeabi_dmul>
 800a43e:	a376      	add	r3, pc, #472	; (adr r3, 800a618 <__ieee754_pow+0x720>)
 800a440:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a444:	f7f5 ff32 	bl	80002ac <__adddf3>
 800a448:	4622      	mov	r2, r4
 800a44a:	462b      	mov	r3, r5
 800a44c:	f7f6 f8e4 	bl	8000618 <__aeabi_dmul>
 800a450:	a373      	add	r3, pc, #460	; (adr r3, 800a620 <__ieee754_pow+0x728>)
 800a452:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a456:	f7f5 ff29 	bl	80002ac <__adddf3>
 800a45a:	4622      	mov	r2, r4
 800a45c:	462b      	mov	r3, r5
 800a45e:	f7f6 f8db 	bl	8000618 <__aeabi_dmul>
 800a462:	a371      	add	r3, pc, #452	; (adr r3, 800a628 <__ieee754_pow+0x730>)
 800a464:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a468:	f7f5 ff20 	bl	80002ac <__adddf3>
 800a46c:	4622      	mov	r2, r4
 800a46e:	4606      	mov	r6, r0
 800a470:	460f      	mov	r7, r1
 800a472:	462b      	mov	r3, r5
 800a474:	4620      	mov	r0, r4
 800a476:	4629      	mov	r1, r5
 800a478:	f7f6 f8ce 	bl	8000618 <__aeabi_dmul>
 800a47c:	4602      	mov	r2, r0
 800a47e:	460b      	mov	r3, r1
 800a480:	4630      	mov	r0, r6
 800a482:	4639      	mov	r1, r7
 800a484:	f7f6 f8c8 	bl	8000618 <__aeabi_dmul>
 800a488:	4642      	mov	r2, r8
 800a48a:	4604      	mov	r4, r0
 800a48c:	460d      	mov	r5, r1
 800a48e:	464b      	mov	r3, r9
 800a490:	ec51 0b18 	vmov	r0, r1, d8
 800a494:	f7f5 ff0a 	bl	80002ac <__adddf3>
 800a498:	ec53 2b19 	vmov	r2, r3, d9
 800a49c:	f7f6 f8bc 	bl	8000618 <__aeabi_dmul>
 800a4a0:	4622      	mov	r2, r4
 800a4a2:	462b      	mov	r3, r5
 800a4a4:	f7f5 ff02 	bl	80002ac <__adddf3>
 800a4a8:	4642      	mov	r2, r8
 800a4aa:	4682      	mov	sl, r0
 800a4ac:	468b      	mov	fp, r1
 800a4ae:	464b      	mov	r3, r9
 800a4b0:	4640      	mov	r0, r8
 800a4b2:	4649      	mov	r1, r9
 800a4b4:	f7f6 f8b0 	bl	8000618 <__aeabi_dmul>
 800a4b8:	4b6b      	ldr	r3, [pc, #428]	; (800a668 <__ieee754_pow+0x770>)
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	4606      	mov	r6, r0
 800a4be:	460f      	mov	r7, r1
 800a4c0:	f7f5 fef4 	bl	80002ac <__adddf3>
 800a4c4:	4652      	mov	r2, sl
 800a4c6:	465b      	mov	r3, fp
 800a4c8:	f7f5 fef0 	bl	80002ac <__adddf3>
 800a4cc:	2000      	movs	r0, #0
 800a4ce:	4604      	mov	r4, r0
 800a4d0:	460d      	mov	r5, r1
 800a4d2:	4602      	mov	r2, r0
 800a4d4:	460b      	mov	r3, r1
 800a4d6:	4640      	mov	r0, r8
 800a4d8:	4649      	mov	r1, r9
 800a4da:	f7f6 f89d 	bl	8000618 <__aeabi_dmul>
 800a4de:	4b62      	ldr	r3, [pc, #392]	; (800a668 <__ieee754_pow+0x770>)
 800a4e0:	4680      	mov	r8, r0
 800a4e2:	4689      	mov	r9, r1
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	4620      	mov	r0, r4
 800a4e8:	4629      	mov	r1, r5
 800a4ea:	f7f5 fedd 	bl	80002a8 <__aeabi_dsub>
 800a4ee:	4632      	mov	r2, r6
 800a4f0:	463b      	mov	r3, r7
 800a4f2:	f7f5 fed9 	bl	80002a8 <__aeabi_dsub>
 800a4f6:	4602      	mov	r2, r0
 800a4f8:	460b      	mov	r3, r1
 800a4fa:	4650      	mov	r0, sl
 800a4fc:	4659      	mov	r1, fp
 800a4fe:	f7f5 fed3 	bl	80002a8 <__aeabi_dsub>
 800a502:	ec53 2b18 	vmov	r2, r3, d8
 800a506:	f7f6 f887 	bl	8000618 <__aeabi_dmul>
 800a50a:	4622      	mov	r2, r4
 800a50c:	4606      	mov	r6, r0
 800a50e:	460f      	mov	r7, r1
 800a510:	462b      	mov	r3, r5
 800a512:	ec51 0b19 	vmov	r0, r1, d9
 800a516:	f7f6 f87f 	bl	8000618 <__aeabi_dmul>
 800a51a:	4602      	mov	r2, r0
 800a51c:	460b      	mov	r3, r1
 800a51e:	4630      	mov	r0, r6
 800a520:	4639      	mov	r1, r7
 800a522:	f7f5 fec3 	bl	80002ac <__adddf3>
 800a526:	4606      	mov	r6, r0
 800a528:	460f      	mov	r7, r1
 800a52a:	4602      	mov	r2, r0
 800a52c:	460b      	mov	r3, r1
 800a52e:	4640      	mov	r0, r8
 800a530:	4649      	mov	r1, r9
 800a532:	f7f5 febb 	bl	80002ac <__adddf3>
 800a536:	a33e      	add	r3, pc, #248	; (adr r3, 800a630 <__ieee754_pow+0x738>)
 800a538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a53c:	2000      	movs	r0, #0
 800a53e:	4604      	mov	r4, r0
 800a540:	460d      	mov	r5, r1
 800a542:	f7f6 f869 	bl	8000618 <__aeabi_dmul>
 800a546:	4642      	mov	r2, r8
 800a548:	ec41 0b18 	vmov	d8, r0, r1
 800a54c:	464b      	mov	r3, r9
 800a54e:	4620      	mov	r0, r4
 800a550:	4629      	mov	r1, r5
 800a552:	f7f5 fea9 	bl	80002a8 <__aeabi_dsub>
 800a556:	4602      	mov	r2, r0
 800a558:	460b      	mov	r3, r1
 800a55a:	4630      	mov	r0, r6
 800a55c:	4639      	mov	r1, r7
 800a55e:	f7f5 fea3 	bl	80002a8 <__aeabi_dsub>
 800a562:	a335      	add	r3, pc, #212	; (adr r3, 800a638 <__ieee754_pow+0x740>)
 800a564:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a568:	f7f6 f856 	bl	8000618 <__aeabi_dmul>
 800a56c:	a334      	add	r3, pc, #208	; (adr r3, 800a640 <__ieee754_pow+0x748>)
 800a56e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a572:	4606      	mov	r6, r0
 800a574:	460f      	mov	r7, r1
 800a576:	4620      	mov	r0, r4
 800a578:	4629      	mov	r1, r5
 800a57a:	f7f6 f84d 	bl	8000618 <__aeabi_dmul>
 800a57e:	4602      	mov	r2, r0
 800a580:	460b      	mov	r3, r1
 800a582:	4630      	mov	r0, r6
 800a584:	4639      	mov	r1, r7
 800a586:	f7f5 fe91 	bl	80002ac <__adddf3>
 800a58a:	9a07      	ldr	r2, [sp, #28]
 800a58c:	4b37      	ldr	r3, [pc, #220]	; (800a66c <__ieee754_pow+0x774>)
 800a58e:	4413      	add	r3, r2
 800a590:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a594:	f7f5 fe8a 	bl	80002ac <__adddf3>
 800a598:	4682      	mov	sl, r0
 800a59a:	9805      	ldr	r0, [sp, #20]
 800a59c:	468b      	mov	fp, r1
 800a59e:	f7f5 ffd1 	bl	8000544 <__aeabi_i2d>
 800a5a2:	9a07      	ldr	r2, [sp, #28]
 800a5a4:	4b32      	ldr	r3, [pc, #200]	; (800a670 <__ieee754_pow+0x778>)
 800a5a6:	4413      	add	r3, r2
 800a5a8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a5ac:	4606      	mov	r6, r0
 800a5ae:	460f      	mov	r7, r1
 800a5b0:	4652      	mov	r2, sl
 800a5b2:	465b      	mov	r3, fp
 800a5b4:	ec51 0b18 	vmov	r0, r1, d8
 800a5b8:	f7f5 fe78 	bl	80002ac <__adddf3>
 800a5bc:	4642      	mov	r2, r8
 800a5be:	464b      	mov	r3, r9
 800a5c0:	f7f5 fe74 	bl	80002ac <__adddf3>
 800a5c4:	4632      	mov	r2, r6
 800a5c6:	463b      	mov	r3, r7
 800a5c8:	f7f5 fe70 	bl	80002ac <__adddf3>
 800a5cc:	2000      	movs	r0, #0
 800a5ce:	4632      	mov	r2, r6
 800a5d0:	463b      	mov	r3, r7
 800a5d2:	4604      	mov	r4, r0
 800a5d4:	460d      	mov	r5, r1
 800a5d6:	f7f5 fe67 	bl	80002a8 <__aeabi_dsub>
 800a5da:	4642      	mov	r2, r8
 800a5dc:	464b      	mov	r3, r9
 800a5de:	f7f5 fe63 	bl	80002a8 <__aeabi_dsub>
 800a5e2:	ec53 2b18 	vmov	r2, r3, d8
 800a5e6:	f7f5 fe5f 	bl	80002a8 <__aeabi_dsub>
 800a5ea:	4602      	mov	r2, r0
 800a5ec:	460b      	mov	r3, r1
 800a5ee:	4650      	mov	r0, sl
 800a5f0:	4659      	mov	r1, fp
 800a5f2:	e610      	b.n	800a216 <__ieee754_pow+0x31e>
 800a5f4:	2401      	movs	r4, #1
 800a5f6:	e6a1      	b.n	800a33c <__ieee754_pow+0x444>
 800a5f8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800a648 <__ieee754_pow+0x750>
 800a5fc:	e617      	b.n	800a22e <__ieee754_pow+0x336>
 800a5fe:	bf00      	nop
 800a600:	4a454eef 	.word	0x4a454eef
 800a604:	3fca7e28 	.word	0x3fca7e28
 800a608:	93c9db65 	.word	0x93c9db65
 800a60c:	3fcd864a 	.word	0x3fcd864a
 800a610:	a91d4101 	.word	0xa91d4101
 800a614:	3fd17460 	.word	0x3fd17460
 800a618:	518f264d 	.word	0x518f264d
 800a61c:	3fd55555 	.word	0x3fd55555
 800a620:	db6fabff 	.word	0xdb6fabff
 800a624:	3fdb6db6 	.word	0x3fdb6db6
 800a628:	33333303 	.word	0x33333303
 800a62c:	3fe33333 	.word	0x3fe33333
 800a630:	e0000000 	.word	0xe0000000
 800a634:	3feec709 	.word	0x3feec709
 800a638:	dc3a03fd 	.word	0xdc3a03fd
 800a63c:	3feec709 	.word	0x3feec709
 800a640:	145b01f5 	.word	0x145b01f5
 800a644:	be3e2fe0 	.word	0xbe3e2fe0
 800a648:	00000000 	.word	0x00000000
 800a64c:	3ff00000 	.word	0x3ff00000
 800a650:	7ff00000 	.word	0x7ff00000
 800a654:	43400000 	.word	0x43400000
 800a658:	0003988e 	.word	0x0003988e
 800a65c:	000bb679 	.word	0x000bb679
 800a660:	0800c100 	.word	0x0800c100
 800a664:	3ff00000 	.word	0x3ff00000
 800a668:	40080000 	.word	0x40080000
 800a66c:	0800c120 	.word	0x0800c120
 800a670:	0800c110 	.word	0x0800c110
 800a674:	a3b5      	add	r3, pc, #724	; (adr r3, 800a94c <__ieee754_pow+0xa54>)
 800a676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a67a:	4640      	mov	r0, r8
 800a67c:	4649      	mov	r1, r9
 800a67e:	f7f5 fe15 	bl	80002ac <__adddf3>
 800a682:	4622      	mov	r2, r4
 800a684:	ec41 0b1a 	vmov	d10, r0, r1
 800a688:	462b      	mov	r3, r5
 800a68a:	4630      	mov	r0, r6
 800a68c:	4639      	mov	r1, r7
 800a68e:	f7f5 fe0b 	bl	80002a8 <__aeabi_dsub>
 800a692:	4602      	mov	r2, r0
 800a694:	460b      	mov	r3, r1
 800a696:	ec51 0b1a 	vmov	r0, r1, d10
 800a69a:	f7f6 fa4d 	bl	8000b38 <__aeabi_dcmpgt>
 800a69e:	2800      	cmp	r0, #0
 800a6a0:	f47f ae04 	bne.w	800a2ac <__ieee754_pow+0x3b4>
 800a6a4:	4aa4      	ldr	r2, [pc, #656]	; (800a938 <__ieee754_pow+0xa40>)
 800a6a6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a6aa:	4293      	cmp	r3, r2
 800a6ac:	f340 8108 	ble.w	800a8c0 <__ieee754_pow+0x9c8>
 800a6b0:	151b      	asrs	r3, r3, #20
 800a6b2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800a6b6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800a6ba:	fa4a f303 	asr.w	r3, sl, r3
 800a6be:	445b      	add	r3, fp
 800a6c0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800a6c4:	4e9d      	ldr	r6, [pc, #628]	; (800a93c <__ieee754_pow+0xa44>)
 800a6c6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800a6ca:	4116      	asrs	r6, r2
 800a6cc:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800a6d0:	2000      	movs	r0, #0
 800a6d2:	ea23 0106 	bic.w	r1, r3, r6
 800a6d6:	f1c2 0214 	rsb	r2, r2, #20
 800a6da:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800a6de:	fa4a fa02 	asr.w	sl, sl, r2
 800a6e2:	f1bb 0f00 	cmp.w	fp, #0
 800a6e6:	4602      	mov	r2, r0
 800a6e8:	460b      	mov	r3, r1
 800a6ea:	4620      	mov	r0, r4
 800a6ec:	4629      	mov	r1, r5
 800a6ee:	bfb8      	it	lt
 800a6f0:	f1ca 0a00 	rsblt	sl, sl, #0
 800a6f4:	f7f5 fdd8 	bl	80002a8 <__aeabi_dsub>
 800a6f8:	ec41 0b19 	vmov	d9, r0, r1
 800a6fc:	4642      	mov	r2, r8
 800a6fe:	464b      	mov	r3, r9
 800a700:	ec51 0b19 	vmov	r0, r1, d9
 800a704:	f7f5 fdd2 	bl	80002ac <__adddf3>
 800a708:	a37b      	add	r3, pc, #492	; (adr r3, 800a8f8 <__ieee754_pow+0xa00>)
 800a70a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a70e:	2000      	movs	r0, #0
 800a710:	4604      	mov	r4, r0
 800a712:	460d      	mov	r5, r1
 800a714:	f7f5 ff80 	bl	8000618 <__aeabi_dmul>
 800a718:	ec53 2b19 	vmov	r2, r3, d9
 800a71c:	4606      	mov	r6, r0
 800a71e:	460f      	mov	r7, r1
 800a720:	4620      	mov	r0, r4
 800a722:	4629      	mov	r1, r5
 800a724:	f7f5 fdc0 	bl	80002a8 <__aeabi_dsub>
 800a728:	4602      	mov	r2, r0
 800a72a:	460b      	mov	r3, r1
 800a72c:	4640      	mov	r0, r8
 800a72e:	4649      	mov	r1, r9
 800a730:	f7f5 fdba 	bl	80002a8 <__aeabi_dsub>
 800a734:	a372      	add	r3, pc, #456	; (adr r3, 800a900 <__ieee754_pow+0xa08>)
 800a736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a73a:	f7f5 ff6d 	bl	8000618 <__aeabi_dmul>
 800a73e:	a372      	add	r3, pc, #456	; (adr r3, 800a908 <__ieee754_pow+0xa10>)
 800a740:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a744:	4680      	mov	r8, r0
 800a746:	4689      	mov	r9, r1
 800a748:	4620      	mov	r0, r4
 800a74a:	4629      	mov	r1, r5
 800a74c:	f7f5 ff64 	bl	8000618 <__aeabi_dmul>
 800a750:	4602      	mov	r2, r0
 800a752:	460b      	mov	r3, r1
 800a754:	4640      	mov	r0, r8
 800a756:	4649      	mov	r1, r9
 800a758:	f7f5 fda8 	bl	80002ac <__adddf3>
 800a75c:	4604      	mov	r4, r0
 800a75e:	460d      	mov	r5, r1
 800a760:	4602      	mov	r2, r0
 800a762:	460b      	mov	r3, r1
 800a764:	4630      	mov	r0, r6
 800a766:	4639      	mov	r1, r7
 800a768:	f7f5 fda0 	bl	80002ac <__adddf3>
 800a76c:	4632      	mov	r2, r6
 800a76e:	463b      	mov	r3, r7
 800a770:	4680      	mov	r8, r0
 800a772:	4689      	mov	r9, r1
 800a774:	f7f5 fd98 	bl	80002a8 <__aeabi_dsub>
 800a778:	4602      	mov	r2, r0
 800a77a:	460b      	mov	r3, r1
 800a77c:	4620      	mov	r0, r4
 800a77e:	4629      	mov	r1, r5
 800a780:	f7f5 fd92 	bl	80002a8 <__aeabi_dsub>
 800a784:	4642      	mov	r2, r8
 800a786:	4606      	mov	r6, r0
 800a788:	460f      	mov	r7, r1
 800a78a:	464b      	mov	r3, r9
 800a78c:	4640      	mov	r0, r8
 800a78e:	4649      	mov	r1, r9
 800a790:	f7f5 ff42 	bl	8000618 <__aeabi_dmul>
 800a794:	a35e      	add	r3, pc, #376	; (adr r3, 800a910 <__ieee754_pow+0xa18>)
 800a796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a79a:	4604      	mov	r4, r0
 800a79c:	460d      	mov	r5, r1
 800a79e:	f7f5 ff3b 	bl	8000618 <__aeabi_dmul>
 800a7a2:	a35d      	add	r3, pc, #372	; (adr r3, 800a918 <__ieee754_pow+0xa20>)
 800a7a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7a8:	f7f5 fd7e 	bl	80002a8 <__aeabi_dsub>
 800a7ac:	4622      	mov	r2, r4
 800a7ae:	462b      	mov	r3, r5
 800a7b0:	f7f5 ff32 	bl	8000618 <__aeabi_dmul>
 800a7b4:	a35a      	add	r3, pc, #360	; (adr r3, 800a920 <__ieee754_pow+0xa28>)
 800a7b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7ba:	f7f5 fd77 	bl	80002ac <__adddf3>
 800a7be:	4622      	mov	r2, r4
 800a7c0:	462b      	mov	r3, r5
 800a7c2:	f7f5 ff29 	bl	8000618 <__aeabi_dmul>
 800a7c6:	a358      	add	r3, pc, #352	; (adr r3, 800a928 <__ieee754_pow+0xa30>)
 800a7c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7cc:	f7f5 fd6c 	bl	80002a8 <__aeabi_dsub>
 800a7d0:	4622      	mov	r2, r4
 800a7d2:	462b      	mov	r3, r5
 800a7d4:	f7f5 ff20 	bl	8000618 <__aeabi_dmul>
 800a7d8:	a355      	add	r3, pc, #340	; (adr r3, 800a930 <__ieee754_pow+0xa38>)
 800a7da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7de:	f7f5 fd65 	bl	80002ac <__adddf3>
 800a7e2:	4622      	mov	r2, r4
 800a7e4:	462b      	mov	r3, r5
 800a7e6:	f7f5 ff17 	bl	8000618 <__aeabi_dmul>
 800a7ea:	4602      	mov	r2, r0
 800a7ec:	460b      	mov	r3, r1
 800a7ee:	4640      	mov	r0, r8
 800a7f0:	4649      	mov	r1, r9
 800a7f2:	f7f5 fd59 	bl	80002a8 <__aeabi_dsub>
 800a7f6:	4604      	mov	r4, r0
 800a7f8:	460d      	mov	r5, r1
 800a7fa:	4602      	mov	r2, r0
 800a7fc:	460b      	mov	r3, r1
 800a7fe:	4640      	mov	r0, r8
 800a800:	4649      	mov	r1, r9
 800a802:	f7f5 ff09 	bl	8000618 <__aeabi_dmul>
 800a806:	2200      	movs	r2, #0
 800a808:	ec41 0b19 	vmov	d9, r0, r1
 800a80c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a810:	4620      	mov	r0, r4
 800a812:	4629      	mov	r1, r5
 800a814:	f7f5 fd48 	bl	80002a8 <__aeabi_dsub>
 800a818:	4602      	mov	r2, r0
 800a81a:	460b      	mov	r3, r1
 800a81c:	ec51 0b19 	vmov	r0, r1, d9
 800a820:	f7f6 f824 	bl	800086c <__aeabi_ddiv>
 800a824:	4632      	mov	r2, r6
 800a826:	4604      	mov	r4, r0
 800a828:	460d      	mov	r5, r1
 800a82a:	463b      	mov	r3, r7
 800a82c:	4640      	mov	r0, r8
 800a82e:	4649      	mov	r1, r9
 800a830:	f7f5 fef2 	bl	8000618 <__aeabi_dmul>
 800a834:	4632      	mov	r2, r6
 800a836:	463b      	mov	r3, r7
 800a838:	f7f5 fd38 	bl	80002ac <__adddf3>
 800a83c:	4602      	mov	r2, r0
 800a83e:	460b      	mov	r3, r1
 800a840:	4620      	mov	r0, r4
 800a842:	4629      	mov	r1, r5
 800a844:	f7f5 fd30 	bl	80002a8 <__aeabi_dsub>
 800a848:	4642      	mov	r2, r8
 800a84a:	464b      	mov	r3, r9
 800a84c:	f7f5 fd2c 	bl	80002a8 <__aeabi_dsub>
 800a850:	460b      	mov	r3, r1
 800a852:	4602      	mov	r2, r0
 800a854:	493a      	ldr	r1, [pc, #232]	; (800a940 <__ieee754_pow+0xa48>)
 800a856:	2000      	movs	r0, #0
 800a858:	f7f5 fd26 	bl	80002a8 <__aeabi_dsub>
 800a85c:	ec41 0b10 	vmov	d0, r0, r1
 800a860:	ee10 3a90 	vmov	r3, s1
 800a864:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800a868:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a86c:	da2b      	bge.n	800a8c6 <__ieee754_pow+0x9ce>
 800a86e:	4650      	mov	r0, sl
 800a870:	f000 f966 	bl	800ab40 <scalbn>
 800a874:	ec51 0b10 	vmov	r0, r1, d0
 800a878:	ec53 2b18 	vmov	r2, r3, d8
 800a87c:	f7ff bbed 	b.w	800a05a <__ieee754_pow+0x162>
 800a880:	4b30      	ldr	r3, [pc, #192]	; (800a944 <__ieee754_pow+0xa4c>)
 800a882:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a886:	429e      	cmp	r6, r3
 800a888:	f77f af0c 	ble.w	800a6a4 <__ieee754_pow+0x7ac>
 800a88c:	4b2e      	ldr	r3, [pc, #184]	; (800a948 <__ieee754_pow+0xa50>)
 800a88e:	440b      	add	r3, r1
 800a890:	4303      	orrs	r3, r0
 800a892:	d009      	beq.n	800a8a8 <__ieee754_pow+0x9b0>
 800a894:	ec51 0b18 	vmov	r0, r1, d8
 800a898:	2200      	movs	r2, #0
 800a89a:	2300      	movs	r3, #0
 800a89c:	f7f6 f92e 	bl	8000afc <__aeabi_dcmplt>
 800a8a0:	3800      	subs	r0, #0
 800a8a2:	bf18      	it	ne
 800a8a4:	2001      	movne	r0, #1
 800a8a6:	e447      	b.n	800a138 <__ieee754_pow+0x240>
 800a8a8:	4622      	mov	r2, r4
 800a8aa:	462b      	mov	r3, r5
 800a8ac:	f7f5 fcfc 	bl	80002a8 <__aeabi_dsub>
 800a8b0:	4642      	mov	r2, r8
 800a8b2:	464b      	mov	r3, r9
 800a8b4:	f7f6 f936 	bl	8000b24 <__aeabi_dcmpge>
 800a8b8:	2800      	cmp	r0, #0
 800a8ba:	f43f aef3 	beq.w	800a6a4 <__ieee754_pow+0x7ac>
 800a8be:	e7e9      	b.n	800a894 <__ieee754_pow+0x99c>
 800a8c0:	f04f 0a00 	mov.w	sl, #0
 800a8c4:	e71a      	b.n	800a6fc <__ieee754_pow+0x804>
 800a8c6:	ec51 0b10 	vmov	r0, r1, d0
 800a8ca:	4619      	mov	r1, r3
 800a8cc:	e7d4      	b.n	800a878 <__ieee754_pow+0x980>
 800a8ce:	491c      	ldr	r1, [pc, #112]	; (800a940 <__ieee754_pow+0xa48>)
 800a8d0:	2000      	movs	r0, #0
 800a8d2:	f7ff bb30 	b.w	8009f36 <__ieee754_pow+0x3e>
 800a8d6:	2000      	movs	r0, #0
 800a8d8:	2100      	movs	r1, #0
 800a8da:	f7ff bb2c 	b.w	8009f36 <__ieee754_pow+0x3e>
 800a8de:	4630      	mov	r0, r6
 800a8e0:	4639      	mov	r1, r7
 800a8e2:	f7ff bb28 	b.w	8009f36 <__ieee754_pow+0x3e>
 800a8e6:	9204      	str	r2, [sp, #16]
 800a8e8:	f7ff bb7a 	b.w	8009fe0 <__ieee754_pow+0xe8>
 800a8ec:	2300      	movs	r3, #0
 800a8ee:	f7ff bb64 	b.w	8009fba <__ieee754_pow+0xc2>
 800a8f2:	bf00      	nop
 800a8f4:	f3af 8000 	nop.w
 800a8f8:	00000000 	.word	0x00000000
 800a8fc:	3fe62e43 	.word	0x3fe62e43
 800a900:	fefa39ef 	.word	0xfefa39ef
 800a904:	3fe62e42 	.word	0x3fe62e42
 800a908:	0ca86c39 	.word	0x0ca86c39
 800a90c:	be205c61 	.word	0xbe205c61
 800a910:	72bea4d0 	.word	0x72bea4d0
 800a914:	3e663769 	.word	0x3e663769
 800a918:	c5d26bf1 	.word	0xc5d26bf1
 800a91c:	3ebbbd41 	.word	0x3ebbbd41
 800a920:	af25de2c 	.word	0xaf25de2c
 800a924:	3f11566a 	.word	0x3f11566a
 800a928:	16bebd93 	.word	0x16bebd93
 800a92c:	3f66c16c 	.word	0x3f66c16c
 800a930:	5555553e 	.word	0x5555553e
 800a934:	3fc55555 	.word	0x3fc55555
 800a938:	3fe00000 	.word	0x3fe00000
 800a93c:	000fffff 	.word	0x000fffff
 800a940:	3ff00000 	.word	0x3ff00000
 800a944:	4090cbff 	.word	0x4090cbff
 800a948:	3f6f3400 	.word	0x3f6f3400
 800a94c:	652b82fe 	.word	0x652b82fe
 800a950:	3c971547 	.word	0x3c971547

0800a954 <__ieee754_sqrt>:
 800a954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a958:	ec55 4b10 	vmov	r4, r5, d0
 800a95c:	4e55      	ldr	r6, [pc, #340]	; (800aab4 <__ieee754_sqrt+0x160>)
 800a95e:	43ae      	bics	r6, r5
 800a960:	ee10 0a10 	vmov	r0, s0
 800a964:	ee10 3a10 	vmov	r3, s0
 800a968:	462a      	mov	r2, r5
 800a96a:	4629      	mov	r1, r5
 800a96c:	d110      	bne.n	800a990 <__ieee754_sqrt+0x3c>
 800a96e:	ee10 2a10 	vmov	r2, s0
 800a972:	462b      	mov	r3, r5
 800a974:	f7f5 fe50 	bl	8000618 <__aeabi_dmul>
 800a978:	4602      	mov	r2, r0
 800a97a:	460b      	mov	r3, r1
 800a97c:	4620      	mov	r0, r4
 800a97e:	4629      	mov	r1, r5
 800a980:	f7f5 fc94 	bl	80002ac <__adddf3>
 800a984:	4604      	mov	r4, r0
 800a986:	460d      	mov	r5, r1
 800a988:	ec45 4b10 	vmov	d0, r4, r5
 800a98c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a990:	2d00      	cmp	r5, #0
 800a992:	dc10      	bgt.n	800a9b6 <__ieee754_sqrt+0x62>
 800a994:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a998:	4330      	orrs	r0, r6
 800a99a:	d0f5      	beq.n	800a988 <__ieee754_sqrt+0x34>
 800a99c:	b15d      	cbz	r5, 800a9b6 <__ieee754_sqrt+0x62>
 800a99e:	ee10 2a10 	vmov	r2, s0
 800a9a2:	462b      	mov	r3, r5
 800a9a4:	ee10 0a10 	vmov	r0, s0
 800a9a8:	f7f5 fc7e 	bl	80002a8 <__aeabi_dsub>
 800a9ac:	4602      	mov	r2, r0
 800a9ae:	460b      	mov	r3, r1
 800a9b0:	f7f5 ff5c 	bl	800086c <__aeabi_ddiv>
 800a9b4:	e7e6      	b.n	800a984 <__ieee754_sqrt+0x30>
 800a9b6:	1512      	asrs	r2, r2, #20
 800a9b8:	d074      	beq.n	800aaa4 <__ieee754_sqrt+0x150>
 800a9ba:	07d4      	lsls	r4, r2, #31
 800a9bc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800a9c0:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800a9c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800a9c8:	bf5e      	ittt	pl
 800a9ca:	0fda      	lsrpl	r2, r3, #31
 800a9cc:	005b      	lslpl	r3, r3, #1
 800a9ce:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800a9d2:	2400      	movs	r4, #0
 800a9d4:	0fda      	lsrs	r2, r3, #31
 800a9d6:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800a9da:	107f      	asrs	r7, r7, #1
 800a9dc:	005b      	lsls	r3, r3, #1
 800a9de:	2516      	movs	r5, #22
 800a9e0:	4620      	mov	r0, r4
 800a9e2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800a9e6:	1886      	adds	r6, r0, r2
 800a9e8:	428e      	cmp	r6, r1
 800a9ea:	bfde      	ittt	le
 800a9ec:	1b89      	suble	r1, r1, r6
 800a9ee:	18b0      	addle	r0, r6, r2
 800a9f0:	18a4      	addle	r4, r4, r2
 800a9f2:	0049      	lsls	r1, r1, #1
 800a9f4:	3d01      	subs	r5, #1
 800a9f6:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800a9fa:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800a9fe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800aa02:	d1f0      	bne.n	800a9e6 <__ieee754_sqrt+0x92>
 800aa04:	462a      	mov	r2, r5
 800aa06:	f04f 0e20 	mov.w	lr, #32
 800aa0a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800aa0e:	4281      	cmp	r1, r0
 800aa10:	eb06 0c05 	add.w	ip, r6, r5
 800aa14:	dc02      	bgt.n	800aa1c <__ieee754_sqrt+0xc8>
 800aa16:	d113      	bne.n	800aa40 <__ieee754_sqrt+0xec>
 800aa18:	459c      	cmp	ip, r3
 800aa1a:	d811      	bhi.n	800aa40 <__ieee754_sqrt+0xec>
 800aa1c:	f1bc 0f00 	cmp.w	ip, #0
 800aa20:	eb0c 0506 	add.w	r5, ip, r6
 800aa24:	da43      	bge.n	800aaae <__ieee754_sqrt+0x15a>
 800aa26:	2d00      	cmp	r5, #0
 800aa28:	db41      	blt.n	800aaae <__ieee754_sqrt+0x15a>
 800aa2a:	f100 0801 	add.w	r8, r0, #1
 800aa2e:	1a09      	subs	r1, r1, r0
 800aa30:	459c      	cmp	ip, r3
 800aa32:	bf88      	it	hi
 800aa34:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800aa38:	eba3 030c 	sub.w	r3, r3, ip
 800aa3c:	4432      	add	r2, r6
 800aa3e:	4640      	mov	r0, r8
 800aa40:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800aa44:	f1be 0e01 	subs.w	lr, lr, #1
 800aa48:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800aa4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800aa50:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800aa54:	d1db      	bne.n	800aa0e <__ieee754_sqrt+0xba>
 800aa56:	430b      	orrs	r3, r1
 800aa58:	d006      	beq.n	800aa68 <__ieee754_sqrt+0x114>
 800aa5a:	1c50      	adds	r0, r2, #1
 800aa5c:	bf13      	iteet	ne
 800aa5e:	3201      	addne	r2, #1
 800aa60:	3401      	addeq	r4, #1
 800aa62:	4672      	moveq	r2, lr
 800aa64:	f022 0201 	bicne.w	r2, r2, #1
 800aa68:	1063      	asrs	r3, r4, #1
 800aa6a:	0852      	lsrs	r2, r2, #1
 800aa6c:	07e1      	lsls	r1, r4, #31
 800aa6e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800aa72:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800aa76:	bf48      	it	mi
 800aa78:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800aa7c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800aa80:	4614      	mov	r4, r2
 800aa82:	e781      	b.n	800a988 <__ieee754_sqrt+0x34>
 800aa84:	0ad9      	lsrs	r1, r3, #11
 800aa86:	3815      	subs	r0, #21
 800aa88:	055b      	lsls	r3, r3, #21
 800aa8a:	2900      	cmp	r1, #0
 800aa8c:	d0fa      	beq.n	800aa84 <__ieee754_sqrt+0x130>
 800aa8e:	02cd      	lsls	r5, r1, #11
 800aa90:	d50a      	bpl.n	800aaa8 <__ieee754_sqrt+0x154>
 800aa92:	f1c2 0420 	rsb	r4, r2, #32
 800aa96:	fa23 f404 	lsr.w	r4, r3, r4
 800aa9a:	1e55      	subs	r5, r2, #1
 800aa9c:	4093      	lsls	r3, r2
 800aa9e:	4321      	orrs	r1, r4
 800aaa0:	1b42      	subs	r2, r0, r5
 800aaa2:	e78a      	b.n	800a9ba <__ieee754_sqrt+0x66>
 800aaa4:	4610      	mov	r0, r2
 800aaa6:	e7f0      	b.n	800aa8a <__ieee754_sqrt+0x136>
 800aaa8:	0049      	lsls	r1, r1, #1
 800aaaa:	3201      	adds	r2, #1
 800aaac:	e7ef      	b.n	800aa8e <__ieee754_sqrt+0x13a>
 800aaae:	4680      	mov	r8, r0
 800aab0:	e7bd      	b.n	800aa2e <__ieee754_sqrt+0xda>
 800aab2:	bf00      	nop
 800aab4:	7ff00000 	.word	0x7ff00000

0800aab8 <with_errno>:
 800aab8:	b570      	push	{r4, r5, r6, lr}
 800aaba:	4604      	mov	r4, r0
 800aabc:	460d      	mov	r5, r1
 800aabe:	4616      	mov	r6, r2
 800aac0:	f7fc fa80 	bl	8006fc4 <__errno>
 800aac4:	4629      	mov	r1, r5
 800aac6:	6006      	str	r6, [r0, #0]
 800aac8:	4620      	mov	r0, r4
 800aaca:	bd70      	pop	{r4, r5, r6, pc}

0800aacc <xflow>:
 800aacc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800aace:	4614      	mov	r4, r2
 800aad0:	461d      	mov	r5, r3
 800aad2:	b108      	cbz	r0, 800aad8 <xflow+0xc>
 800aad4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800aad8:	e9cd 2300 	strd	r2, r3, [sp]
 800aadc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aae0:	4620      	mov	r0, r4
 800aae2:	4629      	mov	r1, r5
 800aae4:	f7f5 fd98 	bl	8000618 <__aeabi_dmul>
 800aae8:	2222      	movs	r2, #34	; 0x22
 800aaea:	b003      	add	sp, #12
 800aaec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aaf0:	f7ff bfe2 	b.w	800aab8 <with_errno>

0800aaf4 <__math_uflow>:
 800aaf4:	b508      	push	{r3, lr}
 800aaf6:	2200      	movs	r2, #0
 800aaf8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800aafc:	f7ff ffe6 	bl	800aacc <xflow>
 800ab00:	ec41 0b10 	vmov	d0, r0, r1
 800ab04:	bd08      	pop	{r3, pc}

0800ab06 <__math_oflow>:
 800ab06:	b508      	push	{r3, lr}
 800ab08:	2200      	movs	r2, #0
 800ab0a:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800ab0e:	f7ff ffdd 	bl	800aacc <xflow>
 800ab12:	ec41 0b10 	vmov	d0, r0, r1
 800ab16:	bd08      	pop	{r3, pc}

0800ab18 <fabs>:
 800ab18:	ec51 0b10 	vmov	r0, r1, d0
 800ab1c:	ee10 2a10 	vmov	r2, s0
 800ab20:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ab24:	ec43 2b10 	vmov	d0, r2, r3
 800ab28:	4770      	bx	lr

0800ab2a <finite>:
 800ab2a:	b082      	sub	sp, #8
 800ab2c:	ed8d 0b00 	vstr	d0, [sp]
 800ab30:	9801      	ldr	r0, [sp, #4]
 800ab32:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800ab36:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800ab3a:	0fc0      	lsrs	r0, r0, #31
 800ab3c:	b002      	add	sp, #8
 800ab3e:	4770      	bx	lr

0800ab40 <scalbn>:
 800ab40:	b570      	push	{r4, r5, r6, lr}
 800ab42:	ec55 4b10 	vmov	r4, r5, d0
 800ab46:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800ab4a:	4606      	mov	r6, r0
 800ab4c:	462b      	mov	r3, r5
 800ab4e:	b99a      	cbnz	r2, 800ab78 <scalbn+0x38>
 800ab50:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ab54:	4323      	orrs	r3, r4
 800ab56:	d036      	beq.n	800abc6 <scalbn+0x86>
 800ab58:	4b39      	ldr	r3, [pc, #228]	; (800ac40 <scalbn+0x100>)
 800ab5a:	4629      	mov	r1, r5
 800ab5c:	ee10 0a10 	vmov	r0, s0
 800ab60:	2200      	movs	r2, #0
 800ab62:	f7f5 fd59 	bl	8000618 <__aeabi_dmul>
 800ab66:	4b37      	ldr	r3, [pc, #220]	; (800ac44 <scalbn+0x104>)
 800ab68:	429e      	cmp	r6, r3
 800ab6a:	4604      	mov	r4, r0
 800ab6c:	460d      	mov	r5, r1
 800ab6e:	da10      	bge.n	800ab92 <scalbn+0x52>
 800ab70:	a32b      	add	r3, pc, #172	; (adr r3, 800ac20 <scalbn+0xe0>)
 800ab72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab76:	e03a      	b.n	800abee <scalbn+0xae>
 800ab78:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800ab7c:	428a      	cmp	r2, r1
 800ab7e:	d10c      	bne.n	800ab9a <scalbn+0x5a>
 800ab80:	ee10 2a10 	vmov	r2, s0
 800ab84:	4620      	mov	r0, r4
 800ab86:	4629      	mov	r1, r5
 800ab88:	f7f5 fb90 	bl	80002ac <__adddf3>
 800ab8c:	4604      	mov	r4, r0
 800ab8e:	460d      	mov	r5, r1
 800ab90:	e019      	b.n	800abc6 <scalbn+0x86>
 800ab92:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800ab96:	460b      	mov	r3, r1
 800ab98:	3a36      	subs	r2, #54	; 0x36
 800ab9a:	4432      	add	r2, r6
 800ab9c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800aba0:	428a      	cmp	r2, r1
 800aba2:	dd08      	ble.n	800abb6 <scalbn+0x76>
 800aba4:	2d00      	cmp	r5, #0
 800aba6:	a120      	add	r1, pc, #128	; (adr r1, 800ac28 <scalbn+0xe8>)
 800aba8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abac:	da1c      	bge.n	800abe8 <scalbn+0xa8>
 800abae:	a120      	add	r1, pc, #128	; (adr r1, 800ac30 <scalbn+0xf0>)
 800abb0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abb4:	e018      	b.n	800abe8 <scalbn+0xa8>
 800abb6:	2a00      	cmp	r2, #0
 800abb8:	dd08      	ble.n	800abcc <scalbn+0x8c>
 800abba:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800abbe:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800abc2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800abc6:	ec45 4b10 	vmov	d0, r4, r5
 800abca:	bd70      	pop	{r4, r5, r6, pc}
 800abcc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800abd0:	da19      	bge.n	800ac06 <scalbn+0xc6>
 800abd2:	f24c 3350 	movw	r3, #50000	; 0xc350
 800abd6:	429e      	cmp	r6, r3
 800abd8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800abdc:	dd0a      	ble.n	800abf4 <scalbn+0xb4>
 800abde:	a112      	add	r1, pc, #72	; (adr r1, 800ac28 <scalbn+0xe8>)
 800abe0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d1e2      	bne.n	800abae <scalbn+0x6e>
 800abe8:	a30f      	add	r3, pc, #60	; (adr r3, 800ac28 <scalbn+0xe8>)
 800abea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abee:	f7f5 fd13 	bl	8000618 <__aeabi_dmul>
 800abf2:	e7cb      	b.n	800ab8c <scalbn+0x4c>
 800abf4:	a10a      	add	r1, pc, #40	; (adr r1, 800ac20 <scalbn+0xe0>)
 800abf6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d0b8      	beq.n	800ab70 <scalbn+0x30>
 800abfe:	a10e      	add	r1, pc, #56	; (adr r1, 800ac38 <scalbn+0xf8>)
 800ac00:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac04:	e7b4      	b.n	800ab70 <scalbn+0x30>
 800ac06:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ac0a:	3236      	adds	r2, #54	; 0x36
 800ac0c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ac10:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800ac14:	4620      	mov	r0, r4
 800ac16:	4b0c      	ldr	r3, [pc, #48]	; (800ac48 <scalbn+0x108>)
 800ac18:	2200      	movs	r2, #0
 800ac1a:	e7e8      	b.n	800abee <scalbn+0xae>
 800ac1c:	f3af 8000 	nop.w
 800ac20:	c2f8f359 	.word	0xc2f8f359
 800ac24:	01a56e1f 	.word	0x01a56e1f
 800ac28:	8800759c 	.word	0x8800759c
 800ac2c:	7e37e43c 	.word	0x7e37e43c
 800ac30:	8800759c 	.word	0x8800759c
 800ac34:	fe37e43c 	.word	0xfe37e43c
 800ac38:	c2f8f359 	.word	0xc2f8f359
 800ac3c:	81a56e1f 	.word	0x81a56e1f
 800ac40:	43500000 	.word	0x43500000
 800ac44:	ffff3cb0 	.word	0xffff3cb0
 800ac48:	3c900000 	.word	0x3c900000

0800ac4c <_init>:
 800ac4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac4e:	bf00      	nop
 800ac50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac52:	bc08      	pop	{r3}
 800ac54:	469e      	mov	lr, r3
 800ac56:	4770      	bx	lr

0800ac58 <_fini>:
 800ac58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac5a:	bf00      	nop
 800ac5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac5e:	bc08      	pop	{r3}
 800ac60:	469e      	mov	lr, r3
 800ac62:	4770      	bx	lr
