    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; PSOC4_RXInternalInterrupt
PSOC4_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
PSOC4_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
PSOC4_RXInternalInterrupt__INTC_MASK EQU 0x02
PSOC4_RXInternalInterrupt__INTC_NUMBER EQU 1
PSOC4_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
PSOC4_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
PSOC4_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
PSOC4_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; GPS_RXInternalInterrupt
GPS_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
GPS_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
GPS_RXInternalInterrupt__INTC_MASK EQU 0x01
GPS_RXInternalInterrupt__INTC_NUMBER EQU 0
GPS_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
GPS_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
GPS_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
GPS_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; emFile_1_SPI0_BSPIM
emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB00_MSK
emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB00_ST
emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
emFile_1_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
emFile_1_SPI0_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB00_CTL
emFile_1_SPI0_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB00_CTL
emFile_1_SPI0_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
emFile_1_SPI0_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB00_MSK
emFile_1_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
emFile_1_SPI0_BSPIM_RxStsReg__4__MASK EQU 0x10
emFile_1_SPI0_BSPIM_RxStsReg__4__POS EQU 4
emFile_1_SPI0_BSPIM_RxStsReg__5__MASK EQU 0x20
emFile_1_SPI0_BSPIM_RxStsReg__5__POS EQU 5
emFile_1_SPI0_BSPIM_RxStsReg__6__MASK EQU 0x40
emFile_1_SPI0_BSPIM_RxStsReg__6__POS EQU 6
emFile_1_SPI0_BSPIM_RxStsReg__MASK EQU 0x70
emFile_1_SPI0_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB03_MSK
emFile_1_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
emFile_1_SPI0_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB03_ST
emFile_1_SPI0_BSPIM_TxStsReg__0__MASK EQU 0x01
emFile_1_SPI0_BSPIM_TxStsReg__0__POS EQU 0
emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
emFile_1_SPI0_BSPIM_TxStsReg__1__MASK EQU 0x02
emFile_1_SPI0_BSPIM_TxStsReg__1__POS EQU 1
emFile_1_SPI0_BSPIM_TxStsReg__2__MASK EQU 0x04
emFile_1_SPI0_BSPIM_TxStsReg__2__POS EQU 2
emFile_1_SPI0_BSPIM_TxStsReg__3__MASK EQU 0x08
emFile_1_SPI0_BSPIM_TxStsReg__3__POS EQU 3
emFile_1_SPI0_BSPIM_TxStsReg__4__MASK EQU 0x10
emFile_1_SPI0_BSPIM_TxStsReg__4__POS EQU 4
emFile_1_SPI0_BSPIM_TxStsReg__MASK EQU 0x1F
emFile_1_SPI0_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB02_MSK
emFile_1_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
emFile_1_SPI0_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB02_ST
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB02_A0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB02_A1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB02_D0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB02_D1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB02_F0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB02_F1

; emFile_1_Clock_1
emFile_1_Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
emFile_1_Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
emFile_1_Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
emFile_1_Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
emFile_1_Clock_1__INDEX EQU 0x00
emFile_1_Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
emFile_1_Clock_1__PM_ACT_MSK EQU 0x01
emFile_1_Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
emFile_1_Clock_1__PM_STBY_MSK EQU 0x01

; emFile_1_SPI0_CS
emFile_1_SPI0_CS__0__MASK EQU 0x10
emFile_1_SPI0_CS__0__PC EQU CYREG_PRT3_PC4
emFile_1_SPI0_CS__0__PORT EQU 3
emFile_1_SPI0_CS__0__SHIFT EQU 4
emFile_1_SPI0_CS__AG EQU CYREG_PRT3_AG
emFile_1_SPI0_CS__AMUX EQU CYREG_PRT3_AMUX
emFile_1_SPI0_CS__BIE EQU CYREG_PRT3_BIE
emFile_1_SPI0_CS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
emFile_1_SPI0_CS__BYP EQU CYREG_PRT3_BYP
emFile_1_SPI0_CS__CTL EQU CYREG_PRT3_CTL
emFile_1_SPI0_CS__DM0 EQU CYREG_PRT3_DM0
emFile_1_SPI0_CS__DM1 EQU CYREG_PRT3_DM1
emFile_1_SPI0_CS__DM2 EQU CYREG_PRT3_DM2
emFile_1_SPI0_CS__DR EQU CYREG_PRT3_DR
emFile_1_SPI0_CS__INP_DIS EQU CYREG_PRT3_INP_DIS
emFile_1_SPI0_CS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
emFile_1_SPI0_CS__LCD_EN EQU CYREG_PRT3_LCD_EN
emFile_1_SPI0_CS__MASK EQU 0x10
emFile_1_SPI0_CS__PORT EQU 3
emFile_1_SPI0_CS__PRT EQU CYREG_PRT3_PRT
emFile_1_SPI0_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
emFile_1_SPI0_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
emFile_1_SPI0_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
emFile_1_SPI0_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
emFile_1_SPI0_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
emFile_1_SPI0_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
emFile_1_SPI0_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
emFile_1_SPI0_CS__PS EQU CYREG_PRT3_PS
emFile_1_SPI0_CS__SHIFT EQU 4
emFile_1_SPI0_CS__SLW EQU CYREG_PRT3_SLW

; emFile_1_miso0
emFile_1_miso0__0__MASK EQU 0x02
emFile_1_miso0__0__PC EQU CYREG_PRT0_PC1
emFile_1_miso0__0__PORT EQU 0
emFile_1_miso0__0__SHIFT EQU 1
emFile_1_miso0__AG EQU CYREG_PRT0_AG
emFile_1_miso0__AMUX EQU CYREG_PRT0_AMUX
emFile_1_miso0__BIE EQU CYREG_PRT0_BIE
emFile_1_miso0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
emFile_1_miso0__BYP EQU CYREG_PRT0_BYP
emFile_1_miso0__CTL EQU CYREG_PRT0_CTL
emFile_1_miso0__DM0 EQU CYREG_PRT0_DM0
emFile_1_miso0__DM1 EQU CYREG_PRT0_DM1
emFile_1_miso0__DM2 EQU CYREG_PRT0_DM2
emFile_1_miso0__DR EQU CYREG_PRT0_DR
emFile_1_miso0__INP_DIS EQU CYREG_PRT0_INP_DIS
emFile_1_miso0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
emFile_1_miso0__LCD_EN EQU CYREG_PRT0_LCD_EN
emFile_1_miso0__MASK EQU 0x02
emFile_1_miso0__PORT EQU 0
emFile_1_miso0__PRT EQU CYREG_PRT0_PRT
emFile_1_miso0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
emFile_1_miso0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
emFile_1_miso0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
emFile_1_miso0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
emFile_1_miso0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
emFile_1_miso0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
emFile_1_miso0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
emFile_1_miso0__PS EQU CYREG_PRT0_PS
emFile_1_miso0__SHIFT EQU 1
emFile_1_miso0__SLW EQU CYREG_PRT0_SLW

; emFile_1_mosi0
emFile_1_mosi0__0__MASK EQU 0x01
emFile_1_mosi0__0__PC EQU CYREG_PRT0_PC0
emFile_1_mosi0__0__PORT EQU 0
emFile_1_mosi0__0__SHIFT EQU 0
emFile_1_mosi0__AG EQU CYREG_PRT0_AG
emFile_1_mosi0__AMUX EQU CYREG_PRT0_AMUX
emFile_1_mosi0__BIE EQU CYREG_PRT0_BIE
emFile_1_mosi0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
emFile_1_mosi0__BYP EQU CYREG_PRT0_BYP
emFile_1_mosi0__CTL EQU CYREG_PRT0_CTL
emFile_1_mosi0__DM0 EQU CYREG_PRT0_DM0
emFile_1_mosi0__DM1 EQU CYREG_PRT0_DM1
emFile_1_mosi0__DM2 EQU CYREG_PRT0_DM2
emFile_1_mosi0__DR EQU CYREG_PRT0_DR
emFile_1_mosi0__INP_DIS EQU CYREG_PRT0_INP_DIS
emFile_1_mosi0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
emFile_1_mosi0__LCD_EN EQU CYREG_PRT0_LCD_EN
emFile_1_mosi0__MASK EQU 0x01
emFile_1_mosi0__PORT EQU 0
emFile_1_mosi0__PRT EQU CYREG_PRT0_PRT
emFile_1_mosi0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
emFile_1_mosi0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
emFile_1_mosi0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
emFile_1_mosi0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
emFile_1_mosi0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
emFile_1_mosi0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
emFile_1_mosi0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
emFile_1_mosi0__PS EQU CYREG_PRT0_PS
emFile_1_mosi0__SHIFT EQU 0
emFile_1_mosi0__SLW EQU CYREG_PRT0_SLW

; emFile_1_sclk0
emFile_1_sclk0__0__MASK EQU 0x20
emFile_1_sclk0__0__PC EQU CYREG_PRT3_PC5
emFile_1_sclk0__0__PORT EQU 3
emFile_1_sclk0__0__SHIFT EQU 5
emFile_1_sclk0__AG EQU CYREG_PRT3_AG
emFile_1_sclk0__AMUX EQU CYREG_PRT3_AMUX
emFile_1_sclk0__BIE EQU CYREG_PRT3_BIE
emFile_1_sclk0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
emFile_1_sclk0__BYP EQU CYREG_PRT3_BYP
emFile_1_sclk0__CTL EQU CYREG_PRT3_CTL
emFile_1_sclk0__DM0 EQU CYREG_PRT3_DM0
emFile_1_sclk0__DM1 EQU CYREG_PRT3_DM1
emFile_1_sclk0__DM2 EQU CYREG_PRT3_DM2
emFile_1_sclk0__DR EQU CYREG_PRT3_DR
emFile_1_sclk0__INP_DIS EQU CYREG_PRT3_INP_DIS
emFile_1_sclk0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
emFile_1_sclk0__LCD_EN EQU CYREG_PRT3_LCD_EN
emFile_1_sclk0__MASK EQU 0x20
emFile_1_sclk0__PORT EQU 3
emFile_1_sclk0__PRT EQU CYREG_PRT3_PRT
emFile_1_sclk0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
emFile_1_sclk0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
emFile_1_sclk0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
emFile_1_sclk0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
emFile_1_sclk0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
emFile_1_sclk0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
emFile_1_sclk0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
emFile_1_sclk0__PS EQU CYREG_PRT3_PS
emFile_1_sclk0__SHIFT EQU 5
emFile_1_sclk0__SLW EQU CYREG_PRT3_SLW

; PSOC4_IntClock
PSOC4_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
PSOC4_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
PSOC4_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
PSOC4_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
PSOC4_IntClock__INDEX EQU 0x03
PSOC4_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PSOC4_IntClock__PM_ACT_MSK EQU 0x08
PSOC4_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PSOC4_IntClock__PM_STBY_MSK EQU 0x08

; GPS_IntClock
GPS_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
GPS_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
GPS_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
GPS_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
GPS_IntClock__INDEX EQU 0x02
GPS_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
GPS_IntClock__PM_ACT_MSK EQU 0x04
GPS_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
GPS_IntClock__PM_STBY_MSK EQU 0x04

; PWM_1_PWMUDB
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_1_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB05_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB05_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB05_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB05_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB05_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB05_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB06_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB06_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB06_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB06_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB06_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB06_F1

; PSOC4_BUART
PSOC4_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PSOC4_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
PSOC4_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB06_MSK
PSOC4_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PSOC4_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PSOC4_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PSOC4_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
PSOC4_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
PSOC4_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB06_ST
PSOC4_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PSOC4_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PSOC4_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PSOC4_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PSOC4_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PSOC4_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PSOC4_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PSOC4_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PSOC4_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PSOC4_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PSOC4_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB06_CTL
PSOC4_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PSOC4_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB06_CTL
PSOC4_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PSOC4_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PSOC4_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB06_MSK
PSOC4_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PSOC4_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PSOC4_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PSOC4_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PSOC4_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PSOC4_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PSOC4_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PSOC4_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PSOC4_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PSOC4_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB05_A0
PSOC4_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB05_A1
PSOC4_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PSOC4_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB05_D0
PSOC4_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB05_D1
PSOC4_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PSOC4_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PSOC4_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB05_F0
PSOC4_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB05_F1
PSOC4_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PSOC4_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
PSOC4_BUART_sRX_RxSts__3__MASK EQU 0x08
PSOC4_BUART_sRX_RxSts__3__POS EQU 3
PSOC4_BUART_sRX_RxSts__4__MASK EQU 0x10
PSOC4_BUART_sRX_RxSts__4__POS EQU 4
PSOC4_BUART_sRX_RxSts__5__MASK EQU 0x20
PSOC4_BUART_sRX_RxSts__5__POS EQU 5
PSOC4_BUART_sRX_RxSts__MASK EQU 0x38
PSOC4_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
PSOC4_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PSOC4_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB06_ST
PSOC4_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
PSOC4_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
PSOC4_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
PSOC4_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
PSOC4_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PSOC4_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
PSOC4_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
PSOC4_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
PSOC4_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
PSOC4_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
PSOC4_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
PSOC4_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
PSOC4_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
PSOC4_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PSOC4_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
PSOC4_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
PSOC4_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
PSOC4_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PSOC4_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PSOC4_BUART_sTX_TxSts__0__MASK EQU 0x01
PSOC4_BUART_sTX_TxSts__0__POS EQU 0
PSOC4_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PSOC4_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
PSOC4_BUART_sTX_TxSts__1__MASK EQU 0x02
PSOC4_BUART_sTX_TxSts__1__POS EQU 1
PSOC4_BUART_sTX_TxSts__2__MASK EQU 0x04
PSOC4_BUART_sTX_TxSts__2__POS EQU 2
PSOC4_BUART_sTX_TxSts__3__MASK EQU 0x08
PSOC4_BUART_sTX_TxSts__3__POS EQU 3
PSOC4_BUART_sTX_TxSts__MASK EQU 0x0F
PSOC4_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
PSOC4_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PSOC4_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
PSOC4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PSOC4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PSOC4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PSOC4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PSOC4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PSOC4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PSOC4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PSOC4_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PSOC4_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB03_A0
PSOC4_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB03_A1
PSOC4_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PSOC4_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB03_D0
PSOC4_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB03_D1
PSOC4_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PSOC4_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PSOC4_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB03_F0
PSOC4_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB03_F1

; STATUS_LED
STATUS_LED__0__MASK EQU 0x02
STATUS_LED__0__PC EQU CYREG_PRT3_PC1
STATUS_LED__0__PORT EQU 3
STATUS_LED__0__SHIFT EQU 1
STATUS_LED__AG EQU CYREG_PRT3_AG
STATUS_LED__AMUX EQU CYREG_PRT3_AMUX
STATUS_LED__BIE EQU CYREG_PRT3_BIE
STATUS_LED__BIT_MASK EQU CYREG_PRT3_BIT_MASK
STATUS_LED__BYP EQU CYREG_PRT3_BYP
STATUS_LED__CTL EQU CYREG_PRT3_CTL
STATUS_LED__DM0 EQU CYREG_PRT3_DM0
STATUS_LED__DM1 EQU CYREG_PRT3_DM1
STATUS_LED__DM2 EQU CYREG_PRT3_DM2
STATUS_LED__DR EQU CYREG_PRT3_DR
STATUS_LED__INP_DIS EQU CYREG_PRT3_INP_DIS
STATUS_LED__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
STATUS_LED__LCD_EN EQU CYREG_PRT3_LCD_EN
STATUS_LED__MASK EQU 0x02
STATUS_LED__PORT EQU 3
STATUS_LED__PRT EQU CYREG_PRT3_PRT
STATUS_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
STATUS_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
STATUS_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
STATUS_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
STATUS_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
STATUS_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
STATUS_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
STATUS_LED__PS EQU CYREG_PRT3_PS
STATUS_LED__SHIFT EQU 1
STATUS_LED__SLW EQU CYREG_PRT3_SLW

; GPS_BUART
GPS_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
GPS_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
GPS_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB04_MSK
GPS_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
GPS_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
GPS_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
GPS_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
GPS_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
GPS_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB04_ST
GPS_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
GPS_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
GPS_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
GPS_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
GPS_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
GPS_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
GPS_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
GPS_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
GPS_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
GPS_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
GPS_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB04_CTL
GPS_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
GPS_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB04_CTL
GPS_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
GPS_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
GPS_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB04_MSK
GPS_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
GPS_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
GPS_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
GPS_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
GPS_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
GPS_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
GPS_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
GPS_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
GPS_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
GPS_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
GPS_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
GPS_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
GPS_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
GPS_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
GPS_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
GPS_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
GPS_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
GPS_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
GPS_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
GPS_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
GPS_BUART_sRX_RxSts__3__MASK EQU 0x08
GPS_BUART_sRX_RxSts__3__POS EQU 3
GPS_BUART_sRX_RxSts__4__MASK EQU 0x10
GPS_BUART_sRX_RxSts__4__POS EQU 4
GPS_BUART_sRX_RxSts__5__MASK EQU 0x20
GPS_BUART_sRX_RxSts__5__POS EQU 5
GPS_BUART_sRX_RxSts__MASK EQU 0x38
GPS_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
GPS_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
GPS_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB04_ST

; PSOC4_Rx
PSOC4_Rx__0__MASK EQU 0x02
PSOC4_Rx__0__PC EQU CYREG_PRT12_PC1
PSOC4_Rx__0__PORT EQU 12
PSOC4_Rx__0__SHIFT EQU 1
PSOC4_Rx__AG EQU CYREG_PRT12_AG
PSOC4_Rx__BIE EQU CYREG_PRT12_BIE
PSOC4_Rx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
PSOC4_Rx__BYP EQU CYREG_PRT12_BYP
PSOC4_Rx__DM0 EQU CYREG_PRT12_DM0
PSOC4_Rx__DM1 EQU CYREG_PRT12_DM1
PSOC4_Rx__DM2 EQU CYREG_PRT12_DM2
PSOC4_Rx__DR EQU CYREG_PRT12_DR
PSOC4_Rx__INP_DIS EQU CYREG_PRT12_INP_DIS
PSOC4_Rx__MASK EQU 0x02
PSOC4_Rx__PORT EQU 12
PSOC4_Rx__PRT EQU CYREG_PRT12_PRT
PSOC4_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
PSOC4_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
PSOC4_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
PSOC4_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
PSOC4_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
PSOC4_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
PSOC4_Rx__PS EQU CYREG_PRT12_PS
PSOC4_Rx__SHIFT EQU 1
PSOC4_Rx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
PSOC4_Rx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
PSOC4_Rx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
PSOC4_Rx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
PSOC4_Rx__SLW EQU CYREG_PRT12_SLW

; PSOC4_Tx
PSOC4_Tx__0__MASK EQU 0x01
PSOC4_Tx__0__PC EQU CYREG_PRT12_PC0
PSOC4_Tx__0__PORT EQU 12
PSOC4_Tx__0__SHIFT EQU 0
PSOC4_Tx__AG EQU CYREG_PRT12_AG
PSOC4_Tx__BIE EQU CYREG_PRT12_BIE
PSOC4_Tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
PSOC4_Tx__BYP EQU CYREG_PRT12_BYP
PSOC4_Tx__DM0 EQU CYREG_PRT12_DM0
PSOC4_Tx__DM1 EQU CYREG_PRT12_DM1
PSOC4_Tx__DM2 EQU CYREG_PRT12_DM2
PSOC4_Tx__DR EQU CYREG_PRT12_DR
PSOC4_Tx__INP_DIS EQU CYREG_PRT12_INP_DIS
PSOC4_Tx__MASK EQU 0x01
PSOC4_Tx__PORT EQU 12
PSOC4_Tx__PRT EQU CYREG_PRT12_PRT
PSOC4_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
PSOC4_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
PSOC4_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
PSOC4_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
PSOC4_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
PSOC4_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
PSOC4_Tx__PS EQU CYREG_PRT12_PS
PSOC4_Tx__SHIFT EQU 0
PSOC4_Tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
PSOC4_Tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
PSOC4_Tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
PSOC4_Tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
PSOC4_Tx__SLW EQU CYREG_PRT12_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

; GPS_RX
GPS_RX__0__MASK EQU 0x40
GPS_RX__0__PC EQU CYREG_PRT3_PC6
GPS_RX__0__PORT EQU 3
GPS_RX__0__SHIFT EQU 6
GPS_RX__AG EQU CYREG_PRT3_AG
GPS_RX__AMUX EQU CYREG_PRT3_AMUX
GPS_RX__BIE EQU CYREG_PRT3_BIE
GPS_RX__BIT_MASK EQU CYREG_PRT3_BIT_MASK
GPS_RX__BYP EQU CYREG_PRT3_BYP
GPS_RX__CTL EQU CYREG_PRT3_CTL
GPS_RX__DM0 EQU CYREG_PRT3_DM0
GPS_RX__DM1 EQU CYREG_PRT3_DM1
GPS_RX__DM2 EQU CYREG_PRT3_DM2
GPS_RX__DR EQU CYREG_PRT3_DR
GPS_RX__INP_DIS EQU CYREG_PRT3_INP_DIS
GPS_RX__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
GPS_RX__LCD_EN EQU CYREG_PRT3_LCD_EN
GPS_RX__MASK EQU 0x40
GPS_RX__PORT EQU 3
GPS_RX__PRT EQU CYREG_PRT3_PRT
GPS_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
GPS_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
GPS_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
GPS_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
GPS_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
GPS_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
GPS_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
GPS_RX__PS EQU CYREG_PRT3_PS
GPS_RX__SHIFT EQU 6
GPS_RX__SLW EQU CYREG_PRT3_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC5LP
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E127069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowWithInfo
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
