{"vcs1":{"timestamp_begin":1686125965.495487007, "rt":1.47, "ut":0.37, "st":0.06}}
{"vcselab":{"timestamp_begin":1686125966.995250251, "rt":0.59, "ut":0.21, "st":0.01}}
{"link":{"timestamp_begin":1686125967.607107003, "rt":0.13, "ut":0.11, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1686125965.233289040}
{"VCS_COMP_START_TIME": 1686125965.233289040}
{"VCS_COMP_END_TIME": 1686125969.913000044}
{"VCS_USER_OPTIONS": "-R -sverilog tb.sv LASER_syn.v +define+USECOLOR+SDF +access+r +vcs+fsdbon +fsdb+mda +fsdbfile+LASER.fsdb -v /cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +maxdelays"}
{"vcs1": {"peak_mem": 7928}}
{"stitch_vcselab": {"peak_mem": 7970}}
