-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Tue Dec 22 10:17:35 2020
-- Host        : Belen running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               C:/Users/Belen/Desktop/eth_rx_tx/ip_files/qsgmii_1218/qsgmii_1218_sim_netlist.vhdl
-- Design      : qsgmii_1218
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k325tffg676-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_GTWIZARD_GT is
  port (
    gt0_cplllock_out : out STD_LOGIC;
    gt0_drprdy_out : out STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gt0_rxbyteisaligned_out : out STD_LOGIC;
    gt0_rxbyterealign_out : out STD_LOGIC;
    gt0_rxcommadet_out : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxratedone_out : out STD_LOGIC;
    data_in : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    data_sync_reg1 : out STD_LOGIC;
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    gt0_cpllpd_i : in STD_LOGIC;
    gt0_cpllreset_i_0 : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpen_in : in STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    gt0_gtrxreset_i : in STD_LOGIC;
    gt0_gttxreset_i : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt0_rxdfeagcovrden_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxlpmen_in : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    rxpcsreset_comb : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxpolarity_in : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt0_rxuserrdy_i : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    powerdown : in STD_LOGIC;
    gt0_txinhibit_in : in STD_LOGIC;
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    gt0_txuserrdy_i : in STD_LOGIC;
    userclk : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_GTWIZARD_GT : entity is "qsgmii_1218_GTWIZARD_GT";
end qsgmii_1218_qsgmii_1218_GTWIZARD_GT;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_GTWIZARD_GT is
  signal gt0_cpllrefclklost_i : STD_LOGIC;
  signal gtxe2_i_n_0 : STD_LOGIC;
  signal gtxe2_i_n_11 : STD_LOGIC;
  signal gtxe2_i_n_38 : STD_LOGIC;
  signal gtxe2_i_n_39 : STD_LOGIC;
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0001111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 19,
      CLK_COR_MIN_LAT => 15,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "TRUE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF10400020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 40,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0904",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 5,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 40,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gtxe2_i_n_0,
      CPLLLOCK => gt0_cplllock_out,
      CPLLLOCKDETCLK => independent_clock_bufg,
      CPLLLOCKEN => '1',
      CPLLPD => gt0_cpllpd_i,
      CPLLREFCLKLOST => gt0_cpllrefclklost_i,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => gt0_cpllreset_i_0,
      DMONITOROUT(7 downto 0) => gt0_dmonitorout_out(7 downto 0),
      DRPADDR(8 downto 0) => gt0_drpaddr_in(8 downto 0),
      DRPCLK => gt0_drpclk_in,
      DRPDI(15 downto 0) => gt0_drpdi_in(15 downto 0),
      DRPDO(15 downto 0) => gt0_drpdo_out(15 downto 0),
      DRPEN => gt0_drpen_in,
      DRPRDY => gt0_drprdy_out,
      DRPWE => gt0_drpwe_in,
      EYESCANDATAERROR => gt0_eyescandataerror_out,
      EYESCANMODE => '0',
      EYESCANRESET => gt0_eyescanreset_in,
      EYESCANTRIGGER => gt0_eyescantrigger_in,
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gtrefclk,
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => gt0_gtrxreset_i,
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt0_gttxreset_i,
      GTXRXN => rxn,
      GTXRXP => rxp,
      GTXTXN => txn,
      GTXTXP => txp,
      LOOPBACK(2 downto 0) => gt0_loopback_in(2 downto 0),
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt0_qplloutclk_in,
      QPLLREFCLK => gt0_qplloutrefclk_in,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXBUFRESET => gt0_rxbufreset_in,
      RXBUFSTATUS(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      RXBYTEISALIGNED => gt0_rxbyteisaligned_out,
      RXBYTEREALIGN => gt0_rxbyterealign_out,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => gt0_rxcdrhold_in,
      RXCDRLOCK => gtxe2_i_n_11,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 4) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 4),
      RXCHARISCOMMA(3 downto 0) => gt0_rxchariscomma_out(3 downto 0),
      RXCHARISK(7 downto 4) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 4),
      RXCHARISK(3 downto 0) => gt0_rxcharisk_out(3 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => gt0_rxcommadet_out,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => rxdata(31 downto 0),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => gt0_rxdfeagcovrden_in,
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => gt0_rxdfelpmreset_in,
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 4) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 4),
      RXDISPERR(3 downto 0) => gt0_rxdisperr_out(3 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => gt0_rxlpmen_in,
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => reset_out,
      RXMONITOROUT(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      RXMONITORSEL(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      RXNOTINTABLE(7 downto 4) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 4),
      RXNOTINTABLE(3 downto 0) => gt0_rxnotintable_out(3 downto 0),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => rxoutclk,
      RXOUTCLKFABRIC => NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => reset_out,
      RXPCSRESET => rxpcsreset_comb,
      RXPD(1) => powerdown,
      RXPD(0) => powerdown,
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => gt0_rxpmareset_in,
      RXPOLARITY => gt0_rxpolarity_in,
      RXPRBSCNTRESET => gt0_rxprbscntreset_in,
      RXPRBSERR => gt0_rxprbserr_out,
      RXPRBSSEL(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => gt0_rxrate_in(2 downto 0),
      RXRATEDONE => gt0_rxratedone_out,
      RXRESETDONE => data_in,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2 downto 0) => NLW_gtxe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt0_rxuserrdy_i,
      RXUSRCLK => rxuserclk,
      RXUSRCLK2 => rxuserclk2,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1 downto 0) => gt0_txbufstatus_out(1 downto 0),
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 4) => B"0000",
      TXCHARISK(3 downto 0) => txcharisk(3 downto 0),
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 32) => B"00000000000000000000000000000000",
      TXDATA(31 downto 0) => txdata(31 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => powerdown,
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => gt0_txinhibit_in,
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => txoutclk,
      TXOUTCLKFABRIC => gtxe2_i_n_38,
      TXOUTCLKPCS => gtxe2_i_n_39,
      TXOUTCLKSEL(2 downto 0) => B"011",
      TXPCSRESET => gt0_txpcsreset_in,
      TXPD(1) => powerdown,
      TXPD(0) => powerdown,
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => gt0_txpmareset_in,
      TXPOLARITY => gt0_txpolarity_in,
      TXPOSTCURSOR(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => gt0_txprbsforceerr_in,
      TXPRBSSEL(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      TXPRECURSOR(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => data_sync_reg1,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt0_txuserrdy_i,
      TXUSRCLK => userclk,
      TXUSRCLK2 => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_GTWIZARD_cpll_railing is
  port (
    gt0_cpllpd_i : out STD_LOGIC;
    gt0_cpllreset_i_0 : out STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    gt0_cpllreset_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_GTWIZARD_cpll_railing : entity is "qsgmii_1218_GTWIZARD_cpll_railing";
end qsgmii_1218_qsgmii_1218_GTWIZARD_cpll_railing;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_GTWIZARD_cpll_railing is
  signal cpll_reset0_i : STD_LOGIC;
  signal \cpllpd_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[94]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_wait_reg[126]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[95]_srl32_n_1\ : STD_LOGIC;
  signal refclk_buf_n_0 : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/GTWIZARD_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name : string;
  attribute srl_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/GTWIZARD_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/GTWIZARD_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/GTWIZARD_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/GTWIZARD_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/GTWIZARD_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31 ";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \cpllpd_wait_reg[95]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/GTWIZARD_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/GTWIZARD_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31 ";
  attribute equivalent_register_removal of \cpllreset_wait_reg[127]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/GTWIZARD_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/GTWIZARD_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/GTWIZARD_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/GTWIZARD_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/GTWIZARD_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/GTWIZARD_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32 ";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of refclk_buf : label is "PRIMITIVE";
begin
\cpllpd_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => refclk_buf_n_0,
      D => '0',
      Q => \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[31]_srl32_n_1\
    );
\cpllpd_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => refclk_buf_n_0,
      D => \cpllpd_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[63]_srl32_n_1\
    );
\cpllpd_wait_reg[94]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => refclk_buf_n_0,
      D => \cpllpd_wait_reg[63]_srl32_n_1\,
      Q => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q31 => \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\
    );
\cpllpd_wait_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => refclk_buf_n_0,
      CE => '1',
      D => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q => gt0_cpllpd_i,
      R => '0'
    );
\cpllreset_wait_reg[126]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => refclk_buf_n_0,
      D => \cpllreset_wait_reg[95]_srl32_n_1\,
      Q => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q31 => \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\
    );
\cpllreset_wait_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => refclk_buf_n_0,
      CE => '1',
      D => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q => cpll_reset0_i,
      R => '0'
    );
\cpllreset_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"000000FF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => refclk_buf_n_0,
      D => '0',
      Q => \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[31]_srl32_n_1\
    );
\cpllreset_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => refclk_buf_n_0,
      D => \cpllreset_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[63]_srl32_n_1\
    );
\cpllreset_wait_reg[95]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => refclk_buf_n_0,
      D => \cpllreset_wait_reg[63]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[95]_srl32_n_1\
    );
gtxe2_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cpll_reset0_i,
      I1 => gt0_cpllreset_i,
      O => gt0_cpllreset_i_0
    );
refclk_buf: unisim.vcomponents.BUFG
     port map (
      I => gtrefclk,
      O => refclk_buf_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_clock_div is
  port (
    clk_div10_plse_rise : out STD_LOGIC;
    clk_div10_plse_fall : out STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_clock_div : entity is "qsgmii_1218_clock_div";
end qsgmii_1218_qsgmii_1218_clock_div;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_clock_div is
  signal clk_counter_neg_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_counter_pos_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \clk_counter_pos_stg1[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[1]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[2]_i_1_n_0\ : STD_LOGIC;
  signal \clk_div10_i_1__2_n_0\ : STD_LOGIC;
  signal \clk_div10_plse_fall_i_1__2_n_0\ : STD_LOGIC;
  signal clk_div10_plse_rise0 : STD_LOGIC;
  signal clk_div10_reg1 : STD_LOGIC;
  signal clk_div10_reg_n_0 : STD_LOGIC;
  signal \clk_div5_pos_i_1__2_n_0\ : STD_LOGIC;
  signal clk_div5_pos_reg_n_0 : STD_LOGIC;
  signal clk_div5_reg1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[0]_i_1__2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[2]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \clk_div10_i_1__2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \clk_div10_plse_rise_i_1__2\ : label is "soft_lutpair388";
begin
\clk_counter_neg_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(0),
      Q => clk_counter_neg_stg1(0),
      R => '0'
    );
\clk_counter_neg_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(1),
      Q => clk_counter_neg_stg1(1),
      R => '0'
    );
\clk_counter_neg_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(2),
      Q => clk_counter_neg_stg1(2),
      R => '0'
    );
\clk_counter_pos_stg1[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(2),
      I2 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[0]_i_1__2_n_0\
    );
\clk_counter_pos_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[1]_i_1_n_0\
    );
\clk_counter_pos_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      I2 => clk_counter_pos_stg1(2),
      O => \clk_counter_pos_stg1[2]_i_1_n_0\
    );
\clk_counter_pos_stg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[0]_i_1__2_n_0\,
      Q => clk_counter_pos_stg1(0),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[1]_i_1_n_0\,
      Q => clk_counter_pos_stg1(1),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[2]_i_1_n_0\,
      Q => clk_counter_pos_stg1(2),
      R => reset_out
    );
\clk_div10_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => clk_div5_reg1,
      I1 => clk_div5_pos_reg_n_0,
      I2 => clk_div10_reg_n_0,
      O => \clk_div10_i_1__2_n_0\
    );
\clk_div10_plse_fall_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg1,
      I1 => clk_div10_reg_n_0,
      O => \clk_div10_plse_fall_i_1__2_n_0\
    );
clk_div10_plse_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_plse_fall_i_1__2_n_0\,
      Q => clk_div10_plse_fall,
      R => reset_out
    );
\clk_div10_plse_rise_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg_n_0,
      I1 => clk_div10_reg1,
      O => clk_div10_plse_rise0
    );
clk_div10_plse_rise_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_plse_rise0,
      Q => clk_div10_plse_rise,
      R => reset_out
    );
clk_div10_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_i_1__2_n_0\,
      Q => clk_div10_reg_n_0,
      R => reset_out
    );
clk_div10_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_reg_n_0,
      Q => clk_div10_reg1,
      R => reset_out
    );
\clk_div5_pos_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD04"
    )
        port map (
      I0 => clk_counter_neg_stg1(2),
      I1 => clk_counter_neg_stg1(0),
      I2 => clk_counter_neg_stg1(1),
      I3 => clk_div5_pos_reg_n_0,
      O => \clk_div5_pos_i_1__2_n_0\
    );
clk_div5_pos_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div5_pos_i_1__2_n_0\,
      Q => clk_div5_pos_reg_n_0,
      R => reset_out
    );
clk_div5_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div5_pos_reg_n_0,
      Q => clk_div5_reg1,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_clock_div_28 is
  port (
    clk_div10_plse_rise : out STD_LOGIC;
    clk_div10_plse_fall : out STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_clock_div_28 : entity is "qsgmii_1218_clock_div";
end qsgmii_1218_qsgmii_1218_clock_div_28;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_clock_div_28 is
  signal clk_counter_neg_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_counter_pos_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \clk_counter_pos_stg1[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[1]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[2]_i_1_n_0\ : STD_LOGIC;
  signal \clk_div10_i_1__1_n_0\ : STD_LOGIC;
  signal \clk_div10_plse_fall_i_1__1_n_0\ : STD_LOGIC;
  signal clk_div10_plse_rise0 : STD_LOGIC;
  signal clk_div10_reg1 : STD_LOGIC;
  signal clk_div10_reg_n_0 : STD_LOGIC;
  signal \clk_div5_pos_i_1__1_n_0\ : STD_LOGIC;
  signal clk_div5_pos_reg_n_0 : STD_LOGIC;
  signal clk_div5_reg1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[0]_i_1__1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[2]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \clk_div10_i_1__1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \clk_div10_plse_rise_i_1__1\ : label is "soft_lutpair386";
begin
\clk_counter_neg_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(0),
      Q => clk_counter_neg_stg1(0),
      R => '0'
    );
\clk_counter_neg_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(1),
      Q => clk_counter_neg_stg1(1),
      R => '0'
    );
\clk_counter_neg_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(2),
      Q => clk_counter_neg_stg1(2),
      R => '0'
    );
\clk_counter_pos_stg1[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(2),
      I2 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[0]_i_1__1_n_0\
    );
\clk_counter_pos_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[1]_i_1_n_0\
    );
\clk_counter_pos_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      I2 => clk_counter_pos_stg1(2),
      O => \clk_counter_pos_stg1[2]_i_1_n_0\
    );
\clk_counter_pos_stg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[0]_i_1__1_n_0\,
      Q => clk_counter_pos_stg1(0),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[1]_i_1_n_0\,
      Q => clk_counter_pos_stg1(1),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[2]_i_1_n_0\,
      Q => clk_counter_pos_stg1(2),
      R => reset_out
    );
\clk_div10_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => clk_div5_reg1,
      I1 => clk_div5_pos_reg_n_0,
      I2 => clk_div10_reg_n_0,
      O => \clk_div10_i_1__1_n_0\
    );
\clk_div10_plse_fall_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg1,
      I1 => clk_div10_reg_n_0,
      O => \clk_div10_plse_fall_i_1__1_n_0\
    );
clk_div10_plse_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_plse_fall_i_1__1_n_0\,
      Q => clk_div10_plse_fall,
      R => reset_out
    );
\clk_div10_plse_rise_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg_n_0,
      I1 => clk_div10_reg1,
      O => clk_div10_plse_rise0
    );
clk_div10_plse_rise_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_plse_rise0,
      Q => clk_div10_plse_rise,
      R => reset_out
    );
clk_div10_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_i_1__1_n_0\,
      Q => clk_div10_reg_n_0,
      R => reset_out
    );
clk_div10_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_reg_n_0,
      Q => clk_div10_reg1,
      R => reset_out
    );
\clk_div5_pos_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD04"
    )
        port map (
      I0 => clk_counter_neg_stg1(2),
      I1 => clk_counter_neg_stg1(0),
      I2 => clk_counter_neg_stg1(1),
      I3 => clk_div5_pos_reg_n_0,
      O => \clk_div5_pos_i_1__1_n_0\
    );
clk_div5_pos_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div5_pos_i_1__1_n_0\,
      Q => clk_div5_pos_reg_n_0,
      R => reset_out
    );
clk_div5_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div5_pos_reg_n_0,
      Q => clk_div5_reg1,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_clock_div_34 is
  port (
    clk_div10_plse_rise : out STD_LOGIC;
    clk_div10_plse_fall : out STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_clock_div_34 : entity is "qsgmii_1218_clock_div";
end qsgmii_1218_qsgmii_1218_clock_div_34;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_clock_div_34 is
  signal clk_counter_neg_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_counter_pos_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \clk_counter_pos_stg1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[1]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[2]_i_1_n_0\ : STD_LOGIC;
  signal \clk_div10_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_div10_plse_fall_i_1__0_n_0\ : STD_LOGIC;
  signal clk_div10_plse_rise0 : STD_LOGIC;
  signal clk_div10_reg1 : STD_LOGIC;
  signal clk_div10_reg_n_0 : STD_LOGIC;
  signal \clk_div5_pos_i_1__0_n_0\ : STD_LOGIC;
  signal clk_div5_pos_reg_n_0 : STD_LOGIC;
  signal clk_div5_reg1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[0]_i_1__0\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[2]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \clk_div10_i_1__0\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \clk_div10_plse_rise_i_1__0\ : label is "soft_lutpair384";
begin
\clk_counter_neg_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(0),
      Q => clk_counter_neg_stg1(0),
      R => '0'
    );
\clk_counter_neg_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(1),
      Q => clk_counter_neg_stg1(1),
      R => '0'
    );
\clk_counter_neg_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(2),
      Q => clk_counter_neg_stg1(2),
      R => '0'
    );
\clk_counter_pos_stg1[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(2),
      I2 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[0]_i_1__0_n_0\
    );
\clk_counter_pos_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[1]_i_1_n_0\
    );
\clk_counter_pos_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      I2 => clk_counter_pos_stg1(2),
      O => \clk_counter_pos_stg1[2]_i_1_n_0\
    );
\clk_counter_pos_stg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[0]_i_1__0_n_0\,
      Q => clk_counter_pos_stg1(0),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[1]_i_1_n_0\,
      Q => clk_counter_pos_stg1(1),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[2]_i_1_n_0\,
      Q => clk_counter_pos_stg1(2),
      R => reset_out
    );
\clk_div10_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => clk_div5_reg1,
      I1 => clk_div5_pos_reg_n_0,
      I2 => clk_div10_reg_n_0,
      O => \clk_div10_i_1__0_n_0\
    );
\clk_div10_plse_fall_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg1,
      I1 => clk_div10_reg_n_0,
      O => \clk_div10_plse_fall_i_1__0_n_0\
    );
clk_div10_plse_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_plse_fall_i_1__0_n_0\,
      Q => clk_div10_plse_fall,
      R => reset_out
    );
\clk_div10_plse_rise_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg_n_0,
      I1 => clk_div10_reg1,
      O => clk_div10_plse_rise0
    );
clk_div10_plse_rise_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_plse_rise0,
      Q => clk_div10_plse_rise,
      R => reset_out
    );
clk_div10_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_i_1__0_n_0\,
      Q => clk_div10_reg_n_0,
      R => reset_out
    );
clk_div10_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_reg_n_0,
      Q => clk_div10_reg1,
      R => reset_out
    );
\clk_div5_pos_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD04"
    )
        port map (
      I0 => clk_counter_neg_stg1(2),
      I1 => clk_counter_neg_stg1(0),
      I2 => clk_counter_neg_stg1(1),
      I3 => clk_div5_pos_reg_n_0,
      O => \clk_div5_pos_i_1__0_n_0\
    );
clk_div5_pos_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div5_pos_i_1__0_n_0\,
      Q => clk_div5_pos_reg_n_0,
      R => reset_out
    );
clk_div5_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div5_pos_reg_n_0,
      Q => clk_div5_reg1,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_clock_div_40 is
  port (
    clk_div10_plse_rise : out STD_LOGIC;
    clk_div10_plse_fall : out STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_clock_div_40 : entity is "qsgmii_1218_clock_div";
end qsgmii_1218_qsgmii_1218_clock_div_40;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_clock_div_40 is
  signal clk_counter_neg_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_counter_pos_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \clk_counter_pos_stg1[0]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[1]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[2]_i_1_n_0\ : STD_LOGIC;
  signal clk_div10_i_1_n_0 : STD_LOGIC;
  signal clk_div10_plse_fall_i_1_n_0 : STD_LOGIC;
  signal clk_div10_plse_rise0 : STD_LOGIC;
  signal clk_div10_reg1 : STD_LOGIC;
  signal clk_div10_reg_n_0 : STD_LOGIC;
  signal clk_div5_pos_i_1_n_0 : STD_LOGIC;
  signal clk_div5_pos_reg_n_0 : STD_LOGIC;
  signal clk_div5_reg1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[0]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[2]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of clk_div10_i_1 : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of clk_div10_plse_rise_i_1 : label is "soft_lutpair382";
begin
\clk_counter_neg_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(0),
      Q => clk_counter_neg_stg1(0),
      R => '0'
    );
\clk_counter_neg_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(1),
      Q => clk_counter_neg_stg1(1),
      R => '0'
    );
\clk_counter_neg_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(2),
      Q => clk_counter_neg_stg1(2),
      R => '0'
    );
\clk_counter_pos_stg1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(2),
      I2 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[0]_i_1_n_0\
    );
\clk_counter_pos_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[1]_i_1_n_0\
    );
\clk_counter_pos_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      I2 => clk_counter_pos_stg1(2),
      O => \clk_counter_pos_stg1[2]_i_1_n_0\
    );
\clk_counter_pos_stg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[0]_i_1_n_0\,
      Q => clk_counter_pos_stg1(0),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[1]_i_1_n_0\,
      Q => clk_counter_pos_stg1(1),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[2]_i_1_n_0\,
      Q => clk_counter_pos_stg1(2),
      R => reset_out
    );
clk_div10_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => clk_div5_reg1,
      I1 => clk_div5_pos_reg_n_0,
      I2 => clk_div10_reg_n_0,
      O => clk_div10_i_1_n_0
    );
clk_div10_plse_fall_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg1,
      I1 => clk_div10_reg_n_0,
      O => clk_div10_plse_fall_i_1_n_0
    );
clk_div10_plse_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_plse_fall_i_1_n_0,
      Q => clk_div10_plse_fall,
      R => reset_out
    );
clk_div10_plse_rise_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg_n_0,
      I1 => clk_div10_reg1,
      O => clk_div10_plse_rise0
    );
clk_div10_plse_rise_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_plse_rise0,
      Q => clk_div10_plse_rise,
      R => reset_out
    );
clk_div10_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_i_1_n_0,
      Q => clk_div10_reg_n_0,
      R => reset_out
    );
clk_div10_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_reg_n_0,
      Q => clk_div10_reg1,
      R => reset_out
    );
clk_div5_pos_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD04"
    )
        port map (
      I0 => clk_counter_neg_stg1(2),
      I1 => clk_counter_neg_stg1(0),
      I2 => clk_counter_neg_stg1(1),
      I3 => clk_div5_pos_reg_n_0,
      O => clk_div5_pos_i_1_n_0
    );
clk_div5_pos_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div5_pos_i_1_n_0,
      Q => clk_div5_pos_reg_n_0,
      R => reset_out
    );
clk_div5_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div5_pos_reg_n_0,
      Q => clk_div5_reg1,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_clock_div_50 is
  port (
    clk_div10_plse_rise : out STD_LOGIC;
    clk_div10_plse_fall : out STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_clock_div_50 : entity is "qsgmii_1218_clock_div";
end qsgmii_1218_qsgmii_1218_clock_div_50;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_clock_div_50 is
  signal clk_counter_neg_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_counter_pos_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \clk_counter_pos_stg1[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[1]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[2]_i_1_n_0\ : STD_LOGIC;
  signal \clk_div10_i_1__6_n_0\ : STD_LOGIC;
  signal \clk_div10_plse_fall_i_1__6_n_0\ : STD_LOGIC;
  signal clk_div10_plse_rise0 : STD_LOGIC;
  signal clk_div10_reg1 : STD_LOGIC;
  signal clk_div10_reg_n_0 : STD_LOGIC;
  signal \clk_div5_pos_i_1__6_n_0\ : STD_LOGIC;
  signal clk_div5_pos_reg_n_0 : STD_LOGIC;
  signal clk_div5_reg1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[0]_i_1__6\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[2]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \clk_div10_i_1__6\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \clk_div10_plse_rise_i_1__6\ : label is "soft_lutpair375";
begin
\clk_counter_neg_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(0),
      Q => clk_counter_neg_stg1(0),
      R => '0'
    );
\clk_counter_neg_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(1),
      Q => clk_counter_neg_stg1(1),
      R => '0'
    );
\clk_counter_neg_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(2),
      Q => clk_counter_neg_stg1(2),
      R => '0'
    );
\clk_counter_pos_stg1[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(2),
      I2 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[0]_i_1__6_n_0\
    );
\clk_counter_pos_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[1]_i_1_n_0\
    );
\clk_counter_pos_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      I2 => clk_counter_pos_stg1(2),
      O => \clk_counter_pos_stg1[2]_i_1_n_0\
    );
\clk_counter_pos_stg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[0]_i_1__6_n_0\,
      Q => clk_counter_pos_stg1(0),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[1]_i_1_n_0\,
      Q => clk_counter_pos_stg1(1),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[2]_i_1_n_0\,
      Q => clk_counter_pos_stg1(2),
      R => reset_out
    );
\clk_div10_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => clk_div5_reg1,
      I1 => clk_div5_pos_reg_n_0,
      I2 => clk_div10_reg_n_0,
      O => \clk_div10_i_1__6_n_0\
    );
\clk_div10_plse_fall_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg1,
      I1 => clk_div10_reg_n_0,
      O => \clk_div10_plse_fall_i_1__6_n_0\
    );
clk_div10_plse_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_plse_fall_i_1__6_n_0\,
      Q => clk_div10_plse_fall,
      R => reset_out
    );
\clk_div10_plse_rise_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg_n_0,
      I1 => clk_div10_reg1,
      O => clk_div10_plse_rise0
    );
clk_div10_plse_rise_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_plse_rise0,
      Q => clk_div10_plse_rise,
      R => reset_out
    );
clk_div10_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_i_1__6_n_0\,
      Q => clk_div10_reg_n_0,
      R => reset_out
    );
clk_div10_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_reg_n_0,
      Q => clk_div10_reg1,
      R => reset_out
    );
\clk_div5_pos_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD04"
    )
        port map (
      I0 => clk_counter_neg_stg1(2),
      I1 => clk_counter_neg_stg1(0),
      I2 => clk_counter_neg_stg1(1),
      I3 => clk_div5_pos_reg_n_0,
      O => \clk_div5_pos_i_1__6_n_0\
    );
clk_div5_pos_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div5_pos_i_1__6_n_0\,
      Q => clk_div5_pos_reg_n_0,
      R => reset_out
    );
clk_div5_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div5_pos_reg_n_0,
      Q => clk_div5_reg1,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_clock_div_56 is
  port (
    clk_div10_plse_rise : out STD_LOGIC;
    clk_div10_plse_fall : out STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_clock_div_56 : entity is "qsgmii_1218_clock_div";
end qsgmii_1218_qsgmii_1218_clock_div_56;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_clock_div_56 is
  signal clk_counter_neg_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_counter_pos_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \clk_counter_pos_stg1[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[1]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[2]_i_1_n_0\ : STD_LOGIC;
  signal \clk_div10_i_1__5_n_0\ : STD_LOGIC;
  signal \clk_div10_plse_fall_i_1__5_n_0\ : STD_LOGIC;
  signal clk_div10_plse_rise0 : STD_LOGIC;
  signal clk_div10_reg1 : STD_LOGIC;
  signal clk_div10_reg_n_0 : STD_LOGIC;
  signal \clk_div5_pos_i_1__5_n_0\ : STD_LOGIC;
  signal clk_div5_pos_reg_n_0 : STD_LOGIC;
  signal clk_div5_reg1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[0]_i_1__5\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[2]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \clk_div10_i_1__5\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \clk_div10_plse_rise_i_1__5\ : label is "soft_lutpair368";
begin
\clk_counter_neg_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(0),
      Q => clk_counter_neg_stg1(0),
      R => '0'
    );
\clk_counter_neg_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(1),
      Q => clk_counter_neg_stg1(1),
      R => '0'
    );
\clk_counter_neg_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(2),
      Q => clk_counter_neg_stg1(2),
      R => '0'
    );
\clk_counter_pos_stg1[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(2),
      I2 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[0]_i_1__5_n_0\
    );
\clk_counter_pos_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[1]_i_1_n_0\
    );
\clk_counter_pos_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      I2 => clk_counter_pos_stg1(2),
      O => \clk_counter_pos_stg1[2]_i_1_n_0\
    );
\clk_counter_pos_stg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[0]_i_1__5_n_0\,
      Q => clk_counter_pos_stg1(0),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[1]_i_1_n_0\,
      Q => clk_counter_pos_stg1(1),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[2]_i_1_n_0\,
      Q => clk_counter_pos_stg1(2),
      R => reset_out
    );
\clk_div10_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => clk_div5_reg1,
      I1 => clk_div5_pos_reg_n_0,
      I2 => clk_div10_reg_n_0,
      O => \clk_div10_i_1__5_n_0\
    );
\clk_div10_plse_fall_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg1,
      I1 => clk_div10_reg_n_0,
      O => \clk_div10_plse_fall_i_1__5_n_0\
    );
clk_div10_plse_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_plse_fall_i_1__5_n_0\,
      Q => clk_div10_plse_fall,
      R => reset_out
    );
\clk_div10_plse_rise_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg_n_0,
      I1 => clk_div10_reg1,
      O => clk_div10_plse_rise0
    );
clk_div10_plse_rise_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_plse_rise0,
      Q => clk_div10_plse_rise,
      R => reset_out
    );
clk_div10_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_i_1__5_n_0\,
      Q => clk_div10_reg_n_0,
      R => reset_out
    );
clk_div10_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_reg_n_0,
      Q => clk_div10_reg1,
      R => reset_out
    );
\clk_div5_pos_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD04"
    )
        port map (
      I0 => clk_counter_neg_stg1(2),
      I1 => clk_counter_neg_stg1(0),
      I2 => clk_counter_neg_stg1(1),
      I3 => clk_div5_pos_reg_n_0,
      O => \clk_div5_pos_i_1__5_n_0\
    );
clk_div5_pos_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div5_pos_i_1__5_n_0\,
      Q => clk_div5_pos_reg_n_0,
      R => reset_out
    );
clk_div5_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div5_pos_reg_n_0,
      Q => clk_div5_reg1,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_clock_div_62 is
  port (
    clk_div10_plse_rise : out STD_LOGIC;
    clk_div10_plse_fall : out STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_clock_div_62 : entity is "qsgmii_1218_clock_div";
end qsgmii_1218_qsgmii_1218_clock_div_62;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_clock_div_62 is
  signal clk_counter_neg_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_counter_pos_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \clk_counter_pos_stg1[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[1]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[2]_i_1_n_0\ : STD_LOGIC;
  signal \clk_div10_i_1__4_n_0\ : STD_LOGIC;
  signal \clk_div10_plse_fall_i_1__4_n_0\ : STD_LOGIC;
  signal clk_div10_plse_rise0 : STD_LOGIC;
  signal clk_div10_reg1 : STD_LOGIC;
  signal clk_div10_reg_n_0 : STD_LOGIC;
  signal \clk_div5_pos_i_1__4_n_0\ : STD_LOGIC;
  signal clk_div5_pos_reg_n_0 : STD_LOGIC;
  signal clk_div5_reg1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[0]_i_1__4\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[2]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \clk_div10_i_1__4\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \clk_div10_plse_rise_i_1__4\ : label is "soft_lutpair361";
begin
\clk_counter_neg_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(0),
      Q => clk_counter_neg_stg1(0),
      R => '0'
    );
\clk_counter_neg_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(1),
      Q => clk_counter_neg_stg1(1),
      R => '0'
    );
\clk_counter_neg_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(2),
      Q => clk_counter_neg_stg1(2),
      R => '0'
    );
\clk_counter_pos_stg1[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(2),
      I2 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[0]_i_1__4_n_0\
    );
\clk_counter_pos_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[1]_i_1_n_0\
    );
\clk_counter_pos_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      I2 => clk_counter_pos_stg1(2),
      O => \clk_counter_pos_stg1[2]_i_1_n_0\
    );
\clk_counter_pos_stg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[0]_i_1__4_n_0\,
      Q => clk_counter_pos_stg1(0),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[1]_i_1_n_0\,
      Q => clk_counter_pos_stg1(1),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[2]_i_1_n_0\,
      Q => clk_counter_pos_stg1(2),
      R => reset_out
    );
\clk_div10_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => clk_div5_reg1,
      I1 => clk_div5_pos_reg_n_0,
      I2 => clk_div10_reg_n_0,
      O => \clk_div10_i_1__4_n_0\
    );
\clk_div10_plse_fall_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg1,
      I1 => clk_div10_reg_n_0,
      O => \clk_div10_plse_fall_i_1__4_n_0\
    );
clk_div10_plse_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_plse_fall_i_1__4_n_0\,
      Q => clk_div10_plse_fall,
      R => reset_out
    );
\clk_div10_plse_rise_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg_n_0,
      I1 => clk_div10_reg1,
      O => clk_div10_plse_rise0
    );
clk_div10_plse_rise_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_plse_rise0,
      Q => clk_div10_plse_rise,
      R => reset_out
    );
clk_div10_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_i_1__4_n_0\,
      Q => clk_div10_reg_n_0,
      R => reset_out
    );
clk_div10_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_reg_n_0,
      Q => clk_div10_reg1,
      R => reset_out
    );
\clk_div5_pos_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD04"
    )
        port map (
      I0 => clk_counter_neg_stg1(2),
      I1 => clk_counter_neg_stg1(0),
      I2 => clk_counter_neg_stg1(1),
      I3 => clk_div5_pos_reg_n_0,
      O => \clk_div5_pos_i_1__4_n_0\
    );
clk_div5_pos_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div5_pos_i_1__4_n_0\,
      Q => clk_div5_pos_reg_n_0,
      R => reset_out
    );
clk_div5_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div5_pos_reg_n_0,
      Q => clk_div5_reg1,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_clock_div_68 is
  port (
    clk_div10_plse_rise : out STD_LOGIC;
    clk_div10_plse_fall : out STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_clock_div_68 : entity is "qsgmii_1218_clock_div";
end qsgmii_1218_qsgmii_1218_clock_div_68;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_clock_div_68 is
  signal clk_counter_neg_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_counter_pos_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \clk_counter_pos_stg1[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[1]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[2]_i_1_n_0\ : STD_LOGIC;
  signal \clk_div10_i_1__3_n_0\ : STD_LOGIC;
  signal \clk_div10_plse_fall_i_1__3_n_0\ : STD_LOGIC;
  signal clk_div10_plse_rise0 : STD_LOGIC;
  signal clk_div10_reg1 : STD_LOGIC;
  signal clk_div10_reg_n_0 : STD_LOGIC;
  signal \clk_div5_pos_i_1__3_n_0\ : STD_LOGIC;
  signal clk_div5_pos_reg_n_0 : STD_LOGIC;
  signal clk_div5_reg1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[0]_i_1__3\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[2]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \clk_div10_i_1__3\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \clk_div10_plse_rise_i_1__3\ : label is "soft_lutpair354";
begin
\clk_counter_neg_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(0),
      Q => clk_counter_neg_stg1(0),
      R => '0'
    );
\clk_counter_neg_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(1),
      Q => clk_counter_neg_stg1(1),
      R => '0'
    );
\clk_counter_neg_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(2),
      Q => clk_counter_neg_stg1(2),
      R => '0'
    );
\clk_counter_pos_stg1[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(2),
      I2 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[0]_i_1__3_n_0\
    );
\clk_counter_pos_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[1]_i_1_n_0\
    );
\clk_counter_pos_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      I2 => clk_counter_pos_stg1(2),
      O => \clk_counter_pos_stg1[2]_i_1_n_0\
    );
\clk_counter_pos_stg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[0]_i_1__3_n_0\,
      Q => clk_counter_pos_stg1(0),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[1]_i_1_n_0\,
      Q => clk_counter_pos_stg1(1),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[2]_i_1_n_0\,
      Q => clk_counter_pos_stg1(2),
      R => reset_out
    );
\clk_div10_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => clk_div5_reg1,
      I1 => clk_div5_pos_reg_n_0,
      I2 => clk_div10_reg_n_0,
      O => \clk_div10_i_1__3_n_0\
    );
\clk_div10_plse_fall_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg1,
      I1 => clk_div10_reg_n_0,
      O => \clk_div10_plse_fall_i_1__3_n_0\
    );
clk_div10_plse_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_plse_fall_i_1__3_n_0\,
      Q => clk_div10_plse_fall,
      R => reset_out
    );
\clk_div10_plse_rise_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg_n_0,
      I1 => clk_div10_reg1,
      O => clk_div10_plse_rise0
    );
clk_div10_plse_rise_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_plse_rise0,
      Q => clk_div10_plse_rise,
      R => reset_out
    );
clk_div10_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_i_1__3_n_0\,
      Q => clk_div10_reg_n_0,
      R => reset_out
    );
clk_div10_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_reg_n_0,
      Q => clk_div10_reg1,
      R => reset_out
    );
\clk_div5_pos_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD04"
    )
        port map (
      I0 => clk_counter_neg_stg1(2),
      I1 => clk_counter_neg_stg1(0),
      I2 => clk_counter_neg_stg1(1),
      I3 => clk_div5_pos_reg_n_0,
      O => \clk_div5_pos_i_1__3_n_0\
    );
clk_div5_pos_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div5_pos_i_1__3_n_0\,
      Q => clk_div5_pos_reg_n_0,
      R => reset_out
    );
clk_div5_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div5_pos_reg_n_0,
      Q => clk_div5_reg1,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_johnson_cntr is
  port (
    clk1_25 : out STD_LOGIC;
    clk_en_1_25_fall_reg : out STD_LOGIC;
    clk_div10_plse_rise : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC;
    reset_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_johnson_cntr : entity is "qsgmii_1218_johnson_cntr";
end qsgmii_1218_qsgmii_1218_johnson_cntr;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_johnson_cntr is
  signal \^clk1_25\ : STD_LOGIC;
  signal \reg1_i_1__2_n_0\ : STD_LOGIC;
  signal reg1_reg_n_0 : STD_LOGIC;
  signal reg2_reg_n_0 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
begin
  clk1_25 <= \^clk1_25\;
\clk_en_1_25_fall_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => clk_en_1_25_fall_reg
    );
\reg1_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => \reg1_i_1__2_n_0\
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \reg1_i_1__2_n_0\,
      Q => reg1_reg_n_0,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg1_reg_n_0,
      Q => reg2_reg_n_0,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg2_reg_n_0,
      Q => \^clk1_25\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
\reg5_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => reset_out,
      I1 => reg5_reg_n_0,
      I2 => reg4,
      I3 => clk_div10_plse_rise,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_johnson_cntr_27 is
  port (
    clk1_25 : out STD_LOGIC;
    clk_en_1_25_fall_reg : out STD_LOGIC;
    clk_div10_plse_rise : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC;
    reset_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_johnson_cntr_27 : entity is "qsgmii_1218_johnson_cntr";
end qsgmii_1218_qsgmii_1218_johnson_cntr_27;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_johnson_cntr_27 is
  signal \^clk1_25\ : STD_LOGIC;
  signal \reg1_i_1__1_n_0\ : STD_LOGIC;
  signal reg1_reg_n_0 : STD_LOGIC;
  signal reg2_reg_n_0 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
begin
  clk1_25 <= \^clk1_25\;
\clk_en_1_25_fall_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => clk_en_1_25_fall_reg
    );
\reg1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => \reg1_i_1__1_n_0\
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \reg1_i_1__1_n_0\,
      Q => reg1_reg_n_0,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg1_reg_n_0,
      Q => reg2_reg_n_0,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg2_reg_n_0,
      Q => \^clk1_25\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
\reg5_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => reset_out,
      I1 => reg5_reg_n_0,
      I2 => reg4,
      I3 => clk_div10_plse_rise,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_johnson_cntr_33 is
  port (
    clk1_25 : out STD_LOGIC;
    clk_en_1_25_fall_reg : out STD_LOGIC;
    clk_div10_plse_rise : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC;
    reset_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_johnson_cntr_33 : entity is "qsgmii_1218_johnson_cntr";
end qsgmii_1218_qsgmii_1218_johnson_cntr_33;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_johnson_cntr_33 is
  signal \^clk1_25\ : STD_LOGIC;
  signal \reg1_i_1__0_n_0\ : STD_LOGIC;
  signal reg1_reg_n_0 : STD_LOGIC;
  signal reg2_reg_n_0 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
begin
  clk1_25 <= \^clk1_25\;
\clk_en_1_25_fall_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => clk_en_1_25_fall_reg
    );
\reg1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => \reg1_i_1__0_n_0\
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \reg1_i_1__0_n_0\,
      Q => reg1_reg_n_0,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg1_reg_n_0,
      Q => reg2_reg_n_0,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg2_reg_n_0,
      Q => \^clk1_25\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
\reg5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => reset_out,
      I1 => reg5_reg_n_0,
      I2 => reg4,
      I3 => clk_div10_plse_rise,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_johnson_cntr_39 is
  port (
    clk1_25 : out STD_LOGIC;
    clk_en_1_25_fall_reg : out STD_LOGIC;
    clk_div10_plse_rise : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC;
    reset_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_johnson_cntr_39 : entity is "qsgmii_1218_johnson_cntr";
end qsgmii_1218_qsgmii_1218_johnson_cntr_39;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_johnson_cntr_39 is
  signal \^clk1_25\ : STD_LOGIC;
  signal reg1 : STD_LOGIC;
  signal reg1_i_1_n_0 : STD_LOGIC;
  signal reg2 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
begin
  clk1_25 <= \^clk1_25\;
clk_en_1_25_fall_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => clk_en_1_25_fall_reg
    );
reg1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => reg1_i_1_n_0
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg1_i_1_n_0,
      Q => reg1,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg1,
      Q => reg2,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg2,
      Q => \^clk1_25\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
reg5_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => reset_out,
      I1 => reg5_reg_n_0,
      I2 => reg4,
      I3 => clk_div10_plse_rise,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_johnson_cntr_49 is
  port (
    clk1_25 : out STD_LOGIC;
    clk_en_1_25_fall_reg : out STD_LOGIC;
    clk_div10_plse_rise : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC;
    reset_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_johnson_cntr_49 : entity is "qsgmii_1218_johnson_cntr";
end qsgmii_1218_qsgmii_1218_johnson_cntr_49;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_johnson_cntr_49 is
  signal \^clk1_25\ : STD_LOGIC;
  signal \reg1_i_1__6_n_0\ : STD_LOGIC;
  signal reg1_reg_n_0 : STD_LOGIC;
  signal reg2_reg_n_0 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
begin
  clk1_25 <= \^clk1_25\;
\clk_en_1_25_fall_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => clk_en_1_25_fall_reg
    );
\reg1_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => \reg1_i_1__6_n_0\
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \reg1_i_1__6_n_0\,
      Q => reg1_reg_n_0,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg1_reg_n_0,
      Q => reg2_reg_n_0,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg2_reg_n_0,
      Q => \^clk1_25\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
\reg5_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => reg4,
      I1 => clk_div10_plse_rise,
      I2 => reg5_reg_n_0,
      I3 => reset_out,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_johnson_cntr_55 is
  port (
    clk1_25 : out STD_LOGIC;
    clk_en_1_25_fall_reg : out STD_LOGIC;
    clk_div10_plse_rise : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC;
    reset_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_johnson_cntr_55 : entity is "qsgmii_1218_johnson_cntr";
end qsgmii_1218_qsgmii_1218_johnson_cntr_55;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_johnson_cntr_55 is
  signal \^clk1_25\ : STD_LOGIC;
  signal \reg1_i_1__5_n_0\ : STD_LOGIC;
  signal reg1_reg_n_0 : STD_LOGIC;
  signal reg2_reg_n_0 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
begin
  clk1_25 <= \^clk1_25\;
\clk_en_1_25_fall_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => clk_en_1_25_fall_reg
    );
\reg1_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => \reg1_i_1__5_n_0\
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \reg1_i_1__5_n_0\,
      Q => reg1_reg_n_0,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg1_reg_n_0,
      Q => reg2_reg_n_0,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg2_reg_n_0,
      Q => \^clk1_25\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
\reg5_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => reg4,
      I1 => clk_div10_plse_rise,
      I2 => reg5_reg_n_0,
      I3 => reset_out,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_johnson_cntr_61 is
  port (
    clk1_25 : out STD_LOGIC;
    clk_en_1_25_fall_reg : out STD_LOGIC;
    clk_div10_plse_rise : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC;
    reset_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_johnson_cntr_61 : entity is "qsgmii_1218_johnson_cntr";
end qsgmii_1218_qsgmii_1218_johnson_cntr_61;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_johnson_cntr_61 is
  signal \^clk1_25\ : STD_LOGIC;
  signal \reg1_i_1__4_n_0\ : STD_LOGIC;
  signal reg1_reg_n_0 : STD_LOGIC;
  signal reg2_reg_n_0 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
begin
  clk1_25 <= \^clk1_25\;
\clk_en_1_25_fall_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => clk_en_1_25_fall_reg
    );
\reg1_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => \reg1_i_1__4_n_0\
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \reg1_i_1__4_n_0\,
      Q => reg1_reg_n_0,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg1_reg_n_0,
      Q => reg2_reg_n_0,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg2_reg_n_0,
      Q => \^clk1_25\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
\reg5_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => reg4,
      I1 => clk_div10_plse_rise,
      I2 => reg5_reg_n_0,
      I3 => reset_out,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_johnson_cntr_67 is
  port (
    clk1_25 : out STD_LOGIC;
    clk_en_1_25_fall_reg : out STD_LOGIC;
    clk_div10_plse_rise : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC;
    reset_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_johnson_cntr_67 : entity is "qsgmii_1218_johnson_cntr";
end qsgmii_1218_qsgmii_1218_johnson_cntr_67;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_johnson_cntr_67 is
  signal \^clk1_25\ : STD_LOGIC;
  signal \reg1_i_1__3_n_0\ : STD_LOGIC;
  signal reg1_reg_n_0 : STD_LOGIC;
  signal reg2_reg_n_0 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
begin
  clk1_25 <= \^clk1_25\;
\clk_en_1_25_fall_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => clk_en_1_25_fall_reg
    );
\reg1_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => \reg1_i_1__3_n_0\
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \reg1_i_1__3_n_0\,
      Q => reg1_reg_n_0,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg1_reg_n_0,
      Q => reg2_reg_n_0,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg2_reg_n_0,
      Q => \^clk1_25\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
\reg5_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => reg4,
      I1 => clk_div10_plse_rise,
      I2 => reg5_reg_n_0,
      I3 => reset_out,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_reset_sync is
  port (
    reset_out : out STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    enablealign : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_reset_sync : entity is "qsgmii_1218_reset_sync";
end qsgmii_1218_qsgmii_1218_reset_sync;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_reset_sync is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FD";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => enablealign,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage1,
      PRE => enablealign,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage2,
      PRE => enablealign,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage3,
      PRE => enablealign,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage4,
      PRE => enablealign,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage5,
      Q => reset_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_reset_sync_17 is
  port (
    reset_out : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_reset_sync_17 : entity is "qsgmii_1218_reset_sync";
end qsgmii_1218_qsgmii_1218_reset_sync_17;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_reset_sync_17 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FD";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => '0',
      PRE => reset,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage1,
      PRE => reset,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage2,
      PRE => reset,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage3,
      PRE => reset,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage4,
      PRE => reset,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage5,
      Q => reset_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_reset_sync_3 is
  port (
    reset_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    gt0_gtrxreset_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_reset_sync_3 : entity is "qsgmii_1218_reset_sync";
end qsgmii_1218_qsgmii_1218_reset_sync_3;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_reset_sync_3 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FD";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '0',
      PRE => gt0_gtrxreset_i,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage1,
      PRE => gt0_gtrxreset_i,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage2,
      PRE => gt0_gtrxreset_i,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage3,
      PRE => gt0_gtrxreset_i,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage4,
      PRE => gt0_gtrxreset_i,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage5,
      Q => reset_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_reset_sync_41 is
  port (
    reset_out : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_reset_sync_41 : entity is "qsgmii_1218_reset_sync";
end qsgmii_1218_qsgmii_1218_reset_sync_41;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_reset_sync_41 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FD";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => '0',
      PRE => reset,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage1,
      PRE => reset,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage2,
      PRE => reset,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage3,
      PRE => reset,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage4,
      PRE => reset,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage5,
      Q => reset_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_reset_wtd_timer is
  port (
    rxpcsreset_comb : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    data_out : in STD_LOGIC;
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxpcsreset_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_reset_wtd_timer : entity is "qsgmii_1218_reset_wtd_timer";
end qsgmii_1218_qsgmii_1218_reset_wtd_timer;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_reset_wtd_timer is
  signal \counter_stg1[5]_i_1_n_0\ : STD_LOGIC;
  signal \counter_stg1_reg__0\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \counter_stg1_reg__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal counter_stg1_roll : STD_LOGIC;
  signal \counter_stg2[0]_i_3_n_0\ : STD_LOGIC;
  signal counter_stg2_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \counter_stg2_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal counter_stg30 : STD_LOGIC;
  signal \counter_stg3[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter_stg3[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter_stg3[0]_i_5_n_0\ : STD_LOGIC;
  signal counter_stg3_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \counter_stg3_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal reset0 : STD_LOGIC;
  signal reset_i_2_n_0 : STD_LOGIC;
  signal reset_i_3_n_0 : STD_LOGIC;
  signal reset_i_4_n_0 : STD_LOGIC;
  signal reset_i_5_n_0 : STD_LOGIC;
  signal reset_i_6_n_0 : STD_LOGIC;
  signal reset_i_7_n_0 : STD_LOGIC;
  signal reset_i_8_n_0 : STD_LOGIC;
  signal wtd_rxpcsreset_in : STD_LOGIC;
  signal \NLW_counter_stg2_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_stg3_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_stg1[1]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \counter_stg1[2]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \counter_stg1[3]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \counter_stg1[4]_i_1\ : label is "soft_lutpair414";
begin
\counter_stg1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_stg1_reg__1\(0),
      O => \p_0_in__0\(0)
    );
\counter_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_stg1_reg__1\(0),
      I1 => \counter_stg1_reg__1\(1),
      O => \p_0_in__0\(1)
    );
\counter_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \counter_stg1_reg__1\(2),
      I1 => \counter_stg1_reg__1\(1),
      I2 => \counter_stg1_reg__1\(0),
      O => \p_0_in__0\(2)
    );
\counter_stg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \counter_stg1_reg__1\(1),
      I1 => \counter_stg1_reg__1\(0),
      I2 => \counter_stg1_reg__1\(2),
      I3 => \counter_stg1_reg__1\(3),
      O => \p_0_in__0\(3)
    );
\counter_stg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \counter_stg1_reg__1\(4),
      I1 => \counter_stg1_reg__1\(1),
      I2 => \counter_stg1_reg__1\(0),
      I3 => \counter_stg1_reg__1\(2),
      I4 => \counter_stg1_reg__1\(3),
      O => \p_0_in__0\(4)
    );
\counter_stg1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => reset_i_2_n_0,
      I1 => counter_stg1_roll,
      I2 => data_out,
      O => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \counter_stg1_reg__0\(5),
      I1 => \counter_stg1_reg__1\(3),
      I2 => \counter_stg1_reg__1\(2),
      I3 => \counter_stg1_reg__1\(0),
      I4 => \counter_stg1_reg__1\(1),
      I5 => \counter_stg1_reg__1\(4),
      O => \p_0_in__0\(5)
    );
\counter_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \counter_stg1_reg__1\(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \counter_stg1_reg__1\(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \counter_stg1_reg__1\(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \counter_stg1_reg__1\(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => \counter_stg1_reg__1\(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => \counter_stg1_reg__0\(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \counter_stg1_reg__0\(5),
      I1 => \counter_stg1_reg__1\(3),
      I2 => \counter_stg1_reg__1\(2),
      I3 => \counter_stg1_reg__1\(0),
      I4 => \counter_stg1_reg__1\(1),
      I5 => \counter_stg1_reg__1\(4),
      O => counter_stg1_roll
    );
\counter_stg2[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_stg2_reg(0),
      O => \counter_stg2[0]_i_3_n_0\
    );
\counter_stg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[0]_i_2_n_7\,
      Q => counter_stg2_reg(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_stg2_reg[0]_i_2_n_0\,
      CO(2) => \counter_stg2_reg[0]_i_2_n_1\,
      CO(1) => \counter_stg2_reg[0]_i_2_n_2\,
      CO(0) => \counter_stg2_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_stg2_reg[0]_i_2_n_4\,
      O(2) => \counter_stg2_reg[0]_i_2_n_5\,
      O(1) => \counter_stg2_reg[0]_i_2_n_6\,
      O(0) => \counter_stg2_reg[0]_i_2_n_7\,
      S(3 downto 1) => counter_stg2_reg(3 downto 1),
      S(0) => \counter_stg2[0]_i_3_n_0\
    );
\counter_stg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[8]_i_1_n_5\,
      Q => counter_stg2_reg(10),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[8]_i_1_n_4\,
      Q => counter_stg2_reg(11),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[0]_i_2_n_6\,
      Q => counter_stg2_reg(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[0]_i_2_n_5\,
      Q => counter_stg2_reg(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[0]_i_2_n_4\,
      Q => counter_stg2_reg(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[4]_i_1_n_7\,
      Q => counter_stg2_reg(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg2_reg[0]_i_2_n_0\,
      CO(3) => \counter_stg2_reg[4]_i_1_n_0\,
      CO(2) => \counter_stg2_reg[4]_i_1_n_1\,
      CO(1) => \counter_stg2_reg[4]_i_1_n_2\,
      CO(0) => \counter_stg2_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg2_reg[4]_i_1_n_4\,
      O(2) => \counter_stg2_reg[4]_i_1_n_5\,
      O(1) => \counter_stg2_reg[4]_i_1_n_6\,
      O(0) => \counter_stg2_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter_stg2_reg(7 downto 4)
    );
\counter_stg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[4]_i_1_n_6\,
      Q => counter_stg2_reg(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[4]_i_1_n_5\,
      Q => counter_stg2_reg(6),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[4]_i_1_n_4\,
      Q => counter_stg2_reg(7),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[8]_i_1_n_7\,
      Q => counter_stg2_reg(8),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg2_reg[4]_i_1_n_0\,
      CO(3) => \NLW_counter_stg2_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_stg2_reg[8]_i_1_n_1\,
      CO(1) => \counter_stg2_reg[8]_i_1_n_2\,
      CO(0) => \counter_stg2_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg2_reg[8]_i_1_n_4\,
      O(2) => \counter_stg2_reg[8]_i_1_n_5\,
      O(1) => \counter_stg2_reg[8]_i_1_n_6\,
      O(0) => \counter_stg2_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter_stg2_reg(11 downto 8)
    );
\counter_stg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[8]_i_1_n_6\,
      Q => counter_stg2_reg(9),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => counter_stg2_reg(8),
      I1 => counter_stg2_reg(4),
      I2 => counter_stg2_reg(11),
      I3 => counter_stg2_reg(3),
      I4 => \counter_stg3[0]_i_3_n_0\,
      I5 => counter_stg1_roll,
      O => counter_stg30
    );
\counter_stg3[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => counter_stg2_reg(6),
      I1 => counter_stg2_reg(7),
      I2 => counter_stg2_reg(9),
      I3 => counter_stg2_reg(10),
      I4 => \counter_stg3[0]_i_5_n_0\,
      O => \counter_stg3[0]_i_3_n_0\
    );
\counter_stg3[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_stg3_reg(0),
      O => \counter_stg3[0]_i_4_n_0\
    );
\counter_stg3[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => counter_stg2_reg(1),
      I1 => counter_stg2_reg(0),
      I2 => counter_stg2_reg(5),
      I3 => counter_stg2_reg(2),
      O => \counter_stg3[0]_i_5_n_0\
    );
\counter_stg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_7\,
      Q => counter_stg3_reg(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_stg3_reg[0]_i_2_n_0\,
      CO(2) => \counter_stg3_reg[0]_i_2_n_1\,
      CO(1) => \counter_stg3_reg[0]_i_2_n_2\,
      CO(0) => \counter_stg3_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_stg3_reg[0]_i_2_n_4\,
      O(2) => \counter_stg3_reg[0]_i_2_n_5\,
      O(1) => \counter_stg3_reg[0]_i_2_n_6\,
      O(0) => \counter_stg3_reg[0]_i_2_n_7\,
      S(3 downto 1) => counter_stg3_reg(3 downto 1),
      S(0) => \counter_stg3[0]_i_4_n_0\
    );
\counter_stg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_5\,
      Q => counter_stg3_reg(10),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_4\,
      Q => counter_stg3_reg(11),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_6\,
      Q => counter_stg3_reg(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_5\,
      Q => counter_stg3_reg(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_4\,
      Q => counter_stg3_reg(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_7\,
      Q => counter_stg3_reg(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg3_reg[0]_i_2_n_0\,
      CO(3) => \counter_stg3_reg[4]_i_1_n_0\,
      CO(2) => \counter_stg3_reg[4]_i_1_n_1\,
      CO(1) => \counter_stg3_reg[4]_i_1_n_2\,
      CO(0) => \counter_stg3_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg3_reg[4]_i_1_n_4\,
      O(2) => \counter_stg3_reg[4]_i_1_n_5\,
      O(1) => \counter_stg3_reg[4]_i_1_n_6\,
      O(0) => \counter_stg3_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter_stg3_reg(7 downto 4)
    );
\counter_stg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_6\,
      Q => counter_stg3_reg(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_5\,
      Q => counter_stg3_reg(6),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_4\,
      Q => counter_stg3_reg(7),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_7\,
      Q => counter_stg3_reg(8),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg3_reg[4]_i_1_n_0\,
      CO(3) => \NLW_counter_stg3_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_stg3_reg[8]_i_1_n_1\,
      CO(1) => \counter_stg3_reg[8]_i_1_n_2\,
      CO(0) => \counter_stg3_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg3_reg[8]_i_1_n_4\,
      O(2) => \counter_stg3_reg[8]_i_1_n_5\,
      O(1) => \counter_stg3_reg[8]_i_1_n_6\,
      O(0) => \counter_stg3_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter_stg3_reg(11 downto 8)
    );
\counter_stg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_6\,
      Q => counter_stg3_reg(9),
      R => \counter_stg1[5]_i_1_n_0\
    );
gtxe2_i_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => gt0_rxprbssel_in(1),
      I1 => gt0_rxprbssel_in(2),
      I2 => gt0_rxprbssel_in(0),
      I3 => wtd_rxpcsreset_in,
      I4 => gt0_rxpcsreset_in,
      O => rxpcsreset_comb
    );
reset_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_stg1_reg__0\(5),
      I1 => reset_i_2_n_0,
      O => reset0
    );
reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => reset_i_3_n_0,
      I1 => reset_i_4_n_0,
      I2 => reset_i_5_n_0,
      I3 => reset_i_6_n_0,
      I4 => reset_i_7_n_0,
      I5 => reset_i_8_n_0,
      O => reset_i_2_n_0
    );
reset_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => counter_stg2_reg(6),
      I1 => counter_stg3_reg(11),
      O => reset_i_3_n_0
    );
reset_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => counter_stg3_reg(6),
      I1 => counter_stg3_reg(1),
      I2 => counter_stg3_reg(2),
      I3 => counter_stg3_reg(8),
      O => reset_i_4_n_0
    );
reset_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_stg2_reg(5),
      I1 => counter_stg2_reg(1),
      I2 => counter_stg3_reg(10),
      I3 => counter_stg3_reg(9),
      O => reset_i_5_n_0
    );
reset_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_stg3_reg(3),
      I1 => counter_stg2_reg(9),
      I2 => counter_stg2_reg(7),
      I3 => counter_stg2_reg(2),
      O => reset_i_6_n_0
    );
reset_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => counter_stg3_reg(0),
      I1 => counter_stg2_reg(0),
      I2 => counter_stg2_reg(3),
      I3 => counter_stg2_reg(11),
      I4 => counter_stg2_reg(4),
      I5 => counter_stg2_reg(8),
      O => reset_i_7_n_0
    );
reset_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter_stg3_reg(7),
      I1 => counter_stg2_reg(10),
      I2 => counter_stg3_reg(4),
      I3 => counter_stg3_reg(5),
      O => reset_i_8_n_0
    );
reset_reg: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset0,
      Q => wtd_rxpcsreset_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_rx_rate_adapt is
  port (
    gmii_rx_dv_ch3_reg : out STD_LOGIC;
    gmii_rx_er_ch3_reg : out STD_LOGIC;
    \gmii_rxd_ch3_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    sgmii_clk_en_reg : in STD_LOGIC;
    gmii_rx_dv_ch3 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_rx_er_ch3 : in STD_LOGIC;
    \RXD_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_rx_rate_adapt : entity is "qsgmii_1218_rx_rate_adapt";
end qsgmii_1218_qsgmii_1218_rx_rate_adapt;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_rx_rate_adapt is
  signal muxsel : STD_LOGIC;
  signal \muxsel_i_1__2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rx_dv_aligned_i_1__2_n_0\ : STD_LOGIC;
  signal rx_dv_aligned_reg_n_0 : STD_LOGIC;
  signal rx_dv_reg1 : STD_LOGIC;
  signal rx_dv_reg2 : STD_LOGIC;
  signal rx_er_aligned : STD_LOGIC;
  signal rx_er_aligned_reg_n_0 : STD_LOGIC;
  signal rx_er_reg1 : STD_LOGIC;
  signal rx_er_reg2 : STD_LOGIC;
  signal \rxd_aligned[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \rxd_aligned[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \rxd_aligned[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \rxd_aligned[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \rxd_aligned[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \rxd_aligned[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \rxd_aligned[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \rxd_aligned[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[5]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[6]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[7]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[7]\ : STD_LOGIC;
  signal sfd_enable : STD_LOGIC;
  signal sfd_enable0 : STD_LOGIC;
  signal \sfd_enable_i_1__2_n_0\ : STD_LOGIC;
  signal \sfd_enable_i_2__2_n_0\ : STD_LOGIC;
  signal \sfd_enable_i_4__2_n_0\ : STD_LOGIC;
  signal \sfd_enable_i_5__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rx_dv_aligned_i_1__2\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \rx_er_aligned_i_1__2\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \rxd_aligned[0]_i_1__2\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \rxd_aligned[1]_i_1__2\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \rxd_aligned[3]_i_1__2\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \rxd_aligned[4]_i_1__2\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \rxd_aligned[5]_i_1__2\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \rxd_aligned[6]_i_1__2\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \rxd_aligned[7]_i_1__2\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \sfd_enable_i_3__2\ : label is "soft_lutpair378";
begin
gmii_rx_dv_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rx_dv_aligned_reg_n_0,
      Q => gmii_rx_dv_ch3_reg,
      R => reset_out
    );
gmii_rx_er_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rx_er_aligned_reg_n_0,
      Q => gmii_rx_er_ch3_reg,
      R => reset_out
    );
\gmii_rxd_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned_reg_n_0_[0]\,
      Q => \gmii_rxd_ch3_reg[7]\(0),
      R => reset_out
    );
\gmii_rxd_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned_reg_n_0_[1]\,
      Q => \gmii_rxd_ch3_reg[7]\(1),
      R => reset_out
    );
\gmii_rxd_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned_reg_n_0_[2]\,
      Q => \gmii_rxd_ch3_reg[7]\(2),
      R => reset_out
    );
\gmii_rxd_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned_reg_n_0_[3]\,
      Q => \gmii_rxd_ch3_reg[7]\(3),
      R => reset_out
    );
\gmii_rxd_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned_reg_n_0_[4]\,
      Q => \gmii_rxd_ch3_reg[7]\(4),
      R => reset_out
    );
\gmii_rxd_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned_reg_n_0_[5]\,
      Q => \gmii_rxd_ch3_reg[7]\(5),
      R => reset_out
    );
\gmii_rxd_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned_reg_n_0_[6]\,
      Q => \gmii_rxd_ch3_reg[7]\(6),
      R => reset_out
    );
\gmii_rxd_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned_reg_n_0_[7]\,
      Q => \gmii_rxd_ch3_reg[7]\(7),
      R => reset_out
    );
\muxsel_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCA8CC"
    )
        port map (
      I0 => \sfd_enable_i_5__2_n_0\,
      I1 => muxsel,
      I2 => \sfd_enable_i_2__2_n_0\,
      I3 => sfd_enable,
      I4 => \sfd_enable_i_4__2_n_0\,
      I5 => reset_out,
      O => \muxsel_i_1__2_n_0\
    );
muxsel_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \muxsel_i_1__2_n_0\,
      Q => muxsel,
      R => '0'
    );
\rx_dv_aligned_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => rx_dv_reg1,
      I1 => muxsel,
      I2 => rx_dv_reg2,
      O => \rx_dv_aligned_i_1__2_n_0\
    );
rx_dv_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rx_dv_aligned_i_1__2_n_0\,
      Q => rx_dv_aligned_reg_n_0,
      R => reset_out
    );
rx_dv_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => gmii_rx_dv_ch3,
      Q => rx_dv_reg1,
      R => reset_out
    );
rx_dv_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rx_dv_reg1,
      Q => rx_dv_reg2,
      R => reset_out
    );
\rx_er_aligned_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => muxsel,
      I1 => rx_er_reg1,
      I2 => rx_er_reg2,
      O => rx_er_aligned
    );
rx_er_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rx_er_aligned,
      Q => rx_er_aligned_reg_n_0,
      R => reset_out
    );
rx_er_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => gmii_rx_er_ch3,
      Q => rx_er_reg1,
      R => reset_out
    );
rx_er_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rx_er_reg1,
      Q => rx_er_reg2,
      R => reset_out
    );
\rxd_aligned[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg2_reg_n_0_[4]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[0]\,
      O => \rxd_aligned[0]_i_1__2_n_0\
    );
\rxd_aligned[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg2_reg_n_0_[5]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[1]\,
      O => \rxd_aligned[1]_i_1__2_n_0\
    );
\rxd_aligned[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg2_reg_n_0_[6]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[2]\,
      O => \rxd_aligned[2]_i_1__2_n_0\
    );
\rxd_aligned[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg2_reg_n_0_[7]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[3]\,
      O => \rxd_aligned[3]_i_1__2_n_0\
    );
\rxd_aligned[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[4]\,
      O => \rxd_aligned[4]_i_1__2_n_0\
    );
\rxd_aligned[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[1]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[5]\,
      O => \rxd_aligned[5]_i_1__2_n_0\
    );
\rxd_aligned[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[2]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[6]\,
      O => \rxd_aligned[6]_i_1__2_n_0\
    );
\rxd_aligned[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[3]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[7]\,
      O => \rxd_aligned[7]_i_1__2_n_0\
    );
\rxd_aligned_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[0]_i_1__2_n_0\,
      Q => \rxd_aligned_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_aligned_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[1]_i_1__2_n_0\,
      Q => \rxd_aligned_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_aligned_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[2]_i_1__2_n_0\,
      Q => \rxd_aligned_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_aligned_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[3]_i_1__2_n_0\,
      Q => \rxd_aligned_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_aligned_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[4]_i_1__2_n_0\,
      Q => \rxd_aligned_reg_n_0_[4]\,
      R => reset_out
    );
\rxd_aligned_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[5]_i_1__2_n_0\,
      Q => \rxd_aligned_reg_n_0_[5]\,
      R => reset_out
    );
\rxd_aligned_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[6]_i_1__2_n_0\,
      Q => \rxd_aligned_reg_n_0_[6]\,
      R => reset_out
    );
\rxd_aligned_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[7]_i_1__2_n_0\,
      Q => \rxd_aligned_reg_n_0_[7]\,
      R => reset_out
    );
\rxd_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \RXD_reg[7]\(0),
      Q => \rxd_reg1_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \RXD_reg[7]\(1),
      Q => \rxd_reg1_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \RXD_reg[7]\(2),
      Q => \rxd_reg1_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \RXD_reg[7]\(3),
      Q => \rxd_reg1_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \RXD_reg[7]\(4),
      Q => p_0_in(0),
      R => reset_out
    );
\rxd_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \RXD_reg[7]\(5),
      Q => p_0_in(1),
      R => reset_out
    );
\rxd_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \RXD_reg[7]\(6),
      Q => p_0_in(2),
      R => reset_out
    );
\rxd_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \RXD_reg[7]\(7),
      Q => p_0_in(3),
      R => reset_out
    );
\rxd_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_reg1_reg_n_0_[0]\,
      Q => \rxd_reg2_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_reg1_reg_n_0_[1]\,
      Q => \rxd_reg2_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_reg1_reg_n_0_[2]\,
      Q => \rxd_reg2_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_reg1_reg_n_0_[3]\,
      Q => \rxd_reg2_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => p_0_in(0),
      Q => \rxd_reg2_reg_n_0_[4]\,
      R => reset_out
    );
\rxd_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => p_0_in(1),
      Q => \rxd_reg2_reg_n_0_[5]\,
      R => reset_out
    );
\rxd_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => p_0_in(2),
      Q => \rxd_reg2_reg_n_0_[6]\,
      R => reset_out
    );
\rxd_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => p_0_in(3),
      Q => \rxd_reg2_reg_n_0_[7]\,
      R => reset_out
    );
\sfd_enable_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFCCC0C8C0CC"
    )
        port map (
      I0 => \sfd_enable_i_2__2_n_0\,
      I1 => sfd_enable0,
      I2 => sgmii_clk_en_reg,
      I3 => \sfd_enable_i_4__2_n_0\,
      I4 => \sfd_enable_i_5__2_n_0\,
      I5 => sfd_enable,
      O => \sfd_enable_i_1__2_n_0\
    );
\sfd_enable_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \RXD_reg[7]\(0),
      I2 => \RXD_reg[7]\(1),
      I3 => \RXD_reg[7]\(3),
      I4 => \RXD_reg[7]\(2),
      O => \sfd_enable_i_2__2_n_0\
    );
\sfd_enable_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gmii_rx_dv_ch3,
      I1 => rx_dv_reg1,
      O => sfd_enable0
    );
\sfd_enable_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => sgmii_clk_en_reg,
      I3 => p_0_in(2),
      O => \sfd_enable_i_4__2_n_0\
    );
\sfd_enable_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => \rxd_reg1_reg_n_0_[3]\,
      I2 => p_0_in(3),
      I3 => \rxd_reg1_reg_n_0_[2]\,
      I4 => \rxd_reg1_reg_n_0_[1]\,
      O => \sfd_enable_i_5__2_n_0\
    );
sfd_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \sfd_enable_i_1__2_n_0\,
      Q => sfd_enable,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_rx_rate_adapt_52 is
  port (
    gmii_rx_dv_ch2_reg : out STD_LOGIC;
    gmii_rx_er_ch2_reg : out STD_LOGIC;
    \gmii_rxd_ch2_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    sgmii_clk_en_reg : in STD_LOGIC;
    gmii_rx_dv_ch2 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_rx_er_ch2 : in STD_LOGIC;
    \RXD_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_rx_rate_adapt_52 : entity is "qsgmii_1218_rx_rate_adapt";
end qsgmii_1218_qsgmii_1218_rx_rate_adapt_52;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_rx_rate_adapt_52 is
  signal muxsel : STD_LOGIC;
  signal \muxsel_i_1__1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rx_dv_aligned_i_1__1_n_0\ : STD_LOGIC;
  signal rx_dv_aligned_reg_n_0 : STD_LOGIC;
  signal rx_dv_reg1 : STD_LOGIC;
  signal rx_dv_reg2 : STD_LOGIC;
  signal rx_er_aligned : STD_LOGIC;
  signal rx_er_aligned_reg_n_0 : STD_LOGIC;
  signal rx_er_reg1 : STD_LOGIC;
  signal rx_er_reg2 : STD_LOGIC;
  signal \rxd_aligned[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[5]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[6]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[7]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[7]\ : STD_LOGIC;
  signal sfd_enable : STD_LOGIC;
  signal sfd_enable0 : STD_LOGIC;
  signal \sfd_enable_i_1__1_n_0\ : STD_LOGIC;
  signal \sfd_enable_i_2__1_n_0\ : STD_LOGIC;
  signal \sfd_enable_i_4__1_n_0\ : STD_LOGIC;
  signal \sfd_enable_i_5__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rx_dv_aligned_i_1__1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \rx_er_aligned_i_1__1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \rxd_aligned[0]_i_1__1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \rxd_aligned[1]_i_1__1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \rxd_aligned[3]_i_1__1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \rxd_aligned[4]_i_1__1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \rxd_aligned[5]_i_1__1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \rxd_aligned[6]_i_1__1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \rxd_aligned[7]_i_1__1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \sfd_enable_i_3__1\ : label is "soft_lutpair371";
begin
gmii_rx_dv_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rx_dv_aligned_reg_n_0,
      Q => gmii_rx_dv_ch2_reg,
      R => reset_out
    );
gmii_rx_er_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rx_er_aligned_reg_n_0,
      Q => gmii_rx_er_ch2_reg,
      R => reset_out
    );
\gmii_rxd_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned_reg_n_0_[0]\,
      Q => \gmii_rxd_ch2_reg[7]\(0),
      R => reset_out
    );
\gmii_rxd_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned_reg_n_0_[1]\,
      Q => \gmii_rxd_ch2_reg[7]\(1),
      R => reset_out
    );
\gmii_rxd_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned_reg_n_0_[2]\,
      Q => \gmii_rxd_ch2_reg[7]\(2),
      R => reset_out
    );
\gmii_rxd_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned_reg_n_0_[3]\,
      Q => \gmii_rxd_ch2_reg[7]\(3),
      R => reset_out
    );
\gmii_rxd_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned_reg_n_0_[4]\,
      Q => \gmii_rxd_ch2_reg[7]\(4),
      R => reset_out
    );
\gmii_rxd_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned_reg_n_0_[5]\,
      Q => \gmii_rxd_ch2_reg[7]\(5),
      R => reset_out
    );
\gmii_rxd_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned_reg_n_0_[6]\,
      Q => \gmii_rxd_ch2_reg[7]\(6),
      R => reset_out
    );
\gmii_rxd_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned_reg_n_0_[7]\,
      Q => \gmii_rxd_ch2_reg[7]\(7),
      R => reset_out
    );
\muxsel_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCA8CC"
    )
        port map (
      I0 => \sfd_enable_i_5__1_n_0\,
      I1 => muxsel,
      I2 => \sfd_enable_i_2__1_n_0\,
      I3 => sfd_enable,
      I4 => \sfd_enable_i_4__1_n_0\,
      I5 => reset_out,
      O => \muxsel_i_1__1_n_0\
    );
muxsel_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \muxsel_i_1__1_n_0\,
      Q => muxsel,
      R => '0'
    );
\rx_dv_aligned_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => rx_dv_reg1,
      I1 => muxsel,
      I2 => rx_dv_reg2,
      O => \rx_dv_aligned_i_1__1_n_0\
    );
rx_dv_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rx_dv_aligned_i_1__1_n_0\,
      Q => rx_dv_aligned_reg_n_0,
      R => reset_out
    );
rx_dv_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => gmii_rx_dv_ch2,
      Q => rx_dv_reg1,
      R => reset_out
    );
rx_dv_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rx_dv_reg1,
      Q => rx_dv_reg2,
      R => reset_out
    );
\rx_er_aligned_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => muxsel,
      I1 => rx_er_reg1,
      I2 => rx_er_reg2,
      O => rx_er_aligned
    );
rx_er_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rx_er_aligned,
      Q => rx_er_aligned_reg_n_0,
      R => reset_out
    );
rx_er_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => gmii_rx_er_ch2,
      Q => rx_er_reg1,
      R => reset_out
    );
rx_er_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rx_er_reg1,
      Q => rx_er_reg2,
      R => reset_out
    );
\rxd_aligned[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg2_reg_n_0_[4]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[0]\,
      O => \rxd_aligned[0]_i_1__1_n_0\
    );
\rxd_aligned[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg2_reg_n_0_[5]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[1]\,
      O => \rxd_aligned[1]_i_1__1_n_0\
    );
\rxd_aligned[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg2_reg_n_0_[6]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[2]\,
      O => \rxd_aligned[2]_i_1__1_n_0\
    );
\rxd_aligned[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg2_reg_n_0_[7]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[3]\,
      O => \rxd_aligned[3]_i_1__1_n_0\
    );
\rxd_aligned[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[4]\,
      O => \rxd_aligned[4]_i_1__1_n_0\
    );
\rxd_aligned[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[1]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[5]\,
      O => \rxd_aligned[5]_i_1__1_n_0\
    );
\rxd_aligned[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[2]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[6]\,
      O => \rxd_aligned[6]_i_1__1_n_0\
    );
\rxd_aligned[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[3]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[7]\,
      O => \rxd_aligned[7]_i_1__1_n_0\
    );
\rxd_aligned_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[0]_i_1__1_n_0\,
      Q => \rxd_aligned_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_aligned_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[1]_i_1__1_n_0\,
      Q => \rxd_aligned_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_aligned_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[2]_i_1__1_n_0\,
      Q => \rxd_aligned_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_aligned_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[3]_i_1__1_n_0\,
      Q => \rxd_aligned_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_aligned_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[4]_i_1__1_n_0\,
      Q => \rxd_aligned_reg_n_0_[4]\,
      R => reset_out
    );
\rxd_aligned_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[5]_i_1__1_n_0\,
      Q => \rxd_aligned_reg_n_0_[5]\,
      R => reset_out
    );
\rxd_aligned_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[6]_i_1__1_n_0\,
      Q => \rxd_aligned_reg_n_0_[6]\,
      R => reset_out
    );
\rxd_aligned_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[7]_i_1__1_n_0\,
      Q => \rxd_aligned_reg_n_0_[7]\,
      R => reset_out
    );
\rxd_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \RXD_reg[7]\(0),
      Q => \rxd_reg1_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \RXD_reg[7]\(1),
      Q => \rxd_reg1_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \RXD_reg[7]\(2),
      Q => \rxd_reg1_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \RXD_reg[7]\(3),
      Q => \rxd_reg1_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \RXD_reg[7]\(4),
      Q => p_0_in(0),
      R => reset_out
    );
\rxd_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \RXD_reg[7]\(5),
      Q => p_0_in(1),
      R => reset_out
    );
\rxd_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \RXD_reg[7]\(6),
      Q => p_0_in(2),
      R => reset_out
    );
\rxd_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \RXD_reg[7]\(7),
      Q => p_0_in(3),
      R => reset_out
    );
\rxd_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_reg1_reg_n_0_[0]\,
      Q => \rxd_reg2_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_reg1_reg_n_0_[1]\,
      Q => \rxd_reg2_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_reg1_reg_n_0_[2]\,
      Q => \rxd_reg2_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_reg1_reg_n_0_[3]\,
      Q => \rxd_reg2_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => p_0_in(0),
      Q => \rxd_reg2_reg_n_0_[4]\,
      R => reset_out
    );
\rxd_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => p_0_in(1),
      Q => \rxd_reg2_reg_n_0_[5]\,
      R => reset_out
    );
\rxd_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => p_0_in(2),
      Q => \rxd_reg2_reg_n_0_[6]\,
      R => reset_out
    );
\rxd_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => p_0_in(3),
      Q => \rxd_reg2_reg_n_0_[7]\,
      R => reset_out
    );
\sfd_enable_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFCCC0C8C0CC"
    )
        port map (
      I0 => \sfd_enable_i_2__1_n_0\,
      I1 => sfd_enable0,
      I2 => sgmii_clk_en_reg,
      I3 => \sfd_enable_i_4__1_n_0\,
      I4 => \sfd_enable_i_5__1_n_0\,
      I5 => sfd_enable,
      O => \sfd_enable_i_1__1_n_0\
    );
\sfd_enable_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \RXD_reg[7]\(0),
      I2 => \RXD_reg[7]\(1),
      I3 => \RXD_reg[7]\(3),
      I4 => \RXD_reg[7]\(2),
      O => \sfd_enable_i_2__1_n_0\
    );
\sfd_enable_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gmii_rx_dv_ch2,
      I1 => rx_dv_reg1,
      O => sfd_enable0
    );
\sfd_enable_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => sgmii_clk_en_reg,
      I3 => p_0_in(2),
      O => \sfd_enable_i_4__1_n_0\
    );
\sfd_enable_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => \rxd_reg1_reg_n_0_[3]\,
      I2 => p_0_in(3),
      I3 => \rxd_reg1_reg_n_0_[2]\,
      I4 => \rxd_reg1_reg_n_0_[1]\,
      O => \sfd_enable_i_5__1_n_0\
    );
sfd_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \sfd_enable_i_1__1_n_0\,
      Q => sfd_enable,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_rx_rate_adapt_58 is
  port (
    gmii_rx_dv_ch1_reg : out STD_LOGIC;
    gmii_rx_er_ch1_reg : out STD_LOGIC;
    \gmii_rxd_ch1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    sgmii_clk_en_reg : in STD_LOGIC;
    gmii_rx_dv_ch1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_rx_er_ch1 : in STD_LOGIC;
    \RXD_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_rx_rate_adapt_58 : entity is "qsgmii_1218_rx_rate_adapt";
end qsgmii_1218_qsgmii_1218_rx_rate_adapt_58;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_rx_rate_adapt_58 is
  signal muxsel : STD_LOGIC;
  signal \muxsel_i_1__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rx_dv_aligned_i_1__0_n_0\ : STD_LOGIC;
  signal rx_dv_aligned_reg_n_0 : STD_LOGIC;
  signal rx_dv_reg1 : STD_LOGIC;
  signal rx_dv_reg2 : STD_LOGIC;
  signal rx_er_aligned : STD_LOGIC;
  signal rx_er_aligned_reg_n_0 : STD_LOGIC;
  signal rx_er_reg1 : STD_LOGIC;
  signal rx_er_reg2 : STD_LOGIC;
  signal \rxd_aligned[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxd_aligned[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxd_aligned[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxd_aligned[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxd_aligned[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxd_aligned[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxd_aligned[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxd_aligned[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[5]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[6]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[7]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[7]\ : STD_LOGIC;
  signal sfd_enable : STD_LOGIC;
  signal sfd_enable0 : STD_LOGIC;
  signal \sfd_enable_i_1__0_n_0\ : STD_LOGIC;
  signal \sfd_enable_i_2__0_n_0\ : STD_LOGIC;
  signal \sfd_enable_i_4__0_n_0\ : STD_LOGIC;
  signal \sfd_enable_i_5__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rx_dv_aligned_i_1__0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \rx_er_aligned_i_1__0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \rxd_aligned[0]_i_1__0\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \rxd_aligned[1]_i_1__0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \rxd_aligned[3]_i_1__0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \rxd_aligned[4]_i_1__0\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \rxd_aligned[5]_i_1__0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \rxd_aligned[6]_i_1__0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \rxd_aligned[7]_i_1__0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \sfd_enable_i_3__0\ : label is "soft_lutpair364";
begin
gmii_rx_dv_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rx_dv_aligned_reg_n_0,
      Q => gmii_rx_dv_ch1_reg,
      R => reset_out
    );
gmii_rx_er_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rx_er_aligned_reg_n_0,
      Q => gmii_rx_er_ch1_reg,
      R => reset_out
    );
\gmii_rxd_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned_reg_n_0_[0]\,
      Q => \gmii_rxd_ch1_reg[7]\(0),
      R => reset_out
    );
\gmii_rxd_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned_reg_n_0_[1]\,
      Q => \gmii_rxd_ch1_reg[7]\(1),
      R => reset_out
    );
\gmii_rxd_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned_reg_n_0_[2]\,
      Q => \gmii_rxd_ch1_reg[7]\(2),
      R => reset_out
    );
\gmii_rxd_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned_reg_n_0_[3]\,
      Q => \gmii_rxd_ch1_reg[7]\(3),
      R => reset_out
    );
\gmii_rxd_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned_reg_n_0_[4]\,
      Q => \gmii_rxd_ch1_reg[7]\(4),
      R => reset_out
    );
\gmii_rxd_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned_reg_n_0_[5]\,
      Q => \gmii_rxd_ch1_reg[7]\(5),
      R => reset_out
    );
\gmii_rxd_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned_reg_n_0_[6]\,
      Q => \gmii_rxd_ch1_reg[7]\(6),
      R => reset_out
    );
\gmii_rxd_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned_reg_n_0_[7]\,
      Q => \gmii_rxd_ch1_reg[7]\(7),
      R => reset_out
    );
\muxsel_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCA8CC"
    )
        port map (
      I0 => \sfd_enable_i_5__0_n_0\,
      I1 => muxsel,
      I2 => \sfd_enable_i_2__0_n_0\,
      I3 => sfd_enable,
      I4 => \sfd_enable_i_4__0_n_0\,
      I5 => reset_out,
      O => \muxsel_i_1__0_n_0\
    );
muxsel_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \muxsel_i_1__0_n_0\,
      Q => muxsel,
      R => '0'
    );
\rx_dv_aligned_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => rx_dv_reg1,
      I1 => muxsel,
      I2 => rx_dv_reg2,
      O => \rx_dv_aligned_i_1__0_n_0\
    );
rx_dv_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rx_dv_aligned_i_1__0_n_0\,
      Q => rx_dv_aligned_reg_n_0,
      R => reset_out
    );
rx_dv_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => gmii_rx_dv_ch1,
      Q => rx_dv_reg1,
      R => reset_out
    );
rx_dv_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rx_dv_reg1,
      Q => rx_dv_reg2,
      R => reset_out
    );
\rx_er_aligned_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => muxsel,
      I1 => rx_er_reg1,
      I2 => rx_er_reg2,
      O => rx_er_aligned
    );
rx_er_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rx_er_aligned,
      Q => rx_er_aligned_reg_n_0,
      R => reset_out
    );
rx_er_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => gmii_rx_er_ch1,
      Q => rx_er_reg1,
      R => reset_out
    );
rx_er_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rx_er_reg1,
      Q => rx_er_reg2,
      R => reset_out
    );
\rxd_aligned[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg2_reg_n_0_[4]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[0]\,
      O => \rxd_aligned[0]_i_1__0_n_0\
    );
\rxd_aligned[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg2_reg_n_0_[5]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[1]\,
      O => \rxd_aligned[1]_i_1__0_n_0\
    );
\rxd_aligned[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg2_reg_n_0_[6]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[2]\,
      O => \rxd_aligned[2]_i_1__0_n_0\
    );
\rxd_aligned[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg2_reg_n_0_[7]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[3]\,
      O => \rxd_aligned[3]_i_1__0_n_0\
    );
\rxd_aligned[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[4]\,
      O => \rxd_aligned[4]_i_1__0_n_0\
    );
\rxd_aligned[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[1]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[5]\,
      O => \rxd_aligned[5]_i_1__0_n_0\
    );
\rxd_aligned[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[2]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[6]\,
      O => \rxd_aligned[6]_i_1__0_n_0\
    );
\rxd_aligned[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[3]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[7]\,
      O => \rxd_aligned[7]_i_1__0_n_0\
    );
\rxd_aligned_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[0]_i_1__0_n_0\,
      Q => \rxd_aligned_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_aligned_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[1]_i_1__0_n_0\,
      Q => \rxd_aligned_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_aligned_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[2]_i_1__0_n_0\,
      Q => \rxd_aligned_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_aligned_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[3]_i_1__0_n_0\,
      Q => \rxd_aligned_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_aligned_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[4]_i_1__0_n_0\,
      Q => \rxd_aligned_reg_n_0_[4]\,
      R => reset_out
    );
\rxd_aligned_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[5]_i_1__0_n_0\,
      Q => \rxd_aligned_reg_n_0_[5]\,
      R => reset_out
    );
\rxd_aligned_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[6]_i_1__0_n_0\,
      Q => \rxd_aligned_reg_n_0_[6]\,
      R => reset_out
    );
\rxd_aligned_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[7]_i_1__0_n_0\,
      Q => \rxd_aligned_reg_n_0_[7]\,
      R => reset_out
    );
\rxd_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \RXD_reg[7]\(0),
      Q => \rxd_reg1_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \RXD_reg[7]\(1),
      Q => \rxd_reg1_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \RXD_reg[7]\(2),
      Q => \rxd_reg1_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \RXD_reg[7]\(3),
      Q => \rxd_reg1_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \RXD_reg[7]\(4),
      Q => p_0_in(0),
      R => reset_out
    );
\rxd_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \RXD_reg[7]\(5),
      Q => p_0_in(1),
      R => reset_out
    );
\rxd_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \RXD_reg[7]\(6),
      Q => p_0_in(2),
      R => reset_out
    );
\rxd_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \RXD_reg[7]\(7),
      Q => p_0_in(3),
      R => reset_out
    );
\rxd_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_reg1_reg_n_0_[0]\,
      Q => \rxd_reg2_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_reg1_reg_n_0_[1]\,
      Q => \rxd_reg2_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_reg1_reg_n_0_[2]\,
      Q => \rxd_reg2_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_reg1_reg_n_0_[3]\,
      Q => \rxd_reg2_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => p_0_in(0),
      Q => \rxd_reg2_reg_n_0_[4]\,
      R => reset_out
    );
\rxd_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => p_0_in(1),
      Q => \rxd_reg2_reg_n_0_[5]\,
      R => reset_out
    );
\rxd_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => p_0_in(2),
      Q => \rxd_reg2_reg_n_0_[6]\,
      R => reset_out
    );
\rxd_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => p_0_in(3),
      Q => \rxd_reg2_reg_n_0_[7]\,
      R => reset_out
    );
\sfd_enable_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFCCC0C8C0CC"
    )
        port map (
      I0 => \sfd_enable_i_2__0_n_0\,
      I1 => sfd_enable0,
      I2 => sgmii_clk_en_reg,
      I3 => \sfd_enable_i_4__0_n_0\,
      I4 => \sfd_enable_i_5__0_n_0\,
      I5 => sfd_enable,
      O => \sfd_enable_i_1__0_n_0\
    );
\sfd_enable_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \RXD_reg[7]\(0),
      I2 => \RXD_reg[7]\(1),
      I3 => \RXD_reg[7]\(3),
      I4 => \RXD_reg[7]\(2),
      O => \sfd_enable_i_2__0_n_0\
    );
\sfd_enable_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gmii_rx_dv_ch1,
      I1 => rx_dv_reg1,
      O => sfd_enable0
    );
\sfd_enable_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => sgmii_clk_en_reg,
      I3 => p_0_in(2),
      O => \sfd_enable_i_4__0_n_0\
    );
\sfd_enable_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => \rxd_reg1_reg_n_0_[3]\,
      I2 => p_0_in(3),
      I3 => \rxd_reg1_reg_n_0_[2]\,
      I4 => \rxd_reg1_reg_n_0_[1]\,
      O => \sfd_enable_i_5__0_n_0\
    );
sfd_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \sfd_enable_i_1__0_n_0\,
      Q => sfd_enable,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_rx_rate_adapt_64 is
  port (
    gmii_rx_dv_out : out STD_LOGIC;
    gmii_rx_er_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    sgmii_clk_en_reg : in STD_LOGIC;
    gmii_rx_dv_ch0 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_rx_er_ch0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_rx_rate_adapt_64 : entity is "qsgmii_1218_rx_rate_adapt";
end qsgmii_1218_qsgmii_1218_rx_rate_adapt_64;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_rx_rate_adapt_64 is
  signal muxsel : STD_LOGIC;
  signal muxsel_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_dv_aligned : STD_LOGIC;
  signal rx_dv_aligned_i_1_n_0 : STD_LOGIC;
  signal rx_dv_reg1 : STD_LOGIC;
  signal rx_dv_reg2 : STD_LOGIC;
  signal rx_er_aligned : STD_LOGIC;
  signal rx_er_aligned_0 : STD_LOGIC;
  signal rx_er_reg1 : STD_LOGIC;
  signal rx_er_reg2 : STD_LOGIC;
  signal rxd_aligned : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxd_aligned[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[7]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[3]\ : STD_LOGIC;
  signal rxd_reg2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sfd_enable : STD_LOGIC;
  signal sfd_enable0 : STD_LOGIC;
  signal sfd_enable_i_1_n_0 : STD_LOGIC;
  signal sfd_enable_i_2_n_0 : STD_LOGIC;
  signal sfd_enable_i_4_n_0 : STD_LOGIC;
  signal sfd_enable_i_5_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rx_dv_aligned_i_1 : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of rx_er_aligned_i_1 : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \rxd_aligned[0]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \rxd_aligned[1]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \rxd_aligned[3]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \rxd_aligned[4]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \rxd_aligned[5]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \rxd_aligned[6]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \rxd_aligned[7]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of sfd_enable_i_3 : label is "soft_lutpair357";
begin
gmii_rx_dv_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rx_dv_aligned,
      Q => gmii_rx_dv_out,
      R => reset_out
    );
gmii_rx_er_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rx_er_aligned,
      Q => gmii_rx_er_out,
      R => reset_out
    );
\gmii_rxd_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rxd_aligned(0),
      Q => Q(0),
      R => reset_out
    );
\gmii_rxd_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rxd_aligned(1),
      Q => Q(1),
      R => reset_out
    );
\gmii_rxd_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rxd_aligned(2),
      Q => Q(2),
      R => reset_out
    );
\gmii_rxd_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rxd_aligned(3),
      Q => Q(3),
      R => reset_out
    );
\gmii_rxd_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rxd_aligned(4),
      Q => Q(4),
      R => reset_out
    );
\gmii_rxd_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rxd_aligned(5),
      Q => Q(5),
      R => reset_out
    );
\gmii_rxd_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rxd_aligned(6),
      Q => Q(6),
      R => reset_out
    );
\gmii_rxd_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rxd_aligned(7),
      Q => Q(7),
      R => reset_out
    );
muxsel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCA8CC"
    )
        port map (
      I0 => sfd_enable_i_5_n_0,
      I1 => muxsel,
      I2 => sfd_enable_i_2_n_0,
      I3 => sfd_enable,
      I4 => sfd_enable_i_4_n_0,
      I5 => reset_out,
      O => muxsel_i_1_n_0
    );
muxsel_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => muxsel_i_1_n_0,
      Q => muxsel,
      R => '0'
    );
rx_dv_aligned_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => rx_dv_reg1,
      I1 => muxsel,
      I2 => rx_dv_reg2,
      O => rx_dv_aligned_i_1_n_0
    );
rx_dv_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rx_dv_aligned_i_1_n_0,
      Q => rx_dv_aligned,
      R => reset_out
    );
rx_dv_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => gmii_rx_dv_ch0,
      Q => rx_dv_reg1,
      R => reset_out
    );
rx_dv_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rx_dv_reg1,
      Q => rx_dv_reg2,
      R => reset_out
    );
rx_er_aligned_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => muxsel,
      I1 => rx_er_reg1,
      I2 => rx_er_reg2,
      O => rx_er_aligned_0
    );
rx_er_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rx_er_aligned_0,
      Q => rx_er_aligned,
      R => reset_out
    );
rx_er_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => gmii_rx_er_ch0,
      Q => rx_er_reg1,
      R => reset_out
    );
rx_er_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => rx_er_reg1,
      Q => rx_er_reg2,
      R => reset_out
    );
\rxd_aligned[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(4),
      I1 => muxsel,
      I2 => rxd_reg2(0),
      O => \rxd_aligned[0]_i_1_n_0\
    );
\rxd_aligned[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(5),
      I1 => muxsel,
      I2 => rxd_reg2(1),
      O => \rxd_aligned[1]_i_1_n_0\
    );
\rxd_aligned[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(6),
      I1 => muxsel,
      I2 => rxd_reg2(2),
      O => \rxd_aligned[2]_i_1_n_0\
    );
\rxd_aligned[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(7),
      I1 => muxsel,
      I2 => rxd_reg2(3),
      O => \rxd_aligned[3]_i_1_n_0\
    );
\rxd_aligned[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => muxsel,
      I2 => rxd_reg2(4),
      O => \rxd_aligned[4]_i_1_n_0\
    );
\rxd_aligned[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[1]\,
      I1 => muxsel,
      I2 => rxd_reg2(5),
      O => \rxd_aligned[5]_i_1_n_0\
    );
\rxd_aligned[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[2]\,
      I1 => muxsel,
      I2 => rxd_reg2(6),
      O => \rxd_aligned[6]_i_1_n_0\
    );
\rxd_aligned[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[3]\,
      I1 => muxsel,
      I2 => rxd_reg2(7),
      O => \rxd_aligned[7]_i_1_n_0\
    );
\rxd_aligned_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[0]_i_1_n_0\,
      Q => rxd_aligned(0),
      R => reset_out
    );
\rxd_aligned_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[1]_i_1_n_0\,
      Q => rxd_aligned(1),
      R => reset_out
    );
\rxd_aligned_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[2]_i_1_n_0\,
      Q => rxd_aligned(2),
      R => reset_out
    );
\rxd_aligned_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[3]_i_1_n_0\,
      Q => rxd_aligned(3),
      R => reset_out
    );
\rxd_aligned_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[4]_i_1_n_0\,
      Q => rxd_aligned(4),
      R => reset_out
    );
\rxd_aligned_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[5]_i_1_n_0\,
      Q => rxd_aligned(5),
      R => reset_out
    );
\rxd_aligned_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[6]_i_1_n_0\,
      Q => rxd_aligned(6),
      R => reset_out
    );
\rxd_aligned_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_aligned[7]_i_1_n_0\,
      Q => rxd_aligned(7),
      R => reset_out
    );
\rxd_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => D(0),
      Q => \rxd_reg1_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => D(1),
      Q => \rxd_reg1_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => D(2),
      Q => \rxd_reg1_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => D(3),
      Q => \rxd_reg1_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => D(4),
      Q => p_0_in(0),
      R => reset_out
    );
\rxd_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => D(5),
      Q => p_0_in(1),
      R => reset_out
    );
\rxd_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => D(6),
      Q => p_0_in(2),
      R => reset_out
    );
\rxd_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => D(7),
      Q => p_0_in(3),
      R => reset_out
    );
\rxd_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_reg1_reg_n_0_[0]\,
      Q => rxd_reg2(0),
      R => reset_out
    );
\rxd_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_reg1_reg_n_0_[1]\,
      Q => rxd_reg2(1),
      R => reset_out
    );
\rxd_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_reg1_reg_n_0_[2]\,
      Q => rxd_reg2(2),
      R => reset_out
    );
\rxd_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => \rxd_reg1_reg_n_0_[3]\,
      Q => rxd_reg2(3),
      R => reset_out
    );
\rxd_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => p_0_in(0),
      Q => rxd_reg2(4),
      R => reset_out
    );
\rxd_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => p_0_in(1),
      Q => rxd_reg2(5),
      R => reset_out
    );
\rxd_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => p_0_in(2),
      Q => rxd_reg2(6),
      R => reset_out
    );
\rxd_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => sgmii_clk_en_reg,
      D => p_0_in(3),
      Q => rxd_reg2(7),
      R => reset_out
    );
sfd_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFCCC0C8C0CC"
    )
        port map (
      I0 => sfd_enable_i_2_n_0,
      I1 => sfd_enable0,
      I2 => sgmii_clk_en_reg,
      I3 => sfd_enable_i_4_n_0,
      I4 => sfd_enable_i_5_n_0,
      I5 => sfd_enable,
      O => sfd_enable_i_1_n_0
    );
sfd_enable_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => D(0),
      I2 => D(1),
      I3 => D(3),
      I4 => D(2),
      O => sfd_enable_i_2_n_0
    );
sfd_enable_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gmii_rx_dv_ch0,
      I1 => rx_dv_reg1,
      O => sfd_enable0
    );
sfd_enable_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => sgmii_clk_en_reg,
      I3 => p_0_in(2),
      O => sfd_enable_i_4_n_0
    );
sfd_enable_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => \rxd_reg1_reg_n_0_[3]\,
      I2 => p_0_in(3),
      I3 => \rxd_reg1_reg_n_0_[2]\,
      I4 => \rxd_reg1_reg_n_0_[1]\,
      O => sfd_enable_i_5_n_0
    );
sfd_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sfd_enable_i_1_n_0,
      Q => sfd_enable,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block is
  port (
    data_out : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => rx_fsm_reset_done_int_reg,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_1 is
  port (
    reset_done : out STD_LOGIC;
    data_out : in STD_LOGIC;
    tx_fsm_reset_done_int_reg : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_1 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_1;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_1 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal gt0_txresetdone_out_sync : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => tx_fsm_reset_done_int_reg,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => gt0_txresetdone_out_sync,
      R => '0'
    );
qsgmii_1218_core_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gt0_txresetdone_out_sync,
      I1 => data_out,
      O => reset_done
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_10 is
  port (
    data_out : out STD_LOGIC;
    \cpllpd_wait_reg[95]\ : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_10 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_10;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_10 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \cpllpd_wait_reg[95]\,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_11 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wait_time_cnt_reg[7]\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[1]\ : in STD_LOGIC;
    rxresetdone_s3_reg : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]\ : in STD_LOGIC;
    time_out_2ms_reg : in STD_LOGIC;
    gt0_cplllock_out : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_11 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_11;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_11 is
  signal \FSM_sequential_rx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
\FSM_sequential_rx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF010F0101"
    )
        port map (
      I0 => \out\(0),
      I1 => \wait_time_cnt_reg[7]\,
      I2 => \FSM_sequential_rx_state_reg[1]\,
      I3 => \FSM_sequential_rx_state[3]_i_4_n_0\,
      I4 => rxresetdone_s3_reg,
      I5 => \FSM_sequential_rx_state_reg[3]\,
      O => E(0)
    );
\FSM_sequential_rx_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00000000"
    )
        port map (
      I0 => \^data_out\,
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => time_out_2ms_reg,
      I4 => \out\(0),
      I5 => \out\(1),
      O => \FSM_sequential_rx_state[3]_i_4_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_cplllock_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_12 is
  port (
    reset_time_out_reg : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_rx_state_reg[0]\ : out STD_LOGIC;
    mmcm_lock_reclocked_reg : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[1]\ : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_in : in STD_LOGIC;
    time_out_2ms_reg : in STD_LOGIC;
    reset_time_out_reg_1 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[2]\ : in STD_LOGIC;
    reset_time_out_reg_2 : in STD_LOGIC;
    time_out_1us_reg : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    data_out : in STD_LOGIC;
    time_out_100us_reg : in STD_LOGIC;
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_12 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_12;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_12 is
  signal \FSM_sequential_rx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal reset_time_out_i_2_n_0 : STD_LOGIC;
  signal reset_time_out_i_4_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_6\ : label is "soft_lutpair390";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute SOFT_HLUTNM of reset_time_out_i_4 : label is "soft_lutpair390";
begin
\FSM_sequential_rx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAABBAAAAAABB"
    )
        port map (
      I0 => \FSM_sequential_rx_state[0]_i_2_n_0\,
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(0),
      I5 => time_out_2ms_reg,
      O => D(0)
    );
\FSM_sequential_rx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F404F4F4F4F4F4"
    )
        port map (
      I0 => reset_time_out_reg_1,
      I1 => \FSM_sequential_rx_state_reg[1]_0\,
      I2 => \out\(3),
      I3 => \out\(0),
      I4 => \FSM_sequential_rx_state[3]_i_7_n_0\,
      I5 => \FSM_sequential_rx_state_reg[2]\,
      O => \FSM_sequential_rx_state[0]_i_2_n_0\
    );
\FSM_sequential_rx_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005F530F0F0000"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7_n_0\,
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => reset_time_out_reg_2,
      I4 => \out\(1),
      I5 => \out\(0),
      O => D(1)
    );
\FSM_sequential_rx_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1DFFFF000000FF"
    )
        port map (
      I0 => time_out_wait_bypass_s3,
      I1 => \out\(0),
      I2 => \FSM_sequential_rx_state[3]_i_7_n_0\,
      I3 => \FSM_sequential_rx_state_reg[1]_0\,
      I4 => \FSM_sequential_rx_state_reg[2]\,
      I5 => \out\(3),
      O => D(2)
    );
\FSM_sequential_rx_state[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A282A2A"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(1),
      I2 => data_valid_sync,
      I3 => \FSM_sequential_rx_state[3]_i_7_n_0\,
      I4 => \out\(0),
      O => \FSM_sequential_rx_state_reg[0]\
    );
\FSM_sequential_rx_state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => time_out_100us_reg,
      I1 => data_valid_sync,
      I2 => reset_time_out_reg_0,
      I3 => gt0_rxprbssel_in(0),
      I4 => gt0_rxprbssel_in(2),
      I5 => gt0_rxprbssel_in(1),
      O => \FSM_sequential_rx_state[3]_i_7_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg6_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_valid_sync,
      R => '0'
    );
\reset_time_out_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEFFFFEEFE0000"
    )
        port map (
      I0 => reset_time_out_i_2_n_0,
      I1 => mmcm_lock_reclocked_reg,
      I2 => reset_time_out_i_4_n_0,
      I3 => \FSM_sequential_rx_state_reg[0]_0\,
      I4 => \FSM_sequential_rx_state_reg[1]\,
      I5 => reset_time_out_reg_0,
      O => reset_time_out_reg
    );
reset_time_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"220022F3"
    )
        port map (
      I0 => data_valid_sync,
      I1 => \out\(1),
      I2 => data_out,
      I3 => \out\(3),
      I4 => \out\(2),
      O => reset_time_out_i_2_n_0
    );
reset_time_out_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out\(3),
      I1 => data_valid_sync,
      O => reset_time_out_i_4_n_0
    );
rx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => rx_fsm_reset_done_int,
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => rx_fsm_reset_done_int_i_3_n_0,
      I4 => data_in,
      O => rx_fsm_reset_done_int_reg
    );
rx_fsm_reset_done_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => time_out_1us_reg,
      I1 => data_valid_sync,
      I2 => reset_time_out_reg_0,
      I3 => \out\(2),
      I4 => \out\(0),
      O => rx_fsm_reset_done_int
    );
rx_fsm_reset_done_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030FF0000FFAA00"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7_n_0\,
      I1 => reset_time_out_reg_0,
      I2 => time_out_1us_reg,
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => data_valid_sync,
      O => rx_fsm_reset_done_int_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_13 is
  port (
    mmcm_lock_reclocked_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mmcm_lock_count_reg[4]\ : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_13 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_13;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_13 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '1',
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(2),
      I2 => Q(0),
      I3 => \mmcm_lock_count_reg[4]\,
      I4 => Q(1),
      I5 => mmcm_lock_i,
      O => mmcm_lock_reclocked_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_14 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_14 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_14;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_14 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_15 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_15 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_15;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_15 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_16 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_16 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_16;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_16 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_2 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_2 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_2;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_2 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_21 is
  port (
    data_out : out STD_LOGIC;
    speed_is_100_ch3 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_21 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_21;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_21 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_100_ch3,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_22 is
  port (
    data_out : out STD_LOGIC;
    speed_is_10_100_ch3 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_22 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_22;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_22 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_10_100_ch3,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_24 is
  port (
    data_out : out STD_LOGIC;
    speed_is_100_ch2 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_24 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_24;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_24 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_100_ch2,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_25 is
  port (
    data_out : out STD_LOGIC;
    speed_is_10_100_ch2 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_25 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_25;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_25 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_10_100_ch2,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_30 is
  port (
    data_out : out STD_LOGIC;
    speed_is_100_ch1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_30 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_30;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_30 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_100_ch1,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_31 is
  port (
    data_out : out STD_LOGIC;
    speed_is_10_100_ch1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_31 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_31;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_31 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_10_100_ch1,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_36 is
  port (
    data_out : out STD_LOGIC;
    speed_is_100_ch0 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_36 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_36;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_36 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_100_ch0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_37 is
  port (
    data_out : out STD_LOGIC;
    speed_is_10_100_ch0 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_37 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_37;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_37 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_10_100_ch0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_4 is
  port (
    data_out : out STD_LOGIC;
    \cpllpd_wait_reg[95]\ : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_4 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_4;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_4 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \cpllpd_wait_reg[95]\,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_47 is
  port (
    data_out : out STD_LOGIC;
    speed_is_100_ch3 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_47 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_47;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_47 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_100_ch3,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_48 is
  port (
    data_out : out STD_LOGIC;
    speed_is_10_100_ch3 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_48 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_48;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_48 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_10_100_ch3,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_5 is
  port (
    reset_time_out_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_time_out : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]\ : in STD_LOGIC;
    init_wait_done_reg : in STD_LOGIC;
    sel : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[1]\ : in STD_LOGIC;
    time_out_2ms_reg : in STD_LOGIC;
    txresetdone_s3_reg : in STD_LOGIC;
    pll_reset_asserted_reg : in STD_LOGIC;
    time_tlock_max_reg : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    gt0_cplllock_out : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_5 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_5;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_5 is
  signal \FSM_sequential_tx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal reset_time_out_0 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
\FSM_sequential_tx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333000074744477"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_3_n_0\,
      I1 => \out\(0),
      I2 => init_wait_done_reg,
      I3 => sel,
      I4 => \FSM_sequential_tx_state_reg[1]\,
      I5 => \out\(3),
      O => E(0)
    );
\FSM_sequential_tx_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2222222E"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_6_n_0\,
      I1 => \out\(1),
      I2 => cplllock_sync,
      I3 => \out\(2),
      I4 => time_out_2ms_reg,
      I5 => txresetdone_s3_reg,
      O => \FSM_sequential_tx_state[3]_i_3_n_0\
    );
\FSM_sequential_tx_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0FDDDDDDDD"
    )
        port map (
      I0 => pll_reset_asserted_reg,
      I1 => cplllock_sync,
      I2 => time_tlock_max_reg,
      I3 => reset_time_out,
      I4 => mmcm_lock_reclocked,
      I5 => \out\(2),
      O => \FSM_sequential_tx_state[3]_i_6_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_cplllock_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => cplllock_sync,
      R => '0'
    );
reset_time_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFAA202020AA"
    )
        port map (
      I0 => reset_time_out_0,
      I1 => \out\(3),
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => reset_time_out,
      O => reset_time_out_reg
    );
\reset_time_out_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1505"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(2),
      I2 => \out\(0),
      I3 => cplllock_sync,
      I4 => \FSM_sequential_tx_state_reg[3]\,
      O => reset_time_out_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_53 is
  port (
    data_out : out STD_LOGIC;
    speed_is_100_ch2 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_53 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_53;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_53 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_100_ch2,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_54 is
  port (
    data_out : out STD_LOGIC;
    speed_is_10_100_ch2 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_54 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_54;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_54 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_10_100_ch2,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_59 is
  port (
    data_out : out STD_LOGIC;
    speed_is_100_ch1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_59 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_59;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_59 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_100_ch1,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_6 is
  port (
    mmcm_lock_reclocked_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mmcm_lock_count_reg[4]\ : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_6 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_6;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_6 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '1',
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(2),
      I2 => Q(0),
      I3 => \mmcm_lock_count_reg[4]\,
      I4 => Q(1),
      I5 => mmcm_lock_i,
      O => mmcm_lock_reclocked_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_60 is
  port (
    data_out : out STD_LOGIC;
    speed_is_10_100_ch1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_60 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_60;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_60 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_10_100_ch1,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_65 is
  port (
    data_out : out STD_LOGIC;
    speed_is_100_ch0 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_65 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_65;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_65 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_100_ch0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_66 is
  port (
    data_out : out STD_LOGIC;
    speed_is_10_100_ch0 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_66 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_66;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_66 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_10_100_ch0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_7 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_7 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_7;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_7 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_8 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_8 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_8;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_8 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sync_block_9 is
  port (
    data_out : out STD_LOGIC;
    tx_fsm_reset_done_int_reg : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sync_block_9 : entity is "qsgmii_1218_sync_block";
end qsgmii_1218_qsgmii_1218_sync_block_9;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sync_block_9 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => tx_fsm_reset_done_int_reg,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_tx_rate_adapt is
  port (
    gmii_tx_en_ch3 : out STD_LOGIC;
    gmii_tx_er_ch3 : out STD_LOGIC;
    \TXD_REG1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_ch3_int1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_er_ch3_int1 : in STD_LOGIC;
    \gmii_txd_ch3_int1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_tx_rate_adapt : entity is "qsgmii_1218_tx_rate_adapt";
end qsgmii_1218_qsgmii_1218_tx_rate_adapt;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_tx_rate_adapt is
begin
gmii_tx_en_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_en_ch3_int1,
      Q => gmii_tx_en_ch3,
      R => reset_out
    );
gmii_tx_er_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_er_ch3_int1,
      Q => gmii_tx_er_ch3,
      R => reset_out
    );
\gmii_txd_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch3_int1_reg[7]\(0),
      Q => \TXD_REG1_reg[7]\(0),
      R => reset_out
    );
\gmii_txd_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch3_int1_reg[7]\(1),
      Q => \TXD_REG1_reg[7]\(1),
      R => reset_out
    );
\gmii_txd_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch3_int1_reg[7]\(2),
      Q => \TXD_REG1_reg[7]\(2),
      R => reset_out
    );
\gmii_txd_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch3_int1_reg[7]\(3),
      Q => \TXD_REG1_reg[7]\(3),
      R => reset_out
    );
\gmii_txd_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch3_int1_reg[7]\(4),
      Q => \TXD_REG1_reg[7]\(4),
      R => reset_out
    );
\gmii_txd_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch3_int1_reg[7]\(5),
      Q => \TXD_REG1_reg[7]\(5),
      R => reset_out
    );
\gmii_txd_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch3_int1_reg[7]\(6),
      Q => \TXD_REG1_reg[7]\(6),
      R => reset_out
    );
\gmii_txd_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch3_int1_reg[7]\(7),
      Q => \TXD_REG1_reg[7]\(7),
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_tx_rate_adapt_26 is
  port (
    gmii_tx_en_ch2 : out STD_LOGIC;
    gmii_tx_er_ch2 : out STD_LOGIC;
    \TXD_REG1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_ch2_int1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_er_ch2_int1 : in STD_LOGIC;
    \gmii_txd_ch2_int1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_tx_rate_adapt_26 : entity is "qsgmii_1218_tx_rate_adapt";
end qsgmii_1218_qsgmii_1218_tx_rate_adapt_26;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_tx_rate_adapt_26 is
begin
gmii_tx_en_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_en_ch2_int1,
      Q => gmii_tx_en_ch2,
      R => reset_out
    );
gmii_tx_er_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_er_ch2_int1,
      Q => gmii_tx_er_ch2,
      R => reset_out
    );
\gmii_txd_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch2_int1_reg[7]\(0),
      Q => \TXD_REG1_reg[7]\(0),
      R => reset_out
    );
\gmii_txd_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch2_int1_reg[7]\(1),
      Q => \TXD_REG1_reg[7]\(1),
      R => reset_out
    );
\gmii_txd_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch2_int1_reg[7]\(2),
      Q => \TXD_REG1_reg[7]\(2),
      R => reset_out
    );
\gmii_txd_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch2_int1_reg[7]\(3),
      Q => \TXD_REG1_reg[7]\(3),
      R => reset_out
    );
\gmii_txd_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch2_int1_reg[7]\(4),
      Q => \TXD_REG1_reg[7]\(4),
      R => reset_out
    );
\gmii_txd_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch2_int1_reg[7]\(5),
      Q => \TXD_REG1_reg[7]\(5),
      R => reset_out
    );
\gmii_txd_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch2_int1_reg[7]\(6),
      Q => \TXD_REG1_reg[7]\(6),
      R => reset_out
    );
\gmii_txd_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch2_int1_reg[7]\(7),
      Q => \TXD_REG1_reg[7]\(7),
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_tx_rate_adapt_32 is
  port (
    gmii_tx_en_ch1 : out STD_LOGIC;
    gmii_tx_er_ch1 : out STD_LOGIC;
    \TXD_REG1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_ch1_int1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_er_ch1_int1 : in STD_LOGIC;
    \gmii_txd_ch1_int1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_tx_rate_adapt_32 : entity is "qsgmii_1218_tx_rate_adapt";
end qsgmii_1218_qsgmii_1218_tx_rate_adapt_32;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_tx_rate_adapt_32 is
begin
gmii_tx_en_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_en_ch1_int1,
      Q => gmii_tx_en_ch1,
      R => reset_out
    );
gmii_tx_er_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_er_ch1_int1,
      Q => gmii_tx_er_ch1,
      R => reset_out
    );
\gmii_txd_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch1_int1_reg[7]\(0),
      Q => \TXD_REG1_reg[7]\(0),
      R => reset_out
    );
\gmii_txd_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch1_int1_reg[7]\(1),
      Q => \TXD_REG1_reg[7]\(1),
      R => reset_out
    );
\gmii_txd_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch1_int1_reg[7]\(2),
      Q => \TXD_REG1_reg[7]\(2),
      R => reset_out
    );
\gmii_txd_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch1_int1_reg[7]\(3),
      Q => \TXD_REG1_reg[7]\(3),
      R => reset_out
    );
\gmii_txd_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch1_int1_reg[7]\(4),
      Q => \TXD_REG1_reg[7]\(4),
      R => reset_out
    );
\gmii_txd_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch1_int1_reg[7]\(5),
      Q => \TXD_REG1_reg[7]\(5),
      R => reset_out
    );
\gmii_txd_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch1_int1_reg[7]\(6),
      Q => \TXD_REG1_reg[7]\(6),
      R => reset_out
    );
\gmii_txd_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch1_int1_reg[7]\(7),
      Q => \TXD_REG1_reg[7]\(7),
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_tx_rate_adapt_38 is
  port (
    gmii_tx_en_ch0 : out STD_LOGIC;
    gmii_tx_er_ch0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_ch0_int1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_er_ch0_int1 : in STD_LOGIC;
    \gmii_txd_ch0_int1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_tx_rate_adapt_38 : entity is "qsgmii_1218_tx_rate_adapt";
end qsgmii_1218_qsgmii_1218_tx_rate_adapt_38;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_tx_rate_adapt_38 is
begin
gmii_tx_en_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_en_ch0_int1,
      Q => gmii_tx_en_ch0,
      R => reset_out
    );
gmii_tx_er_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_er_ch0_int1,
      Q => gmii_tx_er_ch0,
      R => reset_out
    );
\gmii_txd_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch0_int1_reg[7]\(0),
      Q => Q(0),
      R => reset_out
    );
\gmii_txd_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch0_int1_reg[7]\(1),
      Q => Q(1),
      R => reset_out
    );
\gmii_txd_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch0_int1_reg[7]\(2),
      Q => Q(2),
      R => reset_out
    );
\gmii_txd_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch0_int1_reg[7]\(3),
      Q => Q(3),
      R => reset_out
    );
\gmii_txd_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch0_int1_reg[7]\(4),
      Q => Q(4),
      R => reset_out
    );
\gmii_txd_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch0_int1_reg[7]\(5),
      Q => Q(5),
      R => reset_out
    );
\gmii_txd_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch0_int1_reg[7]\(6),
      Q => Q(6),
      R => reset_out
    );
\gmii_txd_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_ch0_int1_reg[7]\(7),
      Q => Q(7),
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_AGGREGATOR is
  port (
    \^powerdown\ : out STD_LOGIC;
    enablealign : out STD_LOGIC;
    txcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    POWERDOWN : in STD_LOGIC;
    \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[2]\ : in STD_LOGIC;
    \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[2]_0\ : in STD_LOGIC;
    \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[2]_1\ : in STD_LOGIC;
    ENABLEALIGN_CH3 : in STD_LOGIC;
    ENABLEALIGN_CH0 : in STD_LOGIC;
    ENABLEALIGN_CH1 : in STD_LOGIC;
    ENABLEALIGN_CH2 : in STD_LOGIC;
    MGT_TX_RESET : in STD_LOGIC;
    userclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    TXDATA_CH3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_ROCKET_IO.TXCHARISK_reg\ : in STD_LOGIC;
    TXDATA_CH0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    TXDATA_CH2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    TXDATA_CH1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_AGGREGATOR : entity is "AGGREGATOR";
end qsgmii_1218_AGGREGATOR;

architecture STRUCTURE of qsgmii_1218_AGGREGATOR is
  signal \ENABLEALIGN0__0\ : STD_LOGIC;
  signal \POWERDOWN0__0\ : STD_LOGIC;
begin
ENABLEALIGN0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ENABLEALIGN_CH3,
      I1 => ENABLEALIGN_CH0,
      I2 => ENABLEALIGN_CH1,
      I3 => ENABLEALIGN_CH2,
      O => \ENABLEALIGN0__0\
    );
ENABLEALIGN_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \ENABLEALIGN0__0\,
      Q => enablealign,
      S => MGT_TX_RESET
    );
POWERDOWN0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => POWERDOWN,
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[2]\,
      I2 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[2]_0\,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[2]_1\,
      O => \POWERDOWN0__0\
    );
POWERDOWN_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \POWERDOWN0__0\,
      Q => \^powerdown\,
      R => MGT_TX_RESET
    );
\TXCHARISK_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => D(0),
      Q => txcharisk(0),
      R => MGT_TX_RESET
    );
\TXCHARISK_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => D(1),
      Q => txcharisk(1),
      R => MGT_TX_RESET
    );
\TXCHARISK_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => D(2),
      Q => txcharisk(2),
      R => MGT_TX_RESET
    );
\TXCHARISK_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => D(3),
      Q => txcharisk(3),
      R => MGT_TX_RESET
    );
\TXDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH0(0),
      Q => txdata(0),
      R => MGT_TX_RESET
    );
\TXDATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH1(2),
      Q => txdata(10),
      R => MGT_TX_RESET
    );
\TXDATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH1(3),
      Q => txdata(11),
      R => MGT_TX_RESET
    );
\TXDATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH1(4),
      Q => txdata(12),
      R => MGT_TX_RESET
    );
\TXDATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH1(5),
      Q => txdata(13),
      R => MGT_TX_RESET
    );
\TXDATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH1(6),
      Q => txdata(14),
      R => MGT_TX_RESET
    );
\TXDATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH1(7),
      Q => txdata(15),
      R => MGT_TX_RESET
    );
\TXDATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH2(0),
      Q => txdata(16),
      R => MGT_TX_RESET
    );
\TXDATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH2(1),
      Q => txdata(17),
      R => MGT_TX_RESET
    );
\TXDATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH2(2),
      Q => txdata(18),
      R => MGT_TX_RESET
    );
\TXDATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH2(3),
      Q => txdata(19),
      R => MGT_TX_RESET
    );
\TXDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH0(1),
      Q => txdata(1),
      R => MGT_TX_RESET
    );
\TXDATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH2(4),
      Q => txdata(20),
      R => MGT_TX_RESET
    );
\TXDATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH2(5),
      Q => txdata(21),
      R => MGT_TX_RESET
    );
\TXDATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH2(6),
      Q => txdata(22),
      R => MGT_TX_RESET
    );
\TXDATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH2(7),
      Q => txdata(23),
      R => MGT_TX_RESET
    );
\TXDATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH3(0),
      Q => txdata(24),
      R => MGT_TX_RESET
    );
\TXDATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH3(1),
      Q => txdata(25),
      R => MGT_TX_RESET
    );
\TXDATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH3(2),
      Q => txdata(26),
      R => MGT_TX_RESET
    );
\TXDATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH3(3),
      Q => txdata(27),
      R => MGT_TX_RESET
    );
\TXDATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH3(4),
      Q => txdata(28),
      R => MGT_TX_RESET
    );
\TXDATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH3(5),
      Q => txdata(29),
      R => MGT_TX_RESET
    );
\TXDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH0(2),
      Q => txdata(2),
      R => MGT_TX_RESET
    );
\TXDATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH3(6),
      Q => txdata(30),
      R => MGT_TX_RESET
    );
\TXDATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH3(7),
      Q => txdata(31),
      R => MGT_TX_RESET
    );
\TXDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH0(3),
      Q => txdata(3),
      R => MGT_TX_RESET
    );
\TXDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH0(4),
      Q => txdata(4),
      R => MGT_TX_RESET
    );
\TXDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH0(5),
      Q => txdata(5),
      R => MGT_TX_RESET
    );
\TXDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH0(6),
      Q => txdata(6),
      R => MGT_TX_RESET
    );
\TXDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_ROCKET_IO.TXCHARISK_reg\,
      Q => txdata(7),
      R => MGT_TX_RESET
    );
\TXDATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH1(0),
      Q => txdata(8),
      R => MGT_TX_RESET
    );
\TXDATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH1(1),
      Q => txdata(9),
      R => MGT_TX_RESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_ALIGNER is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \WR_DATA_REG1_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \WR_DATA_REG1_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \WR_DATA_REG1_reg[7]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    RESET_OUT : in STD_LOGIC;
    rxchariscomma : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrecclk : in STD_LOGIC;
    rxdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rxcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxnotintable : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_ALIGNER : entity is "ALIGNER";
end qsgmii_1218_ALIGNER;

architecture STRUCTURE of qsgmii_1218_ALIGNER is
  signal ALIGN_SEL1 : STD_LOGIC;
  signal ALIGN_SEL12_out : STD_LOGIC;
  signal ALIGN_SEL15_out : STD_LOGIC;
  signal ALIGN_SEL17_out : STD_LOGIC;
  signal ALIGN_SEL_REG : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ALIGN_SEL_REG[0]_i_1_n_0\ : STD_LOGIC;
  signal \ALIGN_SEL_REG[1]_i_1_n_0\ : STD_LOGIC;
  signal \ALIGN_SEL_REG[1]_i_2_n_0\ : STD_LOGIC;
  signal \ALIGN_SEL_REG[1]_i_3_n_0\ : STD_LOGIC;
  signal \ALIGN_SEL_REG[1]_i_4_n_0\ : STD_LOGIC;
  signal \ALIGN_SEL_REG[1]_i_5_n_0\ : STD_LOGIC;
  signal \ALIGN_SEL_REG[1]_i_6_n_0\ : STD_LOGIC;
  signal \ALIGN_SEL_REG[1]_i_7_n_0\ : STD_LOGIC;
  signal \ALIGN_SEL_REG[1]_i_8_n_0\ : STD_LOGIC;
  signal \ALIGN_SEL_REG[1]_i_9_n_0\ : STD_LOGIC;
  signal \RXCHARISCOMMA_ALIGNED[0]_i_1_n_0\ : STD_LOGIC;
  signal \RXCHARISCOMMA_ALIGNED[1]_i_1_n_0\ : STD_LOGIC;
  signal \RXCHARISCOMMA_ALIGNED[2]_i_1_n_0\ : STD_LOGIC;
  signal \RXCHARISCOMMA_ALIGNED[3]_i_1_n_0\ : STD_LOGIC;
  signal RXCHARISCOMMA_REG : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \RXCHARISK_ALIGNED[0]_i_1_n_0\ : STD_LOGIC;
  signal \RXCHARISK_ALIGNED[1]_i_1_n_0\ : STD_LOGIC;
  signal \RXCHARISK_ALIGNED[2]_i_1_n_0\ : STD_LOGIC;
  signal \RXCHARISK_ALIGNED[3]_i_1_n_0\ : STD_LOGIC;
  signal \RXCHARISK_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[0]_i_2_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[0]_i_3_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[0]_i_4_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[0]_i_5_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[1]_i_2_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[1]_i_3_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[1]_i_4_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[1]_i_5_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[2]_i_2_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[3]_i_2_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[4]_i_2_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[5]_i_2_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[6]_i_2_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[6]_i_3_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[6]_i_4_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[6]_i_5_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[7]_i_2_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[7]_i_3_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[7]_i_4_n_0\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[16]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[17]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[18]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[19]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[1]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[20]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[21]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[22]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[23]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[24]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[25]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[26]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[27]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[28]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[29]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[30]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[31]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[5]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[6]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[7]\ : STD_LOGIC;
  signal \RXNOTINTABLE_ALIGNED[0]_i_1_n_0\ : STD_LOGIC;
  signal \RXNOTINTABLE_ALIGNED[1]_i_1_n_0\ : STD_LOGIC;
  signal \RXNOTINTABLE_ALIGNED[2]_i_1_n_0\ : STD_LOGIC;
  signal \RXNOTINTABLE_ALIGNED[3]_i_1_n_0\ : STD_LOGIC;
  signal RXNOTINTABLE_REG : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ALIGN_SEL_REG[0]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ALIGN_SEL_REG[0]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ALIGN_SEL_REG[0]_i_4\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ALIGN_SEL_REG[1]_i_5\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ALIGN_SEL_REG[1]_i_8\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \RXDATA_ALIGNED[0]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \RXDATA_ALIGNED[0]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \RXDATA_ALIGNED[0]_i_4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \RXDATA_ALIGNED[0]_i_5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \RXDATA_ALIGNED[1]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \RXDATA_ALIGNED[1]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \RXDATA_ALIGNED[1]_i_4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \RXDATA_ALIGNED[1]_i_5\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \RXDATA_ALIGNED[6]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \RXDATA_ALIGNED[6]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \RXDATA_ALIGNED[6]_i_4\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \RXDATA_ALIGNED[6]_i_5\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \RXDATA_ALIGNED[7]_i_4\ : label is "soft_lutpair0";
begin
\ALIGN_SEL_REG[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF000E"
    )
        port map (
      I0 => ALIGN_SEL1,
      I1 => ALIGN_SEL_REG(0),
      I2 => ALIGN_SEL12_out,
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \ALIGN_SEL_REG[0]_i_1_n_0\
    );
\ALIGN_SEL_REG[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \ALIGN_SEL_REG[1]_i_6_n_0\,
      I1 => p_1_in,
      I2 => \RXDATA_REG_reg_n_0_[24]\,
      I3 => \RXDATA_REG_reg_n_0_[25]\,
      O => ALIGN_SEL1
    );
\ALIGN_SEL_REG[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \ALIGN_SEL_REG[1]_i_4_n_0\,
      I1 => p_1_in1_in,
      I2 => \RXDATA_REG_reg_n_0_[16]\,
      I3 => \RXDATA_REG_reg_n_0_[17]\,
      O => ALIGN_SEL12_out
    );
\ALIGN_SEL_REG[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \ALIGN_SEL_REG[1]_i_9_n_0\,
      I1 => \RXCHARISK_REG_reg_n_0_[0]\,
      I2 => \RXDATA_REG_reg_n_0_[0]\,
      I3 => \RXDATA_REG_reg_n_0_[1]\,
      O => ALIGN_SEL17_out
    );
\ALIGN_SEL_REG[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \ALIGN_SEL_REG[1]_i_7_n_0\,
      I1 => p_1_in4_in,
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => ALIGN_SEL15_out
    );
\ALIGN_SEL_REG[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \ALIGN_SEL_REG[1]_i_2_n_0\,
      I1 => \ALIGN_SEL_REG[1]_i_3_n_0\,
      I2 => ALIGN_SEL_REG(1),
      O => \ALIGN_SEL_REG[1]_i_1_n_0\
    );
\ALIGN_SEL_REG[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF100010001000"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[17]\,
      I1 => \RXDATA_REG_reg_n_0_[16]\,
      I2 => p_1_in1_in,
      I3 => \ALIGN_SEL_REG[1]_i_4_n_0\,
      I4 => \ALIGN_SEL_REG[1]_i_5_n_0\,
      I5 => \ALIGN_SEL_REG[1]_i_6_n_0\,
      O => \ALIGN_SEL_REG[1]_i_2_n_0\
    );
\ALIGN_SEL_REG[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF100010001000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_1_in4_in,
      I3 => \ALIGN_SEL_REG[1]_i_7_n_0\,
      I4 => \ALIGN_SEL_REG[1]_i_8_n_0\,
      I5 => \ALIGN_SEL_REG[1]_i_9_n_0\,
      O => \ALIGN_SEL_REG[1]_i_3_n_0\
    );
\ALIGN_SEL_REG[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[18]\,
      I1 => \RXDATA_REG_reg_n_0_[19]\,
      I2 => \RXDATA_REG_reg_n_0_[20]\,
      I3 => \RXDATA_REG_reg_n_0_[21]\,
      I4 => \RXDATA_REG_reg_n_0_[23]\,
      I5 => \RXDATA_REG_reg_n_0_[22]\,
      O => \ALIGN_SEL_REG[1]_i_4_n_0\
    );
\ALIGN_SEL_REG[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[25]\,
      I1 => \RXDATA_REG_reg_n_0_[24]\,
      I2 => p_1_in,
      O => \ALIGN_SEL_REG[1]_i_5_n_0\
    );
\ALIGN_SEL_REG[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[26]\,
      I1 => \RXDATA_REG_reg_n_0_[27]\,
      I2 => \RXDATA_REG_reg_n_0_[28]\,
      I3 => \RXDATA_REG_reg_n_0_[29]\,
      I4 => \RXDATA_REG_reg_n_0_[31]\,
      I5 => \RXDATA_REG_reg_n_0_[30]\,
      O => \ALIGN_SEL_REG[1]_i_6_n_0\
    );
\ALIGN_SEL_REG[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      I3 => p_0_in(5),
      I4 => p_0_in(7),
      I5 => p_0_in(6),
      O => \ALIGN_SEL_REG[1]_i_7_n_0\
    );
\ALIGN_SEL_REG[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[1]\,
      I1 => \RXDATA_REG_reg_n_0_[0]\,
      I2 => \RXCHARISK_REG_reg_n_0_[0]\,
      O => \ALIGN_SEL_REG[1]_i_8_n_0\
    );
\ALIGN_SEL_REG[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[2]\,
      I1 => \RXDATA_REG_reg_n_0_[3]\,
      I2 => \RXDATA_REG_reg_n_0_[4]\,
      I3 => \RXDATA_REG_reg_n_0_[5]\,
      I4 => \RXDATA_REG_reg_n_0_[7]\,
      I5 => \RXDATA_REG_reg_n_0_[6]\,
      O => \ALIGN_SEL_REG[1]_i_9_n_0\
    );
\ALIGN_SEL_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \ALIGN_SEL_REG[0]_i_1_n_0\,
      Q => ALIGN_SEL_REG(0),
      R => RESET_OUT
    );
\ALIGN_SEL_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \ALIGN_SEL_REG[1]_i_1_n_0\,
      Q => ALIGN_SEL_REG(1),
      R => RESET_OUT
    );
\RXCHARISCOMMA_ALIGNED[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => RXCHARISCOMMA_REG(2),
      I1 => RXCHARISCOMMA_REG(1),
      I2 => RXCHARISCOMMA_REG(0),
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => RXCHARISCOMMA_REG(3),
      O => \RXCHARISCOMMA_ALIGNED[0]_i_1_n_0\
    );
\RXCHARISCOMMA_ALIGNED[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => RXCHARISCOMMA_REG(3),
      I1 => RXCHARISCOMMA_REG(2),
      I2 => RXCHARISCOMMA_REG(1),
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxchariscomma(0),
      O => \RXCHARISCOMMA_ALIGNED[1]_i_1_n_0\
    );
\RXCHARISCOMMA_ALIGNED[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => rxchariscomma(0),
      I1 => RXCHARISCOMMA_REG(3),
      I2 => RXCHARISCOMMA_REG(2),
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxchariscomma(1),
      O => \RXCHARISCOMMA_ALIGNED[2]_i_1_n_0\
    );
\RXCHARISCOMMA_ALIGNED[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => rxchariscomma(1),
      I1 => rxchariscomma(0),
      I2 => RXCHARISCOMMA_REG(3),
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxchariscomma(2),
      O => \RXCHARISCOMMA_ALIGNED[3]_i_1_n_0\
    );
\RXCHARISCOMMA_ALIGNED_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXCHARISCOMMA_ALIGNED[0]_i_1_n_0\,
      Q => Q(0),
      R => RESET_OUT
    );
\RXCHARISCOMMA_ALIGNED_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXCHARISCOMMA_ALIGNED[1]_i_1_n_0\,
      Q => Q(1),
      R => RESET_OUT
    );
\RXCHARISCOMMA_ALIGNED_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXCHARISCOMMA_ALIGNED[2]_i_1_n_0\,
      Q => Q(2),
      R => RESET_OUT
    );
\RXCHARISCOMMA_ALIGNED_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXCHARISCOMMA_ALIGNED[3]_i_1_n_0\,
      Q => Q(3),
      R => RESET_OUT
    );
\RXCHARISCOMMA_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxchariscomma(0),
      Q => RXCHARISCOMMA_REG(0),
      R => RESET_OUT
    );
\RXCHARISCOMMA_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxchariscomma(1),
      Q => RXCHARISCOMMA_REG(1),
      R => RESET_OUT
    );
\RXCHARISCOMMA_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxchariscomma(2),
      Q => RXCHARISCOMMA_REG(2),
      R => RESET_OUT
    );
\RXCHARISCOMMA_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxchariscomma(3),
      Q => RXCHARISCOMMA_REG(3),
      R => RESET_OUT
    );
\RXCHARISK_ALIGNED[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => p_1_in1_in,
      I1 => p_1_in4_in,
      I2 => \RXCHARISK_REG_reg_n_0_[0]\,
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => p_1_in,
      O => \RXCHARISK_ALIGNED[0]_i_1_n_0\
    );
\RXCHARISK_ALIGNED[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => p_1_in,
      I1 => p_1_in1_in,
      I2 => p_1_in4_in,
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxcharisk(0),
      O => \RXCHARISK_ALIGNED[1]_i_1_n_0\
    );
\RXCHARISK_ALIGNED[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => rxcharisk(0),
      I1 => p_1_in,
      I2 => p_1_in1_in,
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxcharisk(1),
      O => \RXCHARISK_ALIGNED[2]_i_1_n_0\
    );
\RXCHARISK_ALIGNED[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => rxcharisk(1),
      I1 => rxcharisk(0),
      I2 => p_1_in,
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxcharisk(2),
      O => \RXCHARISK_ALIGNED[3]_i_1_n_0\
    );
\RXCHARISK_ALIGNED_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXCHARISK_ALIGNED[0]_i_1_n_0\,
      Q => \WR_DATA_REG1_reg[11]\(0),
      R => RESET_OUT
    );
\RXCHARISK_ALIGNED_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXCHARISK_ALIGNED[1]_i_1_n_0\,
      Q => \WR_DATA_REG1_reg[11]\(1),
      R => RESET_OUT
    );
\RXCHARISK_ALIGNED_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXCHARISK_ALIGNED[2]_i_1_n_0\,
      Q => \WR_DATA_REG1_reg[11]\(2),
      R => RESET_OUT
    );
\RXCHARISK_ALIGNED_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXCHARISK_ALIGNED[3]_i_1_n_0\,
      Q => \WR_DATA_REG1_reg[11]\(3),
      R => RESET_OUT
    );
\RXCHARISK_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxcharisk(0),
      Q => \RXCHARISK_REG_reg_n_0_[0]\,
      R => RESET_OUT
    );
\RXCHARISK_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxcharisk(1),
      Q => p_1_in4_in,
      R => RESET_OUT
    );
\RXCHARISK_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxcharisk(2),
      Q => p_1_in1_in,
      R => RESET_OUT
    );
\RXCHARISK_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxcharisk(3),
      Q => p_1_in,
      R => RESET_OUT
    );
\RXDATA_ALIGNED[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => \RXDATA_ALIGNED[0]_i_2_n_0\,
      I1 => \RXDATA_ALIGNED[0]_i_3_n_0\,
      I2 => \RXDATA_ALIGNED[0]_i_4_n_0\,
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => \RXDATA_ALIGNED[0]_i_5_n_0\,
      O => \p_0_in__0\(0)
    );
\RXDATA_ALIGNED[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[16]\,
      I1 => \ALIGN_SEL_REG[1]_i_2_n_0\,
      I2 => \ALIGN_SEL_REG[1]_i_3_n_0\,
      O => \RXDATA_ALIGNED[0]_i_2_n_0\
    );
\RXDATA_ALIGNED[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \ALIGN_SEL_REG[1]_i_2_n_0\,
      I2 => \ALIGN_SEL_REG[1]_i_3_n_0\,
      O => \RXDATA_ALIGNED[0]_i_3_n_0\
    );
\RXDATA_ALIGNED[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[0]\,
      I1 => \ALIGN_SEL_REG[1]_i_2_n_0\,
      I2 => \ALIGN_SEL_REG[1]_i_3_n_0\,
      O => \RXDATA_ALIGNED[0]_i_4_n_0\
    );
\RXDATA_ALIGNED[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[24]\,
      I1 => \ALIGN_SEL_REG[1]_i_2_n_0\,
      I2 => \ALIGN_SEL_REG[1]_i_3_n_0\,
      O => \RXDATA_ALIGNED[0]_i_5_n_0\
    );
\RXDATA_ALIGNED[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[26]\,
      I1 => \RXDATA_REG_reg_n_0_[18]\,
      I2 => p_0_in(2),
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxdata(2),
      O => \p_0_in__0\(10)
    );
\RXDATA_ALIGNED[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[27]\,
      I1 => \RXDATA_REG_reg_n_0_[19]\,
      I2 => p_0_in(3),
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxdata(3),
      O => \p_0_in__0\(11)
    );
\RXDATA_ALIGNED[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[28]\,
      I1 => \RXDATA_REG_reg_n_0_[20]\,
      I2 => p_0_in(4),
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxdata(4),
      O => \p_0_in__0\(12)
    );
\RXDATA_ALIGNED[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[29]\,
      I1 => \RXDATA_REG_reg_n_0_[21]\,
      I2 => p_0_in(5),
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxdata(5),
      O => \p_0_in__0\(13)
    );
\RXDATA_ALIGNED[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[30]\,
      I1 => \RXDATA_REG_reg_n_0_[22]\,
      I2 => p_0_in(6),
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxdata(6),
      O => \p_0_in__0\(14)
    );
\RXDATA_ALIGNED[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[31]\,
      I1 => \RXDATA_REG_reg_n_0_[23]\,
      I2 => p_0_in(7),
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxdata(7),
      O => \p_0_in__0\(15)
    );
\RXDATA_ALIGNED[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => rxdata(0),
      I1 => \RXDATA_REG_reg_n_0_[24]\,
      I2 => \RXDATA_REG_reg_n_0_[16]\,
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxdata(8),
      O => \p_0_in__0\(16)
    );
\RXDATA_ALIGNED[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => rxdata(1),
      I1 => \RXDATA_REG_reg_n_0_[25]\,
      I2 => \RXDATA_REG_reg_n_0_[17]\,
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxdata(9),
      O => \p_0_in__0\(17)
    );
\RXDATA_ALIGNED[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => rxdata(2),
      I1 => \RXDATA_REG_reg_n_0_[26]\,
      I2 => \RXDATA_REG_reg_n_0_[18]\,
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxdata(10),
      O => \p_0_in__0\(18)
    );
\RXDATA_ALIGNED[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => rxdata(3),
      I1 => \RXDATA_REG_reg_n_0_[27]\,
      I2 => \RXDATA_REG_reg_n_0_[19]\,
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxdata(11),
      O => \p_0_in__0\(19)
    );
\RXDATA_ALIGNED[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => \RXDATA_ALIGNED[1]_i_2_n_0\,
      I1 => \RXDATA_ALIGNED[1]_i_3_n_0\,
      I2 => \RXDATA_ALIGNED[1]_i_4_n_0\,
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => \RXDATA_ALIGNED[1]_i_5_n_0\,
      O => \p_0_in__0\(1)
    );
\RXDATA_ALIGNED[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[17]\,
      I1 => \ALIGN_SEL_REG[1]_i_2_n_0\,
      I2 => \ALIGN_SEL_REG[1]_i_3_n_0\,
      O => \RXDATA_ALIGNED[1]_i_2_n_0\
    );
\RXDATA_ALIGNED[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \ALIGN_SEL_REG[1]_i_2_n_0\,
      I2 => \ALIGN_SEL_REG[1]_i_3_n_0\,
      O => \RXDATA_ALIGNED[1]_i_3_n_0\
    );
\RXDATA_ALIGNED[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[1]\,
      I1 => \ALIGN_SEL_REG[1]_i_2_n_0\,
      I2 => \ALIGN_SEL_REG[1]_i_3_n_0\,
      O => \RXDATA_ALIGNED[1]_i_4_n_0\
    );
\RXDATA_ALIGNED[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[25]\,
      I1 => \ALIGN_SEL_REG[1]_i_2_n_0\,
      I2 => \ALIGN_SEL_REG[1]_i_3_n_0\,
      O => \RXDATA_ALIGNED[1]_i_5_n_0\
    );
\RXDATA_ALIGNED[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => rxdata(4),
      I1 => \RXDATA_REG_reg_n_0_[28]\,
      I2 => \RXDATA_REG_reg_n_0_[20]\,
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxdata(12),
      O => \p_0_in__0\(20)
    );
\RXDATA_ALIGNED[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => rxdata(5),
      I1 => \RXDATA_REG_reg_n_0_[29]\,
      I2 => \RXDATA_REG_reg_n_0_[21]\,
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxdata(13),
      O => \p_0_in__0\(21)
    );
\RXDATA_ALIGNED[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => rxdata(6),
      I1 => \RXDATA_REG_reg_n_0_[30]\,
      I2 => \RXDATA_REG_reg_n_0_[22]\,
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxdata(14),
      O => \p_0_in__0\(22)
    );
\RXDATA_ALIGNED[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => rxdata(7),
      I1 => \RXDATA_REG_reg_n_0_[31]\,
      I2 => \RXDATA_REG_reg_n_0_[23]\,
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxdata(15),
      O => \p_0_in__0\(23)
    );
\RXDATA_ALIGNED[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => rxdata(8),
      I1 => rxdata(0),
      I2 => \RXDATA_REG_reg_n_0_[24]\,
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxdata(16),
      O => \p_0_in__0\(24)
    );
\RXDATA_ALIGNED[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => rxdata(9),
      I1 => rxdata(1),
      I2 => \RXDATA_REG_reg_n_0_[25]\,
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxdata(17),
      O => \p_0_in__0\(25)
    );
\RXDATA_ALIGNED[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => rxdata(10),
      I1 => rxdata(2),
      I2 => \RXDATA_REG_reg_n_0_[26]\,
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxdata(18),
      O => \p_0_in__0\(26)
    );
\RXDATA_ALIGNED[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => rxdata(11),
      I1 => rxdata(3),
      I2 => \RXDATA_REG_reg_n_0_[27]\,
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxdata(19),
      O => \p_0_in__0\(27)
    );
\RXDATA_ALIGNED[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => rxdata(12),
      I1 => rxdata(4),
      I2 => \RXDATA_REG_reg_n_0_[28]\,
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxdata(20),
      O => \p_0_in__0\(28)
    );
\RXDATA_ALIGNED[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => rxdata(13),
      I1 => rxdata(5),
      I2 => \RXDATA_REG_reg_n_0_[29]\,
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxdata(21),
      O => \p_0_in__0\(29)
    );
\RXDATA_ALIGNED[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFCECFCEFCCECCC"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[26]\,
      I1 => \RXDATA_ALIGNED[2]_i_2_n_0\,
      I2 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I3 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I4 => p_0_in(2),
      I5 => \RXDATA_REG_reg_n_0_[18]\,
      O => \p_0_in__0\(2)
    );
\RXDATA_ALIGNED[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFFFCFFFE"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[2]\,
      I1 => ALIGN_SEL17_out,
      I2 => ALIGN_SEL15_out,
      I3 => \ALIGN_SEL_REG[1]_i_2_n_0\,
      I4 => \RXDATA_ALIGNED[7]_i_3_n_0\,
      I5 => ALIGN_SEL_REG(1),
      O => \RXDATA_ALIGNED[2]_i_2_n_0\
    );
\RXDATA_ALIGNED[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => rxdata(14),
      I1 => rxdata(6),
      I2 => \RXDATA_REG_reg_n_0_[30]\,
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxdata(22),
      O => \p_0_in__0\(30)
    );
\RXDATA_ALIGNED[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => rxdata(15),
      I1 => rxdata(7),
      I2 => \RXDATA_REG_reg_n_0_[31]\,
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxdata(23),
      O => \p_0_in__0\(31)
    );
\RXDATA_ALIGNED[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFCECFCEFCCECCC"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[27]\,
      I1 => \RXDATA_ALIGNED[3]_i_2_n_0\,
      I2 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I3 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I4 => p_0_in(3),
      I5 => \RXDATA_REG_reg_n_0_[19]\,
      O => \p_0_in__0\(3)
    );
\RXDATA_ALIGNED[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFFFCFFFE"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[3]\,
      I1 => ALIGN_SEL17_out,
      I2 => ALIGN_SEL15_out,
      I3 => \ALIGN_SEL_REG[1]_i_2_n_0\,
      I4 => \RXDATA_ALIGNED[7]_i_3_n_0\,
      I5 => ALIGN_SEL_REG(1),
      O => \RXDATA_ALIGNED[3]_i_2_n_0\
    );
\RXDATA_ALIGNED[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFCECFCEFCCECCC"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[28]\,
      I1 => \RXDATA_ALIGNED[4]_i_2_n_0\,
      I2 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I3 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I4 => p_0_in(4),
      I5 => \RXDATA_REG_reg_n_0_[20]\,
      O => \p_0_in__0\(4)
    );
\RXDATA_ALIGNED[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFFFCFFFE"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[4]\,
      I1 => ALIGN_SEL17_out,
      I2 => ALIGN_SEL15_out,
      I3 => \ALIGN_SEL_REG[1]_i_2_n_0\,
      I4 => \RXDATA_ALIGNED[7]_i_3_n_0\,
      I5 => ALIGN_SEL_REG(1),
      O => \RXDATA_ALIGNED[4]_i_2_n_0\
    );
\RXDATA_ALIGNED[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFCECFCEFCCECCC"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[29]\,
      I1 => \RXDATA_ALIGNED[5]_i_2_n_0\,
      I2 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I3 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I4 => p_0_in(5),
      I5 => \RXDATA_REG_reg_n_0_[21]\,
      O => \p_0_in__0\(5)
    );
\RXDATA_ALIGNED[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFFFCFFFE"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[5]\,
      I1 => ALIGN_SEL17_out,
      I2 => ALIGN_SEL15_out,
      I3 => \ALIGN_SEL_REG[1]_i_2_n_0\,
      I4 => \RXDATA_ALIGNED[7]_i_3_n_0\,
      I5 => ALIGN_SEL_REG(1),
      O => \RXDATA_ALIGNED[5]_i_2_n_0\
    );
\RXDATA_ALIGNED[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => \RXDATA_ALIGNED[6]_i_2_n_0\,
      I1 => \RXDATA_ALIGNED[6]_i_3_n_0\,
      I2 => \RXDATA_ALIGNED[6]_i_4_n_0\,
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => \RXDATA_ALIGNED[6]_i_5_n_0\,
      O => \p_0_in__0\(6)
    );
\RXDATA_ALIGNED[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[22]\,
      I1 => \ALIGN_SEL_REG[1]_i_2_n_0\,
      I2 => \ALIGN_SEL_REG[1]_i_3_n_0\,
      O => \RXDATA_ALIGNED[6]_i_2_n_0\
    );
\RXDATA_ALIGNED[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_0_in(6),
      I1 => \ALIGN_SEL_REG[1]_i_2_n_0\,
      I2 => \ALIGN_SEL_REG[1]_i_3_n_0\,
      O => \RXDATA_ALIGNED[6]_i_3_n_0\
    );
\RXDATA_ALIGNED[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[6]\,
      I1 => \ALIGN_SEL_REG[1]_i_2_n_0\,
      I2 => \ALIGN_SEL_REG[1]_i_3_n_0\,
      O => \RXDATA_ALIGNED[6]_i_4_n_0\
    );
\RXDATA_ALIGNED[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[30]\,
      I1 => \ALIGN_SEL_REG[1]_i_2_n_0\,
      I2 => \ALIGN_SEL_REG[1]_i_3_n_0\,
      O => \RXDATA_ALIGNED[6]_i_5_n_0\
    );
\RXDATA_ALIGNED[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFCECFCEFCCECCC"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[31]\,
      I1 => \RXDATA_ALIGNED[7]_i_2_n_0\,
      I2 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I3 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I4 => p_0_in(7),
      I5 => \RXDATA_REG_reg_n_0_[23]\,
      O => \p_0_in__0\(7)
    );
\RXDATA_ALIGNED[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFFFCFFFE"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[7]\,
      I1 => ALIGN_SEL17_out,
      I2 => ALIGN_SEL15_out,
      I3 => \ALIGN_SEL_REG[1]_i_2_n_0\,
      I4 => \RXDATA_ALIGNED[7]_i_3_n_0\,
      I5 => ALIGN_SEL_REG(1),
      O => \RXDATA_ALIGNED[7]_i_2_n_0\
    );
\RXDATA_ALIGNED[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F8F8F8"
    )
        port map (
      I0 => \ALIGN_SEL_REG[1]_i_6_n_0\,
      I1 => \ALIGN_SEL_REG[1]_i_5_n_0\,
      I2 => ALIGN_SEL_REG(0),
      I3 => \RXDATA_ALIGNED[7]_i_4_n_0\,
      I4 => \ALIGN_SEL_REG[1]_i_4_n_0\,
      O => \RXDATA_ALIGNED[7]_i_3_n_0\
    );
\RXDATA_ALIGNED[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[17]\,
      I1 => \RXDATA_REG_reg_n_0_[16]\,
      I2 => p_1_in1_in,
      O => \RXDATA_ALIGNED[7]_i_4_n_0\
    );
\RXDATA_ALIGNED[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[24]\,
      I1 => \RXDATA_REG_reg_n_0_[16]\,
      I2 => p_0_in(0),
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxdata(0),
      O => \p_0_in__0\(8)
    );
\RXDATA_ALIGNED[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[25]\,
      I1 => \RXDATA_REG_reg_n_0_[17]\,
      I2 => p_0_in(1),
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxdata(1),
      O => \p_0_in__0\(9)
    );
\RXDATA_ALIGNED_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \WR_DATA_REG1_reg[7]\(0),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(10),
      Q => \WR_DATA_REG1_reg[7]\(10),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(11),
      Q => \WR_DATA_REG1_reg[7]\(11),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(12),
      Q => \WR_DATA_REG1_reg[7]\(12),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(13),
      Q => \WR_DATA_REG1_reg[7]\(13),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(14),
      Q => \WR_DATA_REG1_reg[7]\(14),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(15),
      Q => \WR_DATA_REG1_reg[7]\(15),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(16),
      Q => \WR_DATA_REG1_reg[7]\(16),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(17),
      Q => \WR_DATA_REG1_reg[7]\(17),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(18),
      Q => \WR_DATA_REG1_reg[7]\(18),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(19),
      Q => \WR_DATA_REG1_reg[7]\(19),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \WR_DATA_REG1_reg[7]\(1),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(20),
      Q => \WR_DATA_REG1_reg[7]\(20),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(21),
      Q => \WR_DATA_REG1_reg[7]\(21),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(22),
      Q => \WR_DATA_REG1_reg[7]\(22),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(23),
      Q => \WR_DATA_REG1_reg[7]\(23),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(24),
      Q => \WR_DATA_REG1_reg[7]\(24),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(25),
      Q => \WR_DATA_REG1_reg[7]\(25),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(26),
      Q => \WR_DATA_REG1_reg[7]\(26),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(27),
      Q => \WR_DATA_REG1_reg[7]\(27),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(28),
      Q => \WR_DATA_REG1_reg[7]\(28),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(29),
      Q => \WR_DATA_REG1_reg[7]\(29),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \WR_DATA_REG1_reg[7]\(2),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(30),
      Q => \WR_DATA_REG1_reg[7]\(30),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(31),
      Q => \WR_DATA_REG1_reg[7]\(31),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \WR_DATA_REG1_reg[7]\(3),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => \WR_DATA_REG1_reg[7]\(4),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => \WR_DATA_REG1_reg[7]\(5),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => \WR_DATA_REG1_reg[7]\(6),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => \WR_DATA_REG1_reg[7]\(7),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(8),
      Q => \WR_DATA_REG1_reg[7]\(8),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(9),
      Q => \WR_DATA_REG1_reg[7]\(9),
      R => RESET_OUT
    );
\RXDATA_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(0),
      Q => \RXDATA_REG_reg_n_0_[0]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(10),
      Q => p_0_in(2),
      R => RESET_OUT
    );
\RXDATA_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(11),
      Q => p_0_in(3),
      R => RESET_OUT
    );
\RXDATA_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(12),
      Q => p_0_in(4),
      R => RESET_OUT
    );
\RXDATA_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(13),
      Q => p_0_in(5),
      R => RESET_OUT
    );
\RXDATA_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(14),
      Q => p_0_in(6),
      R => RESET_OUT
    );
\RXDATA_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(15),
      Q => p_0_in(7),
      R => RESET_OUT
    );
\RXDATA_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(16),
      Q => \RXDATA_REG_reg_n_0_[16]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(17),
      Q => \RXDATA_REG_reg_n_0_[17]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(18),
      Q => \RXDATA_REG_reg_n_0_[18]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(19),
      Q => \RXDATA_REG_reg_n_0_[19]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(1),
      Q => \RXDATA_REG_reg_n_0_[1]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(20),
      Q => \RXDATA_REG_reg_n_0_[20]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(21),
      Q => \RXDATA_REG_reg_n_0_[21]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(22),
      Q => \RXDATA_REG_reg_n_0_[22]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(23),
      Q => \RXDATA_REG_reg_n_0_[23]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(24),
      Q => \RXDATA_REG_reg_n_0_[24]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(25),
      Q => \RXDATA_REG_reg_n_0_[25]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(26),
      Q => \RXDATA_REG_reg_n_0_[26]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(27),
      Q => \RXDATA_REG_reg_n_0_[27]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(28),
      Q => \RXDATA_REG_reg_n_0_[28]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(29),
      Q => \RXDATA_REG_reg_n_0_[29]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(2),
      Q => \RXDATA_REG_reg_n_0_[2]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(30),
      Q => \RXDATA_REG_reg_n_0_[30]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(31),
      Q => \RXDATA_REG_reg_n_0_[31]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(3),
      Q => \RXDATA_REG_reg_n_0_[3]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(4),
      Q => \RXDATA_REG_reg_n_0_[4]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(5),
      Q => \RXDATA_REG_reg_n_0_[5]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(6),
      Q => \RXDATA_REG_reg_n_0_[6]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(7),
      Q => \RXDATA_REG_reg_n_0_[7]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(8),
      Q => p_0_in(0),
      R => RESET_OUT
    );
\RXDATA_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(9),
      Q => p_0_in(1),
      R => RESET_OUT
    );
\RXNOTINTABLE_ALIGNED[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => RXNOTINTABLE_REG(2),
      I1 => RXNOTINTABLE_REG(1),
      I2 => RXNOTINTABLE_REG(0),
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => RXNOTINTABLE_REG(3),
      O => \RXNOTINTABLE_ALIGNED[0]_i_1_n_0\
    );
\RXNOTINTABLE_ALIGNED[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => RXNOTINTABLE_REG(3),
      I1 => RXNOTINTABLE_REG(2),
      I2 => RXNOTINTABLE_REG(1),
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxnotintable(0),
      O => \RXNOTINTABLE_ALIGNED[1]_i_1_n_0\
    );
\RXNOTINTABLE_ALIGNED[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => rxnotintable(0),
      I1 => RXNOTINTABLE_REG(3),
      I2 => RXNOTINTABLE_REG(2),
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxnotintable(1),
      O => \RXNOTINTABLE_ALIGNED[2]_i_1_n_0\
    );
\RXNOTINTABLE_ALIGNED[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => rxnotintable(1),
      I1 => rxnotintable(0),
      I2 => RXNOTINTABLE_REG(3),
      I3 => \ALIGN_SEL_REG[1]_i_1_n_0\,
      I4 => \ALIGN_SEL_REG[0]_i_1_n_0\,
      I5 => rxnotintable(2),
      O => \RXNOTINTABLE_ALIGNED[3]_i_1_n_0\
    );
\RXNOTINTABLE_ALIGNED_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXNOTINTABLE_ALIGNED[0]_i_1_n_0\,
      Q => \WR_DATA_REG1_reg[9]\(0),
      R => RESET_OUT
    );
\RXNOTINTABLE_ALIGNED_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXNOTINTABLE_ALIGNED[1]_i_1_n_0\,
      Q => \WR_DATA_REG1_reg[9]\(1),
      R => RESET_OUT
    );
\RXNOTINTABLE_ALIGNED_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXNOTINTABLE_ALIGNED[2]_i_1_n_0\,
      Q => \WR_DATA_REG1_reg[9]\(2),
      R => RESET_OUT
    );
\RXNOTINTABLE_ALIGNED_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXNOTINTABLE_ALIGNED[3]_i_1_n_0\,
      Q => \WR_DATA_REG1_reg[9]\(3),
      R => RESET_OUT
    );
\RXNOTINTABLE_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxnotintable(0),
      Q => RXNOTINTABLE_REG(0),
      R => RESET_OUT
    );
\RXNOTINTABLE_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxnotintable(1),
      Q => RXNOTINTABLE_REG(1),
      R => RESET_OUT
    );
\RXNOTINTABLE_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxnotintable(2),
      Q => RXNOTINTABLE_REG(2),
      R => RESET_OUT
    );
\RXNOTINTABLE_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxnotintable(3),
      Q => RXNOTINTABLE_REG(3),
      R => RESET_OUT
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_AUTO_NEG is
  port (
    status_vector_ch3 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    MASK_RUDI_BUFERR : out STD_LOGIC;
    RECEIVED_IDLE : out STD_LOGIC;
    \STATE_reg[1]_0\ : out STD_LOGIC;
    an_interrupt_ch3 : out STD_LOGIC;
    XMIT_CONFIG_INT_reg_0 : out STD_LOGIC;
    RX_INVALID_reg : out STD_LOGIC;
    I0 : out STD_LOGIC;
    STATUS_VECTOR_0_PRE_reg : out STD_LOGIC;
    XMIT_DATA : out STD_LOGIC;
    LP_ADV_ABILITY : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CONFIG_REG_MATCH_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CONSISTENCY_MATCH_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC;
    userclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    BASEX_REMOTE_FAULT_RSLVD : in STD_LOGIC_VECTOR ( 0 to 0 );
    \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RESTART_AN_SET : in STD_LOGIC;
    RX_IDLE : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RX_CONFIG_REG_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    RX_INVALID_reg_0 : in STD_LOGIC;
    RX_CONFIG_VALID_INT_reg : in STD_LOGIC;
    RX_CONFIG_VALID_INT_reg_0 : in STD_LOGIC;
    data_out : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    RX_CONFIG_VALID : in STD_LOGIC;
    RX_INVALID : in STD_LOGIC;
    RXSYNC_STATUS : in STD_LOGIC;
    EVEN_reg : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[1]\ : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EVEN_reg_0 : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ : in STD_LOGIC;
    link_timer_value_ch3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\ : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\ : in STD_LOGIC;
    an_adv_config_vector_ch3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MASK_RUDI_BUFERR_TIMER0 : in STD_LOGIC;
    ACKNOWLEDGE_MATCH_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_AUTO_NEG : entity is "AUTO_NEG";
end qsgmii_1218_AUTO_NEG;

architecture STRUCTURE of qsgmii_1218_AUTO_NEG is
  signal ABILITY_MATCH : STD_LOGIC;
  signal ABILITY_MATCH_2 : STD_LOGIC;
  signal \ABILITY_MATCH_2_i_1__2_n_0\ : STD_LOGIC;
  signal \ABILITY_MATCH_i_1__2_n_0\ : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_2 : STD_LOGIC;
  signal \ACKNOWLEDGE_MATCH_2_i_1__2_n_0\ : STD_LOGIC;
  signal \ACKNOWLEDGE_MATCH_3_i_1__2_n_0\ : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_3_reg_n_0 : STD_LOGIC;
  signal AN_SYNC_STATUS : STD_LOGIC;
  signal \AN_SYNC_STATUS_i_1__2_n_0\ : STD_LOGIC;
  signal CONFIG_REG_MATCH : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB : STD_LOGIC;
  signal \CONFIG_REG_MATCH_COMB2_carry__0_n_3\ : STD_LOGIC;
  signal \CONFIG_REG_MATCH_COMB2_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \CONFIG_REG_MATCH_COMB2_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \CONFIG_REG_MATCH_COMB2_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \CONFIG_REG_MATCH_COMB2_carry_i_4__2_n_0\ : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB2_carry_n_0 : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB2_carry_n_1 : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB2_carry_n_2 : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB2_carry_n_3 : STD_LOGIC;
  signal CONSISTENCY_MATCH : STD_LOGIC;
  signal CONSISTENCY_MATCH_COMB : STD_LOGIC;
  signal \CONSISTENCY_MATCH_COMB1__0\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal GENERATE_REMOTE_FAULT : STD_LOGIC;
  signal GENERATE_REMOTE_FAULT0 : STD_LOGIC;
  signal IDLE_INSERTED : STD_LOGIC;
  signal IDLE_INSERTED0 : STD_LOGIC;
  signal IDLE_INSERTED_REG1 : STD_LOGIC;
  signal IDLE_INSERTED_REG2 : STD_LOGIC;
  signal IDLE_INSERTED_REG3 : STD_LOGIC;
  signal \IDLE_INSERTED_REG3_i_1__2_n_0\ : STD_LOGIC;
  signal IDLE_INSERTED_REG4 : STD_LOGIC;
  signal IDLE_MATCH : STD_LOGIC;
  signal IDLE_MATCH_2 : STD_LOGIC;
  signal \IDLE_MATCH_2_i_1__2_n_0\ : STD_LOGIC;
  signal \IDLE_MATCH_i_1__2_n_0\ : STD_LOGIC;
  signal IDLE_REMOVED : STD_LOGIC;
  signal IDLE_REMOVED0 : STD_LOGIC;
  signal IDLE_REMOVED_REG1 : STD_LOGIC;
  signal IDLE_REMOVED_REG2 : STD_LOGIC;
  signal \LINK_TIMER[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \LINK_TIMER[9]_i_3__2_n_0\ : STD_LOGIC;
  signal LINK_TIMER_DONE : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_1__2_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_2__2_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_3__2_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_4__2_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_5__2_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_6__2_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_7__2_n_0\ : STD_LOGIC;
  signal LINK_TIMER_SATURATED : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB : STD_LOGIC;
  signal \LINK_TIMER_SATURATED_COMB0_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_SATURATED_COMB0_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_SATURATED_COMB0_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_SATURATED_COMB0_carry_i_4__2_n_0\ : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB0_carry_n_1 : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB0_carry_n_2 : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB0_carry_n_3 : STD_LOGIC;
  signal \LINK_TIMER_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^lp_adv_ability\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mask_rudi_buferr\ : STD_LOGIC;
  signal MASK_RUDI_BUFERR_TIMER : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \MASK_RUDI_BUFERR_TIMER[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_i_1__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_i_2__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_i_3__2_n_0\ : STD_LOGIC;
  signal MASK_RUDI_CLKCOR : STD_LOGIC;
  signal \MASK_RUDI_CLKCOR_i_1__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_CLKCOR_i_2__2_n_0\ : STD_LOGIC;
  signal \MR_AN_COMPLETE_i_1__2_n_0\ : STD_LOGIC;
  signal MR_AN_ENABLE_CHANGE : STD_LOGIC;
  signal MR_AN_ENABLE_CHANGE0 : STD_LOGIC;
  signal MR_AN_ENABLE_REG1 : STD_LOGIC;
  signal MR_AN_ENABLE_REG2 : STD_LOGIC;
  signal \MR_LP_ADV_ABILITY_INT[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \MR_LP_ADV_ABILITY_INT[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \MR_LP_ADV_ABILITY_INT[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \MR_LP_ADV_ABILITY_INT_reg_n_0_[16]\ : STD_LOGIC;
  signal MR_PAGE_RX_SET119_out : STD_LOGIC;
  signal \MR_REMOTE_FAULT_i_1__2_n_0\ : STD_LOGIC;
  signal MR_RESTART_AN_INT : STD_LOGIC;
  signal \MR_RESTART_AN_INT_i_1__2_n_0\ : STD_LOGIC;
  signal \MR_RESTART_AN_INT_i_2__2_n_0\ : STD_LOGIC;
  signal MR_RESTART_AN_SET_REG1 : STD_LOGIC;
  signal MR_RESTART_AN_SET_REG2 : STD_LOGIC;
  signal NEXT_STATE2 : STD_LOGIC;
  signal PREVIOUS_STATE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal PULSE4096 : STD_LOGIC;
  signal PULSE40960 : STD_LOGIC;
  signal \^received_idle\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[10]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[11]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[1]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[5]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[6]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[7]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[8]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[9]\ : STD_LOGIC;
  signal RX_CONFIG_SNAPSHOT : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[10]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[11]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[15]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[1]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[2]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[3]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[4]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[5]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[6]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[7]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[8]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[9]\ : STD_LOGIC;
  signal RX_IDLE_REG1 : STD_LOGIC;
  signal RX_IDLE_REG2 : STD_LOGIC;
  signal RX_RUDI_INVALID : STD_LOGIC;
  signal RX_RUDI_INVALID_DELAY : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal RX_RUDI_INVALID_DELAY0 : STD_LOGIC;
  signal \RX_RUDI_INVALID_DELAY[0]_i_2__2_n_0\ : STD_LOGIC;
  signal RX_RUDI_INVALID_REG : STD_LOGIC;
  signal \SGMII_SPEED[1]_i_2__2_n_0\ : STD_LOGIC;
  signal START_LINK_TIMER : STD_LOGIC;
  signal START_LINK_TIMER_REG : STD_LOGIC;
  signal START_LINK_TIMER_REG2 : STD_LOGIC;
  signal \START_LINK_TIMER_REG_i_2__2_n_0\ : STD_LOGIC;
  signal \START_LINK_TIMER_REG_i_3__2_n_0\ : STD_LOGIC;
  signal \START_LINK_TIMER_REG_i_4__2_n_0\ : STD_LOGIC;
  signal \START_LINK_TIMER_REG_i_5__2_n_0\ : STD_LOGIC;
  signal \START_LINK_TIMER_REG_i_6__2_n_0\ : STD_LOGIC;
  signal STATE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \STATE[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_7__2_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_5__2_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_6__2_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_5__2_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_6__2_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_8__2_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_5__2_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_6__2_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_7__2_n_0\ : STD_LOGIC;
  signal \^state_reg[1]_0\ : STD_LOGIC;
  signal \^status_vector_0_pre_reg\ : STD_LOGIC;
  signal SYNC_STATUS_HELD : STD_LOGIC;
  signal \SYNC_STATUS_HELD_i_1__2_n_0\ : STD_LOGIC;
  signal \TIMER4096[0]_i_2__2_n_0\ : STD_LOGIC;
  signal TIMER4096_MSB_REG : STD_LOGIC;
  signal TIMER4096_reg : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \TIMER4096_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1__2_n_6\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1__2_n_7\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[0]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[10]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[1]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[2]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[3]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[4]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[5]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[6]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[7]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[8]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[9]\ : STD_LOGIC;
  signal TOGGLE_RX : STD_LOGIC;
  signal TOGGLE_TX : STD_LOGIC;
  signal \TOGGLE_TX_i_1__2_n_0\ : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[14]_i_1__2_n_0\ : STD_LOGIC;
  signal XMIT_CONFIG_INT : STD_LOGIC;
  signal \XMIT_CONFIG_INT_i_1__2_n_0\ : STD_LOGIC;
  signal \XMIT_CONFIG_INT_i_2__6_n_0\ : STD_LOGIC;
  signal \XMIT_CONFIG_INT_i_3__2_n_0\ : STD_LOGIC;
  signal \^xmit_data\ : STD_LOGIC;
  signal XMIT_DATA_INT : STD_LOGIC;
  signal XMIT_DATA_INT0 : STD_LOGIC;
  signal \^an_interrupt_ch3\ : STD_LOGIC;
  signal \i__carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__2_n_0\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in28_in : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal \^status_vector_ch3\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_CONFIG_REG_MATCH_COMB2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CONFIG_REG_MATCH_COMB2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_CONFIG_REG_MATCH_COMB2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CONSISTENCY_MATCH_COMB1_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_CONSISTENCY_MATCH_COMB1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_LINK_TIMER_SATURATED_COMB0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TIMER4096_reg[8]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AN_SYNC_STATUS_i_1__2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \IDLE_INSERTED_REG3_i_1__2\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \IDLE_INSERTED_i_1__2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \IDLE_MATCH_2_i_1__2\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \IDLE_REMOVED_i_1__2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \LINK_TIMER[1]_i_1__2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \LINK_TIMER[2]_i_1__2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \LINK_TIMER[3]_i_1__2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \LINK_TIMER[4]_i_1__2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \LINK_TIMER[6]_i_1__2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \LINK_TIMER[7]_i_1__2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \LINK_TIMER[8]_i_1__2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \LINK_TIMER[9]_i_2__2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \LINK_TIMER_DONE_i_7__2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[0]_i_1__2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[10]_i_1__2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[11]_i_1__2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[12]_i_2__2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[1]_i_1__2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[2]_i_1__2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[3]_i_1__2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[4]_i_1__2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[6]_i_1__2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[7]_i_1__2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[8]_i_1__2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[9]_i_1__2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \MR_LP_ADV_ABILITY_INT[13]_i_1__2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \MR_LP_ADV_ABILITY_INT[16]_i_1__2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \MR_RESTART_AN_INT_i_2__2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \RX_CONFIG_SNAPSHOT[15]_i_2__2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \RX_INVALID_i_2__2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \RX_RUDI_INVALID_DELAY[0]_i_2__2\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \SGMII_SPEED[1]_i_2__2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \START_LINK_TIMER_REG_i_4__2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \START_LINK_TIMER_REG_i_5__2\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \START_LINK_TIMER_REG_i_6__2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \START_LINK_TIMER_REG_i_7__2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \STATE[0]_i_7__2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \STATE[1]_i_3__2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \STATE[1]_i_6__2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \STATE[2]_i_2__2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \STATE[2]_i_3__2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \STATE[2]_i_6__2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \STATE[2]_i_8__2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \STATE[3]_i_4__2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \STATE[3]_i_5__2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \STATE[3]_i_6__2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \STATE[3]_i_7__2\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \STATUS_VECTOR_0_PRE_i_1__2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \SYNC_STATUS_HELD_i_1__2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \TX_CONFIG_REG_INT[0]_i_1__2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \TX_CONFIG_REG_INT[14]_i_1__2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \XMIT_CONFIG_INT_i_2__5\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \XMIT_CONFIG_INT_i_3__2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \XMIT_DATA_INT_i_1__5\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \XMIT_DATA_INT_i_1__6\ : label is "soft_lutpair222";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  LP_ADV_ABILITY(0) <= \^lp_adv_ability\(0);
  MASK_RUDI_BUFERR <= \^mask_rudi_buferr\;
  RECEIVED_IDLE <= \^received_idle\;
  \STATE_reg[1]_0\ <= \^state_reg[1]_0\;
  STATUS_VECTOR_0_PRE_reg <= \^status_vector_0_pre_reg\;
  XMIT_DATA <= \^xmit_data\;
  an_interrupt_ch3 <= \^an_interrupt_ch3\;
  status_vector_ch3(5 downto 0) <= \^status_vector_ch3\(5 downto 0);
\ABILITY_MATCH_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => ABILITY_MATCH_2,
      I1 => RX_CONFIG_VALID,
      I2 => CONFIG_REG_MATCH_COMB,
      I3 => \^mask_rudi_buferr\,
      I4 => RX_IDLE,
      I5 => \out\,
      O => \ABILITY_MATCH_2_i_1__2_n_0\
    );
ABILITY_MATCH_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \ABILITY_MATCH_2_i_1__2_n_0\,
      Q => ABILITY_MATCH_2,
      R => '0'
    );
\ABILITY_MATCH_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0050004400000044"
    )
        port map (
      I0 => SR(0),
      I1 => ABILITY_MATCH,
      I2 => ABILITY_MATCH_2,
      I3 => \^mask_rudi_buferr\,
      I4 => RX_CONFIG_VALID,
      I5 => CONFIG_REG_MATCH_COMB,
      O => \ABILITY_MATCH_i_1__2_n_0\
    );
ABILITY_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \ABILITY_MATCH_i_1__2_n_0\,
      Q => ABILITY_MATCH,
      R => '0'
    );
\ACKNOWLEDGE_MATCH_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E222"
    )
        port map (
      I0 => ACKNOWLEDGE_MATCH_2,
      I1 => RX_CONFIG_VALID,
      I2 => Q(14),
      I3 => p_0_in28_in,
      I4 => \^mask_rudi_buferr\,
      I5 => SR(0),
      O => \ACKNOWLEDGE_MATCH_2_i_1__2_n_0\
    );
ACKNOWLEDGE_MATCH_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \ACKNOWLEDGE_MATCH_2_i_1__2_n_0\,
      Q => ACKNOWLEDGE_MATCH_2,
      R => '0'
    );
\ACKNOWLEDGE_MATCH_3_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
        port map (
      I0 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      I1 => RX_CONFIG_VALID,
      I2 => ACKNOWLEDGE_MATCH_2,
      I3 => p_0_in28_in,
      I4 => Q(14),
      I5 => ACKNOWLEDGE_MATCH_3,
      O => \ACKNOWLEDGE_MATCH_3_i_1__2_n_0\
    );
ACKNOWLEDGE_MATCH_3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \ACKNOWLEDGE_MATCH_3_i_1__2_n_0\,
      Q => ACKNOWLEDGE_MATCH_3_reg_n_0,
      R => '0'
    );
\AN_SYNC_STATUS_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => SYNC_STATUS_HELD,
      I1 => LINK_TIMER_SATURATED,
      I2 => PULSE4096,
      I3 => RXSYNC_STATUS,
      I4 => AN_SYNC_STATUS,
      O => \AN_SYNC_STATUS_i_1__2_n_0\
    );
AN_SYNC_STATUS_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \AN_SYNC_STATUS_i_1__2_n_0\,
      Q => AN_SYNC_STATUS,
      R => \out\
    );
\BASEX_REMOTE_FAULT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET119_out,
      D => BASEX_REMOTE_FAULT_RSLVD(0),
      Q => \^status_vector_ch3\(2),
      R => \out\
    );
CONFIG_REG_MATCH_COMB2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CONFIG_REG_MATCH_COMB2_carry_n_0,
      CO(2) => CONFIG_REG_MATCH_COMB2_carry_n_1,
      CO(1) => CONFIG_REG_MATCH_COMB2_carry_n_2,
      CO(0) => CONFIG_REG_MATCH_COMB2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_CONFIG_REG_MATCH_COMB2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \CONFIG_REG_MATCH_COMB2_carry_i_1__2_n_0\,
      S(2) => \CONFIG_REG_MATCH_COMB2_carry_i_2__2_n_0\,
      S(1) => \CONFIG_REG_MATCH_COMB2_carry_i_3__2_n_0\,
      S(0) => \CONFIG_REG_MATCH_COMB2_carry_i_4__2_n_0\
    );
\CONFIG_REG_MATCH_COMB2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => CONFIG_REG_MATCH_COMB2_carry_n_0,
      CO(3 downto 1) => \NLW_CONFIG_REG_MATCH_COMB2_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \CONFIG_REG_MATCH_COMB2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CONFIG_REG_MATCH_COMB2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\CONFIG_REG_MATCH_COMB2_carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[11]\,
      I1 => Q(11),
      I2 => \RX_CONFIG_REG_REG_reg_n_0_[10]\,
      I3 => Q(10),
      I4 => Q(9),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[9]\,
      O => \CONFIG_REG_MATCH_COMB2_carry_i_1__2_n_0\
    );
\CONFIG_REG_MATCH_COMB2_carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[8]\,
      I1 => Q(8),
      I2 => \RX_CONFIG_REG_REG_reg_n_0_[7]\,
      I3 => Q(7),
      I4 => Q(6),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[6]\,
      O => \CONFIG_REG_MATCH_COMB2_carry_i_2__2_n_0\
    );
\CONFIG_REG_MATCH_COMB2_carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \RX_CONFIG_REG_REG_reg_n_0_[4]\,
      I3 => Q(4),
      I4 => Q(3),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[3]\,
      O => \CONFIG_REG_MATCH_COMB2_carry_i_3__2_n_0\
    );
\CONFIG_REG_MATCH_COMB2_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \RX_CONFIG_REG_REG_reg_n_0_[1]\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[0]\,
      O => \CONFIG_REG_MATCH_COMB2_carry_i_4__2_n_0\
    );
\CONFIG_REG_MATCH_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => \^received_idle\,
      I1 => \CONFIG_REG_MATCH_COMB2_carry__0_n_3\,
      I2 => Q(15),
      I3 => p_0_in0_in,
      O => CONFIG_REG_MATCH_COMB
    );
CONFIG_REG_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CONFIG_REG_MATCH_COMB,
      Q => CONFIG_REG_MATCH,
      R => \out\
    );
\CONSISTENCY_MATCH_COMB1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_0\,
      CO(2) => \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_1\,
      CO(1) => \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_2\,
      CO(0) => \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__2_n_0\,
      S(2) => \i__carry_i_2__2_n_0\,
      S(1) => \i__carry_i_3__2_n_0\,
      S(0) => \i__carry_i_4__2_n_0\
    );
\CONSISTENCY_MATCH_COMB1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_0\,
      CO(3 downto 1) => \NLW_CONSISTENCY_MATCH_COMB1_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \CONSISTENCY_MATCH_COMB1__0\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CONSISTENCY_MATCH_COMB1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \RX_CONFIG_REG_reg[13]\(0)
    );
\CONSISTENCY_MATCH_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[15]\,
      I1 => \CONSISTENCY_MATCH_COMB1__0\,
      I2 => Q(15),
      O => CONSISTENCY_MATCH_COMB
    );
CONSISTENCY_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CONSISTENCY_MATCH_COMB,
      Q => CONSISTENCY_MATCH,
      R => \out\
    );
\GENERATE_REMOTE_FAULT_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \START_LINK_TIMER_REG_i_4__2_n_0\,
      I1 => STATE(1),
      I2 => IDLE_MATCH,
      I3 => STATE(3),
      I4 => STATE(2),
      I5 => \STATE[2]_i_2__2_n_0\,
      O => GENERATE_REMOTE_FAULT0
    );
GENERATE_REMOTE_FAULT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => GENERATE_REMOTE_FAULT0,
      Q => GENERATE_REMOTE_FAULT,
      R => \out\
    );
IDLE_INSERTED_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED,
      Q => IDLE_INSERTED_REG1,
      R => \out\
    );
IDLE_INSERTED_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED_REG1,
      Q => IDLE_INSERTED_REG2,
      R => \out\
    );
\IDLE_INSERTED_REG3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE_REG2,
      O => \IDLE_INSERTED_REG3_i_1__2_n_0\
    );
IDLE_INSERTED_REG3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IDLE_INSERTED_REG3_i_1__2_n_0\,
      Q => IDLE_INSERTED_REG3,
      R => \out\
    );
IDLE_INSERTED_REG4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED_REG3,
      Q => IDLE_INSERTED_REG4,
      R => \out\
    );
\IDLE_INSERTED_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\,
      O => IDLE_INSERTED0
    );
IDLE_INSERTED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED0,
      Q => IDLE_INSERTED,
      R => \out\
    );
\IDLE_MATCH_2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE,
      I2 => IDLE_INSERTED_REG4,
      I3 => RX_IDLE_REG2,
      I4 => IDLE_MATCH_2,
      O => \IDLE_MATCH_2_i_1__2_n_0\
    );
IDLE_MATCH_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IDLE_MATCH_2_i_1__2_n_0\,
      Q => IDLE_MATCH_2,
      R => \out\
    );
\IDLE_MATCH_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440FFFF44400000"
    )
        port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE,
      I2 => IDLE_MATCH_2,
      I3 => IDLE_REMOVED_REG2,
      I4 => RX_IDLE_REG2,
      I5 => IDLE_MATCH,
      O => \IDLE_MATCH_i_1__2_n_0\
    );
IDLE_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IDLE_MATCH_i_1__2_n_0\,
      Q => IDLE_MATCH,
      R => \out\
    );
IDLE_REMOVED_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_REMOVED,
      Q => IDLE_REMOVED_REG1,
      R => \out\
    );
IDLE_REMOVED_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_REMOVED_REG1,
      Q => IDLE_REMOVED_REG2,
      R => \out\
    );
\IDLE_REMOVED_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\,
      O => IDLE_REMOVED0
    );
IDLE_REMOVED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_REMOVED0,
      Q => IDLE_REMOVED,
      R => \out\
    );
\I_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888AAAA8880FFF0"
    )
        port map (
      I0 => \^status_vector_0_pre_reg\,
      I1 => EVEN_reg,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[1]\,
      I3 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\(0),
      I4 => EVEN_reg_0,
      I5 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => I0
    );
\LINK_TIMER[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(0),
      O => \plusOp__0\(0)
    );
\LINK_TIMER[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(0),
      I1 => \LINK_TIMER_reg__0\(1),
      O => \plusOp__0\(1)
    );
\LINK_TIMER[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(1),
      I1 => \LINK_TIMER_reg__0\(0),
      I2 => \LINK_TIMER_reg__0\(2),
      O => \plusOp__0\(2)
    );
\LINK_TIMER[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(2),
      I1 => \LINK_TIMER_reg__0\(0),
      I2 => \LINK_TIMER_reg__0\(1),
      I3 => \LINK_TIMER_reg__0\(3),
      O => \plusOp__0\(3)
    );
\LINK_TIMER[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(3),
      I1 => \LINK_TIMER_reg__0\(1),
      I2 => \LINK_TIMER_reg__0\(0),
      I3 => \LINK_TIMER_reg__0\(2),
      I4 => \LINK_TIMER_reg__0\(4),
      O => \plusOp__0\(4)
    );
\LINK_TIMER[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(4),
      I1 => \LINK_TIMER_reg__0\(2),
      I2 => \LINK_TIMER_reg__0\(0),
      I3 => \LINK_TIMER_reg__0\(1),
      I4 => \LINK_TIMER_reg__0\(3),
      I5 => \LINK_TIMER_reg__0\(5),
      O => \plusOp__0\(5)
    );
\LINK_TIMER[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LINK_TIMER[9]_i_3__2_n_0\,
      I1 => \LINK_TIMER_reg__0\(6),
      O => \plusOp__0\(6)
    );
\LINK_TIMER[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(6),
      I1 => \LINK_TIMER[9]_i_3__2_n_0\,
      I2 => \LINK_TIMER_reg__0\(7),
      O => \plusOp__0\(7)
    );
\LINK_TIMER[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \LINK_TIMER[9]_i_3__2_n_0\,
      I1 => \LINK_TIMER_reg__0\(6),
      I2 => \LINK_TIMER_reg__0\(7),
      I3 => \LINK_TIMER_reg__0\(8),
      O => \plusOp__0\(8)
    );
\LINK_TIMER[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => LINK_TIMER_SATURATED,
      I1 => PULSE4096,
      I2 => \out\,
      I3 => START_LINK_TIMER_REG,
      O => \LINK_TIMER[9]_i_1__2_n_0\
    );
\LINK_TIMER[9]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \LINK_TIMER[9]_i_3__2_n_0\,
      I1 => \LINK_TIMER_reg__0\(8),
      I2 => \LINK_TIMER_reg__0\(7),
      I3 => \LINK_TIMER_reg__0\(6),
      I4 => \LINK_TIMER_reg__0\(9),
      O => \plusOp__0\(9)
    );
\LINK_TIMER[9]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(4),
      I1 => \LINK_TIMER_reg__0\(2),
      I2 => \LINK_TIMER_reg__0\(0),
      I3 => \LINK_TIMER_reg__0\(1),
      I4 => \LINK_TIMER_reg__0\(3),
      I5 => \LINK_TIMER_reg__0\(5),
      O => \LINK_TIMER[9]_i_3__2_n_0\
    );
\LINK_TIMER_DONE_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => \LINK_TIMER_DONE_i_2__2_n_0\,
      I1 => STATE(1),
      I2 => \STATE[1]_i_3__2_n_0\,
      I3 => \LINK_TIMER_DONE_i_3__2_n_0\,
      I4 => \STATE[3]_i_2__2_n_0\,
      I5 => \LINK_TIMER_DONE_i_4__2_n_0\,
      O => \LINK_TIMER_DONE_i_1__2_n_0\
    );
\LINK_TIMER_DONE_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAEAEAAAAAAAAA"
    )
        port map (
      I0 => \LINK_TIMER_DONE_i_5__2_n_0\,
      I1 => STATE(3),
      I2 => \STATE[2]_i_5__2_n_0\,
      I3 => STATE(0),
      I4 => \LINK_TIMER_DONE_i_6__2_n_0\,
      I5 => \LINK_TIMER_DONE_i_4__2_n_0\,
      O => \LINK_TIMER_DONE_i_2__2_n_0\
    );
\LINK_TIMER_DONE_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFC0FFD1D1D1D1"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I1 => STATE(0),
      I2 => \^state_reg[1]_0\,
      I3 => LINK_TIMER_DONE,
      I4 => ABILITY_MATCH,
      I5 => STATE(2),
      O => \LINK_TIMER_DONE_i_3__2_n_0\
    );
\LINK_TIMER_DONE_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000054"
    )
        port map (
      I0 => START_LINK_TIMER_REG2,
      I1 => LINK_TIMER_SATURATED,
      I2 => LINK_TIMER_DONE,
      I3 => \out\,
      I4 => START_LINK_TIMER_REG,
      O => \LINK_TIMER_DONE_i_4__2_n_0\
    );
\LINK_TIMER_DONE_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \LINK_TIMER_DONE_i_4__2_n_0\,
      I1 => RX_INVALID,
      I2 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I4 => \START_LINK_TIMER_REG_i_5__2_n_0\,
      I5 => \LINK_TIMER_DONE_i_7__2_n_0\,
      O => \LINK_TIMER_DONE_i_5__2_n_0\
    );
\LINK_TIMER_DONE_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      I1 => CONSISTENCY_MATCH,
      I2 => ABILITY_MATCH,
      I3 => STATE(1),
      I4 => STATE(2),
      O => \LINK_TIMER_DONE_i_6__2_n_0\
    );
\LINK_TIMER_DONE_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF151515"
    )
        port map (
      I0 => STATE(0),
      I1 => LINK_TIMER_DONE,
      I2 => STATE(2),
      I3 => ABILITY_MATCH,
      I4 => \^state_reg[1]_0\,
      O => \LINK_TIMER_DONE_i_7__2_n_0\
    );
LINK_TIMER_DONE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \LINK_TIMER_DONE_i_1__2_n_0\,
      Q => LINK_TIMER_DONE,
      R => '0'
    );
LINK_TIMER_SATURATED_COMB0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => LINK_TIMER_SATURATED_COMB,
      CO(2) => LINK_TIMER_SATURATED_COMB0_carry_n_1,
      CO(1) => LINK_TIMER_SATURATED_COMB0_carry_n_2,
      CO(0) => LINK_TIMER_SATURATED_COMB0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_LINK_TIMER_SATURATED_COMB0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \LINK_TIMER_SATURATED_COMB0_carry_i_1__2_n_0\,
      S(2) => \LINK_TIMER_SATURATED_COMB0_carry_i_2__2_n_0\,
      S(1) => \LINK_TIMER_SATURATED_COMB0_carry_i_3__2_n_0\,
      S(0) => \LINK_TIMER_SATURATED_COMB0_carry_i_4__2_n_0\
    );
\LINK_TIMER_SATURATED_COMB0_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(9),
      O => \LINK_TIMER_SATURATED_COMB0_carry_i_1__2_n_0\
    );
\LINK_TIMER_SATURATED_COMB0_carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => link_timer_value_ch3(8),
      I1 => \LINK_TIMER_reg__0\(8),
      I2 => link_timer_value_ch3(7),
      I3 => \LINK_TIMER_reg__0\(7),
      I4 => \LINK_TIMER_reg__0\(6),
      I5 => link_timer_value_ch3(6),
      O => \LINK_TIMER_SATURATED_COMB0_carry_i_2__2_n_0\
    );
\LINK_TIMER_SATURATED_COMB0_carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => link_timer_value_ch3(5),
      I1 => \LINK_TIMER_reg__0\(5),
      I2 => link_timer_value_ch3(4),
      I3 => \LINK_TIMER_reg__0\(4),
      I4 => \LINK_TIMER_reg__0\(3),
      I5 => link_timer_value_ch3(3),
      O => \LINK_TIMER_SATURATED_COMB0_carry_i_3__2_n_0\
    );
\LINK_TIMER_SATURATED_COMB0_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => link_timer_value_ch3(2),
      I1 => \LINK_TIMER_reg__0\(2),
      I2 => link_timer_value_ch3(1),
      I3 => \LINK_TIMER_reg__0\(1),
      I4 => \LINK_TIMER_reg__0\(0),
      I5 => link_timer_value_ch3(0),
      O => \LINK_TIMER_SATURATED_COMB0_carry_i_4__2_n_0\
    );
LINK_TIMER_SATURATED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => LINK_TIMER_SATURATED_COMB,
      Q => LINK_TIMER_SATURATED,
      R => \out\
    );
\LINK_TIMER_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(0),
      Q => \LINK_TIMER_reg__0\(0),
      R => \LINK_TIMER[9]_i_1__2_n_0\
    );
\LINK_TIMER_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(1),
      Q => \LINK_TIMER_reg__0\(1),
      R => \LINK_TIMER[9]_i_1__2_n_0\
    );
\LINK_TIMER_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(2),
      Q => \LINK_TIMER_reg__0\(2),
      R => \LINK_TIMER[9]_i_1__2_n_0\
    );
\LINK_TIMER_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(3),
      Q => \LINK_TIMER_reg__0\(3),
      R => \LINK_TIMER[9]_i_1__2_n_0\
    );
\LINK_TIMER_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(4),
      Q => \LINK_TIMER_reg__0\(4),
      R => \LINK_TIMER[9]_i_1__2_n_0\
    );
\LINK_TIMER_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(5),
      Q => \LINK_TIMER_reg__0\(5),
      R => \LINK_TIMER[9]_i_1__2_n_0\
    );
\LINK_TIMER_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(6),
      Q => \LINK_TIMER_reg__0\(6),
      R => \LINK_TIMER[9]_i_1__2_n_0\
    );
\LINK_TIMER_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(7),
      Q => \LINK_TIMER_reg__0\(7),
      R => \LINK_TIMER[9]_i_1__2_n_0\
    );
\LINK_TIMER_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(8),
      Q => \LINK_TIMER_reg__0\(8),
      R => \LINK_TIMER[9]_i_1__2_n_0\
    );
\LINK_TIMER_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(9),
      Q => \LINK_TIMER_reg__0\(9),
      R => \LINK_TIMER[9]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5515"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(0),
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[0]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__1_n_6\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[10]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__1_n_5\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[11]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFFFEFEFEF"
    )
        port map (
      I0 => \MASK_RUDI_BUFERR_TIMER[12]_i_3__2_n_0\,
      I1 => \MASK_RUDI_BUFERR_TIMER[12]_i_4__2_n_0\,
      I2 => MASK_RUDI_BUFERR_TIMER(0),
      I3 => data_out,
      I4 => p_0_in,
      I5 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__1_n_4\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_2__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(5),
      I1 => MASK_RUDI_BUFERR_TIMER(6),
      I2 => MASK_RUDI_BUFERR_TIMER(3),
      I3 => MASK_RUDI_BUFERR_TIMER(4),
      I4 => MASK_RUDI_BUFERR_TIMER(2),
      I5 => MASK_RUDI_BUFERR_TIMER(1),
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_3__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(11),
      I1 => MASK_RUDI_BUFERR_TIMER(12),
      I2 => MASK_RUDI_BUFERR_TIMER(9),
      I3 => MASK_RUDI_BUFERR_TIMER(10),
      I4 => MASK_RUDI_BUFERR_TIMER(8),
      I5 => MASK_RUDI_BUFERR_TIMER(7),
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_4__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => plusOp_carry_n_7,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[1]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => plusOp_carry_n_6,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[2]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => plusOp_carry_n_5,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[3]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => plusOp_carry_n_4,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[4]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__0_n_7\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[5]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__0_n_6\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[6]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__0_n_5\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[7]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__0_n_4\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[8]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__1_n_7\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[9]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__2_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[0]_i_1__2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(0),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__2_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[10]_i_1__2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(10),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__2_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[11]_i_1__2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(11),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__2_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[12]_i_2__2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(12),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__2_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[1]_i_1__2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(1),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__2_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[2]_i_1__2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(2),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__2_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[3]_i_1__2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(3),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__2_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[4]_i_1__2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(4),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__2_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[5]_i_1__2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(5),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__2_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[6]_i_1__2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(6),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__2_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[7]_i_1__2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(7),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__2_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[8]_i_1__2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(8),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__2_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[9]_i_1__2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(9),
      S => \out\
    );
\MASK_RUDI_BUFERR_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF00"
    )
        port map (
      I0 => \MASK_RUDI_BUFERR_i_2__2_n_0\,
      I1 => \MASK_RUDI_BUFERR_i_3__2_n_0\,
      I2 => MASK_RUDI_BUFERR_TIMER(0),
      I3 => MASK_RUDI_BUFERR_TIMER0,
      I4 => \^mask_rudi_buferr\,
      O => \MASK_RUDI_BUFERR_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(3),
      I1 => MASK_RUDI_BUFERR_TIMER(4),
      I2 => MASK_RUDI_BUFERR_TIMER(1),
      I3 => MASK_RUDI_BUFERR_TIMER(2),
      I4 => MASK_RUDI_BUFERR_TIMER(6),
      I5 => MASK_RUDI_BUFERR_TIMER(5),
      O => \MASK_RUDI_BUFERR_i_2__2_n_0\
    );
\MASK_RUDI_BUFERR_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(9),
      I1 => MASK_RUDI_BUFERR_TIMER(10),
      I2 => MASK_RUDI_BUFERR_TIMER(7),
      I3 => MASK_RUDI_BUFERR_TIMER(8),
      I4 => MASK_RUDI_BUFERR_TIMER(12),
      I5 => MASK_RUDI_BUFERR_TIMER(11),
      O => \MASK_RUDI_BUFERR_i_3__2_n_0\
    );
MASK_RUDI_BUFERR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MASK_RUDI_BUFERR_i_1__2_n_0\,
      Q => \^mask_rudi_buferr\,
      R => \out\
    );
\MASK_RUDI_CLKCOR_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF20000"
    )
        port map (
      I0 => MASK_RUDI_CLKCOR,
      I1 => \MASK_RUDI_CLKCOR_i_2__2_n_0\,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\,
      I3 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\,
      I4 => RXSYNC_STATUS,
      I5 => \out\,
      O => \MASK_RUDI_CLKCOR_i_1__2_n_0\
    );
\MASK_RUDI_CLKCOR_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440444040"
    )
        port map (
      I0 => RX_INVALID,
      I1 => RX_RUDI_INVALID_REG,
      I2 => RXSYNC_STATUS,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I4 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I5 => XMIT_DATA_INT,
      O => \MASK_RUDI_CLKCOR_i_2__2_n_0\
    );
MASK_RUDI_CLKCOR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MASK_RUDI_CLKCOR_i_1__2_n_0\,
      Q => MASK_RUDI_CLKCOR,
      R => '0'
    );
\MR_AN_COMPLETE_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5150505050505000"
    )
        port map (
      I0 => \out\,
      I1 => STATE(3),
      I2 => \^an_interrupt_ch3\,
      I3 => STATE(2),
      I4 => STATE(0),
      I5 => STATE(1),
      O => \MR_AN_COMPLETE_i_1__2_n_0\
    );
MR_AN_COMPLETE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \MR_AN_COMPLETE_i_1__2_n_0\,
      Q => \^an_interrupt_ch3\,
      R => '0'
    );
\MR_AN_ENABLE_CHANGE_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MR_AN_ENABLE_REG2,
      I1 => MR_AN_ENABLE_REG1,
      O => MR_AN_ENABLE_CHANGE0
    );
MR_AN_ENABLE_CHANGE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_AN_ENABLE_CHANGE0,
      Q => MR_AN_ENABLE_CHANGE,
      R => \out\
    );
MR_AN_ENABLE_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      Q => MR_AN_ENABLE_REG1,
      R => \out\
    );
MR_AN_ENABLE_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_AN_ENABLE_REG1,
      Q => MR_AN_ENABLE_REG2,
      R => \out\
    );
\MR_LP_ADV_ABILITY_INT[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \MR_LP_ADV_ABILITY_INT[16]_i_2__2_n_0\,
      I2 => \^lp_adv_ability\(0),
      O => \MR_LP_ADV_ABILITY_INT[13]_i_1__2_n_0\
    );
\MR_LP_ADV_ABILITY_INT[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \MR_LP_ADV_ABILITY_INT[16]_i_2__2_n_0\,
      I2 => \MR_LP_ADV_ABILITY_INT_reg_n_0_[16]\,
      O => \MR_LP_ADV_ABILITY_INT[16]_i_1__2_n_0\
    );
\MR_LP_ADV_ABILITY_INT[16]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => PREVIOUS_STATE(3),
      I1 => \out\,
      I2 => PREVIOUS_STATE(2),
      I3 => PREVIOUS_STATE(1),
      I4 => PREVIOUS_STATE(0),
      I5 => \SGMII_SPEED[1]_i_2__2_n_0\,
      O => \MR_LP_ADV_ABILITY_INT[16]_i_2__2_n_0\
    );
\MR_LP_ADV_ABILITY_INT_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MR_LP_ADV_ABILITY_INT[13]_i_1__2_n_0\,
      Q => \^lp_adv_ability\(0),
      R => \out\
    );
\MR_LP_ADV_ABILITY_INT_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MR_LP_ADV_ABILITY_INT[16]_i_1__2_n_0\,
      Q => \MR_LP_ADV_ABILITY_INT_reg_n_0_[16]\,
      R => \out\
    );
\MR_REMOTE_FAULT_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \MR_LP_ADV_ABILITY_INT_reg_n_0_[16]\,
      I1 => GENERATE_REMOTE_FAULT,
      I2 => \^status_vector_ch3\(5),
      O => \MR_REMOTE_FAULT_i_1__2_n_0\
    );
MR_REMOTE_FAULT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \MR_REMOTE_FAULT_i_1__2_n_0\,
      Q => \^status_vector_ch3\(5),
      R => \out\
    );
\MR_RESTART_AN_INT_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CAE0C0C"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I1 => MR_RESTART_AN_SET_REG1,
      I2 => MR_RESTART_AN_SET_REG2,
      I3 => \MR_RESTART_AN_INT_i_2__2_n_0\,
      I4 => MR_RESTART_AN_INT,
      O => \MR_RESTART_AN_INT_i_1__2_n_0\
    );
\MR_RESTART_AN_INT_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(0),
      I2 => STATE(3),
      I3 => STATE(2),
      O => \MR_RESTART_AN_INT_i_2__2_n_0\
    );
MR_RESTART_AN_INT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MR_RESTART_AN_INT_i_1__2_n_0\,
      Q => MR_RESTART_AN_INT,
      R => \out\
    );
MR_RESTART_AN_SET_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESTART_AN_SET,
      Q => MR_RESTART_AN_SET_REG1,
      R => \out\
    );
MR_RESTART_AN_SET_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_RESTART_AN_SET_REG1,
      Q => MR_RESTART_AN_SET_REG2,
      R => \out\
    );
\PREVIOUS_STATE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(0),
      Q => PREVIOUS_STATE(0),
      R => \out\
    );
\PREVIOUS_STATE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(1),
      Q => PREVIOUS_STATE(1),
      R => \out\
    );
\PREVIOUS_STATE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(2),
      Q => PREVIOUS_STATE(2),
      R => \out\
    );
\PREVIOUS_STATE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(3),
      Q => PREVIOUS_STATE(3),
      R => \out\
    );
\PULSE4096_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TIMER4096_MSB_REG,
      I1 => TIMER4096_reg(11),
      O => PULSE40960
    );
PULSE4096_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => PULSE40960,
      Q => PULSE4096,
      R => \out\
    );
RECEIVED_IDLE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_CONFIG_VALID_INT_reg,
      Q => \^received_idle\,
      R => \out\
    );
RUDI_INVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID_DELAY(1),
      Q => \^status_vector_ch3\(0),
      R => \out\
    );
RX_CONFIG_REG_NULL_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_CONFIG_VALID_INT_reg_0,
      Q => \^state_reg[1]_0\,
      R => \out\
    );
\RX_CONFIG_REG_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(0),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[0]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(10),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[10]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(11),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[11]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(12),
      Q => CONFIG_REG_MATCH_reg_0(0),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(13),
      Q => CONFIG_REG_MATCH_reg_0(1),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(14),
      Q => p_0_in28_in,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(15),
      Q => p_0_in0_in,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(1),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[1]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(2),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[2]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(3),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[3]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(4),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[4]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(5),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[5]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(6),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[6]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(7),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[7]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(8),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[8]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(9),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[9]\,
      R => SR(0)
    );
\RX_CONFIG_SNAPSHOT[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200000002000"
    )
        port map (
      I0 => RX_CONFIG_VALID,
      I1 => ABILITY_MATCH,
      I2 => ABILITY_MATCH_2,
      I3 => CONFIG_REG_MATCH,
      I4 => STATE(0),
      I5 => \RX_CONFIG_SNAPSHOT[15]_i_2__2_n_0\,
      O => RX_CONFIG_SNAPSHOT
    );
\RX_CONFIG_SNAPSHOT[15]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => STATE(3),
      I1 => STATE(2),
      I2 => STATE(1),
      O => \RX_CONFIG_SNAPSHOT[15]_i_2__2_n_0\
    );
\RX_CONFIG_SNAPSHOT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(0),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[0]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(10),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[10]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(11),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[11]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(12),
      Q => CONSISTENCY_MATCH_reg_0(0),
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(13),
      Q => CONSISTENCY_MATCH_reg_0(1),
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(15),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[15]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(1),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[1]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(2),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[2]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(3),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[3]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(4),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[4]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(5),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[5]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(6),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[6]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(7),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[7]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(8),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[8]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(9),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[9]\,
      R => \out\
    );
RX_IDLE_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_IDLE,
      Q => RX_IDLE_REG1,
      R => \out\
    );
RX_IDLE_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_IDLE_REG1,
      Q => RX_IDLE_REG2,
      R => \out\
    );
\RX_INVALID_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BFF"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I2 => XMIT_DATA_INT,
      I3 => RXSYNC_STATUS,
      O => RX_INVALID_reg
    );
\RX_RUDI_INVALID_DELAY[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101011"
    )
        port map (
      I0 => \^mask_rudi_buferr\,
      I1 => MASK_RUDI_CLKCOR,
      I2 => RX_INVALID,
      I3 => RXSYNC_STATUS,
      I4 => XMIT_DATA_INT,
      I5 => \RX_RUDI_INVALID_DELAY[0]_i_2__2_n_0\,
      O => RX_RUDI_INVALID_DELAY0
    );
\RX_RUDI_INVALID_DELAY[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      O => \RX_RUDI_INVALID_DELAY[0]_i_2__2_n_0\
    );
\RX_RUDI_INVALID_DELAY_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID_DELAY0,
      Q => RX_RUDI_INVALID_DELAY(0),
      R => \out\
    );
\RX_RUDI_INVALID_DELAY_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID_DELAY(0),
      Q => RX_RUDI_INVALID_DELAY(1),
      R => \out\
    );
RX_RUDI_INVALID_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_INVALID_reg_0,
      Q => RX_RUDI_INVALID_REG,
      R => '0'
    );
SGMII_PHY_STATUS_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET119_out,
      D => Q(15),
      Q => \^status_vector_ch3\(1),
      R => \out\
    );
\SGMII_SPEED[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => PREVIOUS_STATE(2),
      I1 => PREVIOUS_STATE(3),
      I2 => PREVIOUS_STATE(0),
      I3 => PREVIOUS_STATE(1),
      I4 => \SGMII_SPEED[1]_i_2__2_n_0\,
      O => MR_PAGE_RX_SET119_out
    );
\SGMII_SPEED[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => STATE(3),
      I1 => STATE(2),
      I2 => STATE(1),
      I3 => STATE(0),
      O => \SGMII_SPEED[1]_i_2__2_n_0\
    );
\SGMII_SPEED_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET119_out,
      D => Q(10),
      Q => \^status_vector_ch3\(3),
      R => \out\
    );
\SGMII_SPEED_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET119_out,
      D => Q(11),
      Q => \^status_vector_ch3\(4),
      S => \out\
    );
START_LINK_TIMER_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => START_LINK_TIMER_REG,
      Q => START_LINK_TIMER_REG2,
      R => \out\
    );
\START_LINK_TIMER_REG_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFE"
    )
        port map (
      I0 => \START_LINK_TIMER_REG_i_2__2_n_0\,
      I1 => \START_LINK_TIMER_REG_i_3__2_n_0\,
      I2 => \SGMII_SPEED[1]_i_2__2_n_0\,
      I3 => \START_LINK_TIMER_REG_i_4__2_n_0\,
      I4 => \START_LINK_TIMER_REG_i_5__2_n_0\,
      I5 => \START_LINK_TIMER_REG_i_6__2_n_0\,
      O => START_LINK_TIMER
    );
\START_LINK_TIMER_REG_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => STATE(0),
      I1 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      I2 => CONSISTENCY_MATCH,
      I3 => ABILITY_MATCH,
      I4 => \^state_reg[1]_0\,
      I5 => \RX_CONFIG_SNAPSHOT[15]_i_2__2_n_0\,
      O => \START_LINK_TIMER_REG_i_2__2_n_0\
    );
\START_LINK_TIMER_REG_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^mask_rudi_buferr\,
      I1 => MASK_RUDI_CLKCOR,
      I2 => XMIT_CONFIG_INT,
      I3 => RX_RUDI_INVALID,
      O => \START_LINK_TIMER_REG_i_3__2_n_0\
    );
\START_LINK_TIMER_REG_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ABILITY_MATCH,
      I1 => \^state_reg[1]_0\,
      I2 => LINK_TIMER_DONE,
      O => \START_LINK_TIMER_REG_i_4__2_n_0\
    );
\START_LINK_TIMER_REG_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => MR_AN_ENABLE_CHANGE,
      I1 => MR_RESTART_AN_INT,
      I2 => AN_SYNC_STATUS,
      O => \START_LINK_TIMER_REG_i_5__2_n_0\
    );
\START_LINK_TIMER_REG_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(3),
      I2 => STATE(0),
      I3 => STATE(1),
      I4 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      O => \START_LINK_TIMER_REG_i_6__2_n_0\
    );
\START_LINK_TIMER_REG_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF000D"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I2 => XMIT_DATA_INT,
      I3 => RXSYNC_STATUS,
      I4 => RX_INVALID,
      O => RX_RUDI_INVALID
    );
START_LINK_TIMER_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => START_LINK_TIMER,
      Q => START_LINK_TIMER_REG,
      R => \out\
    );
\STATE[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \STATE[0]_i_2__2_n_0\,
      I1 => \STATE[2]_i_2__2_n_0\,
      I2 => \STATE[0]_i_3__2_n_0\,
      I3 => \STATE[0]_i_4__2_n_0\,
      I4 => \STATE[0]_i_5__2_n_0\,
      I5 => \STATE[0]_i_6__2_n_0\,
      O => \STATE[0]_i_1__2_n_0\
    );
\STATE[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000570077"
    )
        port map (
      I0 => ABILITY_MATCH,
      I1 => STATE(1),
      I2 => \^state_reg[1]_0\,
      I3 => STATE(3),
      I4 => STATE(2),
      I5 => LINK_TIMER_DONE,
      O => \STATE[0]_i_2__2_n_0\
    );
\STATE[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I1 => STATE(1),
      I2 => STATE(0),
      I3 => STATE(3),
      I4 => STATE(2),
      I5 => \STATE[3]_i_2__2_n_0\,
      O => \STATE[0]_i_3__2_n_0\
    );
\STATE[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111000000000000"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT[15]_i_2__2_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      I3 => STATE(0),
      I4 => ABILITY_MATCH,
      I5 => \STATE[2]_i_5__2_n_0\,
      O => \STATE[0]_i_4__2_n_0\
    );
\STATE[0]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808280800000000"
    )
        port map (
      I0 => \STATE[2]_i_5__2_n_0\,
      I1 => STATE(0),
      I2 => ABILITY_MATCH,
      I3 => NEXT_STATE2,
      I4 => \^state_reg[1]_0\,
      I5 => \STATE[0]_i_7__2_n_0\,
      O => \STATE[0]_i_5__2_n_0\
    );
\STATE[0]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000700000000000"
    )
        port map (
      I0 => ABILITY_MATCH,
      I1 => \^state_reg[1]_0\,
      I2 => LINK_TIMER_DONE,
      I3 => \STATE[2]_i_8__2_n_0\,
      I4 => STATE(1),
      I5 => \STATE[2]_i_5__2_n_0\,
      O => \STATE[0]_i_6__2_n_0\
    );
\STATE[0]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(3),
      O => \STATE[0]_i_7__2_n_0\
    );
\STATE[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAABAAAAA"
    )
        port map (
      I0 => \STATE[1]_i_2__2_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => STATE(1),
      I3 => STATE(3),
      I4 => \STATE[1]_i_3__2_n_0\,
      I5 => \STATE[1]_i_4__2_n_0\,
      O => \STATE[1]_i_1__2_n_0\
    );
\STATE[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002820"
    )
        port map (
      I0 => \STATE[2]_i_5__2_n_0\,
      I1 => STATE(0),
      I2 => STATE(1),
      I3 => LINK_TIMER_DONE,
      I4 => STATE(3),
      I5 => STATE(2),
      O => \STATE[1]_i_2__2_n_0\
    );
\STATE[1]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \STATE[2]_i_5__2_n_0\,
      I1 => STATE(0),
      O => \STATE[1]_i_3__2_n_0\
    );
\STATE[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F800FF00F800"
    )
        port map (
      I0 => \STATE[1]_i_5__2_n_0\,
      I1 => STATE(0),
      I2 => \STATE[1]_i_6__2_n_0\,
      I3 => \STATE[2]_i_5__2_n_0\,
      I4 => \STATE[2]_i_3__2_n_0\,
      I5 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      O => \STATE[1]_i_4__2_n_0\
    );
\STATE[1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000800080808"
    )
        port map (
      I0 => IDLE_MATCH,
      I1 => LINK_TIMER_DONE,
      I2 => STATE(3),
      I3 => ABILITY_MATCH,
      I4 => STATE(1),
      I5 => \^state_reg[1]_0\,
      O => \STATE[1]_i_5__2_n_0\
    );
\STATE[1]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => STATE(3),
      I1 => STATE(1),
      I2 => ABILITY_MATCH,
      O => \STATE[1]_i_6__2_n_0\
    );
\STATE[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \STATE[2]_i_2__2_n_0\,
      I1 => \STATE[2]_i_3__2_n_0\,
      I2 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      I3 => CONSISTENCY_MATCH,
      I4 => ABILITY_MATCH,
      I5 => \STATE[2]_i_4__2_n_0\,
      O => \STATE[2]_i_1__2_n_0\
    );
\STATE[2]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \STATE[2]_i_5__2_n_0\,
      I1 => STATE(0),
      O => \STATE[2]_i_2__2_n_0\
    );
\STATE[2]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      I2 => STATE(3),
      I3 => \^state_reg[1]_0\,
      O => \STATE[2]_i_3__2_n_0\
    );
\STATE[2]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888C00000000"
    )
        port map (
      I0 => \STATE[2]_i_6__2_n_0\,
      I1 => \STATE[2]_i_5__2_n_0\,
      I2 => STATE(0),
      I3 => \^state_reg[1]_0\,
      I4 => NEXT_STATE2,
      I5 => \STATE[2]_i_8__2_n_0\,
      O => \STATE[2]_i_4__2_n_0\
    );
\STATE[2]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AE00"
    )
        port map (
      I0 => \STATE[3]_i_5__2_n_0\,
      I1 => \^xmit_data\,
      I2 => RX_INVALID,
      I3 => AN_SYNC_STATUS,
      I4 => MR_RESTART_AN_INT,
      I5 => MR_AN_ENABLE_CHANGE,
      O => \STATE[2]_i_5__2_n_0\
    );
\STATE[2]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => STATE(1),
      I2 => ABILITY_MATCH,
      O => \STATE[2]_i_6__2_n_0\
    );
\STATE[2]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[11]\,
      I1 => TOGGLE_RX,
      O => NEXT_STATE2
    );
\STATE[2]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(3),
      O => \STATE[2]_i_8__2_n_0\
    );
\STATE[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00880088F0FF0088"
    )
        port map (
      I0 => \STATE[3]_i_2__2_n_0\,
      I1 => STATE(3),
      I2 => \STATE[3]_i_3__2_n_0\,
      I3 => \STATE[3]_i_4__2_n_0\,
      I4 => AN_SYNC_STATUS,
      I5 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      O => \STATE[3]_i_1__2_n_0\
    );
\STATE[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AE00"
    )
        port map (
      I0 => \STATE[3]_i_5__2_n_0\,
      I1 => XMIT_DATA_INT,
      I2 => RX_INVALID,
      I3 => AN_SYNC_STATUS,
      I4 => MR_RESTART_AN_INT,
      I5 => MR_AN_ENABLE_CHANGE,
      O => \STATE[3]_i_2__2_n_0\
    );
\STATE[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF010000"
    )
        port map (
      I0 => XMIT_DATA_INT,
      I1 => RXSYNC_STATUS,
      I2 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I3 => RX_INVALID,
      I4 => \STATE[3]_i_6__2_n_0\,
      I5 => \STATE[3]_i_7__2_n_0\,
      O => \STATE[3]_i_3__2_n_0\
    );
\STATE[3]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(0),
      I2 => STATE(2),
      O => \STATE[3]_i_4__2_n_0\
    );
\STATE[3]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFDFFFD"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => MASK_RUDI_CLKCOR,
      I2 => \^mask_rudi_buferr\,
      I3 => RXSYNC_STATUS,
      I4 => RX_INVALID,
      O => \STATE[3]_i_5__2_n_0\
    );
\STATE[3]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => MASK_RUDI_CLKCOR,
      I2 => \^mask_rudi_buferr\,
      O => \STATE[3]_i_6__2_n_0\
    );
\STATE[3]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => MR_RESTART_AN_INT,
      I1 => MR_AN_ENABLE_CHANGE,
      O => \STATE[3]_i_7__2_n_0\
    );
\STATE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[0]_i_1__2_n_0\,
      Q => STATE(0),
      R => \out\
    );
\STATE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[1]_i_1__2_n_0\,
      Q => STATE(1),
      R => \out\
    );
\STATE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[2]_i_1__2_n_0\,
      Q => STATE(2),
      R => \out\
    );
\STATE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[3]_i_1__2_n_0\,
      Q => STATE(3),
      R => \out\
    );
\STATUS_VECTOR_0_PRE_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => XMIT_DATA_INT,
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I2 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I3 => RXSYNC_STATUS,
      O => \^status_vector_0_pre_reg\
    );
\SYNC_STATUS_HELD_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => LINK_TIMER_SATURATED,
      I1 => PULSE4096,
      I2 => RXSYNC_STATUS,
      I3 => SYNC_STATUS_HELD,
      O => \SYNC_STATUS_HELD_i_1__2_n_0\
    );
SYNC_STATUS_HELD_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \SYNC_STATUS_HELD_i_1__2_n_0\,
      Q => SYNC_STATUS_HELD,
      R => \out\
    );
\TIMER4096[0]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TIMER4096_reg_n_0_[0]\,
      O => \TIMER4096[0]_i_2__2_n_0\
    );
TIMER4096_MSB_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TIMER4096_reg(11),
      Q => TIMER4096_MSB_REG,
      R => \out\
    );
\TIMER4096_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[0]_i_1__2_n_7\,
      Q => \TIMER4096_reg_n_0_[0]\,
      R => \out\
    );
\TIMER4096_reg[0]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TIMER4096_reg[0]_i_1__2_n_0\,
      CO(2) => \TIMER4096_reg[0]_i_1__2_n_1\,
      CO(1) => \TIMER4096_reg[0]_i_1__2_n_2\,
      CO(0) => \TIMER4096_reg[0]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \TIMER4096_reg[0]_i_1__2_n_4\,
      O(2) => \TIMER4096_reg[0]_i_1__2_n_5\,
      O(1) => \TIMER4096_reg[0]_i_1__2_n_6\,
      O(0) => \TIMER4096_reg[0]_i_1__2_n_7\,
      S(3) => \TIMER4096_reg_n_0_[3]\,
      S(2) => \TIMER4096_reg_n_0_[2]\,
      S(1) => \TIMER4096_reg_n_0_[1]\,
      S(0) => \TIMER4096[0]_i_2__2_n_0\
    );
\TIMER4096_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[8]_i_1__2_n_5\,
      Q => \TIMER4096_reg_n_0_[10]\,
      R => \out\
    );
\TIMER4096_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[8]_i_1__2_n_4\,
      Q => TIMER4096_reg(11),
      R => \out\
    );
\TIMER4096_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[0]_i_1__2_n_6\,
      Q => \TIMER4096_reg_n_0_[1]\,
      R => \out\
    );
\TIMER4096_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[0]_i_1__2_n_5\,
      Q => \TIMER4096_reg_n_0_[2]\,
      R => \out\
    );
\TIMER4096_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[0]_i_1__2_n_4\,
      Q => \TIMER4096_reg_n_0_[3]\,
      R => \out\
    );
\TIMER4096_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[4]_i_1__2_n_7\,
      Q => \TIMER4096_reg_n_0_[4]\,
      R => \out\
    );
\TIMER4096_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \TIMER4096_reg[0]_i_1__2_n_0\,
      CO(3) => \TIMER4096_reg[4]_i_1__2_n_0\,
      CO(2) => \TIMER4096_reg[4]_i_1__2_n_1\,
      CO(1) => \TIMER4096_reg[4]_i_1__2_n_2\,
      CO(0) => \TIMER4096_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TIMER4096_reg[4]_i_1__2_n_4\,
      O(2) => \TIMER4096_reg[4]_i_1__2_n_5\,
      O(1) => \TIMER4096_reg[4]_i_1__2_n_6\,
      O(0) => \TIMER4096_reg[4]_i_1__2_n_7\,
      S(3) => \TIMER4096_reg_n_0_[7]\,
      S(2) => \TIMER4096_reg_n_0_[6]\,
      S(1) => \TIMER4096_reg_n_0_[5]\,
      S(0) => \TIMER4096_reg_n_0_[4]\
    );
\TIMER4096_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[4]_i_1__2_n_6\,
      Q => \TIMER4096_reg_n_0_[5]\,
      R => \out\
    );
\TIMER4096_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[4]_i_1__2_n_5\,
      Q => \TIMER4096_reg_n_0_[6]\,
      R => \out\
    );
\TIMER4096_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[4]_i_1__2_n_4\,
      Q => \TIMER4096_reg_n_0_[7]\,
      R => \out\
    );
\TIMER4096_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[8]_i_1__2_n_7\,
      Q => \TIMER4096_reg_n_0_[8]\,
      R => \out\
    );
\TIMER4096_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \TIMER4096_reg[4]_i_1__2_n_0\,
      CO(3) => \NLW_TIMER4096_reg[8]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \TIMER4096_reg[8]_i_1__2_n_1\,
      CO(1) => \TIMER4096_reg[8]_i_1__2_n_2\,
      CO(0) => \TIMER4096_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TIMER4096_reg[8]_i_1__2_n_4\,
      O(2) => \TIMER4096_reg[8]_i_1__2_n_5\,
      O(1) => \TIMER4096_reg[8]_i_1__2_n_6\,
      O(0) => \TIMER4096_reg[8]_i_1__2_n_7\,
      S(3) => TIMER4096_reg(11),
      S(2) => \TIMER4096_reg_n_0_[10]\,
      S(1) => \TIMER4096_reg_n_0_[9]\,
      S(0) => \TIMER4096_reg_n_0_[8]\
    );
\TIMER4096_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[8]_i_1__2_n_6\,
      Q => \TIMER4096_reg_n_0_[9]\,
      R => \out\
    );
TOGGLE_RX_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MR_PAGE_RX_SET119_out,
      D => Q(11),
      Q => TOGGLE_RX,
      R => \out\
    );
\TOGGLE_TX_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFF4EEEE000E"
    )
        port map (
      I0 => STATE(2),
      I1 => an_adv_config_vector_ch3(0),
      I2 => STATE(0),
      I3 => \RX_CONFIG_SNAPSHOT[15]_i_2__2_n_0\,
      I4 => MR_PAGE_RX_SET119_out,
      I5 => TOGGLE_TX,
      O => \TOGGLE_TX_i_1__2_n_0\
    );
TOGGLE_TX_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TOGGLE_TX_i_1__2_n_0\,
      Q => TOGGLE_TX,
      R => \out\
    );
\TX_CONFIG_REG_INT[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDE0010"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(3),
      I2 => STATE(1),
      I3 => STATE(0),
      I4 => \^d\(0),
      O => \TX_CONFIG_REG_INT[0]_i_1__2_n_0\
    );
\TX_CONFIG_REG_INT[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FC00000800"
    )
        port map (
      I0 => TOGGLE_TX,
      I1 => STATE(2),
      I2 => STATE(3),
      I3 => STATE(1),
      I4 => STATE(0),
      I5 => \^d\(1),
      O => \TX_CONFIG_REG_INT[11]_i_1__2_n_0\
    );
\TX_CONFIG_REG_INT[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA0008"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(1),
      I2 => STATE(2),
      I3 => STATE(3),
      I4 => \^d\(2),
      O => \TX_CONFIG_REG_INT[14]_i_1__2_n_0\
    );
\TX_CONFIG_REG_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TX_CONFIG_REG_INT[0]_i_1__2_n_0\,
      Q => \^d\(0),
      R => \out\
    );
\TX_CONFIG_REG_INT_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TX_CONFIG_REG_INT[11]_i_1__2_n_0\,
      Q => \^d\(1),
      R => \out\
    );
\TX_CONFIG_REG_INT_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TX_CONFIG_REG_INT[14]_i_1__2_n_0\,
      Q => \^d\(2),
      R => \out\
    );
\XMIT_CONFIG_INT_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEFE"
    )
        port map (
      I0 => \out\,
      I1 => \XMIT_CONFIG_INT_i_2__6_n_0\,
      I2 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I3 => STATE(1),
      I4 => STATE(0),
      I5 => \XMIT_CONFIG_INT_i_3__2_n_0\,
      O => \XMIT_CONFIG_INT_i_1__2_n_0\
    );
\XMIT_CONFIG_INT_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I2 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      O => XMIT_CONFIG_INT_reg_0
    );
\XMIT_CONFIG_INT_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8AA2AAAA8AA0"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => STATE(3),
      I2 => STATE(2),
      I3 => STATE(0),
      I4 => STATE(1),
      I5 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      O => \XMIT_CONFIG_INT_i_2__6_n_0\
    );
\XMIT_CONFIG_INT_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(3),
      O => \XMIT_CONFIG_INT_i_3__2_n_0\
    );
XMIT_CONFIG_INT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \XMIT_CONFIG_INT_i_1__2_n_0\,
      Q => XMIT_CONFIG_INT,
      R => '0'
    );
\XMIT_DATA_INT_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I2 => XMIT_DATA_INT,
      O => \^xmit_data\
    );
\XMIT_DATA_INT_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2004"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(3),
      I2 => STATE(0),
      I3 => STATE(1),
      O => XMIT_DATA_INT0
    );
XMIT_DATA_INT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => XMIT_DATA_INT0,
      Q => XMIT_DATA_INT,
      R => \out\
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[11]\,
      I1 => Q(11),
      I2 => \RX_CONFIG_SNAPSHOT_reg_n_0_[10]\,
      I3 => Q(10),
      I4 => Q(9),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[9]\,
      O => \i__carry_i_1__2_n_0\
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[8]\,
      I1 => Q(8),
      I2 => \RX_CONFIG_SNAPSHOT_reg_n_0_[7]\,
      I3 => Q(7),
      I4 => Q(6),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[6]\,
      O => \i__carry_i_2__2_n_0\
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \RX_CONFIG_SNAPSHOT_reg_n_0_[4]\,
      I3 => Q(4),
      I4 => Q(3),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[3]\,
      O => \i__carry_i_3__2_n_0\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \RX_CONFIG_SNAPSHOT_reg_n_0_[1]\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[0]\,
      O => \i__carry_i_4__2_n_0\
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => MASK_RUDI_BUFERR_TIMER(0),
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3 downto 0) => MASK_RUDI_BUFERR_TIMER(4 downto 1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => MASK_RUDI_BUFERR_TIMER(8 downto 5)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \NLW_plusOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3 downto 0) => MASK_RUDI_BUFERR_TIMER(12 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_AUTO_NEG_136 is
  port (
    status_vector_ch2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    MASK_RUDI_BUFERR : out STD_LOGIC;
    RECEIVED_IDLE : out STD_LOGIC;
    \STATE_reg[1]_0\ : out STD_LOGIC;
    an_interrupt_ch2 : out STD_LOGIC;
    XMIT_CONFIG_INT_reg_0 : out STD_LOGIC;
    RX_INVALID_reg : out STD_LOGIC;
    I0 : out STD_LOGIC;
    STATUS_VECTOR_0_PRE_reg : out STD_LOGIC;
    XMIT_DATA : out STD_LOGIC;
    LP_ADV_ABILITY : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CONFIG_REG_MATCH_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CONSISTENCY_MATCH_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC;
    userclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    BASEX_REMOTE_FAULT_RSLVD : in STD_LOGIC_VECTOR ( 0 to 0 );
    \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RESTART_AN_SET : in STD_LOGIC;
    RX_IDLE : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RX_CONFIG_REG_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    RX_INVALID_reg_0 : in STD_LOGIC;
    RX_CONFIG_VALID_INT_reg : in STD_LOGIC;
    RX_CONFIG_VALID_INT_reg_0 : in STD_LOGIC;
    data_out : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    RX_CONFIG_VALID : in STD_LOGIC;
    RX_INVALID : in STD_LOGIC;
    RXSYNC_STATUS : in STD_LOGIC;
    EVEN_reg : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[1]\ : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EVEN_reg_0 : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ : in STD_LOGIC;
    link_timer_value_ch2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\ : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\ : in STD_LOGIC;
    an_adv_config_vector_ch2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MASK_RUDI_BUFERR_TIMER0 : in STD_LOGIC;
    ACKNOWLEDGE_MATCH_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_AUTO_NEG_136 : entity is "AUTO_NEG";
end qsgmii_1218_AUTO_NEG_136;

architecture STRUCTURE of qsgmii_1218_AUTO_NEG_136 is
  signal ABILITY_MATCH : STD_LOGIC;
  signal ABILITY_MATCH_2 : STD_LOGIC;
  signal \ABILITY_MATCH_2_i_1__1_n_0\ : STD_LOGIC;
  signal \ABILITY_MATCH_i_1__1_n_0\ : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_2 : STD_LOGIC;
  signal \ACKNOWLEDGE_MATCH_2_i_1__1_n_0\ : STD_LOGIC;
  signal \ACKNOWLEDGE_MATCH_3_i_1__1_n_0\ : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_3_reg_n_0 : STD_LOGIC;
  signal AN_SYNC_STATUS : STD_LOGIC;
  signal \AN_SYNC_STATUS_i_1__1_n_0\ : STD_LOGIC;
  signal CONFIG_REG_MATCH : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB : STD_LOGIC;
  signal \CONFIG_REG_MATCH_COMB2_carry__0_n_3\ : STD_LOGIC;
  signal \CONFIG_REG_MATCH_COMB2_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \CONFIG_REG_MATCH_COMB2_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \CONFIG_REG_MATCH_COMB2_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \CONFIG_REG_MATCH_COMB2_carry_i_4__1_n_0\ : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB2_carry_n_0 : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB2_carry_n_1 : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB2_carry_n_2 : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB2_carry_n_3 : STD_LOGIC;
  signal CONSISTENCY_MATCH : STD_LOGIC;
  signal CONSISTENCY_MATCH_COMB : STD_LOGIC;
  signal \CONSISTENCY_MATCH_COMB1__0\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal GENERATE_REMOTE_FAULT : STD_LOGIC;
  signal GENERATE_REMOTE_FAULT0 : STD_LOGIC;
  signal IDLE_INSERTED : STD_LOGIC;
  signal IDLE_INSERTED0 : STD_LOGIC;
  signal IDLE_INSERTED_REG1 : STD_LOGIC;
  signal IDLE_INSERTED_REG2 : STD_LOGIC;
  signal IDLE_INSERTED_REG3 : STD_LOGIC;
  signal \IDLE_INSERTED_REG3_i_1__1_n_0\ : STD_LOGIC;
  signal IDLE_INSERTED_REG4 : STD_LOGIC;
  signal IDLE_MATCH : STD_LOGIC;
  signal IDLE_MATCH_2 : STD_LOGIC;
  signal \IDLE_MATCH_2_i_1__1_n_0\ : STD_LOGIC;
  signal \IDLE_MATCH_i_1__1_n_0\ : STD_LOGIC;
  signal IDLE_REMOVED : STD_LOGIC;
  signal IDLE_REMOVED0 : STD_LOGIC;
  signal IDLE_REMOVED_REG1 : STD_LOGIC;
  signal IDLE_REMOVED_REG2 : STD_LOGIC;
  signal \LINK_TIMER[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \LINK_TIMER[9]_i_3__1_n_0\ : STD_LOGIC;
  signal LINK_TIMER_DONE : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_1__1_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_2__1_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_3__1_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_4__1_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_5__1_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_6__1_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_7__1_n_0\ : STD_LOGIC;
  signal LINK_TIMER_SATURATED : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB : STD_LOGIC;
  signal \LINK_TIMER_SATURATED_COMB0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_SATURATED_COMB0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_SATURATED_COMB0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_SATURATED_COMB0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB0_carry_n_1 : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB0_carry_n_2 : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB0_carry_n_3 : STD_LOGIC;
  signal \LINK_TIMER_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^lp_adv_ability\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mask_rudi_buferr\ : STD_LOGIC;
  signal MASK_RUDI_BUFERR_TIMER : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \MASK_RUDI_BUFERR_TIMER[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_i_1__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_i_2__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_i_3__1_n_0\ : STD_LOGIC;
  signal MASK_RUDI_CLKCOR : STD_LOGIC;
  signal \MASK_RUDI_CLKCOR_i_1__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_CLKCOR_i_2__1_n_0\ : STD_LOGIC;
  signal \MR_AN_COMPLETE_i_1__1_n_0\ : STD_LOGIC;
  signal MR_AN_ENABLE_CHANGE : STD_LOGIC;
  signal MR_AN_ENABLE_CHANGE0 : STD_LOGIC;
  signal MR_AN_ENABLE_REG1 : STD_LOGIC;
  signal MR_AN_ENABLE_REG2 : STD_LOGIC;
  signal \MR_LP_ADV_ABILITY_INT[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \MR_LP_ADV_ABILITY_INT[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \MR_LP_ADV_ABILITY_INT[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \MR_LP_ADV_ABILITY_INT_reg_n_0_[16]\ : STD_LOGIC;
  signal MR_PAGE_RX_SET119_out : STD_LOGIC;
  signal \MR_REMOTE_FAULT_i_1__1_n_0\ : STD_LOGIC;
  signal MR_RESTART_AN_INT : STD_LOGIC;
  signal \MR_RESTART_AN_INT_i_1__1_n_0\ : STD_LOGIC;
  signal \MR_RESTART_AN_INT_i_2__1_n_0\ : STD_LOGIC;
  signal MR_RESTART_AN_SET_REG1 : STD_LOGIC;
  signal MR_RESTART_AN_SET_REG2 : STD_LOGIC;
  signal NEXT_STATE2 : STD_LOGIC;
  signal PREVIOUS_STATE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal PULSE4096 : STD_LOGIC;
  signal PULSE40960 : STD_LOGIC;
  signal \^received_idle\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[10]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[11]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[1]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[5]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[6]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[7]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[8]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[9]\ : STD_LOGIC;
  signal RX_CONFIG_SNAPSHOT : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[10]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[11]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[15]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[1]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[2]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[3]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[4]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[5]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[6]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[7]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[8]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[9]\ : STD_LOGIC;
  signal RX_IDLE_REG1 : STD_LOGIC;
  signal RX_IDLE_REG2 : STD_LOGIC;
  signal RX_RUDI_INVALID : STD_LOGIC;
  signal RX_RUDI_INVALID_DELAY : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal RX_RUDI_INVALID_DELAY0 : STD_LOGIC;
  signal \RX_RUDI_INVALID_DELAY[0]_i_2__1_n_0\ : STD_LOGIC;
  signal RX_RUDI_INVALID_REG : STD_LOGIC;
  signal \SGMII_SPEED[1]_i_2__1_n_0\ : STD_LOGIC;
  signal START_LINK_TIMER : STD_LOGIC;
  signal START_LINK_TIMER_REG : STD_LOGIC;
  signal START_LINK_TIMER_REG2 : STD_LOGIC;
  signal \START_LINK_TIMER_REG_i_2__1_n_0\ : STD_LOGIC;
  signal \START_LINK_TIMER_REG_i_3__1_n_0\ : STD_LOGIC;
  signal \START_LINK_TIMER_REG_i_4__1_n_0\ : STD_LOGIC;
  signal \START_LINK_TIMER_REG_i_5__1_n_0\ : STD_LOGIC;
  signal \START_LINK_TIMER_REG_i_6__1_n_0\ : STD_LOGIC;
  signal STATE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \STATE[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_5__1_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_6__1_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_6__1_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_8__1_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_7__1_n_0\ : STD_LOGIC;
  signal \^state_reg[1]_0\ : STD_LOGIC;
  signal \^status_vector_0_pre_reg\ : STD_LOGIC;
  signal SYNC_STATUS_HELD : STD_LOGIC;
  signal \SYNC_STATUS_HELD_i_1__1_n_0\ : STD_LOGIC;
  signal \TIMER4096[0]_i_2__1_n_0\ : STD_LOGIC;
  signal TIMER4096_MSB_REG : STD_LOGIC;
  signal TIMER4096_reg : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \TIMER4096_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1__1_n_6\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1__1_n_7\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[0]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[10]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[1]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[2]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[3]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[4]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[5]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[6]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[7]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[8]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[9]\ : STD_LOGIC;
  signal TOGGLE_RX : STD_LOGIC;
  signal TOGGLE_TX : STD_LOGIC;
  signal \TOGGLE_TX_i_1__1_n_0\ : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[14]_i_1__1_n_0\ : STD_LOGIC;
  signal XMIT_CONFIG_INT : STD_LOGIC;
  signal \XMIT_CONFIG_INT_i_1__1_n_0\ : STD_LOGIC;
  signal \XMIT_CONFIG_INT_i_2__4_n_0\ : STD_LOGIC;
  signal \XMIT_CONFIG_INT_i_3__1_n_0\ : STD_LOGIC;
  signal \^xmit_data\ : STD_LOGIC;
  signal XMIT_DATA_INT : STD_LOGIC;
  signal XMIT_DATA_INT0 : STD_LOGIC;
  signal \^an_interrupt_ch2\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in28_in : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal \^status_vector_ch2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_CONFIG_REG_MATCH_COMB2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CONFIG_REG_MATCH_COMB2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_CONFIG_REG_MATCH_COMB2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CONSISTENCY_MATCH_COMB1_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_CONSISTENCY_MATCH_COMB1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_LINK_TIMER_SATURATED_COMB0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TIMER4096_reg[8]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AN_SYNC_STATUS_i_1__1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \IDLE_INSERTED_REG3_i_1__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \IDLE_INSERTED_i_1__1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \IDLE_MATCH_2_i_1__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \IDLE_REMOVED_i_1__1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \LINK_TIMER[1]_i_1__1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \LINK_TIMER[2]_i_1__1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \LINK_TIMER[3]_i_1__1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \LINK_TIMER[4]_i_1__1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \LINK_TIMER[6]_i_1__1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \LINK_TIMER[7]_i_1__1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \LINK_TIMER[8]_i_1__1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \LINK_TIMER[9]_i_2__1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \LINK_TIMER_DONE_i_7__1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[0]_i_1__1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[10]_i_1__1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[11]_i_1__1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[12]_i_2__1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[1]_i_1__1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[2]_i_1__1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[3]_i_1__1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[4]_i_1__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[6]_i_1__1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[7]_i_1__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[8]_i_1__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[9]_i_1__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \MR_LP_ADV_ABILITY_INT[13]_i_1__1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \MR_LP_ADV_ABILITY_INT[16]_i_1__1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \MR_RESTART_AN_INT_i_2__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \RX_CONFIG_SNAPSHOT[15]_i_2__1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \RX_INVALID_i_2__1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \RX_RUDI_INVALID_DELAY[0]_i_2__1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \SGMII_SPEED[1]_i_2__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \START_LINK_TIMER_REG_i_4__1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \START_LINK_TIMER_REG_i_5__1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \START_LINK_TIMER_REG_i_6__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \START_LINK_TIMER_REG_i_7__1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \STATE[0]_i_7__1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \STATE[1]_i_3__1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \STATE[1]_i_6__1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \STATE[2]_i_2__1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \STATE[2]_i_3__1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \STATE[2]_i_6__1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \STATE[2]_i_8__1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \STATE[3]_i_4__1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \STATE[3]_i_5__1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \STATE[3]_i_6__1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \STATE[3]_i_7__1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \STATUS_VECTOR_0_PRE_i_1__1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \SYNC_STATUS_HELD_i_1__1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \TX_CONFIG_REG_INT[0]_i_1__1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \TX_CONFIG_REG_INT[14]_i_1__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \XMIT_CONFIG_INT_i_2__3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \XMIT_CONFIG_INT_i_3__1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \XMIT_DATA_INT_i_1__3\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \XMIT_DATA_INT_i_1__4\ : label is "soft_lutpair154";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  LP_ADV_ABILITY(0) <= \^lp_adv_ability\(0);
  MASK_RUDI_BUFERR <= \^mask_rudi_buferr\;
  RECEIVED_IDLE <= \^received_idle\;
  \STATE_reg[1]_0\ <= \^state_reg[1]_0\;
  STATUS_VECTOR_0_PRE_reg <= \^status_vector_0_pre_reg\;
  XMIT_DATA <= \^xmit_data\;
  an_interrupt_ch2 <= \^an_interrupt_ch2\;
  status_vector_ch2(5 downto 0) <= \^status_vector_ch2\(5 downto 0);
\ABILITY_MATCH_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => ABILITY_MATCH_2,
      I1 => RX_CONFIG_VALID,
      I2 => CONFIG_REG_MATCH_COMB,
      I3 => \^mask_rudi_buferr\,
      I4 => RX_IDLE,
      I5 => \out\,
      O => \ABILITY_MATCH_2_i_1__1_n_0\
    );
ABILITY_MATCH_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \ABILITY_MATCH_2_i_1__1_n_0\,
      Q => ABILITY_MATCH_2,
      R => '0'
    );
\ABILITY_MATCH_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0050004400000044"
    )
        port map (
      I0 => SR(0),
      I1 => ABILITY_MATCH,
      I2 => ABILITY_MATCH_2,
      I3 => \^mask_rudi_buferr\,
      I4 => RX_CONFIG_VALID,
      I5 => CONFIG_REG_MATCH_COMB,
      O => \ABILITY_MATCH_i_1__1_n_0\
    );
ABILITY_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \ABILITY_MATCH_i_1__1_n_0\,
      Q => ABILITY_MATCH,
      R => '0'
    );
\ACKNOWLEDGE_MATCH_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E222"
    )
        port map (
      I0 => ACKNOWLEDGE_MATCH_2,
      I1 => RX_CONFIG_VALID,
      I2 => Q(14),
      I3 => p_0_in28_in,
      I4 => \^mask_rudi_buferr\,
      I5 => SR(0),
      O => \ACKNOWLEDGE_MATCH_2_i_1__1_n_0\
    );
ACKNOWLEDGE_MATCH_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \ACKNOWLEDGE_MATCH_2_i_1__1_n_0\,
      Q => ACKNOWLEDGE_MATCH_2,
      R => '0'
    );
\ACKNOWLEDGE_MATCH_3_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
        port map (
      I0 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      I1 => RX_CONFIG_VALID,
      I2 => ACKNOWLEDGE_MATCH_2,
      I3 => p_0_in28_in,
      I4 => Q(14),
      I5 => ACKNOWLEDGE_MATCH_3,
      O => \ACKNOWLEDGE_MATCH_3_i_1__1_n_0\
    );
ACKNOWLEDGE_MATCH_3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \ACKNOWLEDGE_MATCH_3_i_1__1_n_0\,
      Q => ACKNOWLEDGE_MATCH_3_reg_n_0,
      R => '0'
    );
\AN_SYNC_STATUS_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => SYNC_STATUS_HELD,
      I1 => LINK_TIMER_SATURATED,
      I2 => PULSE4096,
      I3 => RXSYNC_STATUS,
      I4 => AN_SYNC_STATUS,
      O => \AN_SYNC_STATUS_i_1__1_n_0\
    );
AN_SYNC_STATUS_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \AN_SYNC_STATUS_i_1__1_n_0\,
      Q => AN_SYNC_STATUS,
      R => \out\
    );
\BASEX_REMOTE_FAULT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET119_out,
      D => BASEX_REMOTE_FAULT_RSLVD(0),
      Q => \^status_vector_ch2\(2),
      R => \out\
    );
CONFIG_REG_MATCH_COMB2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CONFIG_REG_MATCH_COMB2_carry_n_0,
      CO(2) => CONFIG_REG_MATCH_COMB2_carry_n_1,
      CO(1) => CONFIG_REG_MATCH_COMB2_carry_n_2,
      CO(0) => CONFIG_REG_MATCH_COMB2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_CONFIG_REG_MATCH_COMB2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \CONFIG_REG_MATCH_COMB2_carry_i_1__1_n_0\,
      S(2) => \CONFIG_REG_MATCH_COMB2_carry_i_2__1_n_0\,
      S(1) => \CONFIG_REG_MATCH_COMB2_carry_i_3__1_n_0\,
      S(0) => \CONFIG_REG_MATCH_COMB2_carry_i_4__1_n_0\
    );
\CONFIG_REG_MATCH_COMB2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => CONFIG_REG_MATCH_COMB2_carry_n_0,
      CO(3 downto 1) => \NLW_CONFIG_REG_MATCH_COMB2_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \CONFIG_REG_MATCH_COMB2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CONFIG_REG_MATCH_COMB2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\CONFIG_REG_MATCH_COMB2_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[11]\,
      I1 => Q(11),
      I2 => \RX_CONFIG_REG_REG_reg_n_0_[10]\,
      I3 => Q(10),
      I4 => Q(9),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[9]\,
      O => \CONFIG_REG_MATCH_COMB2_carry_i_1__1_n_0\
    );
\CONFIG_REG_MATCH_COMB2_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[8]\,
      I1 => Q(8),
      I2 => \RX_CONFIG_REG_REG_reg_n_0_[7]\,
      I3 => Q(7),
      I4 => Q(6),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[6]\,
      O => \CONFIG_REG_MATCH_COMB2_carry_i_2__1_n_0\
    );
\CONFIG_REG_MATCH_COMB2_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \RX_CONFIG_REG_REG_reg_n_0_[4]\,
      I3 => Q(4),
      I4 => Q(3),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[3]\,
      O => \CONFIG_REG_MATCH_COMB2_carry_i_3__1_n_0\
    );
\CONFIG_REG_MATCH_COMB2_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \RX_CONFIG_REG_REG_reg_n_0_[1]\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[0]\,
      O => \CONFIG_REG_MATCH_COMB2_carry_i_4__1_n_0\
    );
\CONFIG_REG_MATCH_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => \^received_idle\,
      I1 => \CONFIG_REG_MATCH_COMB2_carry__0_n_3\,
      I2 => Q(15),
      I3 => p_0_in0_in,
      O => CONFIG_REG_MATCH_COMB
    );
CONFIG_REG_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CONFIG_REG_MATCH_COMB,
      Q => CONFIG_REG_MATCH,
      R => \out\
    );
\CONSISTENCY_MATCH_COMB1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_0\,
      CO(2) => \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_1\,
      CO(1) => \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_2\,
      CO(0) => \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__1_n_0\,
      S(2) => \i__carry_i_2__1_n_0\,
      S(1) => \i__carry_i_3__1_n_0\,
      S(0) => \i__carry_i_4__1_n_0\
    );
\CONSISTENCY_MATCH_COMB1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_0\,
      CO(3 downto 1) => \NLW_CONSISTENCY_MATCH_COMB1_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \CONSISTENCY_MATCH_COMB1__0\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CONSISTENCY_MATCH_COMB1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \RX_CONFIG_REG_reg[13]\(0)
    );
\CONSISTENCY_MATCH_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[15]\,
      I1 => \CONSISTENCY_MATCH_COMB1__0\,
      I2 => Q(15),
      O => CONSISTENCY_MATCH_COMB
    );
CONSISTENCY_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CONSISTENCY_MATCH_COMB,
      Q => CONSISTENCY_MATCH,
      R => \out\
    );
\GENERATE_REMOTE_FAULT_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \START_LINK_TIMER_REG_i_4__1_n_0\,
      I1 => STATE(1),
      I2 => IDLE_MATCH,
      I3 => STATE(3),
      I4 => STATE(2),
      I5 => \STATE[2]_i_2__1_n_0\,
      O => GENERATE_REMOTE_FAULT0
    );
GENERATE_REMOTE_FAULT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => GENERATE_REMOTE_FAULT0,
      Q => GENERATE_REMOTE_FAULT,
      R => \out\
    );
IDLE_INSERTED_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED,
      Q => IDLE_INSERTED_REG1,
      R => \out\
    );
IDLE_INSERTED_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED_REG1,
      Q => IDLE_INSERTED_REG2,
      R => \out\
    );
\IDLE_INSERTED_REG3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE_REG2,
      O => \IDLE_INSERTED_REG3_i_1__1_n_0\
    );
IDLE_INSERTED_REG3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IDLE_INSERTED_REG3_i_1__1_n_0\,
      Q => IDLE_INSERTED_REG3,
      R => \out\
    );
IDLE_INSERTED_REG4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED_REG3,
      Q => IDLE_INSERTED_REG4,
      R => \out\
    );
\IDLE_INSERTED_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\,
      O => IDLE_INSERTED0
    );
IDLE_INSERTED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED0,
      Q => IDLE_INSERTED,
      R => \out\
    );
\IDLE_MATCH_2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE,
      I2 => IDLE_INSERTED_REG4,
      I3 => RX_IDLE_REG2,
      I4 => IDLE_MATCH_2,
      O => \IDLE_MATCH_2_i_1__1_n_0\
    );
IDLE_MATCH_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IDLE_MATCH_2_i_1__1_n_0\,
      Q => IDLE_MATCH_2,
      R => \out\
    );
\IDLE_MATCH_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440FFFF44400000"
    )
        port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE,
      I2 => IDLE_MATCH_2,
      I3 => IDLE_REMOVED_REG2,
      I4 => RX_IDLE_REG2,
      I5 => IDLE_MATCH,
      O => \IDLE_MATCH_i_1__1_n_0\
    );
IDLE_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IDLE_MATCH_i_1__1_n_0\,
      Q => IDLE_MATCH,
      R => \out\
    );
IDLE_REMOVED_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_REMOVED,
      Q => IDLE_REMOVED_REG1,
      R => \out\
    );
IDLE_REMOVED_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_REMOVED_REG1,
      Q => IDLE_REMOVED_REG2,
      R => \out\
    );
\IDLE_REMOVED_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\,
      O => IDLE_REMOVED0
    );
IDLE_REMOVED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_REMOVED0,
      Q => IDLE_REMOVED,
      R => \out\
    );
\I_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888AAAA8880FFF0"
    )
        port map (
      I0 => \^status_vector_0_pre_reg\,
      I1 => EVEN_reg,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[1]\,
      I3 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\(0),
      I4 => EVEN_reg_0,
      I5 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => I0
    );
\LINK_TIMER[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(0),
      O => \plusOp__0\(0)
    );
\LINK_TIMER[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(0),
      I1 => \LINK_TIMER_reg__0\(1),
      O => \plusOp__0\(1)
    );
\LINK_TIMER[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(1),
      I1 => \LINK_TIMER_reg__0\(0),
      I2 => \LINK_TIMER_reg__0\(2),
      O => \plusOp__0\(2)
    );
\LINK_TIMER[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(2),
      I1 => \LINK_TIMER_reg__0\(0),
      I2 => \LINK_TIMER_reg__0\(1),
      I3 => \LINK_TIMER_reg__0\(3),
      O => \plusOp__0\(3)
    );
\LINK_TIMER[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(3),
      I1 => \LINK_TIMER_reg__0\(1),
      I2 => \LINK_TIMER_reg__0\(0),
      I3 => \LINK_TIMER_reg__0\(2),
      I4 => \LINK_TIMER_reg__0\(4),
      O => \plusOp__0\(4)
    );
\LINK_TIMER[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(4),
      I1 => \LINK_TIMER_reg__0\(2),
      I2 => \LINK_TIMER_reg__0\(0),
      I3 => \LINK_TIMER_reg__0\(1),
      I4 => \LINK_TIMER_reg__0\(3),
      I5 => \LINK_TIMER_reg__0\(5),
      O => \plusOp__0\(5)
    );
\LINK_TIMER[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LINK_TIMER[9]_i_3__1_n_0\,
      I1 => \LINK_TIMER_reg__0\(6),
      O => \plusOp__0\(6)
    );
\LINK_TIMER[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(6),
      I1 => \LINK_TIMER[9]_i_3__1_n_0\,
      I2 => \LINK_TIMER_reg__0\(7),
      O => \plusOp__0\(7)
    );
\LINK_TIMER[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \LINK_TIMER[9]_i_3__1_n_0\,
      I1 => \LINK_TIMER_reg__0\(6),
      I2 => \LINK_TIMER_reg__0\(7),
      I3 => \LINK_TIMER_reg__0\(8),
      O => \plusOp__0\(8)
    );
\LINK_TIMER[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => LINK_TIMER_SATURATED,
      I1 => PULSE4096,
      I2 => \out\,
      I3 => START_LINK_TIMER_REG,
      O => \LINK_TIMER[9]_i_1__1_n_0\
    );
\LINK_TIMER[9]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \LINK_TIMER[9]_i_3__1_n_0\,
      I1 => \LINK_TIMER_reg__0\(8),
      I2 => \LINK_TIMER_reg__0\(7),
      I3 => \LINK_TIMER_reg__0\(6),
      I4 => \LINK_TIMER_reg__0\(9),
      O => \plusOp__0\(9)
    );
\LINK_TIMER[9]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(4),
      I1 => \LINK_TIMER_reg__0\(2),
      I2 => \LINK_TIMER_reg__0\(0),
      I3 => \LINK_TIMER_reg__0\(1),
      I4 => \LINK_TIMER_reg__0\(3),
      I5 => \LINK_TIMER_reg__0\(5),
      O => \LINK_TIMER[9]_i_3__1_n_0\
    );
\LINK_TIMER_DONE_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => \LINK_TIMER_DONE_i_2__1_n_0\,
      I1 => STATE(1),
      I2 => \STATE[1]_i_3__1_n_0\,
      I3 => \LINK_TIMER_DONE_i_3__1_n_0\,
      I4 => \STATE[3]_i_2__1_n_0\,
      I5 => \LINK_TIMER_DONE_i_4__1_n_0\,
      O => \LINK_TIMER_DONE_i_1__1_n_0\
    );
\LINK_TIMER_DONE_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAEAEAAAAAAAAA"
    )
        port map (
      I0 => \LINK_TIMER_DONE_i_5__1_n_0\,
      I1 => STATE(3),
      I2 => \STATE[2]_i_5__1_n_0\,
      I3 => STATE(0),
      I4 => \LINK_TIMER_DONE_i_6__1_n_0\,
      I5 => \LINK_TIMER_DONE_i_4__1_n_0\,
      O => \LINK_TIMER_DONE_i_2__1_n_0\
    );
\LINK_TIMER_DONE_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFC0FFD1D1D1D1"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I1 => STATE(0),
      I2 => \^state_reg[1]_0\,
      I3 => LINK_TIMER_DONE,
      I4 => ABILITY_MATCH,
      I5 => STATE(2),
      O => \LINK_TIMER_DONE_i_3__1_n_0\
    );
\LINK_TIMER_DONE_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000054"
    )
        port map (
      I0 => START_LINK_TIMER_REG2,
      I1 => LINK_TIMER_SATURATED,
      I2 => LINK_TIMER_DONE,
      I3 => \out\,
      I4 => START_LINK_TIMER_REG,
      O => \LINK_TIMER_DONE_i_4__1_n_0\
    );
\LINK_TIMER_DONE_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \LINK_TIMER_DONE_i_4__1_n_0\,
      I1 => RX_INVALID,
      I2 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I4 => \START_LINK_TIMER_REG_i_5__1_n_0\,
      I5 => \LINK_TIMER_DONE_i_7__1_n_0\,
      O => \LINK_TIMER_DONE_i_5__1_n_0\
    );
\LINK_TIMER_DONE_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      I1 => CONSISTENCY_MATCH,
      I2 => ABILITY_MATCH,
      I3 => STATE(1),
      I4 => STATE(2),
      O => \LINK_TIMER_DONE_i_6__1_n_0\
    );
\LINK_TIMER_DONE_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF151515"
    )
        port map (
      I0 => STATE(0),
      I1 => LINK_TIMER_DONE,
      I2 => STATE(2),
      I3 => ABILITY_MATCH,
      I4 => \^state_reg[1]_0\,
      O => \LINK_TIMER_DONE_i_7__1_n_0\
    );
LINK_TIMER_DONE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \LINK_TIMER_DONE_i_1__1_n_0\,
      Q => LINK_TIMER_DONE,
      R => '0'
    );
LINK_TIMER_SATURATED_COMB0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => LINK_TIMER_SATURATED_COMB,
      CO(2) => LINK_TIMER_SATURATED_COMB0_carry_n_1,
      CO(1) => LINK_TIMER_SATURATED_COMB0_carry_n_2,
      CO(0) => LINK_TIMER_SATURATED_COMB0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_LINK_TIMER_SATURATED_COMB0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \LINK_TIMER_SATURATED_COMB0_carry_i_1__1_n_0\,
      S(2) => \LINK_TIMER_SATURATED_COMB0_carry_i_2__1_n_0\,
      S(1) => \LINK_TIMER_SATURATED_COMB0_carry_i_3__1_n_0\,
      S(0) => \LINK_TIMER_SATURATED_COMB0_carry_i_4__1_n_0\
    );
\LINK_TIMER_SATURATED_COMB0_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(9),
      O => \LINK_TIMER_SATURATED_COMB0_carry_i_1__1_n_0\
    );
\LINK_TIMER_SATURATED_COMB0_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => link_timer_value_ch2(8),
      I1 => \LINK_TIMER_reg__0\(8),
      I2 => link_timer_value_ch2(7),
      I3 => \LINK_TIMER_reg__0\(7),
      I4 => \LINK_TIMER_reg__0\(6),
      I5 => link_timer_value_ch2(6),
      O => \LINK_TIMER_SATURATED_COMB0_carry_i_2__1_n_0\
    );
\LINK_TIMER_SATURATED_COMB0_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => link_timer_value_ch2(5),
      I1 => \LINK_TIMER_reg__0\(5),
      I2 => link_timer_value_ch2(4),
      I3 => \LINK_TIMER_reg__0\(4),
      I4 => \LINK_TIMER_reg__0\(3),
      I5 => link_timer_value_ch2(3),
      O => \LINK_TIMER_SATURATED_COMB0_carry_i_3__1_n_0\
    );
\LINK_TIMER_SATURATED_COMB0_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => link_timer_value_ch2(2),
      I1 => \LINK_TIMER_reg__0\(2),
      I2 => link_timer_value_ch2(1),
      I3 => \LINK_TIMER_reg__0\(1),
      I4 => \LINK_TIMER_reg__0\(0),
      I5 => link_timer_value_ch2(0),
      O => \LINK_TIMER_SATURATED_COMB0_carry_i_4__1_n_0\
    );
LINK_TIMER_SATURATED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => LINK_TIMER_SATURATED_COMB,
      Q => LINK_TIMER_SATURATED,
      R => \out\
    );
\LINK_TIMER_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(0),
      Q => \LINK_TIMER_reg__0\(0),
      R => \LINK_TIMER[9]_i_1__1_n_0\
    );
\LINK_TIMER_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(1),
      Q => \LINK_TIMER_reg__0\(1),
      R => \LINK_TIMER[9]_i_1__1_n_0\
    );
\LINK_TIMER_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(2),
      Q => \LINK_TIMER_reg__0\(2),
      R => \LINK_TIMER[9]_i_1__1_n_0\
    );
\LINK_TIMER_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(3),
      Q => \LINK_TIMER_reg__0\(3),
      R => \LINK_TIMER[9]_i_1__1_n_0\
    );
\LINK_TIMER_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(4),
      Q => \LINK_TIMER_reg__0\(4),
      R => \LINK_TIMER[9]_i_1__1_n_0\
    );
\LINK_TIMER_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(5),
      Q => \LINK_TIMER_reg__0\(5),
      R => \LINK_TIMER[9]_i_1__1_n_0\
    );
\LINK_TIMER_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(6),
      Q => \LINK_TIMER_reg__0\(6),
      R => \LINK_TIMER[9]_i_1__1_n_0\
    );
\LINK_TIMER_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(7),
      Q => \LINK_TIMER_reg__0\(7),
      R => \LINK_TIMER[9]_i_1__1_n_0\
    );
\LINK_TIMER_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(8),
      Q => \LINK_TIMER_reg__0\(8),
      R => \LINK_TIMER[9]_i_1__1_n_0\
    );
\LINK_TIMER_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(9),
      Q => \LINK_TIMER_reg__0\(9),
      R => \LINK_TIMER[9]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5515"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(0),
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[0]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__1_n_6\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[10]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__1_n_5\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[11]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFFFEFEFEF"
    )
        port map (
      I0 => \MASK_RUDI_BUFERR_TIMER[12]_i_3__1_n_0\,
      I1 => \MASK_RUDI_BUFERR_TIMER[12]_i_4__1_n_0\,
      I2 => MASK_RUDI_BUFERR_TIMER(0),
      I3 => data_out,
      I4 => p_0_in,
      I5 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__1_n_4\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_2__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(5),
      I1 => MASK_RUDI_BUFERR_TIMER(6),
      I2 => MASK_RUDI_BUFERR_TIMER(3),
      I3 => MASK_RUDI_BUFERR_TIMER(4),
      I4 => MASK_RUDI_BUFERR_TIMER(2),
      I5 => MASK_RUDI_BUFERR_TIMER(1),
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_3__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(11),
      I1 => MASK_RUDI_BUFERR_TIMER(12),
      I2 => MASK_RUDI_BUFERR_TIMER(9),
      I3 => MASK_RUDI_BUFERR_TIMER(10),
      I4 => MASK_RUDI_BUFERR_TIMER(8),
      I5 => MASK_RUDI_BUFERR_TIMER(7),
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_4__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => plusOp_carry_n_7,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[1]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => plusOp_carry_n_6,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[2]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => plusOp_carry_n_5,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[3]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => plusOp_carry_n_4,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[4]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__0_n_7\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[5]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__0_n_6\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[6]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__0_n_5\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[7]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__0_n_4\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[8]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__1_n_7\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[9]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__1_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[0]_i_1__1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(0),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__1_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[10]_i_1__1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(10),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__1_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[11]_i_1__1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(11),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__1_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[12]_i_2__1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(12),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__1_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[1]_i_1__1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(1),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__1_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[2]_i_1__1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(2),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__1_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[3]_i_1__1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(3),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__1_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[4]_i_1__1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(4),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__1_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[5]_i_1__1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(5),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__1_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[6]_i_1__1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(6),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__1_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[7]_i_1__1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(7),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__1_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[8]_i_1__1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(8),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__1_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[9]_i_1__1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(9),
      S => \out\
    );
\MASK_RUDI_BUFERR_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF00"
    )
        port map (
      I0 => \MASK_RUDI_BUFERR_i_2__1_n_0\,
      I1 => \MASK_RUDI_BUFERR_i_3__1_n_0\,
      I2 => MASK_RUDI_BUFERR_TIMER(0),
      I3 => MASK_RUDI_BUFERR_TIMER0,
      I4 => \^mask_rudi_buferr\,
      O => \MASK_RUDI_BUFERR_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(3),
      I1 => MASK_RUDI_BUFERR_TIMER(4),
      I2 => MASK_RUDI_BUFERR_TIMER(1),
      I3 => MASK_RUDI_BUFERR_TIMER(2),
      I4 => MASK_RUDI_BUFERR_TIMER(6),
      I5 => MASK_RUDI_BUFERR_TIMER(5),
      O => \MASK_RUDI_BUFERR_i_2__1_n_0\
    );
\MASK_RUDI_BUFERR_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(9),
      I1 => MASK_RUDI_BUFERR_TIMER(10),
      I2 => MASK_RUDI_BUFERR_TIMER(7),
      I3 => MASK_RUDI_BUFERR_TIMER(8),
      I4 => MASK_RUDI_BUFERR_TIMER(12),
      I5 => MASK_RUDI_BUFERR_TIMER(11),
      O => \MASK_RUDI_BUFERR_i_3__1_n_0\
    );
MASK_RUDI_BUFERR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MASK_RUDI_BUFERR_i_1__1_n_0\,
      Q => \^mask_rudi_buferr\,
      R => \out\
    );
\MASK_RUDI_CLKCOR_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF20000"
    )
        port map (
      I0 => MASK_RUDI_CLKCOR,
      I1 => \MASK_RUDI_CLKCOR_i_2__1_n_0\,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\,
      I3 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\,
      I4 => RXSYNC_STATUS,
      I5 => \out\,
      O => \MASK_RUDI_CLKCOR_i_1__1_n_0\
    );
\MASK_RUDI_CLKCOR_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440444040"
    )
        port map (
      I0 => RX_INVALID,
      I1 => RX_RUDI_INVALID_REG,
      I2 => RXSYNC_STATUS,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I4 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I5 => XMIT_DATA_INT,
      O => \MASK_RUDI_CLKCOR_i_2__1_n_0\
    );
MASK_RUDI_CLKCOR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MASK_RUDI_CLKCOR_i_1__1_n_0\,
      Q => MASK_RUDI_CLKCOR,
      R => '0'
    );
\MR_AN_COMPLETE_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5150505050505000"
    )
        port map (
      I0 => \out\,
      I1 => STATE(3),
      I2 => \^an_interrupt_ch2\,
      I3 => STATE(2),
      I4 => STATE(0),
      I5 => STATE(1),
      O => \MR_AN_COMPLETE_i_1__1_n_0\
    );
MR_AN_COMPLETE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \MR_AN_COMPLETE_i_1__1_n_0\,
      Q => \^an_interrupt_ch2\,
      R => '0'
    );
\MR_AN_ENABLE_CHANGE_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MR_AN_ENABLE_REG2,
      I1 => MR_AN_ENABLE_REG1,
      O => MR_AN_ENABLE_CHANGE0
    );
MR_AN_ENABLE_CHANGE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_AN_ENABLE_CHANGE0,
      Q => MR_AN_ENABLE_CHANGE,
      R => \out\
    );
MR_AN_ENABLE_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      Q => MR_AN_ENABLE_REG1,
      R => \out\
    );
MR_AN_ENABLE_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_AN_ENABLE_REG1,
      Q => MR_AN_ENABLE_REG2,
      R => \out\
    );
\MR_LP_ADV_ABILITY_INT[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \MR_LP_ADV_ABILITY_INT[16]_i_2__1_n_0\,
      I2 => \^lp_adv_ability\(0),
      O => \MR_LP_ADV_ABILITY_INT[13]_i_1__1_n_0\
    );
\MR_LP_ADV_ABILITY_INT[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \MR_LP_ADV_ABILITY_INT[16]_i_2__1_n_0\,
      I2 => \MR_LP_ADV_ABILITY_INT_reg_n_0_[16]\,
      O => \MR_LP_ADV_ABILITY_INT[16]_i_1__1_n_0\
    );
\MR_LP_ADV_ABILITY_INT[16]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => PREVIOUS_STATE(3),
      I1 => \out\,
      I2 => PREVIOUS_STATE(2),
      I3 => PREVIOUS_STATE(1),
      I4 => PREVIOUS_STATE(0),
      I5 => \SGMII_SPEED[1]_i_2__1_n_0\,
      O => \MR_LP_ADV_ABILITY_INT[16]_i_2__1_n_0\
    );
\MR_LP_ADV_ABILITY_INT_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MR_LP_ADV_ABILITY_INT[13]_i_1__1_n_0\,
      Q => \^lp_adv_ability\(0),
      R => \out\
    );
\MR_LP_ADV_ABILITY_INT_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MR_LP_ADV_ABILITY_INT[16]_i_1__1_n_0\,
      Q => \MR_LP_ADV_ABILITY_INT_reg_n_0_[16]\,
      R => \out\
    );
\MR_REMOTE_FAULT_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \MR_LP_ADV_ABILITY_INT_reg_n_0_[16]\,
      I1 => GENERATE_REMOTE_FAULT,
      I2 => \^status_vector_ch2\(5),
      O => \MR_REMOTE_FAULT_i_1__1_n_0\
    );
MR_REMOTE_FAULT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \MR_REMOTE_FAULT_i_1__1_n_0\,
      Q => \^status_vector_ch2\(5),
      R => \out\
    );
\MR_RESTART_AN_INT_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CAE0C0C"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I1 => MR_RESTART_AN_SET_REG1,
      I2 => MR_RESTART_AN_SET_REG2,
      I3 => \MR_RESTART_AN_INT_i_2__1_n_0\,
      I4 => MR_RESTART_AN_INT,
      O => \MR_RESTART_AN_INT_i_1__1_n_0\
    );
\MR_RESTART_AN_INT_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(0),
      I2 => STATE(3),
      I3 => STATE(2),
      O => \MR_RESTART_AN_INT_i_2__1_n_0\
    );
MR_RESTART_AN_INT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MR_RESTART_AN_INT_i_1__1_n_0\,
      Q => MR_RESTART_AN_INT,
      R => \out\
    );
MR_RESTART_AN_SET_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESTART_AN_SET,
      Q => MR_RESTART_AN_SET_REG1,
      R => \out\
    );
MR_RESTART_AN_SET_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_RESTART_AN_SET_REG1,
      Q => MR_RESTART_AN_SET_REG2,
      R => \out\
    );
\PREVIOUS_STATE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(0),
      Q => PREVIOUS_STATE(0),
      R => \out\
    );
\PREVIOUS_STATE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(1),
      Q => PREVIOUS_STATE(1),
      R => \out\
    );
\PREVIOUS_STATE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(2),
      Q => PREVIOUS_STATE(2),
      R => \out\
    );
\PREVIOUS_STATE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(3),
      Q => PREVIOUS_STATE(3),
      R => \out\
    );
\PULSE4096_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TIMER4096_MSB_REG,
      I1 => TIMER4096_reg(11),
      O => PULSE40960
    );
PULSE4096_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => PULSE40960,
      Q => PULSE4096,
      R => \out\
    );
RECEIVED_IDLE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_CONFIG_VALID_INT_reg,
      Q => \^received_idle\,
      R => \out\
    );
RUDI_INVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID_DELAY(1),
      Q => \^status_vector_ch2\(0),
      R => \out\
    );
RX_CONFIG_REG_NULL_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_CONFIG_VALID_INT_reg_0,
      Q => \^state_reg[1]_0\,
      R => \out\
    );
\RX_CONFIG_REG_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(0),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[0]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(10),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[10]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(11),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[11]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(12),
      Q => CONFIG_REG_MATCH_reg_0(0),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(13),
      Q => CONFIG_REG_MATCH_reg_0(1),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(14),
      Q => p_0_in28_in,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(15),
      Q => p_0_in0_in,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(1),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[1]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(2),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[2]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(3),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[3]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(4),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[4]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(5),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[5]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(6),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[6]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(7),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[7]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(8),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[8]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(9),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[9]\,
      R => SR(0)
    );
\RX_CONFIG_SNAPSHOT[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200000002000"
    )
        port map (
      I0 => RX_CONFIG_VALID,
      I1 => ABILITY_MATCH,
      I2 => ABILITY_MATCH_2,
      I3 => CONFIG_REG_MATCH,
      I4 => STATE(0),
      I5 => \RX_CONFIG_SNAPSHOT[15]_i_2__1_n_0\,
      O => RX_CONFIG_SNAPSHOT
    );
\RX_CONFIG_SNAPSHOT[15]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => STATE(3),
      I1 => STATE(2),
      I2 => STATE(1),
      O => \RX_CONFIG_SNAPSHOT[15]_i_2__1_n_0\
    );
\RX_CONFIG_SNAPSHOT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(0),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[0]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(10),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[10]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(11),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[11]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(12),
      Q => CONSISTENCY_MATCH_reg_0(0),
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(13),
      Q => CONSISTENCY_MATCH_reg_0(1),
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(15),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[15]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(1),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[1]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(2),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[2]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(3),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[3]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(4),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[4]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(5),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[5]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(6),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[6]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(7),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[7]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(8),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[8]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(9),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[9]\,
      R => \out\
    );
RX_IDLE_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_IDLE,
      Q => RX_IDLE_REG1,
      R => \out\
    );
RX_IDLE_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_IDLE_REG1,
      Q => RX_IDLE_REG2,
      R => \out\
    );
\RX_INVALID_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BFF"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I2 => XMIT_DATA_INT,
      I3 => RXSYNC_STATUS,
      O => RX_INVALID_reg
    );
\RX_RUDI_INVALID_DELAY[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101011"
    )
        port map (
      I0 => \^mask_rudi_buferr\,
      I1 => MASK_RUDI_CLKCOR,
      I2 => RX_INVALID,
      I3 => RXSYNC_STATUS,
      I4 => XMIT_DATA_INT,
      I5 => \RX_RUDI_INVALID_DELAY[0]_i_2__1_n_0\,
      O => RX_RUDI_INVALID_DELAY0
    );
\RX_RUDI_INVALID_DELAY[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      O => \RX_RUDI_INVALID_DELAY[0]_i_2__1_n_0\
    );
\RX_RUDI_INVALID_DELAY_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID_DELAY0,
      Q => RX_RUDI_INVALID_DELAY(0),
      R => \out\
    );
\RX_RUDI_INVALID_DELAY_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID_DELAY(0),
      Q => RX_RUDI_INVALID_DELAY(1),
      R => \out\
    );
RX_RUDI_INVALID_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_INVALID_reg_0,
      Q => RX_RUDI_INVALID_REG,
      R => '0'
    );
SGMII_PHY_STATUS_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET119_out,
      D => Q(15),
      Q => \^status_vector_ch2\(1),
      R => \out\
    );
\SGMII_SPEED[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => PREVIOUS_STATE(2),
      I1 => PREVIOUS_STATE(3),
      I2 => PREVIOUS_STATE(0),
      I3 => PREVIOUS_STATE(1),
      I4 => \SGMII_SPEED[1]_i_2__1_n_0\,
      O => MR_PAGE_RX_SET119_out
    );
\SGMII_SPEED[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => STATE(3),
      I1 => STATE(2),
      I2 => STATE(1),
      I3 => STATE(0),
      O => \SGMII_SPEED[1]_i_2__1_n_0\
    );
\SGMII_SPEED_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET119_out,
      D => Q(10),
      Q => \^status_vector_ch2\(3),
      R => \out\
    );
\SGMII_SPEED_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET119_out,
      D => Q(11),
      Q => \^status_vector_ch2\(4),
      S => \out\
    );
START_LINK_TIMER_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => START_LINK_TIMER_REG,
      Q => START_LINK_TIMER_REG2,
      R => \out\
    );
\START_LINK_TIMER_REG_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFE"
    )
        port map (
      I0 => \START_LINK_TIMER_REG_i_2__1_n_0\,
      I1 => \START_LINK_TIMER_REG_i_3__1_n_0\,
      I2 => \SGMII_SPEED[1]_i_2__1_n_0\,
      I3 => \START_LINK_TIMER_REG_i_4__1_n_0\,
      I4 => \START_LINK_TIMER_REG_i_5__1_n_0\,
      I5 => \START_LINK_TIMER_REG_i_6__1_n_0\,
      O => START_LINK_TIMER
    );
\START_LINK_TIMER_REG_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => STATE(0),
      I1 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      I2 => CONSISTENCY_MATCH,
      I3 => ABILITY_MATCH,
      I4 => \^state_reg[1]_0\,
      I5 => \RX_CONFIG_SNAPSHOT[15]_i_2__1_n_0\,
      O => \START_LINK_TIMER_REG_i_2__1_n_0\
    );
\START_LINK_TIMER_REG_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^mask_rudi_buferr\,
      I1 => MASK_RUDI_CLKCOR,
      I2 => XMIT_CONFIG_INT,
      I3 => RX_RUDI_INVALID,
      O => \START_LINK_TIMER_REG_i_3__1_n_0\
    );
\START_LINK_TIMER_REG_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ABILITY_MATCH,
      I1 => \^state_reg[1]_0\,
      I2 => LINK_TIMER_DONE,
      O => \START_LINK_TIMER_REG_i_4__1_n_0\
    );
\START_LINK_TIMER_REG_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => MR_AN_ENABLE_CHANGE,
      I1 => MR_RESTART_AN_INT,
      I2 => AN_SYNC_STATUS,
      O => \START_LINK_TIMER_REG_i_5__1_n_0\
    );
\START_LINK_TIMER_REG_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(3),
      I2 => STATE(0),
      I3 => STATE(1),
      I4 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      O => \START_LINK_TIMER_REG_i_6__1_n_0\
    );
\START_LINK_TIMER_REG_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF000D"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I2 => XMIT_DATA_INT,
      I3 => RXSYNC_STATUS,
      I4 => RX_INVALID,
      O => RX_RUDI_INVALID
    );
START_LINK_TIMER_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => START_LINK_TIMER,
      Q => START_LINK_TIMER_REG,
      R => \out\
    );
\STATE[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \STATE[0]_i_2__1_n_0\,
      I1 => \STATE[2]_i_2__1_n_0\,
      I2 => \STATE[0]_i_3__1_n_0\,
      I3 => \STATE[0]_i_4__1_n_0\,
      I4 => \STATE[0]_i_5__1_n_0\,
      I5 => \STATE[0]_i_6__1_n_0\,
      O => \STATE[0]_i_1__1_n_0\
    );
\STATE[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000570077"
    )
        port map (
      I0 => ABILITY_MATCH,
      I1 => STATE(1),
      I2 => \^state_reg[1]_0\,
      I3 => STATE(3),
      I4 => STATE(2),
      I5 => LINK_TIMER_DONE,
      O => \STATE[0]_i_2__1_n_0\
    );
\STATE[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I1 => STATE(1),
      I2 => STATE(0),
      I3 => STATE(3),
      I4 => STATE(2),
      I5 => \STATE[3]_i_2__1_n_0\,
      O => \STATE[0]_i_3__1_n_0\
    );
\STATE[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111000000000000"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT[15]_i_2__1_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      I3 => STATE(0),
      I4 => ABILITY_MATCH,
      I5 => \STATE[2]_i_5__1_n_0\,
      O => \STATE[0]_i_4__1_n_0\
    );
\STATE[0]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808280800000000"
    )
        port map (
      I0 => \STATE[2]_i_5__1_n_0\,
      I1 => STATE(0),
      I2 => ABILITY_MATCH,
      I3 => NEXT_STATE2,
      I4 => \^state_reg[1]_0\,
      I5 => \STATE[0]_i_7__1_n_0\,
      O => \STATE[0]_i_5__1_n_0\
    );
\STATE[0]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000700000000000"
    )
        port map (
      I0 => ABILITY_MATCH,
      I1 => \^state_reg[1]_0\,
      I2 => LINK_TIMER_DONE,
      I3 => \STATE[2]_i_8__1_n_0\,
      I4 => STATE(1),
      I5 => \STATE[2]_i_5__1_n_0\,
      O => \STATE[0]_i_6__1_n_0\
    );
\STATE[0]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(3),
      O => \STATE[0]_i_7__1_n_0\
    );
\STATE[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAABAAAAA"
    )
        port map (
      I0 => \STATE[1]_i_2__1_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => STATE(1),
      I3 => STATE(3),
      I4 => \STATE[1]_i_3__1_n_0\,
      I5 => \STATE[1]_i_4__1_n_0\,
      O => \STATE[1]_i_1__1_n_0\
    );
\STATE[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002820"
    )
        port map (
      I0 => \STATE[2]_i_5__1_n_0\,
      I1 => STATE(0),
      I2 => STATE(1),
      I3 => LINK_TIMER_DONE,
      I4 => STATE(3),
      I5 => STATE(2),
      O => \STATE[1]_i_2__1_n_0\
    );
\STATE[1]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \STATE[2]_i_5__1_n_0\,
      I1 => STATE(0),
      O => \STATE[1]_i_3__1_n_0\
    );
\STATE[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F800FF00F800"
    )
        port map (
      I0 => \STATE[1]_i_5__1_n_0\,
      I1 => STATE(0),
      I2 => \STATE[1]_i_6__1_n_0\,
      I3 => \STATE[2]_i_5__1_n_0\,
      I4 => \STATE[2]_i_3__1_n_0\,
      I5 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      O => \STATE[1]_i_4__1_n_0\
    );
\STATE[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000800080808"
    )
        port map (
      I0 => IDLE_MATCH,
      I1 => LINK_TIMER_DONE,
      I2 => STATE(3),
      I3 => ABILITY_MATCH,
      I4 => STATE(1),
      I5 => \^state_reg[1]_0\,
      O => \STATE[1]_i_5__1_n_0\
    );
\STATE[1]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => STATE(3),
      I1 => STATE(1),
      I2 => ABILITY_MATCH,
      O => \STATE[1]_i_6__1_n_0\
    );
\STATE[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \STATE[2]_i_2__1_n_0\,
      I1 => \STATE[2]_i_3__1_n_0\,
      I2 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      I3 => CONSISTENCY_MATCH,
      I4 => ABILITY_MATCH,
      I5 => \STATE[2]_i_4__1_n_0\,
      O => \STATE[2]_i_1__1_n_0\
    );
\STATE[2]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \STATE[2]_i_5__1_n_0\,
      I1 => STATE(0),
      O => \STATE[2]_i_2__1_n_0\
    );
\STATE[2]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      I2 => STATE(3),
      I3 => \^state_reg[1]_0\,
      O => \STATE[2]_i_3__1_n_0\
    );
\STATE[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888C00000000"
    )
        port map (
      I0 => \STATE[2]_i_6__1_n_0\,
      I1 => \STATE[2]_i_5__1_n_0\,
      I2 => STATE(0),
      I3 => \^state_reg[1]_0\,
      I4 => NEXT_STATE2,
      I5 => \STATE[2]_i_8__1_n_0\,
      O => \STATE[2]_i_4__1_n_0\
    );
\STATE[2]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AE00"
    )
        port map (
      I0 => \STATE[3]_i_5__1_n_0\,
      I1 => \^xmit_data\,
      I2 => RX_INVALID,
      I3 => AN_SYNC_STATUS,
      I4 => MR_RESTART_AN_INT,
      I5 => MR_AN_ENABLE_CHANGE,
      O => \STATE[2]_i_5__1_n_0\
    );
\STATE[2]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => STATE(1),
      I2 => ABILITY_MATCH,
      O => \STATE[2]_i_6__1_n_0\
    );
\STATE[2]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[11]\,
      I1 => TOGGLE_RX,
      O => NEXT_STATE2
    );
\STATE[2]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(3),
      O => \STATE[2]_i_8__1_n_0\
    );
\STATE[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00880088F0FF0088"
    )
        port map (
      I0 => \STATE[3]_i_2__1_n_0\,
      I1 => STATE(3),
      I2 => \STATE[3]_i_3__1_n_0\,
      I3 => \STATE[3]_i_4__1_n_0\,
      I4 => AN_SYNC_STATUS,
      I5 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      O => \STATE[3]_i_1__1_n_0\
    );
\STATE[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AE00"
    )
        port map (
      I0 => \STATE[3]_i_5__1_n_0\,
      I1 => XMIT_DATA_INT,
      I2 => RX_INVALID,
      I3 => AN_SYNC_STATUS,
      I4 => MR_RESTART_AN_INT,
      I5 => MR_AN_ENABLE_CHANGE,
      O => \STATE[3]_i_2__1_n_0\
    );
\STATE[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF010000"
    )
        port map (
      I0 => XMIT_DATA_INT,
      I1 => RXSYNC_STATUS,
      I2 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I3 => RX_INVALID,
      I4 => \STATE[3]_i_6__1_n_0\,
      I5 => \STATE[3]_i_7__1_n_0\,
      O => \STATE[3]_i_3__1_n_0\
    );
\STATE[3]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(0),
      I2 => STATE(2),
      O => \STATE[3]_i_4__1_n_0\
    );
\STATE[3]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFDFFFD"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => MASK_RUDI_CLKCOR,
      I2 => \^mask_rudi_buferr\,
      I3 => RXSYNC_STATUS,
      I4 => RX_INVALID,
      O => \STATE[3]_i_5__1_n_0\
    );
\STATE[3]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => MASK_RUDI_CLKCOR,
      I2 => \^mask_rudi_buferr\,
      O => \STATE[3]_i_6__1_n_0\
    );
\STATE[3]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => MR_RESTART_AN_INT,
      I1 => MR_AN_ENABLE_CHANGE,
      O => \STATE[3]_i_7__1_n_0\
    );
\STATE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[0]_i_1__1_n_0\,
      Q => STATE(0),
      R => \out\
    );
\STATE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[1]_i_1__1_n_0\,
      Q => STATE(1),
      R => \out\
    );
\STATE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[2]_i_1__1_n_0\,
      Q => STATE(2),
      R => \out\
    );
\STATE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[3]_i_1__1_n_0\,
      Q => STATE(3),
      R => \out\
    );
\STATUS_VECTOR_0_PRE_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => XMIT_DATA_INT,
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I2 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I3 => RXSYNC_STATUS,
      O => \^status_vector_0_pre_reg\
    );
\SYNC_STATUS_HELD_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => LINK_TIMER_SATURATED,
      I1 => PULSE4096,
      I2 => RXSYNC_STATUS,
      I3 => SYNC_STATUS_HELD,
      O => \SYNC_STATUS_HELD_i_1__1_n_0\
    );
SYNC_STATUS_HELD_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \SYNC_STATUS_HELD_i_1__1_n_0\,
      Q => SYNC_STATUS_HELD,
      R => \out\
    );
\TIMER4096[0]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TIMER4096_reg_n_0_[0]\,
      O => \TIMER4096[0]_i_2__1_n_0\
    );
TIMER4096_MSB_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TIMER4096_reg(11),
      Q => TIMER4096_MSB_REG,
      R => \out\
    );
\TIMER4096_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[0]_i_1__1_n_7\,
      Q => \TIMER4096_reg_n_0_[0]\,
      R => \out\
    );
\TIMER4096_reg[0]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TIMER4096_reg[0]_i_1__1_n_0\,
      CO(2) => \TIMER4096_reg[0]_i_1__1_n_1\,
      CO(1) => \TIMER4096_reg[0]_i_1__1_n_2\,
      CO(0) => \TIMER4096_reg[0]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \TIMER4096_reg[0]_i_1__1_n_4\,
      O(2) => \TIMER4096_reg[0]_i_1__1_n_5\,
      O(1) => \TIMER4096_reg[0]_i_1__1_n_6\,
      O(0) => \TIMER4096_reg[0]_i_1__1_n_7\,
      S(3) => \TIMER4096_reg_n_0_[3]\,
      S(2) => \TIMER4096_reg_n_0_[2]\,
      S(1) => \TIMER4096_reg_n_0_[1]\,
      S(0) => \TIMER4096[0]_i_2__1_n_0\
    );
\TIMER4096_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[8]_i_1__1_n_5\,
      Q => \TIMER4096_reg_n_0_[10]\,
      R => \out\
    );
\TIMER4096_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[8]_i_1__1_n_4\,
      Q => TIMER4096_reg(11),
      R => \out\
    );
\TIMER4096_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[0]_i_1__1_n_6\,
      Q => \TIMER4096_reg_n_0_[1]\,
      R => \out\
    );
\TIMER4096_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[0]_i_1__1_n_5\,
      Q => \TIMER4096_reg_n_0_[2]\,
      R => \out\
    );
\TIMER4096_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[0]_i_1__1_n_4\,
      Q => \TIMER4096_reg_n_0_[3]\,
      R => \out\
    );
\TIMER4096_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[4]_i_1__1_n_7\,
      Q => \TIMER4096_reg_n_0_[4]\,
      R => \out\
    );
\TIMER4096_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \TIMER4096_reg[0]_i_1__1_n_0\,
      CO(3) => \TIMER4096_reg[4]_i_1__1_n_0\,
      CO(2) => \TIMER4096_reg[4]_i_1__1_n_1\,
      CO(1) => \TIMER4096_reg[4]_i_1__1_n_2\,
      CO(0) => \TIMER4096_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TIMER4096_reg[4]_i_1__1_n_4\,
      O(2) => \TIMER4096_reg[4]_i_1__1_n_5\,
      O(1) => \TIMER4096_reg[4]_i_1__1_n_6\,
      O(0) => \TIMER4096_reg[4]_i_1__1_n_7\,
      S(3) => \TIMER4096_reg_n_0_[7]\,
      S(2) => \TIMER4096_reg_n_0_[6]\,
      S(1) => \TIMER4096_reg_n_0_[5]\,
      S(0) => \TIMER4096_reg_n_0_[4]\
    );
\TIMER4096_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[4]_i_1__1_n_6\,
      Q => \TIMER4096_reg_n_0_[5]\,
      R => \out\
    );
\TIMER4096_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[4]_i_1__1_n_5\,
      Q => \TIMER4096_reg_n_0_[6]\,
      R => \out\
    );
\TIMER4096_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[4]_i_1__1_n_4\,
      Q => \TIMER4096_reg_n_0_[7]\,
      R => \out\
    );
\TIMER4096_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[8]_i_1__1_n_7\,
      Q => \TIMER4096_reg_n_0_[8]\,
      R => \out\
    );
\TIMER4096_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \TIMER4096_reg[4]_i_1__1_n_0\,
      CO(3) => \NLW_TIMER4096_reg[8]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \TIMER4096_reg[8]_i_1__1_n_1\,
      CO(1) => \TIMER4096_reg[8]_i_1__1_n_2\,
      CO(0) => \TIMER4096_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TIMER4096_reg[8]_i_1__1_n_4\,
      O(2) => \TIMER4096_reg[8]_i_1__1_n_5\,
      O(1) => \TIMER4096_reg[8]_i_1__1_n_6\,
      O(0) => \TIMER4096_reg[8]_i_1__1_n_7\,
      S(3) => TIMER4096_reg(11),
      S(2) => \TIMER4096_reg_n_0_[10]\,
      S(1) => \TIMER4096_reg_n_0_[9]\,
      S(0) => \TIMER4096_reg_n_0_[8]\
    );
\TIMER4096_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[8]_i_1__1_n_6\,
      Q => \TIMER4096_reg_n_0_[9]\,
      R => \out\
    );
TOGGLE_RX_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MR_PAGE_RX_SET119_out,
      D => Q(11),
      Q => TOGGLE_RX,
      R => \out\
    );
\TOGGLE_TX_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFF4EEEE000E"
    )
        port map (
      I0 => STATE(2),
      I1 => an_adv_config_vector_ch2(0),
      I2 => STATE(0),
      I3 => \RX_CONFIG_SNAPSHOT[15]_i_2__1_n_0\,
      I4 => MR_PAGE_RX_SET119_out,
      I5 => TOGGLE_TX,
      O => \TOGGLE_TX_i_1__1_n_0\
    );
TOGGLE_TX_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TOGGLE_TX_i_1__1_n_0\,
      Q => TOGGLE_TX,
      R => \out\
    );
\TX_CONFIG_REG_INT[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDE0010"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(3),
      I2 => STATE(1),
      I3 => STATE(0),
      I4 => \^d\(0),
      O => \TX_CONFIG_REG_INT[0]_i_1__1_n_0\
    );
\TX_CONFIG_REG_INT[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FC00000800"
    )
        port map (
      I0 => TOGGLE_TX,
      I1 => STATE(2),
      I2 => STATE(3),
      I3 => STATE(1),
      I4 => STATE(0),
      I5 => \^d\(1),
      O => \TX_CONFIG_REG_INT[11]_i_1__1_n_0\
    );
\TX_CONFIG_REG_INT[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA0008"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(1),
      I2 => STATE(2),
      I3 => STATE(3),
      I4 => \^d\(2),
      O => \TX_CONFIG_REG_INT[14]_i_1__1_n_0\
    );
\TX_CONFIG_REG_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TX_CONFIG_REG_INT[0]_i_1__1_n_0\,
      Q => \^d\(0),
      R => \out\
    );
\TX_CONFIG_REG_INT_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TX_CONFIG_REG_INT[11]_i_1__1_n_0\,
      Q => \^d\(1),
      R => \out\
    );
\TX_CONFIG_REG_INT_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TX_CONFIG_REG_INT[14]_i_1__1_n_0\,
      Q => \^d\(2),
      R => \out\
    );
\XMIT_CONFIG_INT_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEFE"
    )
        port map (
      I0 => \out\,
      I1 => \XMIT_CONFIG_INT_i_2__4_n_0\,
      I2 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I3 => STATE(1),
      I4 => STATE(0),
      I5 => \XMIT_CONFIG_INT_i_3__1_n_0\,
      O => \XMIT_CONFIG_INT_i_1__1_n_0\
    );
\XMIT_CONFIG_INT_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I2 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      O => XMIT_CONFIG_INT_reg_0
    );
\XMIT_CONFIG_INT_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8AA2AAAA8AA0"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => STATE(3),
      I2 => STATE(2),
      I3 => STATE(0),
      I4 => STATE(1),
      I5 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      O => \XMIT_CONFIG_INT_i_2__4_n_0\
    );
\XMIT_CONFIG_INT_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(3),
      O => \XMIT_CONFIG_INT_i_3__1_n_0\
    );
XMIT_CONFIG_INT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \XMIT_CONFIG_INT_i_1__1_n_0\,
      Q => XMIT_CONFIG_INT,
      R => '0'
    );
\XMIT_DATA_INT_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I2 => XMIT_DATA_INT,
      O => \^xmit_data\
    );
\XMIT_DATA_INT_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2004"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(3),
      I2 => STATE(0),
      I3 => STATE(1),
      O => XMIT_DATA_INT0
    );
XMIT_DATA_INT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => XMIT_DATA_INT0,
      Q => XMIT_DATA_INT,
      R => \out\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[11]\,
      I1 => Q(11),
      I2 => \RX_CONFIG_SNAPSHOT_reg_n_0_[10]\,
      I3 => Q(10),
      I4 => Q(9),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[9]\,
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[8]\,
      I1 => Q(8),
      I2 => \RX_CONFIG_SNAPSHOT_reg_n_0_[7]\,
      I3 => Q(7),
      I4 => Q(6),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[6]\,
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \RX_CONFIG_SNAPSHOT_reg_n_0_[4]\,
      I3 => Q(4),
      I4 => Q(3),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[3]\,
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \RX_CONFIG_SNAPSHOT_reg_n_0_[1]\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[0]\,
      O => \i__carry_i_4__1_n_0\
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => MASK_RUDI_BUFERR_TIMER(0),
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3 downto 0) => MASK_RUDI_BUFERR_TIMER(4 downto 1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => MASK_RUDI_BUFERR_TIMER(8 downto 5)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \NLW_plusOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3 downto 0) => MASK_RUDI_BUFERR_TIMER(12 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_AUTO_NEG_144 is
  port (
    status_vector_ch1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    MASK_RUDI_BUFERR : out STD_LOGIC;
    RECEIVED_IDLE : out STD_LOGIC;
    \STATE_reg[1]_0\ : out STD_LOGIC;
    an_interrupt_ch1 : out STD_LOGIC;
    XMIT_CONFIG_INT_reg_0 : out STD_LOGIC;
    RX_INVALID_reg : out STD_LOGIC;
    I0 : out STD_LOGIC;
    STATUS_VECTOR_0_PRE_reg : out STD_LOGIC;
    XMIT_DATA : out STD_LOGIC;
    LP_ADV_ABILITY : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CONFIG_REG_MATCH_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CONSISTENCY_MATCH_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC;
    userclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    BASEX_REMOTE_FAULT_RSLVD : in STD_LOGIC_VECTOR ( 0 to 0 );
    \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RESTART_AN_SET : in STD_LOGIC;
    RX_IDLE : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RX_CONFIG_REG_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    RX_INVALID_reg_0 : in STD_LOGIC;
    RX_CONFIG_VALID_INT_reg : in STD_LOGIC;
    RX_CONFIG_VALID_INT_reg_0 : in STD_LOGIC;
    data_out : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    RX_CONFIG_VALID : in STD_LOGIC;
    RX_INVALID : in STD_LOGIC;
    RXSYNC_STATUS : in STD_LOGIC;
    EVEN_reg : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[1]\ : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EVEN_reg_0 : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ : in STD_LOGIC;
    link_timer_value_ch1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\ : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\ : in STD_LOGIC;
    an_adv_config_vector_ch1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MASK_RUDI_BUFERR_TIMER0 : in STD_LOGIC;
    ACKNOWLEDGE_MATCH_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_AUTO_NEG_144 : entity is "AUTO_NEG";
end qsgmii_1218_AUTO_NEG_144;

architecture STRUCTURE of qsgmii_1218_AUTO_NEG_144 is
  signal ABILITY_MATCH : STD_LOGIC;
  signal ABILITY_MATCH_2 : STD_LOGIC;
  signal \ABILITY_MATCH_2_i_1__0_n_0\ : STD_LOGIC;
  signal \ABILITY_MATCH_i_1__0_n_0\ : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_2 : STD_LOGIC;
  signal \ACKNOWLEDGE_MATCH_2_i_1__0_n_0\ : STD_LOGIC;
  signal \ACKNOWLEDGE_MATCH_3_i_1__0_n_0\ : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_3_reg_n_0 : STD_LOGIC;
  signal AN_SYNC_STATUS : STD_LOGIC;
  signal \AN_SYNC_STATUS_i_1__0_n_0\ : STD_LOGIC;
  signal CONFIG_REG_MATCH : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB : STD_LOGIC;
  signal \CONFIG_REG_MATCH_COMB2_carry__0_n_3\ : STD_LOGIC;
  signal \CONFIG_REG_MATCH_COMB2_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \CONFIG_REG_MATCH_COMB2_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \CONFIG_REG_MATCH_COMB2_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \CONFIG_REG_MATCH_COMB2_carry_i_4__0_n_0\ : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB2_carry_n_0 : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB2_carry_n_1 : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB2_carry_n_2 : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB2_carry_n_3 : STD_LOGIC;
  signal CONSISTENCY_MATCH : STD_LOGIC;
  signal CONSISTENCY_MATCH_COMB : STD_LOGIC;
  signal \CONSISTENCY_MATCH_COMB1__0\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal GENERATE_REMOTE_FAULT : STD_LOGIC;
  signal GENERATE_REMOTE_FAULT0 : STD_LOGIC;
  signal IDLE_INSERTED : STD_LOGIC;
  signal IDLE_INSERTED0 : STD_LOGIC;
  signal IDLE_INSERTED_REG1 : STD_LOGIC;
  signal IDLE_INSERTED_REG2 : STD_LOGIC;
  signal IDLE_INSERTED_REG3 : STD_LOGIC;
  signal \IDLE_INSERTED_REG3_i_1__0_n_0\ : STD_LOGIC;
  signal IDLE_INSERTED_REG4 : STD_LOGIC;
  signal IDLE_MATCH : STD_LOGIC;
  signal IDLE_MATCH_2 : STD_LOGIC;
  signal \IDLE_MATCH_2_i_1__0_n_0\ : STD_LOGIC;
  signal \IDLE_MATCH_i_1__0_n_0\ : STD_LOGIC;
  signal IDLE_REMOVED : STD_LOGIC;
  signal IDLE_REMOVED0 : STD_LOGIC;
  signal IDLE_REMOVED_REG1 : STD_LOGIC;
  signal IDLE_REMOVED_REG2 : STD_LOGIC;
  signal \LINK_TIMER[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \LINK_TIMER[9]_i_3__0_n_0\ : STD_LOGIC;
  signal LINK_TIMER_DONE : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_1__0_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_2__0_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_3__0_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_4__0_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_5__0_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_6__0_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_7__0_n_0\ : STD_LOGIC;
  signal LINK_TIMER_SATURATED : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB : STD_LOGIC;
  signal \LINK_TIMER_SATURATED_COMB0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_SATURATED_COMB0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_SATURATED_COMB0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_SATURATED_COMB0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB0_carry_n_1 : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB0_carry_n_2 : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB0_carry_n_3 : STD_LOGIC;
  signal \LINK_TIMER_reg__0__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^lp_adv_ability\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mask_rudi_buferr\ : STD_LOGIC;
  signal MASK_RUDI_BUFERR_TIMER : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \MASK_RUDI_BUFERR_TIMER[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_i_1__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_i_2__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_i_3__0_n_0\ : STD_LOGIC;
  signal MASK_RUDI_CLKCOR : STD_LOGIC;
  signal \MASK_RUDI_CLKCOR_i_1__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_CLKCOR_i_2__0_n_0\ : STD_LOGIC;
  signal \MR_AN_COMPLETE_i_1__0_n_0\ : STD_LOGIC;
  signal MR_AN_ENABLE_CHANGE : STD_LOGIC;
  signal MR_AN_ENABLE_CHANGE0 : STD_LOGIC;
  signal MR_AN_ENABLE_REG1 : STD_LOGIC;
  signal MR_AN_ENABLE_REG2 : STD_LOGIC;
  signal \MR_LP_ADV_ABILITY_INT[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \MR_LP_ADV_ABILITY_INT[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \MR_LP_ADV_ABILITY_INT[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \MR_LP_ADV_ABILITY_INT_reg_n_0_[16]\ : STD_LOGIC;
  signal MR_PAGE_RX_SET119_out : STD_LOGIC;
  signal \MR_REMOTE_FAULT_i_1__0_n_0\ : STD_LOGIC;
  signal MR_RESTART_AN_INT : STD_LOGIC;
  signal \MR_RESTART_AN_INT_i_1__0_n_0\ : STD_LOGIC;
  signal \MR_RESTART_AN_INT_i_2__0_n_0\ : STD_LOGIC;
  signal MR_RESTART_AN_SET_REG1 : STD_LOGIC;
  signal MR_RESTART_AN_SET_REG2 : STD_LOGIC;
  signal NEXT_STATE2 : STD_LOGIC;
  signal PREVIOUS_STATE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal PULSE4096 : STD_LOGIC;
  signal PULSE40960 : STD_LOGIC;
  signal \^received_idle\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[10]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[11]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[1]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[5]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[6]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[7]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[8]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[9]\ : STD_LOGIC;
  signal RX_CONFIG_SNAPSHOT : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[10]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[11]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[15]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[1]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[2]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[3]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[4]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[5]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[6]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[7]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[8]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[9]\ : STD_LOGIC;
  signal RX_IDLE_REG1 : STD_LOGIC;
  signal RX_IDLE_REG2 : STD_LOGIC;
  signal RX_RUDI_INVALID : STD_LOGIC;
  signal RX_RUDI_INVALID_DELAY : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal RX_RUDI_INVALID_DELAY0 : STD_LOGIC;
  signal \RX_RUDI_INVALID_DELAY[0]_i_2__0_n_0\ : STD_LOGIC;
  signal RX_RUDI_INVALID_REG : STD_LOGIC;
  signal \SGMII_SPEED[1]_i_2__0_n_0\ : STD_LOGIC;
  signal START_LINK_TIMER : STD_LOGIC;
  signal START_LINK_TIMER_REG : STD_LOGIC;
  signal START_LINK_TIMER_REG2 : STD_LOGIC;
  signal \START_LINK_TIMER_REG_i_2__0_n_0\ : STD_LOGIC;
  signal \START_LINK_TIMER_REG_i_3__0_n_0\ : STD_LOGIC;
  signal \START_LINK_TIMER_REG_i_4__0_n_0\ : STD_LOGIC;
  signal \START_LINK_TIMER_REG_i_5__0_n_0\ : STD_LOGIC;
  signal \START_LINK_TIMER_REG_i_6__0_n_0\ : STD_LOGIC;
  signal STATE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \STATE[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \^state_reg[1]_0\ : STD_LOGIC;
  signal \^status_vector_0_pre_reg\ : STD_LOGIC;
  signal SYNC_STATUS_HELD : STD_LOGIC;
  signal \SYNC_STATUS_HELD_i_1__0_n_0\ : STD_LOGIC;
  signal \TIMER4096[0]_i_2__0_n_0\ : STD_LOGIC;
  signal TIMER4096_MSB_REG : STD_LOGIC;
  signal TIMER4096_reg : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \TIMER4096_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[0]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[10]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[1]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[2]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[3]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[4]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[5]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[6]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[7]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[8]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[9]\ : STD_LOGIC;
  signal TOGGLE_RX : STD_LOGIC;
  signal TOGGLE_TX : STD_LOGIC;
  signal \TOGGLE_TX_i_1__0_n_0\ : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[14]_i_1__0_n_0\ : STD_LOGIC;
  signal XMIT_CONFIG_INT : STD_LOGIC;
  signal \XMIT_CONFIG_INT_i_1__0_n_0\ : STD_LOGIC;
  signal \XMIT_CONFIG_INT_i_2__2_n_0\ : STD_LOGIC;
  signal \XMIT_CONFIG_INT_i_3__0_n_0\ : STD_LOGIC;
  signal \^xmit_data\ : STD_LOGIC;
  signal XMIT_DATA_INT : STD_LOGIC;
  signal XMIT_DATA_INT0 : STD_LOGIC;
  signal \^an_interrupt_ch1\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in28_in : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal \^status_vector_ch1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_CONFIG_REG_MATCH_COMB2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CONFIG_REG_MATCH_COMB2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_CONFIG_REG_MATCH_COMB2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CONSISTENCY_MATCH_COMB1_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_CONSISTENCY_MATCH_COMB1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_LINK_TIMER_SATURATED_COMB0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TIMER4096_reg[8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AN_SYNC_STATUS_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \IDLE_INSERTED_REG3_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \IDLE_INSERTED_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \IDLE_MATCH_2_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \IDLE_REMOVED_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \LINK_TIMER[1]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \LINK_TIMER[2]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \LINK_TIMER[3]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \LINK_TIMER[4]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \LINK_TIMER[6]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \LINK_TIMER[7]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \LINK_TIMER[8]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \LINK_TIMER[9]_i_2__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \LINK_TIMER_DONE_i_7__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[0]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[10]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[11]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[12]_i_2__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[1]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[2]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[3]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[4]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[6]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[7]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[8]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[9]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \MR_LP_ADV_ABILITY_INT[13]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \MR_LP_ADV_ABILITY_INT[16]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \MR_RESTART_AN_INT_i_2__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \RX_CONFIG_SNAPSHOT[15]_i_2__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \RX_INVALID_i_2__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \RX_RUDI_INVALID_DELAY[0]_i_2__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \SGMII_SPEED[1]_i_2__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \START_LINK_TIMER_REG_i_4__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \START_LINK_TIMER_REG_i_5__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \START_LINK_TIMER_REG_i_6__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \START_LINK_TIMER_REG_i_7__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \STATE[0]_i_7__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \STATE[1]_i_3__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \STATE[1]_i_6__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \STATE[2]_i_2__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \STATE[2]_i_3__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \STATE[2]_i_6__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \STATE[2]_i_8__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \STATE[3]_i_4__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \STATE[3]_i_5__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \STATE[3]_i_6__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \STATE[3]_i_7__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \STATUS_VECTOR_0_PRE_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \SYNC_STATUS_HELD_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \TX_CONFIG_REG_INT[0]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \TX_CONFIG_REG_INT[14]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \XMIT_CONFIG_INT_i_2__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \XMIT_CONFIG_INT_i_3__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \XMIT_DATA_INT_i_1__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \XMIT_DATA_INT_i_1__2\ : label is "soft_lutpair86";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  LP_ADV_ABILITY(0) <= \^lp_adv_ability\(0);
  MASK_RUDI_BUFERR <= \^mask_rudi_buferr\;
  RECEIVED_IDLE <= \^received_idle\;
  \STATE_reg[1]_0\ <= \^state_reg[1]_0\;
  STATUS_VECTOR_0_PRE_reg <= \^status_vector_0_pre_reg\;
  XMIT_DATA <= \^xmit_data\;
  an_interrupt_ch1 <= \^an_interrupt_ch1\;
  status_vector_ch1(5 downto 0) <= \^status_vector_ch1\(5 downto 0);
\ABILITY_MATCH_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => ABILITY_MATCH_2,
      I1 => RX_CONFIG_VALID,
      I2 => CONFIG_REG_MATCH_COMB,
      I3 => \^mask_rudi_buferr\,
      I4 => RX_IDLE,
      I5 => \out\,
      O => \ABILITY_MATCH_2_i_1__0_n_0\
    );
ABILITY_MATCH_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \ABILITY_MATCH_2_i_1__0_n_0\,
      Q => ABILITY_MATCH_2,
      R => '0'
    );
\ABILITY_MATCH_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0050004400000044"
    )
        port map (
      I0 => SR(0),
      I1 => ABILITY_MATCH,
      I2 => ABILITY_MATCH_2,
      I3 => \^mask_rudi_buferr\,
      I4 => RX_CONFIG_VALID,
      I5 => CONFIG_REG_MATCH_COMB,
      O => \ABILITY_MATCH_i_1__0_n_0\
    );
ABILITY_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \ABILITY_MATCH_i_1__0_n_0\,
      Q => ABILITY_MATCH,
      R => '0'
    );
\ACKNOWLEDGE_MATCH_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E222"
    )
        port map (
      I0 => ACKNOWLEDGE_MATCH_2,
      I1 => RX_CONFIG_VALID,
      I2 => Q(14),
      I3 => p_0_in28_in,
      I4 => \^mask_rudi_buferr\,
      I5 => SR(0),
      O => \ACKNOWLEDGE_MATCH_2_i_1__0_n_0\
    );
ACKNOWLEDGE_MATCH_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \ACKNOWLEDGE_MATCH_2_i_1__0_n_0\,
      Q => ACKNOWLEDGE_MATCH_2,
      R => '0'
    );
\ACKNOWLEDGE_MATCH_3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
        port map (
      I0 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      I1 => RX_CONFIG_VALID,
      I2 => ACKNOWLEDGE_MATCH_2,
      I3 => p_0_in28_in,
      I4 => Q(14),
      I5 => ACKNOWLEDGE_MATCH_3,
      O => \ACKNOWLEDGE_MATCH_3_i_1__0_n_0\
    );
ACKNOWLEDGE_MATCH_3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \ACKNOWLEDGE_MATCH_3_i_1__0_n_0\,
      Q => ACKNOWLEDGE_MATCH_3_reg_n_0,
      R => '0'
    );
\AN_SYNC_STATUS_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => SYNC_STATUS_HELD,
      I1 => LINK_TIMER_SATURATED,
      I2 => PULSE4096,
      I3 => RXSYNC_STATUS,
      I4 => AN_SYNC_STATUS,
      O => \AN_SYNC_STATUS_i_1__0_n_0\
    );
AN_SYNC_STATUS_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \AN_SYNC_STATUS_i_1__0_n_0\,
      Q => AN_SYNC_STATUS,
      R => \out\
    );
\BASEX_REMOTE_FAULT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET119_out,
      D => BASEX_REMOTE_FAULT_RSLVD(0),
      Q => \^status_vector_ch1\(2),
      R => \out\
    );
CONFIG_REG_MATCH_COMB2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CONFIG_REG_MATCH_COMB2_carry_n_0,
      CO(2) => CONFIG_REG_MATCH_COMB2_carry_n_1,
      CO(1) => CONFIG_REG_MATCH_COMB2_carry_n_2,
      CO(0) => CONFIG_REG_MATCH_COMB2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_CONFIG_REG_MATCH_COMB2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \CONFIG_REG_MATCH_COMB2_carry_i_1__0_n_0\,
      S(2) => \CONFIG_REG_MATCH_COMB2_carry_i_2__0_n_0\,
      S(1) => \CONFIG_REG_MATCH_COMB2_carry_i_3__0_n_0\,
      S(0) => \CONFIG_REG_MATCH_COMB2_carry_i_4__0_n_0\
    );
\CONFIG_REG_MATCH_COMB2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => CONFIG_REG_MATCH_COMB2_carry_n_0,
      CO(3 downto 1) => \NLW_CONFIG_REG_MATCH_COMB2_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \CONFIG_REG_MATCH_COMB2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CONFIG_REG_MATCH_COMB2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\CONFIG_REG_MATCH_COMB2_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[11]\,
      I1 => Q(11),
      I2 => \RX_CONFIG_REG_REG_reg_n_0_[10]\,
      I3 => Q(10),
      I4 => Q(9),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[9]\,
      O => \CONFIG_REG_MATCH_COMB2_carry_i_1__0_n_0\
    );
\CONFIG_REG_MATCH_COMB2_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[8]\,
      I1 => Q(8),
      I2 => \RX_CONFIG_REG_REG_reg_n_0_[7]\,
      I3 => Q(7),
      I4 => Q(6),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[6]\,
      O => \CONFIG_REG_MATCH_COMB2_carry_i_2__0_n_0\
    );
\CONFIG_REG_MATCH_COMB2_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \RX_CONFIG_REG_REG_reg_n_0_[4]\,
      I3 => Q(4),
      I4 => Q(3),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[3]\,
      O => \CONFIG_REG_MATCH_COMB2_carry_i_3__0_n_0\
    );
\CONFIG_REG_MATCH_COMB2_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \RX_CONFIG_REG_REG_reg_n_0_[1]\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[0]\,
      O => \CONFIG_REG_MATCH_COMB2_carry_i_4__0_n_0\
    );
\CONFIG_REG_MATCH_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => \^received_idle\,
      I1 => \CONFIG_REG_MATCH_COMB2_carry__0_n_3\,
      I2 => Q(15),
      I3 => p_0_in0_in,
      O => CONFIG_REG_MATCH_COMB
    );
CONFIG_REG_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CONFIG_REG_MATCH_COMB,
      Q => CONFIG_REG_MATCH,
      R => \out\
    );
\CONSISTENCY_MATCH_COMB1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_0\,
      CO(2) => \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_1\,
      CO(1) => \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_2\,
      CO(0) => \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__0_n_0\,
      S(2) => \i__carry_i_2__0_n_0\,
      S(1) => \i__carry_i_3__0_n_0\,
      S(0) => \i__carry_i_4__0_n_0\
    );
\CONSISTENCY_MATCH_COMB1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_0\,
      CO(3 downto 1) => \NLW_CONSISTENCY_MATCH_COMB1_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \CONSISTENCY_MATCH_COMB1__0\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CONSISTENCY_MATCH_COMB1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \RX_CONFIG_REG_reg[13]\(0)
    );
\CONSISTENCY_MATCH_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[15]\,
      I1 => \CONSISTENCY_MATCH_COMB1__0\,
      I2 => Q(15),
      O => CONSISTENCY_MATCH_COMB
    );
CONSISTENCY_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CONSISTENCY_MATCH_COMB,
      Q => CONSISTENCY_MATCH,
      R => \out\
    );
\GENERATE_REMOTE_FAULT_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \START_LINK_TIMER_REG_i_4__0_n_0\,
      I1 => STATE(1),
      I2 => IDLE_MATCH,
      I3 => STATE(3),
      I4 => STATE(2),
      I5 => \STATE[2]_i_2__0_n_0\,
      O => GENERATE_REMOTE_FAULT0
    );
GENERATE_REMOTE_FAULT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => GENERATE_REMOTE_FAULT0,
      Q => GENERATE_REMOTE_FAULT,
      R => \out\
    );
IDLE_INSERTED_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED,
      Q => IDLE_INSERTED_REG1,
      R => \out\
    );
IDLE_INSERTED_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED_REG1,
      Q => IDLE_INSERTED_REG2,
      R => \out\
    );
\IDLE_INSERTED_REG3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE_REG2,
      O => \IDLE_INSERTED_REG3_i_1__0_n_0\
    );
IDLE_INSERTED_REG3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IDLE_INSERTED_REG3_i_1__0_n_0\,
      Q => IDLE_INSERTED_REG3,
      R => \out\
    );
IDLE_INSERTED_REG4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED_REG3,
      Q => IDLE_INSERTED_REG4,
      R => \out\
    );
\IDLE_INSERTED_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\,
      O => IDLE_INSERTED0
    );
IDLE_INSERTED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED0,
      Q => IDLE_INSERTED,
      R => \out\
    );
\IDLE_MATCH_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE,
      I2 => IDLE_INSERTED_REG4,
      I3 => RX_IDLE_REG2,
      I4 => IDLE_MATCH_2,
      O => \IDLE_MATCH_2_i_1__0_n_0\
    );
IDLE_MATCH_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IDLE_MATCH_2_i_1__0_n_0\,
      Q => IDLE_MATCH_2,
      R => \out\
    );
\IDLE_MATCH_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440FFFF44400000"
    )
        port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE,
      I2 => IDLE_MATCH_2,
      I3 => IDLE_REMOVED_REG2,
      I4 => RX_IDLE_REG2,
      I5 => IDLE_MATCH,
      O => \IDLE_MATCH_i_1__0_n_0\
    );
IDLE_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IDLE_MATCH_i_1__0_n_0\,
      Q => IDLE_MATCH,
      R => \out\
    );
IDLE_REMOVED_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_REMOVED,
      Q => IDLE_REMOVED_REG1,
      R => \out\
    );
IDLE_REMOVED_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_REMOVED_REG1,
      Q => IDLE_REMOVED_REG2,
      R => \out\
    );
\IDLE_REMOVED_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\,
      O => IDLE_REMOVED0
    );
IDLE_REMOVED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_REMOVED0,
      Q => IDLE_REMOVED,
      R => \out\
    );
\I_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888AAAA8880FFF0"
    )
        port map (
      I0 => \^status_vector_0_pre_reg\,
      I1 => EVEN_reg,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[1]\,
      I3 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\(0),
      I4 => EVEN_reg_0,
      I5 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => I0
    );
\LINK_TIMER[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINK_TIMER_reg__0__0\(0),
      O => \plusOp__0\(0)
    );
\LINK_TIMER[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LINK_TIMER_reg__0__0\(0),
      I1 => \LINK_TIMER_reg__0__0\(1),
      O => \plusOp__0\(1)
    );
\LINK_TIMER[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \LINK_TIMER_reg__0__0\(1),
      I1 => \LINK_TIMER_reg__0__0\(0),
      I2 => \LINK_TIMER_reg__0__0\(2),
      O => \plusOp__0\(2)
    );
\LINK_TIMER[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \LINK_TIMER_reg__0__0\(2),
      I1 => \LINK_TIMER_reg__0__0\(0),
      I2 => \LINK_TIMER_reg__0__0\(1),
      I3 => \LINK_TIMER_reg__0__0\(3),
      O => \plusOp__0\(3)
    );
\LINK_TIMER[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \LINK_TIMER_reg__0__0\(3),
      I1 => \LINK_TIMER_reg__0__0\(1),
      I2 => \LINK_TIMER_reg__0__0\(0),
      I3 => \LINK_TIMER_reg__0__0\(2),
      I4 => \LINK_TIMER_reg__0__0\(4),
      O => \plusOp__0\(4)
    );
\LINK_TIMER[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \LINK_TIMER_reg__0__0\(4),
      I1 => \LINK_TIMER_reg__0__0\(2),
      I2 => \LINK_TIMER_reg__0__0\(0),
      I3 => \LINK_TIMER_reg__0__0\(1),
      I4 => \LINK_TIMER_reg__0__0\(3),
      I5 => \LINK_TIMER_reg__0__0\(5),
      O => \plusOp__0\(5)
    );
\LINK_TIMER[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LINK_TIMER[9]_i_3__0_n_0\,
      I1 => \LINK_TIMER_reg__0__0\(6),
      O => \plusOp__0\(6)
    );
\LINK_TIMER[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \LINK_TIMER_reg__0__0\(6),
      I1 => \LINK_TIMER[9]_i_3__0_n_0\,
      I2 => \LINK_TIMER_reg__0__0\(7),
      O => \plusOp__0\(7)
    );
\LINK_TIMER[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \LINK_TIMER[9]_i_3__0_n_0\,
      I1 => \LINK_TIMER_reg__0__0\(6),
      I2 => \LINK_TIMER_reg__0__0\(7),
      I3 => \LINK_TIMER_reg__0__0\(8),
      O => \plusOp__0\(8)
    );
\LINK_TIMER[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => LINK_TIMER_SATURATED,
      I1 => PULSE4096,
      I2 => \out\,
      I3 => START_LINK_TIMER_REG,
      O => \LINK_TIMER[9]_i_1__0_n_0\
    );
\LINK_TIMER[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \LINK_TIMER[9]_i_3__0_n_0\,
      I1 => \LINK_TIMER_reg__0__0\(8),
      I2 => \LINK_TIMER_reg__0__0\(7),
      I3 => \LINK_TIMER_reg__0__0\(6),
      I4 => \LINK_TIMER_reg__0__0\(9),
      O => \plusOp__0\(9)
    );
\LINK_TIMER[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \LINK_TIMER_reg__0__0\(4),
      I1 => \LINK_TIMER_reg__0__0\(2),
      I2 => \LINK_TIMER_reg__0__0\(0),
      I3 => \LINK_TIMER_reg__0__0\(1),
      I4 => \LINK_TIMER_reg__0__0\(3),
      I5 => \LINK_TIMER_reg__0__0\(5),
      O => \LINK_TIMER[9]_i_3__0_n_0\
    );
\LINK_TIMER_DONE_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => \LINK_TIMER_DONE_i_2__0_n_0\,
      I1 => STATE(1),
      I2 => \STATE[1]_i_3__0_n_0\,
      I3 => \LINK_TIMER_DONE_i_3__0_n_0\,
      I4 => \STATE[3]_i_2__0_n_0\,
      I5 => \LINK_TIMER_DONE_i_4__0_n_0\,
      O => \LINK_TIMER_DONE_i_1__0_n_0\
    );
\LINK_TIMER_DONE_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAEAEAAAAAAAAA"
    )
        port map (
      I0 => \LINK_TIMER_DONE_i_5__0_n_0\,
      I1 => STATE(3),
      I2 => \STATE[2]_i_5__0_n_0\,
      I3 => STATE(0),
      I4 => \LINK_TIMER_DONE_i_6__0_n_0\,
      I5 => \LINK_TIMER_DONE_i_4__0_n_0\,
      O => \LINK_TIMER_DONE_i_2__0_n_0\
    );
\LINK_TIMER_DONE_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFC0FFD1D1D1D1"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I1 => STATE(0),
      I2 => \^state_reg[1]_0\,
      I3 => LINK_TIMER_DONE,
      I4 => ABILITY_MATCH,
      I5 => STATE(2),
      O => \LINK_TIMER_DONE_i_3__0_n_0\
    );
\LINK_TIMER_DONE_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000054"
    )
        port map (
      I0 => START_LINK_TIMER_REG2,
      I1 => LINK_TIMER_SATURATED,
      I2 => LINK_TIMER_DONE,
      I3 => \out\,
      I4 => START_LINK_TIMER_REG,
      O => \LINK_TIMER_DONE_i_4__0_n_0\
    );
\LINK_TIMER_DONE_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \LINK_TIMER_DONE_i_4__0_n_0\,
      I1 => RX_INVALID,
      I2 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I4 => \START_LINK_TIMER_REG_i_5__0_n_0\,
      I5 => \LINK_TIMER_DONE_i_7__0_n_0\,
      O => \LINK_TIMER_DONE_i_5__0_n_0\
    );
\LINK_TIMER_DONE_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      I1 => CONSISTENCY_MATCH,
      I2 => ABILITY_MATCH,
      I3 => STATE(1),
      I4 => STATE(2),
      O => \LINK_TIMER_DONE_i_6__0_n_0\
    );
\LINK_TIMER_DONE_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF151515"
    )
        port map (
      I0 => STATE(0),
      I1 => LINK_TIMER_DONE,
      I2 => STATE(2),
      I3 => ABILITY_MATCH,
      I4 => \^state_reg[1]_0\,
      O => \LINK_TIMER_DONE_i_7__0_n_0\
    );
LINK_TIMER_DONE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \LINK_TIMER_DONE_i_1__0_n_0\,
      Q => LINK_TIMER_DONE,
      R => '0'
    );
LINK_TIMER_SATURATED_COMB0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => LINK_TIMER_SATURATED_COMB,
      CO(2) => LINK_TIMER_SATURATED_COMB0_carry_n_1,
      CO(1) => LINK_TIMER_SATURATED_COMB0_carry_n_2,
      CO(0) => LINK_TIMER_SATURATED_COMB0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_LINK_TIMER_SATURATED_COMB0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \LINK_TIMER_SATURATED_COMB0_carry_i_1__0_n_0\,
      S(2) => \LINK_TIMER_SATURATED_COMB0_carry_i_2__0_n_0\,
      S(1) => \LINK_TIMER_SATURATED_COMB0_carry_i_3__0_n_0\,
      S(0) => \LINK_TIMER_SATURATED_COMB0_carry_i_4__0_n_0\
    );
\LINK_TIMER_SATURATED_COMB0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINK_TIMER_reg__0__0\(9),
      O => \LINK_TIMER_SATURATED_COMB0_carry_i_1__0_n_0\
    );
\LINK_TIMER_SATURATED_COMB0_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => link_timer_value_ch1(8),
      I1 => \LINK_TIMER_reg__0__0\(8),
      I2 => link_timer_value_ch1(7),
      I3 => \LINK_TIMER_reg__0__0\(7),
      I4 => \LINK_TIMER_reg__0__0\(6),
      I5 => link_timer_value_ch1(6),
      O => \LINK_TIMER_SATURATED_COMB0_carry_i_2__0_n_0\
    );
\LINK_TIMER_SATURATED_COMB0_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => link_timer_value_ch1(5),
      I1 => \LINK_TIMER_reg__0__0\(5),
      I2 => link_timer_value_ch1(4),
      I3 => \LINK_TIMER_reg__0__0\(4),
      I4 => \LINK_TIMER_reg__0__0\(3),
      I5 => link_timer_value_ch1(3),
      O => \LINK_TIMER_SATURATED_COMB0_carry_i_3__0_n_0\
    );
\LINK_TIMER_SATURATED_COMB0_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => link_timer_value_ch1(2),
      I1 => \LINK_TIMER_reg__0__0\(2),
      I2 => link_timer_value_ch1(1),
      I3 => \LINK_TIMER_reg__0__0\(1),
      I4 => \LINK_TIMER_reg__0__0\(0),
      I5 => link_timer_value_ch1(0),
      O => \LINK_TIMER_SATURATED_COMB0_carry_i_4__0_n_0\
    );
LINK_TIMER_SATURATED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => LINK_TIMER_SATURATED_COMB,
      Q => LINK_TIMER_SATURATED,
      R => \out\
    );
\LINK_TIMER_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(0),
      Q => \LINK_TIMER_reg__0__0\(0),
      R => \LINK_TIMER[9]_i_1__0_n_0\
    );
\LINK_TIMER_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(1),
      Q => \LINK_TIMER_reg__0__0\(1),
      R => \LINK_TIMER[9]_i_1__0_n_0\
    );
\LINK_TIMER_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(2),
      Q => \LINK_TIMER_reg__0__0\(2),
      R => \LINK_TIMER[9]_i_1__0_n_0\
    );
\LINK_TIMER_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(3),
      Q => \LINK_TIMER_reg__0__0\(3),
      R => \LINK_TIMER[9]_i_1__0_n_0\
    );
\LINK_TIMER_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(4),
      Q => \LINK_TIMER_reg__0__0\(4),
      R => \LINK_TIMER[9]_i_1__0_n_0\
    );
\LINK_TIMER_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(5),
      Q => \LINK_TIMER_reg__0__0\(5),
      R => \LINK_TIMER[9]_i_1__0_n_0\
    );
\LINK_TIMER_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(6),
      Q => \LINK_TIMER_reg__0__0\(6),
      R => \LINK_TIMER[9]_i_1__0_n_0\
    );
\LINK_TIMER_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(7),
      Q => \LINK_TIMER_reg__0__0\(7),
      R => \LINK_TIMER[9]_i_1__0_n_0\
    );
\LINK_TIMER_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(8),
      Q => \LINK_TIMER_reg__0__0\(8),
      R => \LINK_TIMER[9]_i_1__0_n_0\
    );
\LINK_TIMER_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(9),
      Q => \LINK_TIMER_reg__0__0\(9),
      R => \LINK_TIMER[9]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5515"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(0),
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[0]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__1_n_6\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[10]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__1_n_5\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[11]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFFFEFEFEF"
    )
        port map (
      I0 => \MASK_RUDI_BUFERR_TIMER[12]_i_3__0_n_0\,
      I1 => \MASK_RUDI_BUFERR_TIMER[12]_i_4__0_n_0\,
      I2 => MASK_RUDI_BUFERR_TIMER(0),
      I3 => data_out,
      I4 => p_0_in,
      I5 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__1_n_4\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_2__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(5),
      I1 => MASK_RUDI_BUFERR_TIMER(6),
      I2 => MASK_RUDI_BUFERR_TIMER(3),
      I3 => MASK_RUDI_BUFERR_TIMER(4),
      I4 => MASK_RUDI_BUFERR_TIMER(2),
      I5 => MASK_RUDI_BUFERR_TIMER(1),
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_3__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(11),
      I1 => MASK_RUDI_BUFERR_TIMER(12),
      I2 => MASK_RUDI_BUFERR_TIMER(9),
      I3 => MASK_RUDI_BUFERR_TIMER(10),
      I4 => MASK_RUDI_BUFERR_TIMER(8),
      I5 => MASK_RUDI_BUFERR_TIMER(7),
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_4__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => plusOp_carry_n_7,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[1]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => plusOp_carry_n_6,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[2]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => plusOp_carry_n_5,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[3]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => plusOp_carry_n_4,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[4]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__0_n_7\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[5]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__0_n_6\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[6]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__0_n_5\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[7]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__0_n_4\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[8]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__1_n_7\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[9]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__0_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[0]_i_1__0_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(0),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__0_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[10]_i_1__0_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(10),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__0_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[11]_i_1__0_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(11),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__0_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[12]_i_2__0_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(12),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__0_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[1]_i_1__0_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(1),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__0_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[2]_i_1__0_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(2),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__0_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[3]_i_1__0_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(3),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__0_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[4]_i_1__0_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(4),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__0_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[5]_i_1__0_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(5),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__0_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[6]_i_1__0_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(6),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__0_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[7]_i_1__0_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(7),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__0_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[8]_i_1__0_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(8),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1__0_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[9]_i_1__0_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(9),
      S => \out\
    );
\MASK_RUDI_BUFERR_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF00"
    )
        port map (
      I0 => \MASK_RUDI_BUFERR_i_2__0_n_0\,
      I1 => \MASK_RUDI_BUFERR_i_3__0_n_0\,
      I2 => MASK_RUDI_BUFERR_TIMER(0),
      I3 => MASK_RUDI_BUFERR_TIMER0,
      I4 => \^mask_rudi_buferr\,
      O => \MASK_RUDI_BUFERR_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(3),
      I1 => MASK_RUDI_BUFERR_TIMER(4),
      I2 => MASK_RUDI_BUFERR_TIMER(1),
      I3 => MASK_RUDI_BUFERR_TIMER(2),
      I4 => MASK_RUDI_BUFERR_TIMER(6),
      I5 => MASK_RUDI_BUFERR_TIMER(5),
      O => \MASK_RUDI_BUFERR_i_2__0_n_0\
    );
\MASK_RUDI_BUFERR_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(9),
      I1 => MASK_RUDI_BUFERR_TIMER(10),
      I2 => MASK_RUDI_BUFERR_TIMER(7),
      I3 => MASK_RUDI_BUFERR_TIMER(8),
      I4 => MASK_RUDI_BUFERR_TIMER(12),
      I5 => MASK_RUDI_BUFERR_TIMER(11),
      O => \MASK_RUDI_BUFERR_i_3__0_n_0\
    );
MASK_RUDI_BUFERR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MASK_RUDI_BUFERR_i_1__0_n_0\,
      Q => \^mask_rudi_buferr\,
      R => \out\
    );
\MASK_RUDI_CLKCOR_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF20000"
    )
        port map (
      I0 => MASK_RUDI_CLKCOR,
      I1 => \MASK_RUDI_CLKCOR_i_2__0_n_0\,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\,
      I3 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\,
      I4 => RXSYNC_STATUS,
      I5 => \out\,
      O => \MASK_RUDI_CLKCOR_i_1__0_n_0\
    );
\MASK_RUDI_CLKCOR_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440444040"
    )
        port map (
      I0 => RX_INVALID,
      I1 => RX_RUDI_INVALID_REG,
      I2 => RXSYNC_STATUS,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I4 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I5 => XMIT_DATA_INT,
      O => \MASK_RUDI_CLKCOR_i_2__0_n_0\
    );
MASK_RUDI_CLKCOR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MASK_RUDI_CLKCOR_i_1__0_n_0\,
      Q => MASK_RUDI_CLKCOR,
      R => '0'
    );
\MR_AN_COMPLETE_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5150505050505000"
    )
        port map (
      I0 => \out\,
      I1 => STATE(3),
      I2 => \^an_interrupt_ch1\,
      I3 => STATE(2),
      I4 => STATE(0),
      I5 => STATE(1),
      O => \MR_AN_COMPLETE_i_1__0_n_0\
    );
MR_AN_COMPLETE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \MR_AN_COMPLETE_i_1__0_n_0\,
      Q => \^an_interrupt_ch1\,
      R => '0'
    );
\MR_AN_ENABLE_CHANGE_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MR_AN_ENABLE_REG2,
      I1 => MR_AN_ENABLE_REG1,
      O => MR_AN_ENABLE_CHANGE0
    );
MR_AN_ENABLE_CHANGE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_AN_ENABLE_CHANGE0,
      Q => MR_AN_ENABLE_CHANGE,
      R => \out\
    );
MR_AN_ENABLE_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      Q => MR_AN_ENABLE_REG1,
      R => \out\
    );
MR_AN_ENABLE_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_AN_ENABLE_REG1,
      Q => MR_AN_ENABLE_REG2,
      R => \out\
    );
\MR_LP_ADV_ABILITY_INT[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \MR_LP_ADV_ABILITY_INT[16]_i_2__0_n_0\,
      I2 => \^lp_adv_ability\(0),
      O => \MR_LP_ADV_ABILITY_INT[13]_i_1__0_n_0\
    );
\MR_LP_ADV_ABILITY_INT[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \MR_LP_ADV_ABILITY_INT[16]_i_2__0_n_0\,
      I2 => \MR_LP_ADV_ABILITY_INT_reg_n_0_[16]\,
      O => \MR_LP_ADV_ABILITY_INT[16]_i_1__0_n_0\
    );
\MR_LP_ADV_ABILITY_INT[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => PREVIOUS_STATE(3),
      I1 => \out\,
      I2 => PREVIOUS_STATE(2),
      I3 => PREVIOUS_STATE(1),
      I4 => PREVIOUS_STATE(0),
      I5 => \SGMII_SPEED[1]_i_2__0_n_0\,
      O => \MR_LP_ADV_ABILITY_INT[16]_i_2__0_n_0\
    );
\MR_LP_ADV_ABILITY_INT_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MR_LP_ADV_ABILITY_INT[13]_i_1__0_n_0\,
      Q => \^lp_adv_ability\(0),
      R => \out\
    );
\MR_LP_ADV_ABILITY_INT_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MR_LP_ADV_ABILITY_INT[16]_i_1__0_n_0\,
      Q => \MR_LP_ADV_ABILITY_INT_reg_n_0_[16]\,
      R => \out\
    );
\MR_REMOTE_FAULT_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \MR_LP_ADV_ABILITY_INT_reg_n_0_[16]\,
      I1 => GENERATE_REMOTE_FAULT,
      I2 => \^status_vector_ch1\(5),
      O => \MR_REMOTE_FAULT_i_1__0_n_0\
    );
MR_REMOTE_FAULT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \MR_REMOTE_FAULT_i_1__0_n_0\,
      Q => \^status_vector_ch1\(5),
      R => \out\
    );
\MR_RESTART_AN_INT_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CAE0C0C"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I1 => MR_RESTART_AN_SET_REG1,
      I2 => MR_RESTART_AN_SET_REG2,
      I3 => \MR_RESTART_AN_INT_i_2__0_n_0\,
      I4 => MR_RESTART_AN_INT,
      O => \MR_RESTART_AN_INT_i_1__0_n_0\
    );
\MR_RESTART_AN_INT_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(0),
      I2 => STATE(3),
      I3 => STATE(2),
      O => \MR_RESTART_AN_INT_i_2__0_n_0\
    );
MR_RESTART_AN_INT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MR_RESTART_AN_INT_i_1__0_n_0\,
      Q => MR_RESTART_AN_INT,
      R => \out\
    );
MR_RESTART_AN_SET_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESTART_AN_SET,
      Q => MR_RESTART_AN_SET_REG1,
      R => \out\
    );
MR_RESTART_AN_SET_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_RESTART_AN_SET_REG1,
      Q => MR_RESTART_AN_SET_REG2,
      R => \out\
    );
\PREVIOUS_STATE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(0),
      Q => PREVIOUS_STATE(0),
      R => \out\
    );
\PREVIOUS_STATE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(1),
      Q => PREVIOUS_STATE(1),
      R => \out\
    );
\PREVIOUS_STATE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(2),
      Q => PREVIOUS_STATE(2),
      R => \out\
    );
\PREVIOUS_STATE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(3),
      Q => PREVIOUS_STATE(3),
      R => \out\
    );
\PULSE4096_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TIMER4096_MSB_REG,
      I1 => TIMER4096_reg(11),
      O => PULSE40960
    );
PULSE4096_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => PULSE40960,
      Q => PULSE4096,
      R => \out\
    );
RECEIVED_IDLE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_CONFIG_VALID_INT_reg,
      Q => \^received_idle\,
      R => \out\
    );
RUDI_INVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID_DELAY(1),
      Q => \^status_vector_ch1\(0),
      R => \out\
    );
RX_CONFIG_REG_NULL_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_CONFIG_VALID_INT_reg_0,
      Q => \^state_reg[1]_0\,
      R => \out\
    );
\RX_CONFIG_REG_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(0),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[0]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(10),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[10]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(11),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[11]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(12),
      Q => CONFIG_REG_MATCH_reg_0(0),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(13),
      Q => CONFIG_REG_MATCH_reg_0(1),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(14),
      Q => p_0_in28_in,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(15),
      Q => p_0_in0_in,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(1),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[1]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(2),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[2]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(3),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[3]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(4),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[4]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(5),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[5]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(6),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[6]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(7),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[7]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(8),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[8]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(9),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[9]\,
      R => SR(0)
    );
\RX_CONFIG_SNAPSHOT[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200000002000"
    )
        port map (
      I0 => RX_CONFIG_VALID,
      I1 => ABILITY_MATCH,
      I2 => ABILITY_MATCH_2,
      I3 => CONFIG_REG_MATCH,
      I4 => STATE(0),
      I5 => \RX_CONFIG_SNAPSHOT[15]_i_2__0_n_0\,
      O => RX_CONFIG_SNAPSHOT
    );
\RX_CONFIG_SNAPSHOT[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => STATE(3),
      I1 => STATE(2),
      I2 => STATE(1),
      O => \RX_CONFIG_SNAPSHOT[15]_i_2__0_n_0\
    );
\RX_CONFIG_SNAPSHOT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(0),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[0]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(10),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[10]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(11),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[11]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(12),
      Q => CONSISTENCY_MATCH_reg_0(0),
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(13),
      Q => CONSISTENCY_MATCH_reg_0(1),
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(15),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[15]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(1),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[1]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(2),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[2]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(3),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[3]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(4),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[4]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(5),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[5]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(6),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[6]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(7),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[7]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(8),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[8]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(9),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[9]\,
      R => \out\
    );
RX_IDLE_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_IDLE,
      Q => RX_IDLE_REG1,
      R => \out\
    );
RX_IDLE_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_IDLE_REG1,
      Q => RX_IDLE_REG2,
      R => \out\
    );
\RX_INVALID_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BFF"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I2 => XMIT_DATA_INT,
      I3 => RXSYNC_STATUS,
      O => RX_INVALID_reg
    );
\RX_RUDI_INVALID_DELAY[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101011"
    )
        port map (
      I0 => \^mask_rudi_buferr\,
      I1 => MASK_RUDI_CLKCOR,
      I2 => RX_INVALID,
      I3 => RXSYNC_STATUS,
      I4 => XMIT_DATA_INT,
      I5 => \RX_RUDI_INVALID_DELAY[0]_i_2__0_n_0\,
      O => RX_RUDI_INVALID_DELAY0
    );
\RX_RUDI_INVALID_DELAY[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      O => \RX_RUDI_INVALID_DELAY[0]_i_2__0_n_0\
    );
\RX_RUDI_INVALID_DELAY_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID_DELAY0,
      Q => RX_RUDI_INVALID_DELAY(0),
      R => \out\
    );
\RX_RUDI_INVALID_DELAY_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID_DELAY(0),
      Q => RX_RUDI_INVALID_DELAY(1),
      R => \out\
    );
RX_RUDI_INVALID_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_INVALID_reg_0,
      Q => RX_RUDI_INVALID_REG,
      R => '0'
    );
SGMII_PHY_STATUS_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET119_out,
      D => Q(15),
      Q => \^status_vector_ch1\(1),
      R => \out\
    );
\SGMII_SPEED[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => PREVIOUS_STATE(2),
      I1 => PREVIOUS_STATE(3),
      I2 => PREVIOUS_STATE(0),
      I3 => PREVIOUS_STATE(1),
      I4 => \SGMII_SPEED[1]_i_2__0_n_0\,
      O => MR_PAGE_RX_SET119_out
    );
\SGMII_SPEED[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => STATE(3),
      I1 => STATE(2),
      I2 => STATE(1),
      I3 => STATE(0),
      O => \SGMII_SPEED[1]_i_2__0_n_0\
    );
\SGMII_SPEED_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET119_out,
      D => Q(10),
      Q => \^status_vector_ch1\(3),
      R => \out\
    );
\SGMII_SPEED_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET119_out,
      D => Q(11),
      Q => \^status_vector_ch1\(4),
      S => \out\
    );
START_LINK_TIMER_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => START_LINK_TIMER_REG,
      Q => START_LINK_TIMER_REG2,
      R => \out\
    );
\START_LINK_TIMER_REG_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFE"
    )
        port map (
      I0 => \START_LINK_TIMER_REG_i_2__0_n_0\,
      I1 => \START_LINK_TIMER_REG_i_3__0_n_0\,
      I2 => \SGMII_SPEED[1]_i_2__0_n_0\,
      I3 => \START_LINK_TIMER_REG_i_4__0_n_0\,
      I4 => \START_LINK_TIMER_REG_i_5__0_n_0\,
      I5 => \START_LINK_TIMER_REG_i_6__0_n_0\,
      O => START_LINK_TIMER
    );
\START_LINK_TIMER_REG_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => STATE(0),
      I1 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      I2 => CONSISTENCY_MATCH,
      I3 => ABILITY_MATCH,
      I4 => \^state_reg[1]_0\,
      I5 => \RX_CONFIG_SNAPSHOT[15]_i_2__0_n_0\,
      O => \START_LINK_TIMER_REG_i_2__0_n_0\
    );
\START_LINK_TIMER_REG_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^mask_rudi_buferr\,
      I1 => MASK_RUDI_CLKCOR,
      I2 => XMIT_CONFIG_INT,
      I3 => RX_RUDI_INVALID,
      O => \START_LINK_TIMER_REG_i_3__0_n_0\
    );
\START_LINK_TIMER_REG_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ABILITY_MATCH,
      I1 => \^state_reg[1]_0\,
      I2 => LINK_TIMER_DONE,
      O => \START_LINK_TIMER_REG_i_4__0_n_0\
    );
\START_LINK_TIMER_REG_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => MR_AN_ENABLE_CHANGE,
      I1 => MR_RESTART_AN_INT,
      I2 => AN_SYNC_STATUS,
      O => \START_LINK_TIMER_REG_i_5__0_n_0\
    );
\START_LINK_TIMER_REG_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(3),
      I2 => STATE(0),
      I3 => STATE(1),
      I4 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      O => \START_LINK_TIMER_REG_i_6__0_n_0\
    );
\START_LINK_TIMER_REG_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF000D"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I2 => XMIT_DATA_INT,
      I3 => RXSYNC_STATUS,
      I4 => RX_INVALID,
      O => RX_RUDI_INVALID
    );
START_LINK_TIMER_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => START_LINK_TIMER,
      Q => START_LINK_TIMER_REG,
      R => \out\
    );
\STATE[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \STATE[0]_i_2__0_n_0\,
      I1 => \STATE[2]_i_2__0_n_0\,
      I2 => \STATE[0]_i_3__0_n_0\,
      I3 => \STATE[0]_i_4__0_n_0\,
      I4 => \STATE[0]_i_5__0_n_0\,
      I5 => \STATE[0]_i_6__0_n_0\,
      O => \STATE[0]_i_1__0_n_0\
    );
\STATE[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000570077"
    )
        port map (
      I0 => ABILITY_MATCH,
      I1 => STATE(1),
      I2 => \^state_reg[1]_0\,
      I3 => STATE(3),
      I4 => STATE(2),
      I5 => LINK_TIMER_DONE,
      O => \STATE[0]_i_2__0_n_0\
    );
\STATE[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I1 => STATE(1),
      I2 => STATE(0),
      I3 => STATE(3),
      I4 => STATE(2),
      I5 => \STATE[3]_i_2__0_n_0\,
      O => \STATE[0]_i_3__0_n_0\
    );
\STATE[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111000000000000"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT[15]_i_2__0_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      I3 => STATE(0),
      I4 => ABILITY_MATCH,
      I5 => \STATE[2]_i_5__0_n_0\,
      O => \STATE[0]_i_4__0_n_0\
    );
\STATE[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808280800000000"
    )
        port map (
      I0 => \STATE[2]_i_5__0_n_0\,
      I1 => STATE(0),
      I2 => ABILITY_MATCH,
      I3 => NEXT_STATE2,
      I4 => \^state_reg[1]_0\,
      I5 => \STATE[0]_i_7__0_n_0\,
      O => \STATE[0]_i_5__0_n_0\
    );
\STATE[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000700000000000"
    )
        port map (
      I0 => ABILITY_MATCH,
      I1 => \^state_reg[1]_0\,
      I2 => LINK_TIMER_DONE,
      I3 => \STATE[2]_i_8__0_n_0\,
      I4 => STATE(1),
      I5 => \STATE[2]_i_5__0_n_0\,
      O => \STATE[0]_i_6__0_n_0\
    );
\STATE[0]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(3),
      O => \STATE[0]_i_7__0_n_0\
    );
\STATE[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAABAAAAA"
    )
        port map (
      I0 => \STATE[1]_i_2__0_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => STATE(1),
      I3 => STATE(3),
      I4 => \STATE[1]_i_3__0_n_0\,
      I5 => \STATE[1]_i_4__0_n_0\,
      O => \STATE[1]_i_1__0_n_0\
    );
\STATE[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002820"
    )
        port map (
      I0 => \STATE[2]_i_5__0_n_0\,
      I1 => STATE(0),
      I2 => STATE(1),
      I3 => LINK_TIMER_DONE,
      I4 => STATE(3),
      I5 => STATE(2),
      O => \STATE[1]_i_2__0_n_0\
    );
\STATE[1]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \STATE[2]_i_5__0_n_0\,
      I1 => STATE(0),
      O => \STATE[1]_i_3__0_n_0\
    );
\STATE[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F800FF00F800"
    )
        port map (
      I0 => \STATE[1]_i_5__0_n_0\,
      I1 => STATE(0),
      I2 => \STATE[1]_i_6__0_n_0\,
      I3 => \STATE[2]_i_5__0_n_0\,
      I4 => \STATE[2]_i_3__0_n_0\,
      I5 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      O => \STATE[1]_i_4__0_n_0\
    );
\STATE[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000800080808"
    )
        port map (
      I0 => IDLE_MATCH,
      I1 => LINK_TIMER_DONE,
      I2 => STATE(3),
      I3 => ABILITY_MATCH,
      I4 => STATE(1),
      I5 => \^state_reg[1]_0\,
      O => \STATE[1]_i_5__0_n_0\
    );
\STATE[1]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => STATE(3),
      I1 => STATE(1),
      I2 => ABILITY_MATCH,
      O => \STATE[1]_i_6__0_n_0\
    );
\STATE[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \STATE[2]_i_2__0_n_0\,
      I1 => \STATE[2]_i_3__0_n_0\,
      I2 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      I3 => CONSISTENCY_MATCH,
      I4 => ABILITY_MATCH,
      I5 => \STATE[2]_i_4__0_n_0\,
      O => \STATE[2]_i_1__0_n_0\
    );
\STATE[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \STATE[2]_i_5__0_n_0\,
      I1 => STATE(0),
      O => \STATE[2]_i_2__0_n_0\
    );
\STATE[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      I2 => STATE(3),
      I3 => \^state_reg[1]_0\,
      O => \STATE[2]_i_3__0_n_0\
    );
\STATE[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888C00000000"
    )
        port map (
      I0 => \STATE[2]_i_6__0_n_0\,
      I1 => \STATE[2]_i_5__0_n_0\,
      I2 => STATE(0),
      I3 => \^state_reg[1]_0\,
      I4 => NEXT_STATE2,
      I5 => \STATE[2]_i_8__0_n_0\,
      O => \STATE[2]_i_4__0_n_0\
    );
\STATE[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AE00"
    )
        port map (
      I0 => \STATE[3]_i_5__0_n_0\,
      I1 => \^xmit_data\,
      I2 => RX_INVALID,
      I3 => AN_SYNC_STATUS,
      I4 => MR_RESTART_AN_INT,
      I5 => MR_AN_ENABLE_CHANGE,
      O => \STATE[2]_i_5__0_n_0\
    );
\STATE[2]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => STATE(1),
      I2 => ABILITY_MATCH,
      O => \STATE[2]_i_6__0_n_0\
    );
\STATE[2]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[11]\,
      I1 => TOGGLE_RX,
      O => NEXT_STATE2
    );
\STATE[2]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(3),
      O => \STATE[2]_i_8__0_n_0\
    );
\STATE[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00880088F0FF0088"
    )
        port map (
      I0 => \STATE[3]_i_2__0_n_0\,
      I1 => STATE(3),
      I2 => \STATE[3]_i_3__0_n_0\,
      I3 => \STATE[3]_i_4__0_n_0\,
      I4 => AN_SYNC_STATUS,
      I5 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      O => \STATE[3]_i_1__0_n_0\
    );
\STATE[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AE00"
    )
        port map (
      I0 => \STATE[3]_i_5__0_n_0\,
      I1 => XMIT_DATA_INT,
      I2 => RX_INVALID,
      I3 => AN_SYNC_STATUS,
      I4 => MR_RESTART_AN_INT,
      I5 => MR_AN_ENABLE_CHANGE,
      O => \STATE[3]_i_2__0_n_0\
    );
\STATE[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF010000"
    )
        port map (
      I0 => XMIT_DATA_INT,
      I1 => RXSYNC_STATUS,
      I2 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I3 => RX_INVALID,
      I4 => \STATE[3]_i_6__0_n_0\,
      I5 => \STATE[3]_i_7__0_n_0\,
      O => \STATE[3]_i_3__0_n_0\
    );
\STATE[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(0),
      I2 => STATE(2),
      O => \STATE[3]_i_4__0_n_0\
    );
\STATE[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFDFFFD"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => MASK_RUDI_CLKCOR,
      I2 => \^mask_rudi_buferr\,
      I3 => RXSYNC_STATUS,
      I4 => RX_INVALID,
      O => \STATE[3]_i_5__0_n_0\
    );
\STATE[3]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => MASK_RUDI_CLKCOR,
      I2 => \^mask_rudi_buferr\,
      O => \STATE[3]_i_6__0_n_0\
    );
\STATE[3]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => MR_RESTART_AN_INT,
      I1 => MR_AN_ENABLE_CHANGE,
      O => \STATE[3]_i_7__0_n_0\
    );
\STATE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[0]_i_1__0_n_0\,
      Q => STATE(0),
      R => \out\
    );
\STATE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[1]_i_1__0_n_0\,
      Q => STATE(1),
      R => \out\
    );
\STATE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[2]_i_1__0_n_0\,
      Q => STATE(2),
      R => \out\
    );
\STATE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[3]_i_1__0_n_0\,
      Q => STATE(3),
      R => \out\
    );
\STATUS_VECTOR_0_PRE_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => XMIT_DATA_INT,
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I2 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I3 => RXSYNC_STATUS,
      O => \^status_vector_0_pre_reg\
    );
\SYNC_STATUS_HELD_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => LINK_TIMER_SATURATED,
      I1 => PULSE4096,
      I2 => RXSYNC_STATUS,
      I3 => SYNC_STATUS_HELD,
      O => \SYNC_STATUS_HELD_i_1__0_n_0\
    );
SYNC_STATUS_HELD_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \SYNC_STATUS_HELD_i_1__0_n_0\,
      Q => SYNC_STATUS_HELD,
      R => \out\
    );
\TIMER4096[0]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TIMER4096_reg_n_0_[0]\,
      O => \TIMER4096[0]_i_2__0_n_0\
    );
TIMER4096_MSB_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TIMER4096_reg(11),
      Q => TIMER4096_MSB_REG,
      R => \out\
    );
\TIMER4096_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[0]_i_1__0_n_7\,
      Q => \TIMER4096_reg_n_0_[0]\,
      R => \out\
    );
\TIMER4096_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TIMER4096_reg[0]_i_1__0_n_0\,
      CO(2) => \TIMER4096_reg[0]_i_1__0_n_1\,
      CO(1) => \TIMER4096_reg[0]_i_1__0_n_2\,
      CO(0) => \TIMER4096_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \TIMER4096_reg[0]_i_1__0_n_4\,
      O(2) => \TIMER4096_reg[0]_i_1__0_n_5\,
      O(1) => \TIMER4096_reg[0]_i_1__0_n_6\,
      O(0) => \TIMER4096_reg[0]_i_1__0_n_7\,
      S(3) => \TIMER4096_reg_n_0_[3]\,
      S(2) => \TIMER4096_reg_n_0_[2]\,
      S(1) => \TIMER4096_reg_n_0_[1]\,
      S(0) => \TIMER4096[0]_i_2__0_n_0\
    );
\TIMER4096_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[8]_i_1__0_n_5\,
      Q => \TIMER4096_reg_n_0_[10]\,
      R => \out\
    );
\TIMER4096_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[8]_i_1__0_n_4\,
      Q => TIMER4096_reg(11),
      R => \out\
    );
\TIMER4096_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[0]_i_1__0_n_6\,
      Q => \TIMER4096_reg_n_0_[1]\,
      R => \out\
    );
\TIMER4096_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[0]_i_1__0_n_5\,
      Q => \TIMER4096_reg_n_0_[2]\,
      R => \out\
    );
\TIMER4096_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[0]_i_1__0_n_4\,
      Q => \TIMER4096_reg_n_0_[3]\,
      R => \out\
    );
\TIMER4096_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[4]_i_1__0_n_7\,
      Q => \TIMER4096_reg_n_0_[4]\,
      R => \out\
    );
\TIMER4096_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \TIMER4096_reg[0]_i_1__0_n_0\,
      CO(3) => \TIMER4096_reg[4]_i_1__0_n_0\,
      CO(2) => \TIMER4096_reg[4]_i_1__0_n_1\,
      CO(1) => \TIMER4096_reg[4]_i_1__0_n_2\,
      CO(0) => \TIMER4096_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TIMER4096_reg[4]_i_1__0_n_4\,
      O(2) => \TIMER4096_reg[4]_i_1__0_n_5\,
      O(1) => \TIMER4096_reg[4]_i_1__0_n_6\,
      O(0) => \TIMER4096_reg[4]_i_1__0_n_7\,
      S(3) => \TIMER4096_reg_n_0_[7]\,
      S(2) => \TIMER4096_reg_n_0_[6]\,
      S(1) => \TIMER4096_reg_n_0_[5]\,
      S(0) => \TIMER4096_reg_n_0_[4]\
    );
\TIMER4096_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[4]_i_1__0_n_6\,
      Q => \TIMER4096_reg_n_0_[5]\,
      R => \out\
    );
\TIMER4096_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[4]_i_1__0_n_5\,
      Q => \TIMER4096_reg_n_0_[6]\,
      R => \out\
    );
\TIMER4096_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[4]_i_1__0_n_4\,
      Q => \TIMER4096_reg_n_0_[7]\,
      R => \out\
    );
\TIMER4096_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[8]_i_1__0_n_7\,
      Q => \TIMER4096_reg_n_0_[8]\,
      R => \out\
    );
\TIMER4096_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \TIMER4096_reg[4]_i_1__0_n_0\,
      CO(3) => \NLW_TIMER4096_reg[8]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \TIMER4096_reg[8]_i_1__0_n_1\,
      CO(1) => \TIMER4096_reg[8]_i_1__0_n_2\,
      CO(0) => \TIMER4096_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TIMER4096_reg[8]_i_1__0_n_4\,
      O(2) => \TIMER4096_reg[8]_i_1__0_n_5\,
      O(1) => \TIMER4096_reg[8]_i_1__0_n_6\,
      O(0) => \TIMER4096_reg[8]_i_1__0_n_7\,
      S(3) => TIMER4096_reg(11),
      S(2) => \TIMER4096_reg_n_0_[10]\,
      S(1) => \TIMER4096_reg_n_0_[9]\,
      S(0) => \TIMER4096_reg_n_0_[8]\
    );
\TIMER4096_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[8]_i_1__0_n_6\,
      Q => \TIMER4096_reg_n_0_[9]\,
      R => \out\
    );
TOGGLE_RX_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MR_PAGE_RX_SET119_out,
      D => Q(11),
      Q => TOGGLE_RX,
      R => \out\
    );
\TOGGLE_TX_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFF4EEEE000E"
    )
        port map (
      I0 => STATE(2),
      I1 => an_adv_config_vector_ch1(0),
      I2 => STATE(0),
      I3 => \RX_CONFIG_SNAPSHOT[15]_i_2__0_n_0\,
      I4 => MR_PAGE_RX_SET119_out,
      I5 => TOGGLE_TX,
      O => \TOGGLE_TX_i_1__0_n_0\
    );
TOGGLE_TX_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TOGGLE_TX_i_1__0_n_0\,
      Q => TOGGLE_TX,
      R => \out\
    );
\TX_CONFIG_REG_INT[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDE0010"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(3),
      I2 => STATE(1),
      I3 => STATE(0),
      I4 => \^d\(0),
      O => \TX_CONFIG_REG_INT[0]_i_1__0_n_0\
    );
\TX_CONFIG_REG_INT[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FC00000800"
    )
        port map (
      I0 => TOGGLE_TX,
      I1 => STATE(2),
      I2 => STATE(3),
      I3 => STATE(1),
      I4 => STATE(0),
      I5 => \^d\(1),
      O => \TX_CONFIG_REG_INT[11]_i_1__0_n_0\
    );
\TX_CONFIG_REG_INT[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA0008"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(1),
      I2 => STATE(2),
      I3 => STATE(3),
      I4 => \^d\(2),
      O => \TX_CONFIG_REG_INT[14]_i_1__0_n_0\
    );
\TX_CONFIG_REG_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TX_CONFIG_REG_INT[0]_i_1__0_n_0\,
      Q => \^d\(0),
      R => \out\
    );
\TX_CONFIG_REG_INT_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TX_CONFIG_REG_INT[11]_i_1__0_n_0\,
      Q => \^d\(1),
      R => \out\
    );
\TX_CONFIG_REG_INT_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TX_CONFIG_REG_INT[14]_i_1__0_n_0\,
      Q => \^d\(2),
      R => \out\
    );
\XMIT_CONFIG_INT_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEFE"
    )
        port map (
      I0 => \out\,
      I1 => \XMIT_CONFIG_INT_i_2__2_n_0\,
      I2 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I3 => STATE(1),
      I4 => STATE(0),
      I5 => \XMIT_CONFIG_INT_i_3__0_n_0\,
      O => \XMIT_CONFIG_INT_i_1__0_n_0\
    );
\XMIT_CONFIG_INT_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I2 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      O => XMIT_CONFIG_INT_reg_0
    );
\XMIT_CONFIG_INT_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8AA2AAAA8AA0"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => STATE(3),
      I2 => STATE(2),
      I3 => STATE(0),
      I4 => STATE(1),
      I5 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      O => \XMIT_CONFIG_INT_i_2__2_n_0\
    );
\XMIT_CONFIG_INT_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(3),
      O => \XMIT_CONFIG_INT_i_3__0_n_0\
    );
XMIT_CONFIG_INT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \XMIT_CONFIG_INT_i_1__0_n_0\,
      Q => XMIT_CONFIG_INT,
      R => '0'
    );
\XMIT_DATA_INT_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I2 => XMIT_DATA_INT,
      O => \^xmit_data\
    );
\XMIT_DATA_INT_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2004"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(3),
      I2 => STATE(0),
      I3 => STATE(1),
      O => XMIT_DATA_INT0
    );
XMIT_DATA_INT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => XMIT_DATA_INT0,
      Q => XMIT_DATA_INT,
      R => \out\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[11]\,
      I1 => Q(11),
      I2 => \RX_CONFIG_SNAPSHOT_reg_n_0_[10]\,
      I3 => Q(10),
      I4 => Q(9),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[9]\,
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[8]\,
      I1 => Q(8),
      I2 => \RX_CONFIG_SNAPSHOT_reg_n_0_[7]\,
      I3 => Q(7),
      I4 => Q(6),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[6]\,
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \RX_CONFIG_SNAPSHOT_reg_n_0_[4]\,
      I3 => Q(4),
      I4 => Q(3),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[3]\,
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \RX_CONFIG_SNAPSHOT_reg_n_0_[1]\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[0]\,
      O => \i__carry_i_4__0_n_0\
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => MASK_RUDI_BUFERR_TIMER(0),
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3 downto 0) => MASK_RUDI_BUFERR_TIMER(4 downto 1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => MASK_RUDI_BUFERR_TIMER(8 downto 5)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \NLW_plusOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3 downto 0) => MASK_RUDI_BUFERR_TIMER(12 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_AUTO_NEG_152 is
  port (
    status_vector_ch0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    MASK_RUDI_BUFERR : out STD_LOGIC;
    RECEIVED_IDLE : out STD_LOGIC;
    \STATE_reg[1]_0\ : out STD_LOGIC;
    an_interrupt_ch0 : out STD_LOGIC;
    XMIT_CONFIG_INT_reg_0 : out STD_LOGIC;
    RX_INVALID_reg : out STD_LOGIC;
    I0 : out STD_LOGIC;
    STATUS_VECTOR_0_PRE_reg : out STD_LOGIC;
    XMIT_DATA : out STD_LOGIC;
    LP_ADV_ABILITY : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CONFIG_REG_MATCH_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CONSISTENCY_MATCH_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC;
    userclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    BASEX_REMOTE_FAULT_RSLVD : in STD_LOGIC_VECTOR ( 0 to 0 );
    \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RESTART_AN_SET : in STD_LOGIC;
    RX_IDLE : in STD_LOGIC;
    RX_INVALID_reg_0 : in STD_LOGIC;
    RX_CONFIG_VALID_INT_reg : in STD_LOGIC;
    RX_CONFIG_VALID_INT_reg_0 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RX_CONFIG_REG_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    an_adv_config_vector_ch0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MASK_RUDI_BUFERR_TIMER0 : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\ : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\ : in STD_LOGIC;
    RXSYNC_STATUS : in STD_LOGIC;
    RX_CONFIG_VALID : in STD_LOGIC;
    ACKNOWLEDGE_MATCH_3 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    RX_INVALID : in STD_LOGIC;
    EVEN_reg : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[1]\ : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EVEN_reg_0 : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ : in STD_LOGIC;
    link_timer_value_ch0 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_AUTO_NEG_152 : entity is "AUTO_NEG";
end qsgmii_1218_AUTO_NEG_152;

architecture STRUCTURE of qsgmii_1218_AUTO_NEG_152 is
  signal ABILITY_MATCH : STD_LOGIC;
  signal ABILITY_MATCH_2 : STD_LOGIC;
  signal ABILITY_MATCH_2_i_1_n_0 : STD_LOGIC;
  signal ABILITY_MATCH_i_1_n_0 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_2 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_2_i_1_n_0 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_3_i_1_n_0 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_3_reg_n_0 : STD_LOGIC;
  signal AN_SYNC_STATUS : STD_LOGIC;
  signal AN_SYNC_STATUS_i_1_n_0 : STD_LOGIC;
  signal CONFIG_REG_MATCH : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB : STD_LOGIC;
  signal \CONFIG_REG_MATCH_COMB2_carry__0_n_3\ : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB2_carry_i_1_n_0 : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB2_carry_i_2_n_0 : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB2_carry_i_3_n_0 : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB2_carry_i_4_n_0 : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB2_carry_n_0 : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB2_carry_n_1 : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB2_carry_n_2 : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB2_carry_n_3 : STD_LOGIC;
  signal CONSISTENCY_MATCH : STD_LOGIC;
  signal CONSISTENCY_MATCH_COMB : STD_LOGIC;
  signal \CONSISTENCY_MATCH_COMB1__0\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal GENERATE_REMOTE_FAULT : STD_LOGIC;
  signal GENERATE_REMOTE_FAULT0 : STD_LOGIC;
  signal IDLE_INSERTED : STD_LOGIC;
  signal IDLE_INSERTED0 : STD_LOGIC;
  signal IDLE_INSERTED_REG1 : STD_LOGIC;
  signal IDLE_INSERTED_REG2 : STD_LOGIC;
  signal IDLE_INSERTED_REG3 : STD_LOGIC;
  signal IDLE_INSERTED_REG3_i_1_n_0 : STD_LOGIC;
  signal IDLE_INSERTED_REG4 : STD_LOGIC;
  signal IDLE_MATCH : STD_LOGIC;
  signal IDLE_MATCH_2 : STD_LOGIC;
  signal IDLE_MATCH_2_i_1_n_0 : STD_LOGIC;
  signal IDLE_MATCH_i_1_n_0 : STD_LOGIC;
  signal IDLE_REMOVED : STD_LOGIC;
  signal IDLE_REMOVED0 : STD_LOGIC;
  signal IDLE_REMOVED_REG1 : STD_LOGIC;
  signal IDLE_REMOVED_REG2 : STD_LOGIC;
  signal \LINK_TIMER[9]_i_1_n_0\ : STD_LOGIC;
  signal \LINK_TIMER[9]_i_3_n_0\ : STD_LOGIC;
  signal LINK_TIMER_DONE : STD_LOGIC;
  signal LINK_TIMER_DONE_i_1_n_0 : STD_LOGIC;
  signal LINK_TIMER_DONE_i_2_n_0 : STD_LOGIC;
  signal LINK_TIMER_DONE_i_3_n_0 : STD_LOGIC;
  signal LINK_TIMER_DONE_i_4_n_0 : STD_LOGIC;
  signal LINK_TIMER_DONE_i_5_n_0 : STD_LOGIC;
  signal LINK_TIMER_DONE_i_6_n_0 : STD_LOGIC;
  signal LINK_TIMER_DONE_i_7_n_0 : STD_LOGIC;
  signal LINK_TIMER_SATURATED : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB0_carry_i_1_n_0 : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB0_carry_i_2_n_0 : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB0_carry_i_3_n_0 : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB0_carry_i_4_n_0 : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB0_carry_n_1 : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB0_carry_n_2 : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB0_carry_n_3 : STD_LOGIC;
  signal \LINK_TIMER_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^lp_adv_ability\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mask_rudi_buferr\ : STD_LOGIC;
  signal MASK_RUDI_BUFERR_TIMER : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \MASK_RUDI_BUFERR_TIMER[0]_i_1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[10]_i_1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[11]_i_1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_3_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_4_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[1]_i_1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[2]_i_1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[3]_i_1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[4]_i_1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[5]_i_1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[6]_i_1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[7]_i_1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[8]_i_1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[9]_i_1_n_0\ : STD_LOGIC;
  signal MASK_RUDI_BUFERR_i_1_n_0 : STD_LOGIC;
  signal MASK_RUDI_BUFERR_i_2_n_0 : STD_LOGIC;
  signal MASK_RUDI_BUFERR_i_3_n_0 : STD_LOGIC;
  signal MASK_RUDI_CLKCOR : STD_LOGIC;
  signal MASK_RUDI_CLKCOR_i_1_n_0 : STD_LOGIC;
  signal MASK_RUDI_CLKCOR_i_2_n_0 : STD_LOGIC;
  signal MR_AN_COMPLETE_i_1_n_0 : STD_LOGIC;
  signal MR_AN_ENABLE_CHANGE : STD_LOGIC;
  signal MR_AN_ENABLE_CHANGE0 : STD_LOGIC;
  signal MR_AN_ENABLE_REG1 : STD_LOGIC;
  signal MR_AN_ENABLE_REG2 : STD_LOGIC;
  signal \MR_LP_ADV_ABILITY_INT[13]_i_1_n_0\ : STD_LOGIC;
  signal \MR_LP_ADV_ABILITY_INT[16]_i_1_n_0\ : STD_LOGIC;
  signal \MR_LP_ADV_ABILITY_INT[16]_i_2_n_0\ : STD_LOGIC;
  signal \MR_LP_ADV_ABILITY_INT_reg_n_0_[16]\ : STD_LOGIC;
  signal MR_PAGE_RX_SET119_out : STD_LOGIC;
  signal MR_REMOTE_FAULT_i_1_n_0 : STD_LOGIC;
  signal MR_RESTART_AN_INT : STD_LOGIC;
  signal MR_RESTART_AN_INT_i_1_n_0 : STD_LOGIC;
  signal MR_RESTART_AN_INT_i_2_n_0 : STD_LOGIC;
  signal MR_RESTART_AN_SET_REG1 : STD_LOGIC;
  signal MR_RESTART_AN_SET_REG2 : STD_LOGIC;
  signal NEXT_STATE2 : STD_LOGIC;
  signal PREVIOUS_STATE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal PULSE4096 : STD_LOGIC;
  signal PULSE40960 : STD_LOGIC;
  signal \^received_idle\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[10]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[11]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[1]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[5]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[6]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[7]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[8]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[9]\ : STD_LOGIC;
  signal RX_CONFIG_SNAPSHOT : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT[15]_i_2_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[10]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[11]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[15]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[1]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[2]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[3]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[4]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[5]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[6]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[7]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[8]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[9]\ : STD_LOGIC;
  signal RX_IDLE_REG1 : STD_LOGIC;
  signal RX_IDLE_REG2 : STD_LOGIC;
  signal RX_RUDI_INVALID : STD_LOGIC;
  signal RX_RUDI_INVALID_DELAY : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal RX_RUDI_INVALID_DELAY0 : STD_LOGIC;
  signal \RX_RUDI_INVALID_DELAY[0]_i_2_n_0\ : STD_LOGIC;
  signal RX_RUDI_INVALID_REG : STD_LOGIC;
  signal \SGMII_SPEED[1]_i_2_n_0\ : STD_LOGIC;
  signal START_LINK_TIMER : STD_LOGIC;
  signal START_LINK_TIMER_REG : STD_LOGIC;
  signal START_LINK_TIMER_REG2 : STD_LOGIC;
  signal START_LINK_TIMER_REG_i_2_n_0 : STD_LOGIC;
  signal START_LINK_TIMER_REG_i_3_n_0 : STD_LOGIC;
  signal START_LINK_TIMER_REG_i_4_n_0 : STD_LOGIC;
  signal START_LINK_TIMER_REG_i_5_n_0 : STD_LOGIC;
  signal START_LINK_TIMER_REG_i_6_n_0 : STD_LOGIC;
  signal STATE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \STATE[0]_i_1_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_2_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_3_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_4_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_5_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_6_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_7_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_1_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_2_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_3_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_4_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_5_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_6_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_1_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_2_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_3_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_4_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_5_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_6_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_8_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_1_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_2_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_3_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_4_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_5_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_6_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_7_n_0\ : STD_LOGIC;
  signal \^state_reg[1]_0\ : STD_LOGIC;
  signal \^status_vector_0_pre_reg\ : STD_LOGIC;
  signal SYNC_STATUS_HELD : STD_LOGIC;
  signal SYNC_STATUS_HELD_i_1_n_0 : STD_LOGIC;
  signal \TIMER4096[0]_i_2_n_0\ : STD_LOGIC;
  signal TIMER4096_MSB_REG : STD_LOGIC;
  signal TIMER4096_reg : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \TIMER4096_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \TIMER4096_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \TIMER4096_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \TIMER4096_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[0]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[10]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[1]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[2]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[3]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[4]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[5]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[6]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[7]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[8]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[9]\ : STD_LOGIC;
  signal TOGGLE_RX : STD_LOGIC;
  signal TOGGLE_TX : STD_LOGIC;
  signal TOGGLE_TX_i_1_n_0 : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[0]_i_1_n_0\ : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[11]_i_1_n_0\ : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[14]_i_1_n_0\ : STD_LOGIC;
  signal XMIT_CONFIG_INT : STD_LOGIC;
  signal XMIT_CONFIG_INT_i_1_n_0 : STD_LOGIC;
  signal \XMIT_CONFIG_INT_i_2__0_n_0\ : STD_LOGIC;
  signal XMIT_CONFIG_INT_i_3_n_0 : STD_LOGIC;
  signal \^xmit_data\ : STD_LOGIC;
  signal XMIT_DATA_INT : STD_LOGIC;
  signal XMIT_DATA_INT0 : STD_LOGIC;
  signal \^an_interrupt_ch0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in28_in : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal \^status_vector_ch0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_CONFIG_REG_MATCH_COMB2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CONFIG_REG_MATCH_COMB2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_CONFIG_REG_MATCH_COMB2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CONSISTENCY_MATCH_COMB1_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_CONSISTENCY_MATCH_COMB1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_LINK_TIMER_SATURATED_COMB0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TIMER4096_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AN_SYNC_STATUS_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of CONSISTENCY_MATCH_i_1 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of IDLE_INSERTED_REG3_i_1 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of IDLE_INSERTED_i_1 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of IDLE_MATCH_2_i_1 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of IDLE_REMOVED_i_1 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \LINK_TIMER[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \LINK_TIMER[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \LINK_TIMER[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \LINK_TIMER[4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \LINK_TIMER[6]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \LINK_TIMER[7]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \LINK_TIMER[8]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \LINK_TIMER[9]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of LINK_TIMER_DONE_i_7 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[10]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[11]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[12]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[5]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[7]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[8]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[9]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \MR_LP_ADV_ABILITY_INT[16]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of MR_RESTART_AN_INT_i_2 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \RX_CONFIG_SNAPSHOT[15]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of RX_INVALID_i_2 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \RX_RUDI_INVALID_DELAY[0]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \SGMII_SPEED[1]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of START_LINK_TIMER_REG_i_4 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of START_LINK_TIMER_REG_i_5 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of START_LINK_TIMER_REG_i_6 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of START_LINK_TIMER_REG_i_7 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \STATE[0]_i_7\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \STATE[1]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \STATE[1]_i_6\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \STATE[2]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \STATE[2]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \STATE[2]_i_6\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \STATE[2]_i_8\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \STATE[3]_i_4\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \STATE[3]_i_5\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \STATE[3]_i_6\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \STATE[3]_i_7\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of STATUS_VECTOR_0_PRE_i_2 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of SYNC_STATUS_HELD_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \TX_CONFIG_REG_INT[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \TX_CONFIG_REG_INT[14]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of XMIT_CONFIG_INT_i_2 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of XMIT_CONFIG_INT_i_3 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of XMIT_DATA_INT_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \XMIT_DATA_INT_i_1__0\ : label is "soft_lutpair16";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  LP_ADV_ABILITY(0) <= \^lp_adv_ability\(0);
  MASK_RUDI_BUFERR <= \^mask_rudi_buferr\;
  RECEIVED_IDLE <= \^received_idle\;
  \STATE_reg[1]_0\ <= \^state_reg[1]_0\;
  STATUS_VECTOR_0_PRE_reg <= \^status_vector_0_pre_reg\;
  XMIT_DATA <= \^xmit_data\;
  an_interrupt_ch0 <= \^an_interrupt_ch0\;
  status_vector_ch0(5 downto 0) <= \^status_vector_ch0\(5 downto 0);
ABILITY_MATCH_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => ABILITY_MATCH_2,
      I1 => RX_CONFIG_VALID,
      I2 => CONFIG_REG_MATCH_COMB,
      I3 => \^mask_rudi_buferr\,
      I4 => RX_IDLE,
      I5 => \out\,
      O => ABILITY_MATCH_2_i_1_n_0
    );
ABILITY_MATCH_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => ABILITY_MATCH_2_i_1_n_0,
      Q => ABILITY_MATCH_2,
      R => '0'
    );
ABILITY_MATCH_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0050004400000044"
    )
        port map (
      I0 => SR(0),
      I1 => ABILITY_MATCH,
      I2 => ABILITY_MATCH_2,
      I3 => \^mask_rudi_buferr\,
      I4 => RX_CONFIG_VALID,
      I5 => CONFIG_REG_MATCH_COMB,
      O => ABILITY_MATCH_i_1_n_0
    );
ABILITY_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => ABILITY_MATCH_i_1_n_0,
      Q => ABILITY_MATCH,
      R => '0'
    );
ACKNOWLEDGE_MATCH_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E222"
    )
        port map (
      I0 => ACKNOWLEDGE_MATCH_2,
      I1 => RX_CONFIG_VALID,
      I2 => Q(14),
      I3 => p_0_in28_in,
      I4 => \^mask_rudi_buferr\,
      I5 => SR(0),
      O => ACKNOWLEDGE_MATCH_2_i_1_n_0
    );
ACKNOWLEDGE_MATCH_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => ACKNOWLEDGE_MATCH_2_i_1_n_0,
      Q => ACKNOWLEDGE_MATCH_2,
      R => '0'
    );
ACKNOWLEDGE_MATCH_3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
        port map (
      I0 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      I1 => RX_CONFIG_VALID,
      I2 => ACKNOWLEDGE_MATCH_2,
      I3 => p_0_in28_in,
      I4 => Q(14),
      I5 => ACKNOWLEDGE_MATCH_3,
      O => ACKNOWLEDGE_MATCH_3_i_1_n_0
    );
ACKNOWLEDGE_MATCH_3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => ACKNOWLEDGE_MATCH_3_i_1_n_0,
      Q => ACKNOWLEDGE_MATCH_3_reg_n_0,
      R => '0'
    );
AN_SYNC_STATUS_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => SYNC_STATUS_HELD,
      I1 => LINK_TIMER_SATURATED,
      I2 => PULSE4096,
      I3 => RXSYNC_STATUS,
      I4 => AN_SYNC_STATUS,
      O => AN_SYNC_STATUS_i_1_n_0
    );
AN_SYNC_STATUS_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => AN_SYNC_STATUS_i_1_n_0,
      Q => AN_SYNC_STATUS,
      R => \out\
    );
\BASEX_REMOTE_FAULT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET119_out,
      D => BASEX_REMOTE_FAULT_RSLVD(0),
      Q => \^status_vector_ch0\(2),
      R => \out\
    );
CONFIG_REG_MATCH_COMB2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CONFIG_REG_MATCH_COMB2_carry_n_0,
      CO(2) => CONFIG_REG_MATCH_COMB2_carry_n_1,
      CO(1) => CONFIG_REG_MATCH_COMB2_carry_n_2,
      CO(0) => CONFIG_REG_MATCH_COMB2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_CONFIG_REG_MATCH_COMB2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => CONFIG_REG_MATCH_COMB2_carry_i_1_n_0,
      S(2) => CONFIG_REG_MATCH_COMB2_carry_i_2_n_0,
      S(1) => CONFIG_REG_MATCH_COMB2_carry_i_3_n_0,
      S(0) => CONFIG_REG_MATCH_COMB2_carry_i_4_n_0
    );
\CONFIG_REG_MATCH_COMB2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => CONFIG_REG_MATCH_COMB2_carry_n_0,
      CO(3 downto 1) => \NLW_CONFIG_REG_MATCH_COMB2_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \CONFIG_REG_MATCH_COMB2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CONFIG_REG_MATCH_COMB2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
CONFIG_REG_MATCH_COMB2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[11]\,
      I1 => Q(11),
      I2 => \RX_CONFIG_REG_REG_reg_n_0_[10]\,
      I3 => Q(10),
      I4 => Q(9),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[9]\,
      O => CONFIG_REG_MATCH_COMB2_carry_i_1_n_0
    );
CONFIG_REG_MATCH_COMB2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[8]\,
      I1 => Q(8),
      I2 => \RX_CONFIG_REG_REG_reg_n_0_[7]\,
      I3 => Q(7),
      I4 => Q(6),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[6]\,
      O => CONFIG_REG_MATCH_COMB2_carry_i_2_n_0
    );
CONFIG_REG_MATCH_COMB2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \RX_CONFIG_REG_REG_reg_n_0_[4]\,
      I3 => Q(4),
      I4 => Q(3),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[3]\,
      O => CONFIG_REG_MATCH_COMB2_carry_i_3_n_0
    );
CONFIG_REG_MATCH_COMB2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \RX_CONFIG_REG_REG_reg_n_0_[1]\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[0]\,
      O => CONFIG_REG_MATCH_COMB2_carry_i_4_n_0
    );
CONFIG_REG_MATCH_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => \^received_idle\,
      I1 => \CONFIG_REG_MATCH_COMB2_carry__0_n_3\,
      I2 => Q(15),
      I3 => p_0_in0_in,
      O => CONFIG_REG_MATCH_COMB
    );
CONFIG_REG_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CONFIG_REG_MATCH_COMB,
      Q => CONFIG_REG_MATCH,
      R => \out\
    );
\CONSISTENCY_MATCH_COMB1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_0\,
      CO(2) => \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_1\,
      CO(1) => \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_2\,
      CO(0) => \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\CONSISTENCY_MATCH_COMB1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \CONSISTENCY_MATCH_COMB1_inferred__0/i__carry_n_0\,
      CO(3 downto 1) => \NLW_CONSISTENCY_MATCH_COMB1_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \CONSISTENCY_MATCH_COMB1__0\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CONSISTENCY_MATCH_COMB1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \RX_CONFIG_REG_reg[13]\(0)
    );
CONSISTENCY_MATCH_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[15]\,
      I1 => \CONSISTENCY_MATCH_COMB1__0\,
      I2 => Q(15),
      O => CONSISTENCY_MATCH_COMB
    );
CONSISTENCY_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CONSISTENCY_MATCH_COMB,
      Q => CONSISTENCY_MATCH,
      R => \out\
    );
GENERATE_REMOTE_FAULT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => START_LINK_TIMER_REG_i_4_n_0,
      I1 => STATE(1),
      I2 => IDLE_MATCH,
      I3 => STATE(3),
      I4 => STATE(2),
      I5 => \STATE[2]_i_2_n_0\,
      O => GENERATE_REMOTE_FAULT0
    );
GENERATE_REMOTE_FAULT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => GENERATE_REMOTE_FAULT0,
      Q => GENERATE_REMOTE_FAULT,
      R => \out\
    );
IDLE_INSERTED_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED,
      Q => IDLE_INSERTED_REG1,
      R => \out\
    );
IDLE_INSERTED_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED_REG1,
      Q => IDLE_INSERTED_REG2,
      R => \out\
    );
IDLE_INSERTED_REG3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE_REG2,
      O => IDLE_INSERTED_REG3_i_1_n_0
    );
IDLE_INSERTED_REG3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED_REG3_i_1_n_0,
      Q => IDLE_INSERTED_REG3,
      R => \out\
    );
IDLE_INSERTED_REG4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED_REG3,
      Q => IDLE_INSERTED_REG4,
      R => \out\
    );
IDLE_INSERTED_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\,
      O => IDLE_INSERTED0
    );
IDLE_INSERTED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED0,
      Q => IDLE_INSERTED,
      R => \out\
    );
IDLE_MATCH_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE,
      I2 => IDLE_INSERTED_REG4,
      I3 => RX_IDLE_REG2,
      I4 => IDLE_MATCH_2,
      O => IDLE_MATCH_2_i_1_n_0
    );
IDLE_MATCH_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_MATCH_2_i_1_n_0,
      Q => IDLE_MATCH_2,
      R => \out\
    );
IDLE_MATCH_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440FFFF44400000"
    )
        port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE,
      I2 => IDLE_MATCH_2,
      I3 => IDLE_REMOVED_REG2,
      I4 => RX_IDLE_REG2,
      I5 => IDLE_MATCH,
      O => IDLE_MATCH_i_1_n_0
    );
IDLE_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_MATCH_i_1_n_0,
      Q => IDLE_MATCH,
      R => \out\
    );
IDLE_REMOVED_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_REMOVED,
      Q => IDLE_REMOVED_REG1,
      R => \out\
    );
IDLE_REMOVED_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_REMOVED_REG1,
      Q => IDLE_REMOVED_REG2,
      R => \out\
    );
IDLE_REMOVED_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\,
      O => IDLE_REMOVED0
    );
IDLE_REMOVED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_REMOVED0,
      Q => IDLE_REMOVED,
      R => \out\
    );
I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888AAAA8880FFF0"
    )
        port map (
      I0 => \^status_vector_0_pre_reg\,
      I1 => EVEN_reg,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[1]\,
      I3 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\(0),
      I4 => EVEN_reg_0,
      I5 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => I0
    );
\LINK_TIMER[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(0),
      O => \plusOp__0\(0)
    );
\LINK_TIMER[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(0),
      I1 => \LINK_TIMER_reg__0\(1),
      O => \plusOp__0\(1)
    );
\LINK_TIMER[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(1),
      I1 => \LINK_TIMER_reg__0\(0),
      I2 => \LINK_TIMER_reg__0\(2),
      O => \plusOp__0\(2)
    );
\LINK_TIMER[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(2),
      I1 => \LINK_TIMER_reg__0\(0),
      I2 => \LINK_TIMER_reg__0\(1),
      I3 => \LINK_TIMER_reg__0\(3),
      O => \plusOp__0\(3)
    );
\LINK_TIMER[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(3),
      I1 => \LINK_TIMER_reg__0\(1),
      I2 => \LINK_TIMER_reg__0\(0),
      I3 => \LINK_TIMER_reg__0\(2),
      I4 => \LINK_TIMER_reg__0\(4),
      O => \plusOp__0\(4)
    );
\LINK_TIMER[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(4),
      I1 => \LINK_TIMER_reg__0\(2),
      I2 => \LINK_TIMER_reg__0\(0),
      I3 => \LINK_TIMER_reg__0\(1),
      I4 => \LINK_TIMER_reg__0\(3),
      I5 => \LINK_TIMER_reg__0\(5),
      O => \plusOp__0\(5)
    );
\LINK_TIMER[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LINK_TIMER[9]_i_3_n_0\,
      I1 => \LINK_TIMER_reg__0\(6),
      O => \plusOp__0\(6)
    );
\LINK_TIMER[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(6),
      I1 => \LINK_TIMER[9]_i_3_n_0\,
      I2 => \LINK_TIMER_reg__0\(7),
      O => \plusOp__0\(7)
    );
\LINK_TIMER[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \LINK_TIMER[9]_i_3_n_0\,
      I1 => \LINK_TIMER_reg__0\(6),
      I2 => \LINK_TIMER_reg__0\(7),
      I3 => \LINK_TIMER_reg__0\(8),
      O => \plusOp__0\(8)
    );
\LINK_TIMER[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => LINK_TIMER_SATURATED,
      I1 => PULSE4096,
      I2 => \out\,
      I3 => START_LINK_TIMER_REG,
      O => \LINK_TIMER[9]_i_1_n_0\
    );
\LINK_TIMER[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \LINK_TIMER[9]_i_3_n_0\,
      I1 => \LINK_TIMER_reg__0\(8),
      I2 => \LINK_TIMER_reg__0\(7),
      I3 => \LINK_TIMER_reg__0\(6),
      I4 => \LINK_TIMER_reg__0\(9),
      O => \plusOp__0\(9)
    );
\LINK_TIMER[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(4),
      I1 => \LINK_TIMER_reg__0\(2),
      I2 => \LINK_TIMER_reg__0\(0),
      I3 => \LINK_TIMER_reg__0\(1),
      I4 => \LINK_TIMER_reg__0\(3),
      I5 => \LINK_TIMER_reg__0\(5),
      O => \LINK_TIMER[9]_i_3_n_0\
    );
LINK_TIMER_DONE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => LINK_TIMER_DONE_i_2_n_0,
      I1 => STATE(1),
      I2 => \STATE[1]_i_3_n_0\,
      I3 => LINK_TIMER_DONE_i_3_n_0,
      I4 => \STATE[3]_i_2_n_0\,
      I5 => LINK_TIMER_DONE_i_4_n_0,
      O => LINK_TIMER_DONE_i_1_n_0
    );
LINK_TIMER_DONE_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAEAEAAAAAAAAA"
    )
        port map (
      I0 => LINK_TIMER_DONE_i_5_n_0,
      I1 => STATE(3),
      I2 => \STATE[2]_i_5_n_0\,
      I3 => STATE(0),
      I4 => LINK_TIMER_DONE_i_6_n_0,
      I5 => LINK_TIMER_DONE_i_4_n_0,
      O => LINK_TIMER_DONE_i_2_n_0
    );
LINK_TIMER_DONE_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFC0FFD1D1D1D1"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I1 => STATE(0),
      I2 => \^state_reg[1]_0\,
      I3 => LINK_TIMER_DONE,
      I4 => ABILITY_MATCH,
      I5 => STATE(2),
      O => LINK_TIMER_DONE_i_3_n_0
    );
LINK_TIMER_DONE_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000054"
    )
        port map (
      I0 => START_LINK_TIMER_REG2,
      I1 => LINK_TIMER_SATURATED,
      I2 => LINK_TIMER_DONE,
      I3 => \out\,
      I4 => START_LINK_TIMER_REG,
      O => LINK_TIMER_DONE_i_4_n_0
    );
LINK_TIMER_DONE_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => LINK_TIMER_DONE_i_4_n_0,
      I1 => RX_INVALID,
      I2 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I4 => START_LINK_TIMER_REG_i_5_n_0,
      I5 => LINK_TIMER_DONE_i_7_n_0,
      O => LINK_TIMER_DONE_i_5_n_0
    );
LINK_TIMER_DONE_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      I1 => CONSISTENCY_MATCH,
      I2 => ABILITY_MATCH,
      I3 => STATE(1),
      I4 => STATE(2),
      O => LINK_TIMER_DONE_i_6_n_0
    );
LINK_TIMER_DONE_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF151515"
    )
        port map (
      I0 => STATE(0),
      I1 => LINK_TIMER_DONE,
      I2 => STATE(2),
      I3 => ABILITY_MATCH,
      I4 => \^state_reg[1]_0\,
      O => LINK_TIMER_DONE_i_7_n_0
    );
LINK_TIMER_DONE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => LINK_TIMER_DONE_i_1_n_0,
      Q => LINK_TIMER_DONE,
      R => '0'
    );
LINK_TIMER_SATURATED_COMB0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => LINK_TIMER_SATURATED_COMB,
      CO(2) => LINK_TIMER_SATURATED_COMB0_carry_n_1,
      CO(1) => LINK_TIMER_SATURATED_COMB0_carry_n_2,
      CO(0) => LINK_TIMER_SATURATED_COMB0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_LINK_TIMER_SATURATED_COMB0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => LINK_TIMER_SATURATED_COMB0_carry_i_1_n_0,
      S(2) => LINK_TIMER_SATURATED_COMB0_carry_i_2_n_0,
      S(1) => LINK_TIMER_SATURATED_COMB0_carry_i_3_n_0,
      S(0) => LINK_TIMER_SATURATED_COMB0_carry_i_4_n_0
    );
LINK_TIMER_SATURATED_COMB0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINK_TIMER_reg__0\(9),
      O => LINK_TIMER_SATURATED_COMB0_carry_i_1_n_0
    );
LINK_TIMER_SATURATED_COMB0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => link_timer_value_ch0(8),
      I1 => \LINK_TIMER_reg__0\(8),
      I2 => link_timer_value_ch0(7),
      I3 => \LINK_TIMER_reg__0\(7),
      I4 => \LINK_TIMER_reg__0\(6),
      I5 => link_timer_value_ch0(6),
      O => LINK_TIMER_SATURATED_COMB0_carry_i_2_n_0
    );
LINK_TIMER_SATURATED_COMB0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => link_timer_value_ch0(5),
      I1 => \LINK_TIMER_reg__0\(5),
      I2 => link_timer_value_ch0(4),
      I3 => \LINK_TIMER_reg__0\(4),
      I4 => \LINK_TIMER_reg__0\(3),
      I5 => link_timer_value_ch0(3),
      O => LINK_TIMER_SATURATED_COMB0_carry_i_3_n_0
    );
LINK_TIMER_SATURATED_COMB0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => link_timer_value_ch0(2),
      I1 => \LINK_TIMER_reg__0\(2),
      I2 => link_timer_value_ch0(1),
      I3 => \LINK_TIMER_reg__0\(1),
      I4 => \LINK_TIMER_reg__0\(0),
      I5 => link_timer_value_ch0(0),
      O => LINK_TIMER_SATURATED_COMB0_carry_i_4_n_0
    );
LINK_TIMER_SATURATED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => LINK_TIMER_SATURATED_COMB,
      Q => LINK_TIMER_SATURATED,
      R => \out\
    );
\LINK_TIMER_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(0),
      Q => \LINK_TIMER_reg__0\(0),
      R => \LINK_TIMER[9]_i_1_n_0\
    );
\LINK_TIMER_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(1),
      Q => \LINK_TIMER_reg__0\(1),
      R => \LINK_TIMER[9]_i_1_n_0\
    );
\LINK_TIMER_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(2),
      Q => \LINK_TIMER_reg__0\(2),
      R => \LINK_TIMER[9]_i_1_n_0\
    );
\LINK_TIMER_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(3),
      Q => \LINK_TIMER_reg__0\(3),
      R => \LINK_TIMER[9]_i_1_n_0\
    );
\LINK_TIMER_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(4),
      Q => \LINK_TIMER_reg__0\(4),
      R => \LINK_TIMER[9]_i_1_n_0\
    );
\LINK_TIMER_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(5),
      Q => \LINK_TIMER_reg__0\(5),
      R => \LINK_TIMER[9]_i_1_n_0\
    );
\LINK_TIMER_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(6),
      Q => \LINK_TIMER_reg__0\(6),
      R => \LINK_TIMER[9]_i_1_n_0\
    );
\LINK_TIMER_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(7),
      Q => \LINK_TIMER_reg__0\(7),
      R => \LINK_TIMER[9]_i_1_n_0\
    );
\LINK_TIMER_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(8),
      Q => \LINK_TIMER_reg__0\(8),
      R => \LINK_TIMER[9]_i_1_n_0\
    );
\LINK_TIMER_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0\(9),
      Q => \LINK_TIMER_reg__0\(9),
      R => \LINK_TIMER[9]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5515"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(0),
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[0]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__1_n_6\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[10]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__1_n_5\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[11]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFFFEFEFEF"
    )
        port map (
      I0 => \MASK_RUDI_BUFERR_TIMER[12]_i_3_n_0\,
      I1 => \MASK_RUDI_BUFERR_TIMER[12]_i_4_n_0\,
      I2 => MASK_RUDI_BUFERR_TIMER(0),
      I3 => data_out,
      I4 => p_0_in,
      I5 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__1_n_4\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(5),
      I1 => MASK_RUDI_BUFERR_TIMER(6),
      I2 => MASK_RUDI_BUFERR_TIMER(3),
      I3 => MASK_RUDI_BUFERR_TIMER(4),
      I4 => MASK_RUDI_BUFERR_TIMER(2),
      I5 => MASK_RUDI_BUFERR_TIMER(1),
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_3_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(11),
      I1 => MASK_RUDI_BUFERR_TIMER(12),
      I2 => MASK_RUDI_BUFERR_TIMER(9),
      I3 => MASK_RUDI_BUFERR_TIMER(10),
      I4 => MASK_RUDI_BUFERR_TIMER(8),
      I5 => MASK_RUDI_BUFERR_TIMER(7),
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_4_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => plusOp_carry_n_7,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[1]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => plusOp_carry_n_6,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[2]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => plusOp_carry_n_5,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[3]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => plusOp_carry_n_4,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[4]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__0_n_7\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[5]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__0_n_6\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[6]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__0_n_5\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[7]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__0_n_4\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[8]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \plusOp_carry__1_n_7\,
      I1 => data_out,
      I2 => p_0_in,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1),
      O => \MASK_RUDI_BUFERR_TIMER[9]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[0]_i_1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(0),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[10]_i_1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(10),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[11]_i_1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(11),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[12]_i_2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(12),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[1]_i_1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(1),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[2]_i_1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(2),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[3]_i_1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(3),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[4]_i_1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(4),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[5]_i_1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(5),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[6]_i_1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(6),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[7]_i_1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(7),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[8]_i_1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(8),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER[12]_i_1_n_0\,
      D => \MASK_RUDI_BUFERR_TIMER[9]_i_1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(9),
      S => \out\
    );
MASK_RUDI_BUFERR_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF00"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_i_2_n_0,
      I1 => MASK_RUDI_BUFERR_i_3_n_0,
      I2 => MASK_RUDI_BUFERR_TIMER(0),
      I3 => MASK_RUDI_BUFERR_TIMER0,
      I4 => \^mask_rudi_buferr\,
      O => MASK_RUDI_BUFERR_i_1_n_0
    );
MASK_RUDI_BUFERR_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(3),
      I1 => MASK_RUDI_BUFERR_TIMER(4),
      I2 => MASK_RUDI_BUFERR_TIMER(1),
      I3 => MASK_RUDI_BUFERR_TIMER(2),
      I4 => MASK_RUDI_BUFERR_TIMER(6),
      I5 => MASK_RUDI_BUFERR_TIMER(5),
      O => MASK_RUDI_BUFERR_i_2_n_0
    );
MASK_RUDI_BUFERR_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(9),
      I1 => MASK_RUDI_BUFERR_TIMER(10),
      I2 => MASK_RUDI_BUFERR_TIMER(7),
      I3 => MASK_RUDI_BUFERR_TIMER(8),
      I4 => MASK_RUDI_BUFERR_TIMER(12),
      I5 => MASK_RUDI_BUFERR_TIMER(11),
      O => MASK_RUDI_BUFERR_i_3_n_0
    );
MASK_RUDI_BUFERR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MASK_RUDI_BUFERR_i_1_n_0,
      Q => \^mask_rudi_buferr\,
      R => \out\
    );
MASK_RUDI_CLKCOR_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF20000"
    )
        port map (
      I0 => MASK_RUDI_CLKCOR,
      I1 => MASK_RUDI_CLKCOR_i_2_n_0,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\,
      I3 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\,
      I4 => RXSYNC_STATUS,
      I5 => \out\,
      O => MASK_RUDI_CLKCOR_i_1_n_0
    );
MASK_RUDI_CLKCOR_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440444040"
    )
        port map (
      I0 => RX_INVALID,
      I1 => RX_RUDI_INVALID_REG,
      I2 => RXSYNC_STATUS,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I4 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I5 => XMIT_DATA_INT,
      O => MASK_RUDI_CLKCOR_i_2_n_0
    );
MASK_RUDI_CLKCOR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MASK_RUDI_CLKCOR_i_1_n_0,
      Q => MASK_RUDI_CLKCOR,
      R => '0'
    );
MR_AN_COMPLETE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5150505050505000"
    )
        port map (
      I0 => \out\,
      I1 => STATE(3),
      I2 => \^an_interrupt_ch0\,
      I3 => STATE(2),
      I4 => STATE(0),
      I5 => STATE(1),
      O => MR_AN_COMPLETE_i_1_n_0
    );
MR_AN_COMPLETE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => MR_AN_COMPLETE_i_1_n_0,
      Q => \^an_interrupt_ch0\,
      R => '0'
    );
MR_AN_ENABLE_CHANGE_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MR_AN_ENABLE_REG2,
      I1 => MR_AN_ENABLE_REG1,
      O => MR_AN_ENABLE_CHANGE0
    );
MR_AN_ENABLE_CHANGE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_AN_ENABLE_CHANGE0,
      Q => MR_AN_ENABLE_CHANGE,
      R => \out\
    );
MR_AN_ENABLE_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      Q => MR_AN_ENABLE_REG1,
      R => \out\
    );
MR_AN_ENABLE_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_AN_ENABLE_REG1,
      Q => MR_AN_ENABLE_REG2,
      R => \out\
    );
\MR_LP_ADV_ABILITY_INT[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \MR_LP_ADV_ABILITY_INT[16]_i_2_n_0\,
      I2 => \^lp_adv_ability\(0),
      O => \MR_LP_ADV_ABILITY_INT[13]_i_1_n_0\
    );
\MR_LP_ADV_ABILITY_INT[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \MR_LP_ADV_ABILITY_INT[16]_i_2_n_0\,
      I2 => \MR_LP_ADV_ABILITY_INT_reg_n_0_[16]\,
      O => \MR_LP_ADV_ABILITY_INT[16]_i_1_n_0\
    );
\MR_LP_ADV_ABILITY_INT[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => PREVIOUS_STATE(3),
      I1 => \out\,
      I2 => PREVIOUS_STATE(2),
      I3 => PREVIOUS_STATE(1),
      I4 => PREVIOUS_STATE(0),
      I5 => \SGMII_SPEED[1]_i_2_n_0\,
      O => \MR_LP_ADV_ABILITY_INT[16]_i_2_n_0\
    );
\MR_LP_ADV_ABILITY_INT_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MR_LP_ADV_ABILITY_INT[13]_i_1_n_0\,
      Q => \^lp_adv_ability\(0),
      R => \out\
    );
\MR_LP_ADV_ABILITY_INT_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MR_LP_ADV_ABILITY_INT[16]_i_1_n_0\,
      Q => \MR_LP_ADV_ABILITY_INT_reg_n_0_[16]\,
      R => \out\
    );
MR_REMOTE_FAULT_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \MR_LP_ADV_ABILITY_INT_reg_n_0_[16]\,
      I1 => GENERATE_REMOTE_FAULT,
      I2 => \^status_vector_ch0\(5),
      O => MR_REMOTE_FAULT_i_1_n_0
    );
MR_REMOTE_FAULT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => MR_REMOTE_FAULT_i_1_n_0,
      Q => \^status_vector_ch0\(5),
      R => \out\
    );
MR_RESTART_AN_INT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CAE0C0C"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I1 => MR_RESTART_AN_SET_REG1,
      I2 => MR_RESTART_AN_SET_REG2,
      I3 => MR_RESTART_AN_INT_i_2_n_0,
      I4 => MR_RESTART_AN_INT,
      O => MR_RESTART_AN_INT_i_1_n_0
    );
MR_RESTART_AN_INT_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(0),
      I2 => STATE(3),
      I3 => STATE(2),
      O => MR_RESTART_AN_INT_i_2_n_0
    );
MR_RESTART_AN_INT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_RESTART_AN_INT_i_1_n_0,
      Q => MR_RESTART_AN_INT,
      R => \out\
    );
MR_RESTART_AN_SET_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESTART_AN_SET,
      Q => MR_RESTART_AN_SET_REG1,
      R => \out\
    );
MR_RESTART_AN_SET_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_RESTART_AN_SET_REG1,
      Q => MR_RESTART_AN_SET_REG2,
      R => \out\
    );
\PREVIOUS_STATE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(0),
      Q => PREVIOUS_STATE(0),
      R => \out\
    );
\PREVIOUS_STATE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(1),
      Q => PREVIOUS_STATE(1),
      R => \out\
    );
\PREVIOUS_STATE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(2),
      Q => PREVIOUS_STATE(2),
      R => \out\
    );
\PREVIOUS_STATE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(3),
      Q => PREVIOUS_STATE(3),
      R => \out\
    );
PULSE4096_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TIMER4096_MSB_REG,
      I1 => TIMER4096_reg(11),
      O => PULSE40960
    );
PULSE4096_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => PULSE40960,
      Q => PULSE4096,
      R => \out\
    );
RECEIVED_IDLE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_CONFIG_VALID_INT_reg,
      Q => \^received_idle\,
      R => \out\
    );
RUDI_INVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID_DELAY(1),
      Q => \^status_vector_ch0\(0),
      R => \out\
    );
RX_CONFIG_REG_NULL_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_CONFIG_VALID_INT_reg_0,
      Q => \^state_reg[1]_0\,
      R => \out\
    );
\RX_CONFIG_REG_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(0),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[0]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(10),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[10]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(11),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[11]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(12),
      Q => CONFIG_REG_MATCH_reg_0(0),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(13),
      Q => CONFIG_REG_MATCH_reg_0(1),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(14),
      Q => p_0_in28_in,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(15),
      Q => p_0_in0_in,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(1),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[1]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(2),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[2]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(3),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[3]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(4),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[4]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(5),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[5]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(6),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[6]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(7),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[7]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(8),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[8]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(9),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[9]\,
      R => SR(0)
    );
\RX_CONFIG_SNAPSHOT[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200000002000"
    )
        port map (
      I0 => RX_CONFIG_VALID,
      I1 => ABILITY_MATCH,
      I2 => ABILITY_MATCH_2,
      I3 => CONFIG_REG_MATCH,
      I4 => STATE(0),
      I5 => \RX_CONFIG_SNAPSHOT[15]_i_2_n_0\,
      O => RX_CONFIG_SNAPSHOT
    );
\RX_CONFIG_SNAPSHOT[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => STATE(3),
      I1 => STATE(2),
      I2 => STATE(1),
      O => \RX_CONFIG_SNAPSHOT[15]_i_2_n_0\
    );
\RX_CONFIG_SNAPSHOT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(0),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[0]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(10),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[10]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(11),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[11]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(12),
      Q => CONSISTENCY_MATCH_reg_0(0),
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(13),
      Q => CONSISTENCY_MATCH_reg_0(1),
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(15),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[15]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(1),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[1]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(2),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[2]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(3),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[3]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(4),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[4]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(5),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[5]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(6),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[6]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(7),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[7]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(8),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[8]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(9),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[9]\,
      R => \out\
    );
RX_IDLE_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_IDLE,
      Q => RX_IDLE_REG1,
      R => \out\
    );
RX_IDLE_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_IDLE_REG1,
      Q => RX_IDLE_REG2,
      R => \out\
    );
RX_INVALID_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BFF"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I2 => XMIT_DATA_INT,
      I3 => RXSYNC_STATUS,
      O => RX_INVALID_reg
    );
\RX_RUDI_INVALID_DELAY[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101011"
    )
        port map (
      I0 => \^mask_rudi_buferr\,
      I1 => MASK_RUDI_CLKCOR,
      I2 => RX_INVALID,
      I3 => RXSYNC_STATUS,
      I4 => XMIT_DATA_INT,
      I5 => \RX_RUDI_INVALID_DELAY[0]_i_2_n_0\,
      O => RX_RUDI_INVALID_DELAY0
    );
\RX_RUDI_INVALID_DELAY[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      O => \RX_RUDI_INVALID_DELAY[0]_i_2_n_0\
    );
\RX_RUDI_INVALID_DELAY_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID_DELAY0,
      Q => RX_RUDI_INVALID_DELAY(0),
      R => \out\
    );
\RX_RUDI_INVALID_DELAY_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID_DELAY(0),
      Q => RX_RUDI_INVALID_DELAY(1),
      R => \out\
    );
RX_RUDI_INVALID_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_INVALID_reg_0,
      Q => RX_RUDI_INVALID_REG,
      R => '0'
    );
SGMII_PHY_STATUS_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET119_out,
      D => Q(15),
      Q => \^status_vector_ch0\(1),
      R => \out\
    );
\SGMII_SPEED[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => PREVIOUS_STATE(2),
      I1 => PREVIOUS_STATE(3),
      I2 => PREVIOUS_STATE(0),
      I3 => PREVIOUS_STATE(1),
      I4 => \SGMII_SPEED[1]_i_2_n_0\,
      O => MR_PAGE_RX_SET119_out
    );
\SGMII_SPEED[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => STATE(3),
      I1 => STATE(2),
      I2 => STATE(1),
      I3 => STATE(0),
      O => \SGMII_SPEED[1]_i_2_n_0\
    );
\SGMII_SPEED_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET119_out,
      D => Q(10),
      Q => \^status_vector_ch0\(3),
      R => \out\
    );
\SGMII_SPEED_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET119_out,
      D => Q(11),
      Q => \^status_vector_ch0\(4),
      S => \out\
    );
START_LINK_TIMER_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => START_LINK_TIMER_REG,
      Q => START_LINK_TIMER_REG2,
      R => \out\
    );
START_LINK_TIMER_REG_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFE"
    )
        port map (
      I0 => START_LINK_TIMER_REG_i_2_n_0,
      I1 => START_LINK_TIMER_REG_i_3_n_0,
      I2 => \SGMII_SPEED[1]_i_2_n_0\,
      I3 => START_LINK_TIMER_REG_i_4_n_0,
      I4 => START_LINK_TIMER_REG_i_5_n_0,
      I5 => START_LINK_TIMER_REG_i_6_n_0,
      O => START_LINK_TIMER
    );
START_LINK_TIMER_REG_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => STATE(0),
      I1 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      I2 => CONSISTENCY_MATCH,
      I3 => ABILITY_MATCH,
      I4 => \^state_reg[1]_0\,
      I5 => \RX_CONFIG_SNAPSHOT[15]_i_2_n_0\,
      O => START_LINK_TIMER_REG_i_2_n_0
    );
START_LINK_TIMER_REG_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^mask_rudi_buferr\,
      I1 => MASK_RUDI_CLKCOR,
      I2 => XMIT_CONFIG_INT,
      I3 => RX_RUDI_INVALID,
      O => START_LINK_TIMER_REG_i_3_n_0
    );
START_LINK_TIMER_REG_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ABILITY_MATCH,
      I1 => \^state_reg[1]_0\,
      I2 => LINK_TIMER_DONE,
      O => START_LINK_TIMER_REG_i_4_n_0
    );
START_LINK_TIMER_REG_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => MR_AN_ENABLE_CHANGE,
      I1 => MR_RESTART_AN_INT,
      I2 => AN_SYNC_STATUS,
      O => START_LINK_TIMER_REG_i_5_n_0
    );
START_LINK_TIMER_REG_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(3),
      I2 => STATE(0),
      I3 => STATE(1),
      I4 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      O => START_LINK_TIMER_REG_i_6_n_0
    );
START_LINK_TIMER_REG_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF000D"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I2 => XMIT_DATA_INT,
      I3 => RXSYNC_STATUS,
      I4 => RX_INVALID,
      O => RX_RUDI_INVALID
    );
START_LINK_TIMER_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => START_LINK_TIMER,
      Q => START_LINK_TIMER_REG,
      R => \out\
    );
\STATE[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \STATE[0]_i_2_n_0\,
      I1 => \STATE[2]_i_2_n_0\,
      I2 => \STATE[0]_i_3_n_0\,
      I3 => \STATE[0]_i_4_n_0\,
      I4 => \STATE[0]_i_5_n_0\,
      I5 => \STATE[0]_i_6_n_0\,
      O => \STATE[0]_i_1_n_0\
    );
\STATE[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000570077"
    )
        port map (
      I0 => ABILITY_MATCH,
      I1 => STATE(1),
      I2 => \^state_reg[1]_0\,
      I3 => STATE(3),
      I4 => STATE(2),
      I5 => LINK_TIMER_DONE,
      O => \STATE[0]_i_2_n_0\
    );
\STATE[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I1 => STATE(1),
      I2 => STATE(0),
      I3 => STATE(3),
      I4 => STATE(2),
      I5 => \STATE[3]_i_2_n_0\,
      O => \STATE[0]_i_3_n_0\
    );
\STATE[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111000000000000"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT[15]_i_2_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      I3 => STATE(0),
      I4 => ABILITY_MATCH,
      I5 => \STATE[2]_i_5_n_0\,
      O => \STATE[0]_i_4_n_0\
    );
\STATE[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808280800000000"
    )
        port map (
      I0 => \STATE[2]_i_5_n_0\,
      I1 => STATE(0),
      I2 => ABILITY_MATCH,
      I3 => NEXT_STATE2,
      I4 => \^state_reg[1]_0\,
      I5 => \STATE[0]_i_7_n_0\,
      O => \STATE[0]_i_5_n_0\
    );
\STATE[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000700000000000"
    )
        port map (
      I0 => ABILITY_MATCH,
      I1 => \^state_reg[1]_0\,
      I2 => LINK_TIMER_DONE,
      I3 => \STATE[2]_i_8_n_0\,
      I4 => STATE(1),
      I5 => \STATE[2]_i_5_n_0\,
      O => \STATE[0]_i_6_n_0\
    );
\STATE[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(3),
      O => \STATE[0]_i_7_n_0\
    );
\STATE[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAABAAAAA"
    )
        port map (
      I0 => \STATE[1]_i_2_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => STATE(1),
      I3 => STATE(3),
      I4 => \STATE[1]_i_3_n_0\,
      I5 => \STATE[1]_i_4_n_0\,
      O => \STATE[1]_i_1_n_0\
    );
\STATE[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002820"
    )
        port map (
      I0 => \STATE[2]_i_5_n_0\,
      I1 => STATE(0),
      I2 => STATE(1),
      I3 => LINK_TIMER_DONE,
      I4 => STATE(3),
      I5 => STATE(2),
      O => \STATE[1]_i_2_n_0\
    );
\STATE[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \STATE[2]_i_5_n_0\,
      I1 => STATE(0),
      O => \STATE[1]_i_3_n_0\
    );
\STATE[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F800FF00F800"
    )
        port map (
      I0 => \STATE[1]_i_5_n_0\,
      I1 => STATE(0),
      I2 => \STATE[1]_i_6_n_0\,
      I3 => \STATE[2]_i_5_n_0\,
      I4 => \STATE[2]_i_3_n_0\,
      I5 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      O => \STATE[1]_i_4_n_0\
    );
\STATE[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000800080808"
    )
        port map (
      I0 => IDLE_MATCH,
      I1 => LINK_TIMER_DONE,
      I2 => STATE(3),
      I3 => ABILITY_MATCH,
      I4 => STATE(1),
      I5 => \^state_reg[1]_0\,
      O => \STATE[1]_i_5_n_0\
    );
\STATE[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => STATE(3),
      I1 => STATE(1),
      I2 => ABILITY_MATCH,
      O => \STATE[1]_i_6_n_0\
    );
\STATE[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \STATE[2]_i_2_n_0\,
      I1 => \STATE[2]_i_3_n_0\,
      I2 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      I3 => CONSISTENCY_MATCH,
      I4 => ABILITY_MATCH,
      I5 => \STATE[2]_i_4_n_0\,
      O => \STATE[2]_i_1_n_0\
    );
\STATE[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \STATE[2]_i_5_n_0\,
      I1 => STATE(0),
      O => \STATE[2]_i_2_n_0\
    );
\STATE[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      I2 => STATE(3),
      I3 => \^state_reg[1]_0\,
      O => \STATE[2]_i_3_n_0\
    );
\STATE[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888C00000000"
    )
        port map (
      I0 => \STATE[2]_i_6_n_0\,
      I1 => \STATE[2]_i_5_n_0\,
      I2 => STATE(0),
      I3 => \^state_reg[1]_0\,
      I4 => NEXT_STATE2,
      I5 => \STATE[2]_i_8_n_0\,
      O => \STATE[2]_i_4_n_0\
    );
\STATE[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AE00"
    )
        port map (
      I0 => \STATE[3]_i_5_n_0\,
      I1 => \^xmit_data\,
      I2 => RX_INVALID,
      I3 => AN_SYNC_STATUS,
      I4 => MR_RESTART_AN_INT,
      I5 => MR_AN_ENABLE_CHANGE,
      O => \STATE[2]_i_5_n_0\
    );
\STATE[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => STATE(1),
      I2 => ABILITY_MATCH,
      O => \STATE[2]_i_6_n_0\
    );
\STATE[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[11]\,
      I1 => TOGGLE_RX,
      O => NEXT_STATE2
    );
\STATE[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(3),
      O => \STATE[2]_i_8_n_0\
    );
\STATE[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00880088F0FF0088"
    )
        port map (
      I0 => \STATE[3]_i_2_n_0\,
      I1 => STATE(3),
      I2 => \STATE[3]_i_3_n_0\,
      I3 => \STATE[3]_i_4_n_0\,
      I4 => AN_SYNC_STATUS,
      I5 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      O => \STATE[3]_i_1_n_0\
    );
\STATE[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AE00"
    )
        port map (
      I0 => \STATE[3]_i_5_n_0\,
      I1 => XMIT_DATA_INT,
      I2 => RX_INVALID,
      I3 => AN_SYNC_STATUS,
      I4 => MR_RESTART_AN_INT,
      I5 => MR_AN_ENABLE_CHANGE,
      O => \STATE[3]_i_2_n_0\
    );
\STATE[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF010000"
    )
        port map (
      I0 => XMIT_DATA_INT,
      I1 => RXSYNC_STATUS,
      I2 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I3 => RX_INVALID,
      I4 => \STATE[3]_i_6_n_0\,
      I5 => \STATE[3]_i_7_n_0\,
      O => \STATE[3]_i_3_n_0\
    );
\STATE[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(0),
      I2 => STATE(2),
      O => \STATE[3]_i_4_n_0\
    );
\STATE[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFDFFFD"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => MASK_RUDI_CLKCOR,
      I2 => \^mask_rudi_buferr\,
      I3 => RXSYNC_STATUS,
      I4 => RX_INVALID,
      O => \STATE[3]_i_5_n_0\
    );
\STATE[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => MASK_RUDI_CLKCOR,
      I2 => \^mask_rudi_buferr\,
      O => \STATE[3]_i_6_n_0\
    );
\STATE[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => MR_RESTART_AN_INT,
      I1 => MR_AN_ENABLE_CHANGE,
      O => \STATE[3]_i_7_n_0\
    );
\STATE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[0]_i_1_n_0\,
      Q => STATE(0),
      R => \out\
    );
\STATE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[1]_i_1_n_0\,
      Q => STATE(1),
      R => \out\
    );
\STATE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[2]_i_1_n_0\,
      Q => STATE(2),
      R => \out\
    );
\STATE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[3]_i_1_n_0\,
      Q => STATE(3),
      R => \out\
    );
STATUS_VECTOR_0_PRE_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => XMIT_DATA_INT,
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I2 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I3 => RXSYNC_STATUS,
      O => \^status_vector_0_pre_reg\
    );
SYNC_STATUS_HELD_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => LINK_TIMER_SATURATED,
      I1 => PULSE4096,
      I2 => RXSYNC_STATUS,
      I3 => SYNC_STATUS_HELD,
      O => SYNC_STATUS_HELD_i_1_n_0
    );
SYNC_STATUS_HELD_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => SYNC_STATUS_HELD_i_1_n_0,
      Q => SYNC_STATUS_HELD,
      R => \out\
    );
\TIMER4096[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TIMER4096_reg_n_0_[0]\,
      O => \TIMER4096[0]_i_2_n_0\
    );
TIMER4096_MSB_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TIMER4096_reg(11),
      Q => TIMER4096_MSB_REG,
      R => \out\
    );
\TIMER4096_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[0]_i_1_n_7\,
      Q => \TIMER4096_reg_n_0_[0]\,
      R => \out\
    );
\TIMER4096_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TIMER4096_reg[0]_i_1_n_0\,
      CO(2) => \TIMER4096_reg[0]_i_1_n_1\,
      CO(1) => \TIMER4096_reg[0]_i_1_n_2\,
      CO(0) => \TIMER4096_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \TIMER4096_reg[0]_i_1_n_4\,
      O(2) => \TIMER4096_reg[0]_i_1_n_5\,
      O(1) => \TIMER4096_reg[0]_i_1_n_6\,
      O(0) => \TIMER4096_reg[0]_i_1_n_7\,
      S(3) => \TIMER4096_reg_n_0_[3]\,
      S(2) => \TIMER4096_reg_n_0_[2]\,
      S(1) => \TIMER4096_reg_n_0_[1]\,
      S(0) => \TIMER4096[0]_i_2_n_0\
    );
\TIMER4096_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[8]_i_1_n_5\,
      Q => \TIMER4096_reg_n_0_[10]\,
      R => \out\
    );
\TIMER4096_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[8]_i_1_n_4\,
      Q => TIMER4096_reg(11),
      R => \out\
    );
\TIMER4096_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[0]_i_1_n_6\,
      Q => \TIMER4096_reg_n_0_[1]\,
      R => \out\
    );
\TIMER4096_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[0]_i_1_n_5\,
      Q => \TIMER4096_reg_n_0_[2]\,
      R => \out\
    );
\TIMER4096_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[0]_i_1_n_4\,
      Q => \TIMER4096_reg_n_0_[3]\,
      R => \out\
    );
\TIMER4096_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[4]_i_1_n_7\,
      Q => \TIMER4096_reg_n_0_[4]\,
      R => \out\
    );
\TIMER4096_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \TIMER4096_reg[0]_i_1_n_0\,
      CO(3) => \TIMER4096_reg[4]_i_1_n_0\,
      CO(2) => \TIMER4096_reg[4]_i_1_n_1\,
      CO(1) => \TIMER4096_reg[4]_i_1_n_2\,
      CO(0) => \TIMER4096_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TIMER4096_reg[4]_i_1_n_4\,
      O(2) => \TIMER4096_reg[4]_i_1_n_5\,
      O(1) => \TIMER4096_reg[4]_i_1_n_6\,
      O(0) => \TIMER4096_reg[4]_i_1_n_7\,
      S(3) => \TIMER4096_reg_n_0_[7]\,
      S(2) => \TIMER4096_reg_n_0_[6]\,
      S(1) => \TIMER4096_reg_n_0_[5]\,
      S(0) => \TIMER4096_reg_n_0_[4]\
    );
\TIMER4096_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[4]_i_1_n_6\,
      Q => \TIMER4096_reg_n_0_[5]\,
      R => \out\
    );
\TIMER4096_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[4]_i_1_n_5\,
      Q => \TIMER4096_reg_n_0_[6]\,
      R => \out\
    );
\TIMER4096_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[4]_i_1_n_4\,
      Q => \TIMER4096_reg_n_0_[7]\,
      R => \out\
    );
\TIMER4096_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[8]_i_1_n_7\,
      Q => \TIMER4096_reg_n_0_[8]\,
      R => \out\
    );
\TIMER4096_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \TIMER4096_reg[4]_i_1_n_0\,
      CO(3) => \NLW_TIMER4096_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \TIMER4096_reg[8]_i_1_n_1\,
      CO(1) => \TIMER4096_reg[8]_i_1_n_2\,
      CO(0) => \TIMER4096_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TIMER4096_reg[8]_i_1_n_4\,
      O(2) => \TIMER4096_reg[8]_i_1_n_5\,
      O(1) => \TIMER4096_reg[8]_i_1_n_6\,
      O(0) => \TIMER4096_reg[8]_i_1_n_7\,
      S(3) => TIMER4096_reg(11),
      S(2) => \TIMER4096_reg_n_0_[10]\,
      S(1) => \TIMER4096_reg_n_0_[9]\,
      S(0) => \TIMER4096_reg_n_0_[8]\
    );
\TIMER4096_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TIMER4096_reg[8]_i_1_n_6\,
      Q => \TIMER4096_reg_n_0_[9]\,
      R => \out\
    );
TOGGLE_RX_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MR_PAGE_RX_SET119_out,
      D => Q(11),
      Q => TOGGLE_RX,
      R => \out\
    );
TOGGLE_TX_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFF4EEEE000E"
    )
        port map (
      I0 => STATE(2),
      I1 => an_adv_config_vector_ch0(0),
      I2 => STATE(0),
      I3 => \RX_CONFIG_SNAPSHOT[15]_i_2_n_0\,
      I4 => MR_PAGE_RX_SET119_out,
      I5 => TOGGLE_TX,
      O => TOGGLE_TX_i_1_n_0
    );
TOGGLE_TX_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TOGGLE_TX_i_1_n_0,
      Q => TOGGLE_TX,
      R => \out\
    );
\TX_CONFIG_REG_INT[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDE0010"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(3),
      I2 => STATE(1),
      I3 => STATE(0),
      I4 => \^d\(0),
      O => \TX_CONFIG_REG_INT[0]_i_1_n_0\
    );
\TX_CONFIG_REG_INT[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FC00000800"
    )
        port map (
      I0 => TOGGLE_TX,
      I1 => STATE(2),
      I2 => STATE(3),
      I3 => STATE(1),
      I4 => STATE(0),
      I5 => \^d\(1),
      O => \TX_CONFIG_REG_INT[11]_i_1_n_0\
    );
\TX_CONFIG_REG_INT[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA0008"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(1),
      I2 => STATE(2),
      I3 => STATE(3),
      I4 => \^d\(2),
      O => \TX_CONFIG_REG_INT[14]_i_1_n_0\
    );
\TX_CONFIG_REG_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TX_CONFIG_REG_INT[0]_i_1_n_0\,
      Q => \^d\(0),
      R => \out\
    );
\TX_CONFIG_REG_INT_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TX_CONFIG_REG_INT[11]_i_1_n_0\,
      Q => \^d\(1),
      R => \out\
    );
\TX_CONFIG_REG_INT_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TX_CONFIG_REG_INT[14]_i_1_n_0\,
      Q => \^d\(2),
      R => \out\
    );
XMIT_CONFIG_INT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEFE"
    )
        port map (
      I0 => \out\,
      I1 => \XMIT_CONFIG_INT_i_2__0_n_0\,
      I2 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I3 => STATE(1),
      I4 => STATE(0),
      I5 => XMIT_CONFIG_INT_i_3_n_0,
      O => XMIT_CONFIG_INT_i_1_n_0
    );
XMIT_CONFIG_INT_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I2 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      O => XMIT_CONFIG_INT_reg_0
    );
\XMIT_CONFIG_INT_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8AA2AAAA8AA0"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => STATE(3),
      I2 => STATE(2),
      I3 => STATE(0),
      I4 => STATE(1),
      I5 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      O => \XMIT_CONFIG_INT_i_2__0_n_0\
    );
XMIT_CONFIG_INT_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(3),
      O => XMIT_CONFIG_INT_i_3_n_0
    );
XMIT_CONFIG_INT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => XMIT_CONFIG_INT_i_1_n_0,
      Q => XMIT_CONFIG_INT,
      R => '0'
    );
XMIT_DATA_INT_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2),
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0),
      I2 => XMIT_DATA_INT,
      O => \^xmit_data\
    );
\XMIT_DATA_INT_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2004"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(3),
      I2 => STATE(0),
      I3 => STATE(1),
      O => XMIT_DATA_INT0
    );
XMIT_DATA_INT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => XMIT_DATA_INT0,
      Q => XMIT_DATA_INT,
      R => \out\
    );
\i__carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[11]\,
      I1 => Q(11),
      I2 => \RX_CONFIG_SNAPSHOT_reg_n_0_[10]\,
      I3 => Q(10),
      I4 => Q(9),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[9]\,
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[8]\,
      I1 => Q(8),
      I2 => \RX_CONFIG_SNAPSHOT_reg_n_0_[7]\,
      I3 => Q(7),
      I4 => Q(6),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[6]\,
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \RX_CONFIG_SNAPSHOT_reg_n_0_[4]\,
      I3 => Q(4),
      I4 => Q(3),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[3]\,
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \RX_CONFIG_SNAPSHOT_reg_n_0_[1]\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[0]\,
      O => \i__carry_i_4_n_0\
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => MASK_RUDI_BUFERR_TIMER(0),
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3 downto 0) => MASK_RUDI_BUFERR_TIMER(4 downto 1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => MASK_RUDI_BUFERR_TIMER(8 downto 5)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \NLW_plusOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3 downto 0) => MASK_RUDI_BUFERR_TIMER(12 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_RX is
  port (
    K28p5_REG1 : out STD_LOGIC;
    RX_IDLE : out STD_LOGIC;
    S2 : out STD_LOGIC;
    gmii_rx_er_ch3 : out STD_LOGIC;
    RX_CONFIG_VALID : out STD_LOGIC;
    status_vector_ch3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gmii_rx_dv_ch3 : out STD_LOGIC;
    RX_INVALID : out STD_LOGIC;
    I_reg_0 : out STD_LOGIC;
    I_reg_1 : out STD_LOGIC;
    ACKNOWLEDGE_MATCH_3 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    BASEX_REMOTE_FAULT_RSLVD : out STD_LOGIC_VECTOR ( 0 to 0 );
    SGMII_PHY_STATUS_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    CONSISTENCY_MATCH_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    RECEIVED_IDLE_reg : out STD_LOGIC;
    RX_CONFIG_REG_NULL_reg : out STD_LOGIC;
    RX_RUDI_INVALID_REG_reg : out STD_LOGIC;
    gmii_rxd_ch3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk : in STD_LOGIC;
    \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\ : in STD_LOGIC;
    I0 : in STD_LOGIC;
    \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\ : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ : in STD_LOGIC;
    D : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    RXSYNC_STATUS : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    XMIT_DATA_INT_reg : in STD_LOGIC;
    EVEN_reg : in STD_LOGIC;
    RXEVEN0_out : in STD_LOGIC;
    \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC;
    MASK_RUDI_BUFERR : in STD_LOGIC;
    \RX_CONFIG_REG_REG_reg[13]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RX_CONFIG_SNAPSHOT_reg[13]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\ : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\ : in STD_LOGIC;
    \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\ : in STD_LOGIC;
    RECEIVED_IDLE : in STD_LOGIC;
    RX_CONFIG_REG_NULL_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_RX : entity is "RX";
end qsgmii_1218_RX;

architecture STRUCTURE of qsgmii_1218_RX is
  signal C : STD_LOGIC;
  signal C0 : STD_LOGIC;
  signal CGBAD : STD_LOGIC;
  signal CGBAD_REG1 : STD_LOGIC;
  signal CGBAD_REG2 : STD_LOGIC;
  signal CGBAD_REG3 : STD_LOGIC;
  signal C_HDR_REMOVED : STD_LOGIC;
  signal C_HDR_REMOVED_REG : STD_LOGIC;
  signal C_REG1 : STD_LOGIC;
  signal C_REG2 : STD_LOGIC;
  signal C_REG3 : STD_LOGIC;
  signal \C_i_2__2_n_0\ : STD_LOGIC;
  signal D0p0 : STD_LOGIC;
  signal D0p0_REG : STD_LOGIC;
  signal \D0p0_REG_i_2__2_n_0\ : STD_LOGIC;
  signal \D0p0_REG_i_3__2_n_0\ : STD_LOGIC;
  signal EOP : STD_LOGIC;
  signal EOP0 : STD_LOGIC;
  signal EOP_REG1 : STD_LOGIC;
  signal EOP_REG10 : STD_LOGIC;
  signal \EOP_i_2__2_n_0\ : STD_LOGIC;
  signal EXTEND : STD_LOGIC;
  signal EXTEND_ERR : STD_LOGIC;
  signal EXTEND_ERR0 : STD_LOGIC;
  signal EXTEND_REG1 : STD_LOGIC;
  signal EXTEND_REG2 : STD_LOGIC;
  signal EXTEND_REG3 : STD_LOGIC;
  signal \EXTEND_i_1__2_n_0\ : STD_LOGIC;
  signal EXT_ILLEGAL_K : STD_LOGIC;
  signal EXT_ILLEGAL_K0 : STD_LOGIC;
  signal EXT_ILLEGAL_K_REG1 : STD_LOGIC;
  signal EXT_ILLEGAL_K_REG2 : STD_LOGIC;
  signal FALSE_CARRIER : STD_LOGIC;
  signal FALSE_CARRIER0 : STD_LOGIC;
  signal FALSE_CARRIER_REG1 : STD_LOGIC;
  signal FALSE_CARRIER_REG2 : STD_LOGIC;
  signal FALSE_CARRIER_REG3 : STD_LOGIC;
  signal \FALSE_CARRIER_i_1__2_n_0\ : STD_LOGIC;
  signal \FALSE_CARRIER_i_3__2_n_0\ : STD_LOGIC;
  signal FALSE_DATA : STD_LOGIC;
  signal FALSE_DATA0 : STD_LOGIC;
  signal \FALSE_DATA_i_10__2_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_2__2_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_3__2_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_4__2_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_5__2_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_6__2_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_7__2_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_8__2_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_9__2_n_0\ : STD_LOGIC;
  signal FALSE_K : STD_LOGIC;
  signal FALSE_K0 : STD_LOGIC;
  signal \FALSE_K_i_2__2_n_0\ : STD_LOGIC;
  signal FALSE_NIT : STD_LOGIC;
  signal FALSE_NIT0 : STD_LOGIC;
  signal \FALSE_NIT_i_2__2_n_0\ : STD_LOGIC;
  signal \FALSE_NIT_i_3__2_n_0\ : STD_LOGIC;
  signal \FALSE_NIT_i_4__2_n_0\ : STD_LOGIC;
  signal FROM_IDLE_D : STD_LOGIC;
  signal FROM_IDLE_D0 : STD_LOGIC;
  signal FROM_RX_CX : STD_LOGIC;
  signal FROM_RX_CX0 : STD_LOGIC;
  signal FROM_RX_K : STD_LOGIC;
  signal FROM_RX_K0 : STD_LOGIC;
  signal I : STD_LOGIC;
  signal \IDLE_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \IDLE_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal ILLEGAL_K : STD_LOGIC;
  signal ILLEGAL_K0 : STD_LOGIC;
  signal ILLEGAL_K_REG1 : STD_LOGIC;
  signal ILLEGAL_K_REG2 : STD_LOGIC;
  signal K23p7 : STD_LOGIC;
  signal K28p5 : STD_LOGIC;
  signal \^k28p5_reg1\ : STD_LOGIC;
  signal \K28p5_REG1_i_2__2_n_0\ : STD_LOGIC;
  signal K28p5_REG2 : STD_LOGIC;
  signal K29p7 : STD_LOGIC;
  signal R : STD_LOGIC;
  signal RECEIVE : STD_LOGIC;
  signal \RECEIVE_i_1__2_n_0\ : STD_LOGIC;
  signal \RUDI_C0__0\ : STD_LOGIC;
  signal RUDI_I0 : STD_LOGIC;
  signal RXCHARISK_REG1 : STD_LOGIC;
  signal RXDATA_REG5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \RXD[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXD[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXD[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXD[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXD[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXD[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXD[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXD[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG_NULL_i_2__2_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG_NULL_i_3__2_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG_NULL_i_4__2_n_0\ : STD_LOGIC;
  signal \^rx_config_valid\ : STD_LOGIC;
  signal RX_CONFIG_VALID_INT0 : STD_LOGIC;
  signal \RX_CONFIG_VALID_INT_i_2__2_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_VALID_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_CONFIG_VALID_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal RX_DATA_ERROR : STD_LOGIC;
  signal RX_DATA_ERROR0 : STD_LOGIC;
  signal \RX_DATA_ERROR_i_2__2_n_0\ : STD_LOGIC;
  signal \RX_DATA_ERROR_i_3__2_n_0\ : STD_LOGIC;
  signal \RX_DV_i_1__2_n_0\ : STD_LOGIC;
  signal \RX_DV_i_2__2_n_0\ : STD_LOGIC;
  signal RX_ER0 : STD_LOGIC;
  signal \RX_ER_i_2__2_n_0\ : STD_LOGIC;
  signal \RX_ER_i_3__2_n_0\ : STD_LOGIC;
  signal \^rx_idle\ : STD_LOGIC;
  signal \^rx_invalid\ : STD_LOGIC;
  signal \RX_INVALID_i_1__2_n_0\ : STD_LOGIC;
  signal R_REG1 : STD_LOGIC;
  signal \R_i_2__2_n_0\ : STD_LOGIC;
  signal \R_i_3__2_n_0\ : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal \^s2\ : STD_LOGIC;
  signal \^sgmii_phy_status_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal SOP : STD_LOGIC;
  signal SOP0 : STD_LOGIC;
  signal SOP_REG1 : STD_LOGIC;
  signal SOP_REG2 : STD_LOGIC;
  signal SOP_REG3 : STD_LOGIC;
  signal SYNC_STATUS_REG : STD_LOGIC;
  signal S_0 : STD_LOGIC;
  signal \S_i_2__2_n_0\ : STD_LOGIC;
  signal T : STD_LOGIC;
  signal T_REG1 : STD_LOGIC;
  signal T_REG2 : STD_LOGIC;
  signal \T_i_2__2_n_0\ : STD_LOGIC;
  signal WAIT_FOR_K : STD_LOGIC;
  signal \WAIT_FOR_K_i_1__2_n_0\ : STD_LOGIC;
  signal \^gmii_rx_dv_ch3\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ACKNOWLEDGE_MATCH_3_i_2__2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \C_i_2__2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \D0p0_REG_i_2__2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \D0p0_REG_i_3__2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \FALSE_CARRIER_i_3__2\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \FALSE_DATA_i_4__2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \FALSE_DATA_i_7__2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \FALSE_DATA_i_9__2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \FALSE_K_i_1__2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \FROM_IDLE_D_i_1__2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \ILLEGAL_K_i_1__2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \I_i_2__2\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \K28p5_REG1_i_1__2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \K28p5_REG1_i_2__2\ : label is "soft_lutpair242";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \RXDATA_REG5_reg[0]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name : string;
  attribute srl_name of \RXDATA_REG5_reg[0]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[1]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[1]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[2]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[2]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[3]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[3]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[3]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[4]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[4]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[4]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[5]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[5]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[5]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[6]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[6]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[6]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[7]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[7]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[7]_srl5 ";
  attribute SOFT_HLUTNM of \RXD[0]_i_1__2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \RXD[1]_i_1__2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \RXD[3]_i_1__2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \RXD[4]_i_1__2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \RXD[5]_i_1__2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \RXD[6]_i_1__2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \RXD[7]_i_1__2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \RX_CONFIG_REG_REG[15]_i_1__2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \RX_CONFIG_VALID_INT_i_2__2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \RX_ER_i_2__2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \RX_RUDI_INVALID_REG_i_1__2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \R_i_2__2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \R_i_3__2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \T_i_2__2\ : label is "soft_lutpair255";
begin
  K28p5_REG1 <= \^k28p5_reg1\;
  RX_CONFIG_VALID <= \^rx_config_valid\;
  RX_IDLE <= \^rx_idle\;
  RX_INVALID <= \^rx_invalid\;
  S2 <= \^s2\;
  SGMII_PHY_STATUS_reg(15 downto 0) <= \^sgmii_phy_status_reg\(15 downto 0);
  gmii_rx_dv_ch3 <= \^gmii_rx_dv_ch3\;
\ACKNOWLEDGE_MATCH_3_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \out\,
      I1 => \^rx_idle\,
      I2 => MASK_RUDI_BUFERR,
      O => ACKNOWLEDGE_MATCH_3
    );
\BASEX_REMOTE_FAULT[1]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sgmii_phy_status_reg\(15),
      O => BASEX_REMOTE_FAULT_RSLVD(0)
    );
CGBAD_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CGBAD,
      Q => CGBAD_REG1,
      R => '0'
    );
CGBAD_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CGBAD_REG1,
      Q => CGBAD_REG2,
      R => '0'
    );
CGBAD_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CGBAD_REG2,
      Q => CGBAD_REG3,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\CGBAD_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => D,
      I1 => p_0_in,
      O => \^s2\
    );
CGBAD_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \^s2\,
      Q => CGBAD,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\CONFIG_REG_MATCH_COMB2_carry__0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sgmii_phy_status_reg\(13),
      I1 => \RX_CONFIG_REG_REG_reg[13]\(1),
      I2 => \^sgmii_phy_status_reg\(12),
      I3 => \RX_CONFIG_REG_REG_reg[13]\(0),
      O => S(0)
    );
\C_HDR_REMOVED_REG_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\,
      I2 => C_REG2,
      O => C_HDR_REMOVED
    );
C_HDR_REMOVED_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C_HDR_REMOVED,
      Q => C_HDR_REMOVED_REG,
      R => '0'
    );
C_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C,
      Q => C_REG1,
      R => '0'
    );
C_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C_REG1,
      Q => C_REG2,
      R => '0'
    );
C_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C_REG2,
      Q => C_REG3,
      R => '0'
    );
\C_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050000030"
    )
        port map (
      I0 => \K28p5_REG1_i_2__2_n_0\,
      I1 => \C_i_2__2_n_0\,
      I2 => \^k28p5_reg1\,
      I3 => Q(0),
      I4 => Q(7),
      I5 => \D0p0_REG_i_2__2_n_0\,
      O => C0
    );
\C_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(6),
      I4 => Q(1),
      O => \C_i_2__2_n_0\
    );
C_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C0,
      Q => C,
      R => '0'
    );
\D0p0_REG_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \D0p0_REG_i_2__2_n_0\,
      I1 => Q(7),
      I2 => Q(0),
      I3 => Q(6),
      I4 => Q(1),
      I5 => \D0p0_REG_i_3__2_n_0\,
      O => D0p0
    );
\D0p0_REG_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(3),
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => \D0p0_REG_i_2__2_n_0\
    );
\D0p0_REG_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(2),
      O => \D0p0_REG_i_3__2_n_0\
    );
D0p0_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => D0p0,
      Q => D0p0_REG,
      R => '0'
    );
\EOP_REG1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => EXTEND_REG1,
      I1 => EXTEND,
      I2 => EOP,
      O => EOP_REG10
    );
EOP_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EOP_REG10,
      Q => EOP_REG1,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\EOP_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8000000"
    )
        port map (
      I0 => RXEVEN0_out,
      I1 => \^k28p5_reg1\,
      I2 => R,
      I3 => R_REG1,
      I4 => T_REG2,
      I5 => \EOP_i_2__2_n_0\,
      O => EOP0
    );
\EOP_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \^k28p5_reg1\,
      I1 => \^rx_idle\,
      I2 => D0p0_REG,
      I3 => C_REG1,
      I4 => RXEVEN0_out,
      O => \EOP_i_2__2_n_0\
    );
EOP_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EOP0,
      Q => EOP,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\EXTEND_ERR_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => EXTEND_REG3,
      I1 => CGBAD_REG3,
      I2 => EXT_ILLEGAL_K_REG2,
      O => EXTEND_ERR0
    );
EXTEND_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND_ERR0,
      Q => EXTEND_ERR,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
EXTEND_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND,
      Q => EXTEND_REG1,
      R => '0'
    );
EXTEND_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND_REG1,
      Q => EXTEND_REG2,
      R => '0'
    );
EXTEND_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND_REG2,
      Q => EXTEND_REG3,
      R => '0'
    );
\EXTEND_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2222222F0000000"
    )
        port map (
      I0 => EVEN_reg,
      I1 => S_0,
      I2 => RECEIVE,
      I3 => R,
      I4 => R_REG1,
      I5 => EXTEND,
      O => \EXTEND_i_1__2_n_0\
    );
EXTEND_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \EXTEND_i_1__2_n_0\,
      Q => EXTEND,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
EXT_ILLEGAL_K_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXT_ILLEGAL_K,
      Q => EXT_ILLEGAL_K_REG1,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
EXT_ILLEGAL_K_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXT_ILLEGAL_K_REG1,
      Q => EXT_ILLEGAL_K_REG2,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\EXT_ILLEGAL_K_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000444"
    )
        port map (
      I0 => S_0,
      I1 => EXTEND_REG1,
      I2 => RXEVEN0_out,
      I3 => \^k28p5_reg1\,
      I4 => R,
      O => EXT_ILLEGAL_K0
    );
EXT_ILLEGAL_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXT_ILLEGAL_K0,
      Q => EXT_ILLEGAL_K,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
FALSE_CARRIER_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_CARRIER,
      Q => FALSE_CARRIER_REG1,
      R => '0'
    );
FALSE_CARRIER_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_CARRIER_REG1,
      Q => FALSE_CARRIER_REG2,
      R => '0'
    );
FALSE_CARRIER_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_CARRIER_REG2,
      Q => FALSE_CARRIER_REG3,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\FALSE_CARRIER_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => FALSE_CARRIER0,
      I1 => \^k28p5_reg1\,
      I2 => RXEVEN0_out,
      I3 => FALSE_CARRIER,
      O => \FALSE_CARRIER_i_1__2_n_0\
    );
\FALSE_CARRIER_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \FALSE_CARRIER_i_3__2_n_0\,
      I1 => \^k28p5_reg1\,
      I2 => S_0,
      I3 => \^rx_idle\,
      I4 => XMIT_DATA_INT_reg,
      O => FALSE_CARRIER0
    );
\FALSE_CARRIER_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => FALSE_DATA,
      I1 => FALSE_K,
      I2 => FALSE_NIT,
      O => \FALSE_CARRIER_i_3__2_n_0\
    );
FALSE_CARRIER_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \FALSE_CARRIER_i_1__2_n_0\,
      Q => FALSE_CARRIER,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\FALSE_DATA_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => \FALSE_DATA_i_10__2_n_0\
    );
\FALSE_DATA_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFFFFFAAFFEA"
    )
        port map (
      I0 => \FALSE_DATA_i_2__2_n_0\,
      I1 => \FALSE_DATA_i_3__2_n_0\,
      I2 => Q(5),
      I3 => \FALSE_DATA_i_4__2_n_0\,
      I4 => D,
      I5 => \FALSE_DATA_i_5__2_n_0\,
      O => FALSE_DATA0
    );
\FALSE_DATA_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0A0B0A"
    )
        port map (
      I0 => \FALSE_DATA_i_6__2_n_0\,
      I1 => \C_i_2__2_n_0\,
      I2 => D,
      I3 => Q(0),
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I5 => Q(7),
      O => \FALSE_DATA_i_2__2_n_0\
    );
\FALSE_DATA_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \D0p0_REG_i_2__2_n_0\,
      I1 => \FALSE_DATA_i_7__2_n_0\,
      I2 => Q(4),
      I3 => Q(6),
      I4 => Q(1),
      I5 => Q(2),
      O => \FALSE_DATA_i_3__2_n_0\
    );
\FALSE_DATA_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => Q(7),
      I1 => Q(0),
      I2 => D,
      I3 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I4 => \K28p5_REG1_i_2__2_n_0\,
      O => \FALSE_DATA_i_4__2_n_0\
    );
\FALSE_DATA_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FALSE_DATA_i_8__2_n_0\,
      I1 => \FALSE_DATA_i_9__2_n_0\,
      I2 => Q(5),
      I3 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I4 => Q(2),
      I5 => Q(3),
      O => \FALSE_DATA_i_5__2_n_0\
    );
\FALSE_DATA_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \R_i_2__2_n_0\,
      I1 => \FALSE_DATA_i_10__2_n_0\,
      I2 => \D0p0_REG_i_2__2_n_0\,
      I3 => Q(0),
      I4 => Q(5),
      I5 => Q(7),
      O => \FALSE_DATA_i_6__2_n_0\
    );
\FALSE_DATA_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => Q(7),
      O => \FALSE_DATA_i_7__2_n_0\
    );
\FALSE_DATA_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(6),
      O => \FALSE_DATA_i_8__2_n_0\
    );
\FALSE_DATA_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(7),
      I1 => Q(0),
      O => \FALSE_DATA_i_9__2_n_0\
    );
FALSE_DATA_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_DATA0,
      Q => FALSE_DATA,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\FALSE_K_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000082"
    )
        port map (
      I0 => \FALSE_K_i_2__2_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => D,
      I4 => Q(1),
      O => FALSE_K0
    );
\FALSE_K_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(7),
      I3 => Q(0),
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I5 => Q(3),
      O => \FALSE_K_i_2__2_n_0\
    );
FALSE_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_K0,
      Q => FALSE_K,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\FALSE_NIT_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000000AC000000A"
    )
        port map (
      I0 => \FALSE_NIT_i_2__2_n_0\,
      I1 => \FALSE_NIT_i_3__2_n_0\,
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(5),
      I5 => \FALSE_NIT_i_4__2_n_0\,
      O => FALSE_NIT0
    );
\FALSE_NIT_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \D0p0_REG_i_2__2_n_0\,
      I1 => Q(0),
      I2 => Q(7),
      I3 => D,
      I4 => Q(1),
      I5 => Q(6),
      O => \FALSE_NIT_i_2__2_n_0\
    );
\FALSE_NIT_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(6),
      I2 => \T_i_2__2_n_0\,
      I3 => D,
      I4 => Q(0),
      I5 => Q(7),
      O => \FALSE_NIT_i_3__2_n_0\
    );
\FALSE_NIT_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000028000000"
    )
        port map (
      I0 => \T_i_2__2_n_0\,
      I1 => Q(0),
      I2 => Q(7),
      I3 => D,
      I4 => Q(6),
      I5 => Q(1),
      O => \FALSE_NIT_i_4__2_n_0\
    );
FALSE_NIT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_NIT0,
      Q => FALSE_NIT,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\FROM_IDLE_D_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => WAIT_FOR_K,
      I1 => \^rx_idle\,
      I2 => \^k28p5_reg1\,
      I3 => XMIT_DATA,
      O => FROM_IDLE_D0
    );
FROM_IDLE_D_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FROM_IDLE_D0,
      Q => FROM_IDLE_D,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\FROM_RX_CX_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC0FAFAEAC0"
    )
        port map (
      I0 => C_REG2,
      I1 => EVEN_reg,
      I2 => C_REG3,
      I3 => RXCHARISK_REG1,
      I4 => CGBAD,
      I5 => C_REG1,
      O => FROM_RX_CX0
    );
FROM_RX_CX_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FROM_RX_CX0,
      Q => FROM_RX_CX,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\FROM_RX_K_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => K28p5_REG2,
      I1 => CGBAD,
      I2 => RXCHARISK_REG1,
      I3 => XMIT_DATA,
      O => FROM_RX_K0
    );
FROM_RX_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FROM_RX_K0,
      Q => FROM_RX_K,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\IDLE_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \^rx_idle\,
      Q => \IDLE_REG_reg_n_0_[0]\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\IDLE_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IDLE_REG_reg_n_0_[0]\,
      Q => p_0_in1_in,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\IDLE_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_0_in1_in,
      Q => \IDLE_REG_reg_n_0_[2]\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
ILLEGAL_K_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => ILLEGAL_K,
      Q => ILLEGAL_K_REG1,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
ILLEGAL_K_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => ILLEGAL_K_REG1,
      Q => ILLEGAL_K_REG2,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\ILLEGAL_K_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => R,
      I1 => T,
      I2 => \^k28p5_reg1\,
      I3 => RXCHARISK_REG1,
      O => ILLEGAL_K0
    );
ILLEGAL_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => ILLEGAL_K0,
      Q => ILLEGAL_K,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
I_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => I,
      Q => \^rx_idle\,
      R => '0'
    );
\I_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => RXEVEN0_out,
      I1 => \^rx_idle\,
      I2 => FALSE_NIT,
      I3 => FALSE_K,
      I4 => FALSE_DATA,
      O => I_reg_1
    );
\I_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFFFFFFAAAA"
    )
        port map (
      I0 => \C_i_2__2_n_0\,
      I1 => \R_i_3__2_n_0\,
      I2 => Q(1),
      I3 => Q(6),
      I4 => Q(7),
      I5 => Q(0),
      O => I_reg_0
    );
I_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => I0,
      Q => I,
      R => '0'
    );
\K28p5_REG1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(0),
      I2 => Q(3),
      I3 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I4 => \K28p5_REG1_i_2__2_n_0\,
      O => K28p5
    );
\K28p5_REG1_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => Q(6),
      I1 => Q(1),
      I2 => Q(5),
      I3 => Q(2),
      I4 => Q(4),
      O => \K28p5_REG1_i_2__2_n_0\
    );
K28p5_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K28p5,
      Q => \^k28p5_reg1\,
      R => '0'
    );
K28p5_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \^k28p5_reg1\,
      Q => K28p5_REG2,
      R => '0'
    );
\RECEIVED_IDLE_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \^rx_config_valid\,
      I1 => \^rx_idle\,
      I2 => RECEIVED_IDLE,
      O => RECEIVED_IDLE_reg
    );
\RECEIVE_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => SOP_REG2,
      I1 => EOP,
      I2 => RECEIVE,
      O => \RECEIVE_i_1__2_n_0\
    );
RECEIVE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RECEIVE_i_1__2_n_0\,
      Q => RECEIVE,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
RUDI_C0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => \RX_CONFIG_VALID_REG_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => \RX_CONFIG_VALID_REG_reg_n_0_[0]\,
      O => \RUDI_C0__0\
    );
RUDI_C_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RUDI_C0__0\,
      Q => status_vector_ch3(0),
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RUDI_I_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \IDLE_REG_reg_n_0_[2]\,
      I1 => p_0_in1_in,
      O => RUDI_I0
    );
RUDI_I_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RUDI_I0,
      Q => status_vector_ch3(1),
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
RXCHARISK_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      Q => RXCHARISK_REG1,
      R => '0'
    );
\RXDATA_REG5_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(0),
      Q => RXDATA_REG5(0)
    );
\RXDATA_REG5_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(1),
      Q => RXDATA_REG5(1)
    );
\RXDATA_REG5_reg[2]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(2),
      Q => RXDATA_REG5(2)
    );
\RXDATA_REG5_reg[3]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(3),
      Q => RXDATA_REG5(3)
    );
\RXDATA_REG5_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(4),
      Q => RXDATA_REG5(4)
    );
\RXDATA_REG5_reg[5]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(5),
      Q => RXDATA_REG5(5)
    );
\RXDATA_REG5_reg[6]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(6),
      Q => RXDATA_REG5(6)
    );
\RXDATA_REG5_reg[7]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(7),
      Q => RXDATA_REG5(7)
    );
\RXD[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAE"
    )
        port map (
      I0 => SOP_REG3,
      I1 => EXTEND_REG1,
      I2 => FALSE_CARRIER_REG3,
      I3 => RXDATA_REG5(0),
      O => \RXD[0]_i_1__2_n_0\
    );
\RXD[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3332"
    )
        port map (
      I0 => RXDATA_REG5(1),
      I1 => SOP_REG3,
      I2 => EXTEND_REG1,
      I3 => FALSE_CARRIER_REG3,
      O => \RXD[1]_i_1__2_n_0\
    );
\RXD[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => SOP_REG3,
      I1 => EXTEND_REG1,
      I2 => FALSE_CARRIER_REG3,
      I3 => RXDATA_REG5(2),
      O => \RXD[2]_i_1__2_n_0\
    );
\RXD[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3332"
    )
        port map (
      I0 => RXDATA_REG5(3),
      I1 => SOP_REG3,
      I2 => EXTEND_REG1,
      I3 => FALSE_CARRIER_REG3,
      O => \RXD[3]_i_1__2_n_0\
    );
\RXD[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => SOP_REG3,
      I1 => RXDATA_REG5(4),
      I2 => EXTEND_ERR,
      I3 => EXTEND_REG1,
      I4 => FALSE_CARRIER_REG3,
      O => \RXD[4]_i_1__2_n_0\
    );
\RXD[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => RXDATA_REG5(5),
      I1 => SOP_REG3,
      I2 => EXTEND_REG1,
      I3 => FALSE_CARRIER_REG3,
      O => \RXD[5]_i_1__2_n_0\
    );
\RXD[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => EXTEND_REG1,
      I1 => FALSE_CARRIER_REG3,
      I2 => RXDATA_REG5(6),
      I3 => SOP_REG3,
      O => \RXD[6]_i_1__2_n_0\
    );
\RXD[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => RXDATA_REG5(7),
      I1 => SOP_REG3,
      I2 => EXTEND_REG1,
      I3 => FALSE_CARRIER_REG3,
      O => \RXD[7]_i_1__2_n_0\
    );
\RXD_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[0]_i_1__2_n_0\,
      Q => gmii_rxd_ch3(0),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[1]_i_1__2_n_0\,
      Q => gmii_rxd_ch3(1),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[2]_i_1__2_n_0\,
      Q => gmii_rxd_ch3(2),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[3]_i_1__2_n_0\,
      Q => gmii_rxd_ch3(3),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[4]_i_1__2_n_0\,
      Q => gmii_rxd_ch3(4),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[5]_i_1__2_n_0\,
      Q => gmii_rxd_ch3(5),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[6]_i_1__2_n_0\,
      Q => gmii_rxd_ch3(6),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[7]_i_1__2_n_0\,
      Q => gmii_rxd_ch3(7),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RX_CONFIG_REG[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      O => \RX_CONFIG_REG[15]_i_1__2_n_0\
    );
\RX_CONFIG_REG[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AEAA"
    )
        port map (
      I0 => C,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\,
      I3 => C_REG2,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => \RX_CONFIG_REG[7]_i_1__2_n_0\
    );
\RX_CONFIG_REG_NULL_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \RX_CONFIG_REG_NULL_i_2__2_n_0\,
      I1 => \RX_CONFIG_REG_NULL_i_3__2_n_0\,
      I2 => \RX_CONFIG_REG_NULL_i_4__2_n_0\,
      I3 => \^rx_config_valid\,
      I4 => RX_CONFIG_REG_NULL_reg_0,
      O => RX_CONFIG_REG_NULL_reg
    );
\RX_CONFIG_REG_NULL_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^sgmii_phy_status_reg\(12),
      I1 => \^sgmii_phy_status_reg\(13),
      I2 => \^sgmii_phy_status_reg\(10),
      I3 => \^sgmii_phy_status_reg\(11),
      I4 => \^sgmii_phy_status_reg\(15),
      I5 => \^sgmii_phy_status_reg\(14),
      O => \RX_CONFIG_REG_NULL_i_2__2_n_0\
    );
\RX_CONFIG_REG_NULL_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^sgmii_phy_status_reg\(1),
      I1 => \^sgmii_phy_status_reg\(0),
      I2 => \^sgmii_phy_status_reg\(3),
      I3 => \^sgmii_phy_status_reg\(2),
      O => \RX_CONFIG_REG_NULL_i_3__2_n_0\
    );
\RX_CONFIG_REG_NULL_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^sgmii_phy_status_reg\(6),
      I1 => \^sgmii_phy_status_reg\(7),
      I2 => \^sgmii_phy_status_reg\(4),
      I3 => \^sgmii_phy_status_reg\(5),
      I4 => \^sgmii_phy_status_reg\(9),
      I5 => \^sgmii_phy_status_reg\(8),
      O => \RX_CONFIG_REG_NULL_i_4__2_n_0\
    );
\RX_CONFIG_REG_REG[15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rx_idle\,
      I1 => \out\,
      O => SR(0)
    );
\RX_CONFIG_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__2_n_0\,
      D => Q(0),
      Q => \^sgmii_phy_status_reg\(0),
      R => '0'
    );
\RX_CONFIG_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__2_n_0\,
      D => Q(2),
      Q => \^sgmii_phy_status_reg\(10),
      R => '0'
    );
\RX_CONFIG_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__2_n_0\,
      D => Q(3),
      Q => \^sgmii_phy_status_reg\(11),
      R => '0'
    );
\RX_CONFIG_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__2_n_0\,
      D => Q(4),
      Q => \^sgmii_phy_status_reg\(12),
      R => '0'
    );
\RX_CONFIG_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__2_n_0\,
      D => Q(5),
      Q => \^sgmii_phy_status_reg\(13),
      R => '0'
    );
\RX_CONFIG_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__2_n_0\,
      D => Q(6),
      Q => \^sgmii_phy_status_reg\(14),
      R => '0'
    );
\RX_CONFIG_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__2_n_0\,
      D => Q(7),
      Q => \^sgmii_phy_status_reg\(15),
      R => '0'
    );
\RX_CONFIG_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__2_n_0\,
      D => Q(1),
      Q => \^sgmii_phy_status_reg\(1),
      R => '0'
    );
\RX_CONFIG_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__2_n_0\,
      D => Q(2),
      Q => \^sgmii_phy_status_reg\(2),
      R => '0'
    );
\RX_CONFIG_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__2_n_0\,
      D => Q(3),
      Q => \^sgmii_phy_status_reg\(3),
      R => '0'
    );
\RX_CONFIG_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__2_n_0\,
      D => Q(4),
      Q => \^sgmii_phy_status_reg\(4),
      R => '0'
    );
\RX_CONFIG_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__2_n_0\,
      D => Q(5),
      Q => \^sgmii_phy_status_reg\(5),
      R => '0'
    );
\RX_CONFIG_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__2_n_0\,
      D => Q(6),
      Q => \^sgmii_phy_status_reg\(6),
      R => '0'
    );
\RX_CONFIG_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__2_n_0\,
      D => Q(7),
      Q => \^sgmii_phy_status_reg\(7),
      R => '0'
    );
\RX_CONFIG_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__2_n_0\,
      D => Q(0),
      Q => \^sgmii_phy_status_reg\(8),
      R => '0'
    );
\RX_CONFIG_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__2_n_0\,
      D => Q(1),
      Q => \^sgmii_phy_status_reg\(9),
      R => '0'
    );
\RX_CONFIG_VALID_INT_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000540000"
    )
        port map (
      I0 => \RX_CONFIG_VALID_INT_i_2__2_n_0\,
      I1 => C_HDR_REMOVED_REG,
      I2 => C_REG1,
      I3 => \^s2\,
      I4 => RXSYNC_STATUS,
      I5 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => RX_CONFIG_VALID_INT0
    );
\RX_CONFIG_VALID_INT_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CGBAD,
      I1 => RXCHARISK_REG1,
      O => \RX_CONFIG_VALID_INT_i_2__2_n_0\
    );
RX_CONFIG_VALID_INT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RX_CONFIG_VALID_INT0,
      Q => \^rx_config_valid\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RX_CONFIG_VALID_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \^rx_config_valid\,
      Q => \RX_CONFIG_VALID_REG_reg_n_0_[0]\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RX_CONFIG_VALID_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RX_CONFIG_VALID_REG_reg_n_0_[0]\,
      Q => p_0_in2_in,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RX_CONFIG_VALID_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_0_in2_in,
      Q => p_1_in,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RX_CONFIG_VALID_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_1_in,
      Q => \RX_CONFIG_VALID_REG_reg_n_0_[3]\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RX_DATA_ERROR_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF0FFFEFFF0"
    )
        port map (
      I0 => CGBAD_REG3,
      I1 => ILLEGAL_K_REG2,
      I2 => \RX_DATA_ERROR_i_2__2_n_0\,
      I3 => \RX_DATA_ERROR_i_3__2_n_0\,
      I4 => RECEIVE,
      I5 => \^rx_idle\,
      O => RX_DATA_ERROR0
    );
\RX_DATA_ERROR_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000FFBA0000"
    )
        port map (
      I0 => C_REG1,
      I1 => T_REG1,
      I2 => R,
      I3 => \^k28p5_reg1\,
      I4 => RECEIVE,
      I5 => R_REG1,
      O => \RX_DATA_ERROR_i_2__2_n_0\
    );
\RX_DATA_ERROR_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808088808880888"
    )
        port map (
      I0 => T_REG2,
      I1 => RECEIVE,
      I2 => R_REG1,
      I3 => R,
      I4 => \^k28p5_reg1\,
      I5 => RXEVEN0_out,
      O => \RX_DATA_ERROR_i_3__2_n_0\
    );
RX_DATA_ERROR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RX_DATA_ERROR0,
      Q => RX_DATA_ERROR,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\RX_DV_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000000"
    )
        port map (
      I0 => SOP_REG3,
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(0),
      I2 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1),
      I3 => XMIT_DATA_INT_reg,
      I4 => \RX_DV_i_2__2_n_0\,
      I5 => \^gmii_rx_dv_ch3\,
      O => \RX_DV_i_1__2_n_0\
    );
\RX_DV_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF1F1F1F"
    )
        port map (
      I0 => RECEIVE,
      I1 => RXSYNC_STATUS,
      I2 => XMIT_DATA,
      I3 => \RX_ER_i_3__2_n_0\,
      I4 => SOP_REG3,
      I5 => EOP_REG1,
      O => \RX_DV_i_2__2_n_0\
    );
RX_DV_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \RX_DV_i_1__2_n_0\,
      Q => \^gmii_rx_dv_ch3\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RX_ER_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F0E00000000000"
    )
        port map (
      I0 => \RX_ER_i_2__2_n_0\,
      I1 => RX_DATA_ERROR,
      I2 => XMIT_DATA,
      I3 => RXSYNC_STATUS,
      I4 => RECEIVE,
      I5 => \RX_ER_i_3__2_n_0\,
      O => RX_ER0
    );
\RX_ER_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => EXTEND_REG1,
      I1 => FALSE_CARRIER_REG3,
      O => \RX_ER_i_2__2_n_0\
    );
\RX_ER_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(0),
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1),
      O => \RX_ER_i_3__2_n_0\
    );
RX_ER_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_ER0,
      Q => gmii_rx_er_ch3,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RX_INVALID_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAFFFFFEAAFEAA"
    )
        port map (
      I0 => FROM_RX_CX,
      I1 => FROM_IDLE_D,
      I2 => FROM_RX_K,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\,
      I4 => \^k28p5_reg1\,
      I5 => \^rx_invalid\,
      O => \RX_INVALID_i_1__2_n_0\
    );
RX_INVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RX_INVALID_i_1__2_n_0\,
      Q => \^rx_invalid\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\RX_RUDI_INVALID_REG_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^rx_invalid\,
      I1 => RXSYNC_STATUS,
      I2 => \out\,
      O => RX_RUDI_INVALID_REG_reg
    );
R_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => R,
      Q => R_REG1,
      R => '0'
    );
\R_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \R_i_2__2_n_0\,
      I1 => Q(3),
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I3 => Q(7),
      I4 => Q(0),
      I5 => \R_i_3__2_n_0\,
      O => K23p7
    );
\R_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(1),
      I1 => Q(6),
      O => \R_i_2__2_n_0\
    );
\R_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(5),
      O => \R_i_3__2_n_0\
    );
R_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K23p7,
      Q => R,
      R => '0'
    );
SOP_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP,
      Q => SOP_REG1,
      R => '0'
    );
SOP_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP_REG1,
      Q => SOP_REG2,
      R => '0'
    );
SOP_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP_REG2,
      Q => SOP_REG3,
      R => '0'
    );
\SOP_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => EXTEND,
      I1 => \^rx_idle\,
      I2 => S_0,
      I3 => WAIT_FOR_K,
      I4 => XMIT_DATA_INT_reg,
      O => SOP0
    );
SOP_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP0,
      Q => SOP,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
SYNC_STATUS_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => '1',
      Q => SYNC_STATUS_REG,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\S_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(2),
      I3 => \S_i_2__2_n_0\,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I5 => Q(3),
      O => S0
    );
\S_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => D,
      I1 => p_0_in,
      I2 => Q(0),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(1),
      O => \S_i_2__2_n_0\
    );
S_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => S0,
      Q => S_0,
      R => '0'
    );
T_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => T,
      Q => T_REG1,
      R => '0'
    );
T_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => T_REG1,
      Q => T_REG2,
      R => '0'
    );
\T_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \T_i_2__2_n_0\,
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(7),
      I4 => Q(0),
      I5 => \R_i_3__2_n_0\,
      O => K29p7
    );
\T_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => \T_i_2__2_n_0\
    );
T_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K29p7,
      Q => T,
      R => '0'
    );
\WAIT_FOR_K_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F0F"
    )
        port map (
      I0 => \^k28p5_reg1\,
      I1 => RXEVEN0_out,
      I2 => SYNC_STATUS_REG,
      I3 => WAIT_FOR_K,
      O => \WAIT_FOR_K_i_1__2_n_0\
    );
WAIT_FOR_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \WAIT_FOR_K_i_1__2_n_0\,
      Q => WAIT_FOR_K,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\i__carry__0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sgmii_phy_status_reg\(13),
      I1 => \RX_CONFIG_SNAPSHOT_reg[13]\(1),
      I2 => \^sgmii_phy_status_reg\(12),
      I3 => \RX_CONFIG_SNAPSHOT_reg[13]\(0),
      O => CONSISTENCY_MATCH_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_RX_140 is
  port (
    K28p5_REG1 : out STD_LOGIC;
    RX_IDLE : out STD_LOGIC;
    S2 : out STD_LOGIC;
    gmii_rx_er_ch2 : out STD_LOGIC;
    RX_CONFIG_VALID : out STD_LOGIC;
    status_vector_ch2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gmii_rx_dv_ch2 : out STD_LOGIC;
    RX_INVALID : out STD_LOGIC;
    I_reg_0 : out STD_LOGIC;
    I_reg_1 : out STD_LOGIC;
    ACKNOWLEDGE_MATCH_3 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    BASEX_REMOTE_FAULT_RSLVD : out STD_LOGIC_VECTOR ( 0 to 0 );
    SGMII_PHY_STATUS_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    CONSISTENCY_MATCH_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    RECEIVED_IDLE_reg : out STD_LOGIC;
    RX_CONFIG_REG_NULL_reg : out STD_LOGIC;
    RX_RUDI_INVALID_REG_reg : out STD_LOGIC;
    gmii_rxd_ch2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk : in STD_LOGIC;
    \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\ : in STD_LOGIC;
    I0 : in STD_LOGIC;
    \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\ : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ : in STD_LOGIC;
    D : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    RXSYNC_STATUS : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    XMIT_DATA_INT_reg : in STD_LOGIC;
    EVEN_reg : in STD_LOGIC;
    RXEVEN0_out : in STD_LOGIC;
    \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC;
    MASK_RUDI_BUFERR : in STD_LOGIC;
    \RX_CONFIG_REG_REG_reg[13]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RX_CONFIG_SNAPSHOT_reg[13]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\ : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\ : in STD_LOGIC;
    \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\ : in STD_LOGIC;
    RECEIVED_IDLE : in STD_LOGIC;
    RX_CONFIG_REG_NULL_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_RX_140 : entity is "RX";
end qsgmii_1218_RX_140;

architecture STRUCTURE of qsgmii_1218_RX_140 is
  signal C : STD_LOGIC;
  signal C0 : STD_LOGIC;
  signal CGBAD : STD_LOGIC;
  signal CGBAD_REG1 : STD_LOGIC;
  signal CGBAD_REG2 : STD_LOGIC;
  signal CGBAD_REG3 : STD_LOGIC;
  signal C_HDR_REMOVED : STD_LOGIC;
  signal C_HDR_REMOVED_REG : STD_LOGIC;
  signal C_REG1 : STD_LOGIC;
  signal C_REG2 : STD_LOGIC;
  signal C_REG3 : STD_LOGIC;
  signal \C_i_2__1_n_0\ : STD_LOGIC;
  signal D0p0 : STD_LOGIC;
  signal D0p0_REG : STD_LOGIC;
  signal \D0p0_REG_i_2__1_n_0\ : STD_LOGIC;
  signal \D0p0_REG_i_3__1_n_0\ : STD_LOGIC;
  signal EOP : STD_LOGIC;
  signal EOP0 : STD_LOGIC;
  signal EOP_REG1 : STD_LOGIC;
  signal EOP_REG10 : STD_LOGIC;
  signal \EOP_i_2__1_n_0\ : STD_LOGIC;
  signal EXTEND : STD_LOGIC;
  signal EXTEND_ERR : STD_LOGIC;
  signal EXTEND_ERR0 : STD_LOGIC;
  signal EXTEND_REG1 : STD_LOGIC;
  signal EXTEND_REG2 : STD_LOGIC;
  signal EXTEND_REG3 : STD_LOGIC;
  signal \EXTEND_i_1__1_n_0\ : STD_LOGIC;
  signal EXT_ILLEGAL_K : STD_LOGIC;
  signal EXT_ILLEGAL_K0 : STD_LOGIC;
  signal EXT_ILLEGAL_K_REG1 : STD_LOGIC;
  signal EXT_ILLEGAL_K_REG2 : STD_LOGIC;
  signal FALSE_CARRIER : STD_LOGIC;
  signal FALSE_CARRIER0 : STD_LOGIC;
  signal FALSE_CARRIER_REG1 : STD_LOGIC;
  signal FALSE_CARRIER_REG2 : STD_LOGIC;
  signal FALSE_CARRIER_REG3 : STD_LOGIC;
  signal \FALSE_CARRIER_i_1__1_n_0\ : STD_LOGIC;
  signal \FALSE_CARRIER_i_3__1_n_0\ : STD_LOGIC;
  signal FALSE_DATA : STD_LOGIC;
  signal FALSE_DATA0 : STD_LOGIC;
  signal \FALSE_DATA_i_10__1_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_2__1_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_3__1_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_4__1_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_5__1_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_6__1_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_7__1_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_8__1_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_9__1_n_0\ : STD_LOGIC;
  signal FALSE_K : STD_LOGIC;
  signal FALSE_K0 : STD_LOGIC;
  signal \FALSE_K_i_2__1_n_0\ : STD_LOGIC;
  signal FALSE_NIT : STD_LOGIC;
  signal FALSE_NIT0 : STD_LOGIC;
  signal \FALSE_NIT_i_2__1_n_0\ : STD_LOGIC;
  signal \FALSE_NIT_i_3__1_n_0\ : STD_LOGIC;
  signal \FALSE_NIT_i_4__1_n_0\ : STD_LOGIC;
  signal FROM_IDLE_D : STD_LOGIC;
  signal FROM_IDLE_D0 : STD_LOGIC;
  signal FROM_RX_CX : STD_LOGIC;
  signal FROM_RX_CX0 : STD_LOGIC;
  signal FROM_RX_K : STD_LOGIC;
  signal FROM_RX_K0 : STD_LOGIC;
  signal I : STD_LOGIC;
  signal \IDLE_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \IDLE_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal ILLEGAL_K : STD_LOGIC;
  signal ILLEGAL_K0 : STD_LOGIC;
  signal ILLEGAL_K_REG1 : STD_LOGIC;
  signal ILLEGAL_K_REG2 : STD_LOGIC;
  signal K23p7 : STD_LOGIC;
  signal K28p5 : STD_LOGIC;
  signal \^k28p5_reg1\ : STD_LOGIC;
  signal \K28p5_REG1_i_2__1_n_0\ : STD_LOGIC;
  signal K28p5_REG2 : STD_LOGIC;
  signal K29p7 : STD_LOGIC;
  signal R : STD_LOGIC;
  signal RECEIVE : STD_LOGIC;
  signal \RECEIVE_i_1__1_n_0\ : STD_LOGIC;
  signal \RUDI_C0__0\ : STD_LOGIC;
  signal RUDI_I0 : STD_LOGIC;
  signal RXCHARISK_REG1 : STD_LOGIC;
  signal RXDATA_REG5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \RXD[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXD[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXD[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXD[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXD[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXD[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXD[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXD[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG_NULL_i_2__1_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG_NULL_i_3__1_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG_NULL_i_4__1_n_0\ : STD_LOGIC;
  signal \^rx_config_valid\ : STD_LOGIC;
  signal RX_CONFIG_VALID_INT0 : STD_LOGIC;
  signal \RX_CONFIG_VALID_INT_i_2__1_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_VALID_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_CONFIG_VALID_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal RX_DATA_ERROR : STD_LOGIC;
  signal RX_DATA_ERROR0 : STD_LOGIC;
  signal \RX_DATA_ERROR_i_2__1_n_0\ : STD_LOGIC;
  signal \RX_DATA_ERROR_i_3__1_n_0\ : STD_LOGIC;
  signal \RX_DV_i_1__1_n_0\ : STD_LOGIC;
  signal \RX_DV_i_2__1_n_0\ : STD_LOGIC;
  signal RX_ER0 : STD_LOGIC;
  signal \RX_ER_i_2__1_n_0\ : STD_LOGIC;
  signal \RX_ER_i_3__1_n_0\ : STD_LOGIC;
  signal \^rx_idle\ : STD_LOGIC;
  signal \^rx_invalid\ : STD_LOGIC;
  signal \RX_INVALID_i_1__1_n_0\ : STD_LOGIC;
  signal R_REG1 : STD_LOGIC;
  signal \R_i_2__1_n_0\ : STD_LOGIC;
  signal \R_i_3__1_n_0\ : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal \^s2\ : STD_LOGIC;
  signal \^sgmii_phy_status_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal SOP : STD_LOGIC;
  signal SOP0 : STD_LOGIC;
  signal SOP_REG1 : STD_LOGIC;
  signal SOP_REG2 : STD_LOGIC;
  signal SOP_REG3 : STD_LOGIC;
  signal SYNC_STATUS_REG : STD_LOGIC;
  signal S_0 : STD_LOGIC;
  signal \S_i_2__1_n_0\ : STD_LOGIC;
  signal T : STD_LOGIC;
  signal T_REG1 : STD_LOGIC;
  signal T_REG2 : STD_LOGIC;
  signal \T_i_2__1_n_0\ : STD_LOGIC;
  signal WAIT_FOR_K : STD_LOGIC;
  signal \WAIT_FOR_K_i_1__1_n_0\ : STD_LOGIC;
  signal \^gmii_rx_dv_ch2\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ACKNOWLEDGE_MATCH_3_i_2__1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \C_i_2__1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \D0p0_REG_i_2__1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \D0p0_REG_i_3__1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \FALSE_CARRIER_i_3__1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \FALSE_DATA_i_4__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \FALSE_DATA_i_7__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \FALSE_DATA_i_9__1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \FALSE_K_i_1__1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \FROM_IDLE_D_i_1__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ILLEGAL_K_i_1__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \I_i_2__1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \K28p5_REG1_i_1__1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \K28p5_REG1_i_2__1\ : label is "soft_lutpair174";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \RXDATA_REG5_reg[0]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name : string;
  attribute srl_name of \RXDATA_REG5_reg[0]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[1]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[1]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[2]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[2]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[3]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[3]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[3]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[4]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[4]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[4]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[5]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[5]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[5]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[6]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[6]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[6]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[7]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[7]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[7]_srl5 ";
  attribute SOFT_HLUTNM of \RXD[0]_i_1__1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \RXD[1]_i_1__1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \RXD[3]_i_1__1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \RXD[4]_i_1__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \RXD[5]_i_1__1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \RXD[6]_i_1__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \RXD[7]_i_1__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \RX_CONFIG_REG_REG[15]_i_1__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \RX_CONFIG_VALID_INT_i_2__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \RX_ER_i_2__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \RX_RUDI_INVALID_REG_i_1__1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \R_i_2__1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \R_i_3__1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \T_i_2__1\ : label is "soft_lutpair187";
begin
  K28p5_REG1 <= \^k28p5_reg1\;
  RX_CONFIG_VALID <= \^rx_config_valid\;
  RX_IDLE <= \^rx_idle\;
  RX_INVALID <= \^rx_invalid\;
  S2 <= \^s2\;
  SGMII_PHY_STATUS_reg(15 downto 0) <= \^sgmii_phy_status_reg\(15 downto 0);
  gmii_rx_dv_ch2 <= \^gmii_rx_dv_ch2\;
\ACKNOWLEDGE_MATCH_3_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \out\,
      I1 => \^rx_idle\,
      I2 => MASK_RUDI_BUFERR,
      O => ACKNOWLEDGE_MATCH_3
    );
\BASEX_REMOTE_FAULT[1]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sgmii_phy_status_reg\(15),
      O => BASEX_REMOTE_FAULT_RSLVD(0)
    );
CGBAD_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CGBAD,
      Q => CGBAD_REG1,
      R => '0'
    );
CGBAD_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CGBAD_REG1,
      Q => CGBAD_REG2,
      R => '0'
    );
CGBAD_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CGBAD_REG2,
      Q => CGBAD_REG3,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\CGBAD_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => D,
      I1 => p_0_in,
      O => \^s2\
    );
CGBAD_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \^s2\,
      Q => CGBAD,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\CONFIG_REG_MATCH_COMB2_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sgmii_phy_status_reg\(13),
      I1 => \RX_CONFIG_REG_REG_reg[13]\(1),
      I2 => \^sgmii_phy_status_reg\(12),
      I3 => \RX_CONFIG_REG_REG_reg[13]\(0),
      O => S(0)
    );
\C_HDR_REMOVED_REG_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\,
      I2 => C_REG2,
      O => C_HDR_REMOVED
    );
C_HDR_REMOVED_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C_HDR_REMOVED,
      Q => C_HDR_REMOVED_REG,
      R => '0'
    );
C_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C,
      Q => C_REG1,
      R => '0'
    );
C_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C_REG1,
      Q => C_REG2,
      R => '0'
    );
C_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C_REG2,
      Q => C_REG3,
      R => '0'
    );
\C_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050000030"
    )
        port map (
      I0 => \K28p5_REG1_i_2__1_n_0\,
      I1 => \C_i_2__1_n_0\,
      I2 => \^k28p5_reg1\,
      I3 => Q(0),
      I4 => Q(7),
      I5 => \D0p0_REG_i_2__1_n_0\,
      O => C0
    );
\C_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(6),
      I4 => Q(1),
      O => \C_i_2__1_n_0\
    );
C_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C0,
      Q => C,
      R => '0'
    );
\D0p0_REG_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \D0p0_REG_i_2__1_n_0\,
      I1 => Q(7),
      I2 => Q(0),
      I3 => Q(6),
      I4 => Q(1),
      I5 => \D0p0_REG_i_3__1_n_0\,
      O => D0p0
    );
\D0p0_REG_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(3),
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => \D0p0_REG_i_2__1_n_0\
    );
\D0p0_REG_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(2),
      O => \D0p0_REG_i_3__1_n_0\
    );
D0p0_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => D0p0,
      Q => D0p0_REG,
      R => '0'
    );
\EOP_REG1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => EXTEND_REG1,
      I1 => EXTEND,
      I2 => EOP,
      O => EOP_REG10
    );
EOP_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EOP_REG10,
      Q => EOP_REG1,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\EOP_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8000000"
    )
        port map (
      I0 => RXEVEN0_out,
      I1 => \^k28p5_reg1\,
      I2 => R,
      I3 => R_REG1,
      I4 => T_REG2,
      I5 => \EOP_i_2__1_n_0\,
      O => EOP0
    );
\EOP_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \^k28p5_reg1\,
      I1 => \^rx_idle\,
      I2 => D0p0_REG,
      I3 => C_REG1,
      I4 => RXEVEN0_out,
      O => \EOP_i_2__1_n_0\
    );
EOP_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EOP0,
      Q => EOP,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\EXTEND_ERR_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => EXTEND_REG3,
      I1 => CGBAD_REG3,
      I2 => EXT_ILLEGAL_K_REG2,
      O => EXTEND_ERR0
    );
EXTEND_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND_ERR0,
      Q => EXTEND_ERR,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
EXTEND_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND,
      Q => EXTEND_REG1,
      R => '0'
    );
EXTEND_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND_REG1,
      Q => EXTEND_REG2,
      R => '0'
    );
EXTEND_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND_REG2,
      Q => EXTEND_REG3,
      R => '0'
    );
\EXTEND_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2222222F0000000"
    )
        port map (
      I0 => EVEN_reg,
      I1 => S_0,
      I2 => RECEIVE,
      I3 => R,
      I4 => R_REG1,
      I5 => EXTEND,
      O => \EXTEND_i_1__1_n_0\
    );
EXTEND_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \EXTEND_i_1__1_n_0\,
      Q => EXTEND,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
EXT_ILLEGAL_K_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXT_ILLEGAL_K,
      Q => EXT_ILLEGAL_K_REG1,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
EXT_ILLEGAL_K_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXT_ILLEGAL_K_REG1,
      Q => EXT_ILLEGAL_K_REG2,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\EXT_ILLEGAL_K_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000444"
    )
        port map (
      I0 => S_0,
      I1 => EXTEND_REG1,
      I2 => RXEVEN0_out,
      I3 => \^k28p5_reg1\,
      I4 => R,
      O => EXT_ILLEGAL_K0
    );
EXT_ILLEGAL_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXT_ILLEGAL_K0,
      Q => EXT_ILLEGAL_K,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
FALSE_CARRIER_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_CARRIER,
      Q => FALSE_CARRIER_REG1,
      R => '0'
    );
FALSE_CARRIER_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_CARRIER_REG1,
      Q => FALSE_CARRIER_REG2,
      R => '0'
    );
FALSE_CARRIER_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_CARRIER_REG2,
      Q => FALSE_CARRIER_REG3,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\FALSE_CARRIER_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => FALSE_CARRIER0,
      I1 => \^k28p5_reg1\,
      I2 => RXEVEN0_out,
      I3 => FALSE_CARRIER,
      O => \FALSE_CARRIER_i_1__1_n_0\
    );
\FALSE_CARRIER_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \FALSE_CARRIER_i_3__1_n_0\,
      I1 => \^k28p5_reg1\,
      I2 => S_0,
      I3 => \^rx_idle\,
      I4 => XMIT_DATA_INT_reg,
      O => FALSE_CARRIER0
    );
\FALSE_CARRIER_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => FALSE_DATA,
      I1 => FALSE_K,
      I2 => FALSE_NIT,
      O => \FALSE_CARRIER_i_3__1_n_0\
    );
FALSE_CARRIER_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \FALSE_CARRIER_i_1__1_n_0\,
      Q => FALSE_CARRIER,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\FALSE_DATA_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => \FALSE_DATA_i_10__1_n_0\
    );
\FALSE_DATA_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFFFFFAAFFEA"
    )
        port map (
      I0 => \FALSE_DATA_i_2__1_n_0\,
      I1 => \FALSE_DATA_i_3__1_n_0\,
      I2 => Q(5),
      I3 => \FALSE_DATA_i_4__1_n_0\,
      I4 => D,
      I5 => \FALSE_DATA_i_5__1_n_0\,
      O => FALSE_DATA0
    );
\FALSE_DATA_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0A0B0A"
    )
        port map (
      I0 => \FALSE_DATA_i_6__1_n_0\,
      I1 => \C_i_2__1_n_0\,
      I2 => D,
      I3 => Q(0),
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I5 => Q(7),
      O => \FALSE_DATA_i_2__1_n_0\
    );
\FALSE_DATA_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \D0p0_REG_i_2__1_n_0\,
      I1 => \FALSE_DATA_i_7__1_n_0\,
      I2 => Q(4),
      I3 => Q(6),
      I4 => Q(1),
      I5 => Q(2),
      O => \FALSE_DATA_i_3__1_n_0\
    );
\FALSE_DATA_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => Q(7),
      I1 => Q(0),
      I2 => D,
      I3 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I4 => \K28p5_REG1_i_2__1_n_0\,
      O => \FALSE_DATA_i_4__1_n_0\
    );
\FALSE_DATA_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FALSE_DATA_i_8__1_n_0\,
      I1 => \FALSE_DATA_i_9__1_n_0\,
      I2 => Q(5),
      I3 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I4 => Q(2),
      I5 => Q(3),
      O => \FALSE_DATA_i_5__1_n_0\
    );
\FALSE_DATA_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \R_i_2__1_n_0\,
      I1 => \FALSE_DATA_i_10__1_n_0\,
      I2 => \D0p0_REG_i_2__1_n_0\,
      I3 => Q(0),
      I4 => Q(5),
      I5 => Q(7),
      O => \FALSE_DATA_i_6__1_n_0\
    );
\FALSE_DATA_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => Q(7),
      O => \FALSE_DATA_i_7__1_n_0\
    );
\FALSE_DATA_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(6),
      O => \FALSE_DATA_i_8__1_n_0\
    );
\FALSE_DATA_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(7),
      I1 => Q(0),
      O => \FALSE_DATA_i_9__1_n_0\
    );
FALSE_DATA_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_DATA0,
      Q => FALSE_DATA,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\FALSE_K_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000082"
    )
        port map (
      I0 => \FALSE_K_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => D,
      I4 => Q(1),
      O => FALSE_K0
    );
\FALSE_K_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(7),
      I3 => Q(0),
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I5 => Q(3),
      O => \FALSE_K_i_2__1_n_0\
    );
FALSE_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_K0,
      Q => FALSE_K,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\FALSE_NIT_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000000AC000000A"
    )
        port map (
      I0 => \FALSE_NIT_i_2__1_n_0\,
      I1 => \FALSE_NIT_i_3__1_n_0\,
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(5),
      I5 => \FALSE_NIT_i_4__1_n_0\,
      O => FALSE_NIT0
    );
\FALSE_NIT_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \D0p0_REG_i_2__1_n_0\,
      I1 => Q(0),
      I2 => Q(7),
      I3 => D,
      I4 => Q(1),
      I5 => Q(6),
      O => \FALSE_NIT_i_2__1_n_0\
    );
\FALSE_NIT_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(6),
      I2 => \T_i_2__1_n_0\,
      I3 => D,
      I4 => Q(0),
      I5 => Q(7),
      O => \FALSE_NIT_i_3__1_n_0\
    );
\FALSE_NIT_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000028000000"
    )
        port map (
      I0 => \T_i_2__1_n_0\,
      I1 => Q(0),
      I2 => Q(7),
      I3 => D,
      I4 => Q(6),
      I5 => Q(1),
      O => \FALSE_NIT_i_4__1_n_0\
    );
FALSE_NIT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_NIT0,
      Q => FALSE_NIT,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\FROM_IDLE_D_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => WAIT_FOR_K,
      I1 => \^rx_idle\,
      I2 => \^k28p5_reg1\,
      I3 => XMIT_DATA,
      O => FROM_IDLE_D0
    );
FROM_IDLE_D_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FROM_IDLE_D0,
      Q => FROM_IDLE_D,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\FROM_RX_CX_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC0FAFAEAC0"
    )
        port map (
      I0 => C_REG2,
      I1 => EVEN_reg,
      I2 => C_REG3,
      I3 => RXCHARISK_REG1,
      I4 => CGBAD,
      I5 => C_REG1,
      O => FROM_RX_CX0
    );
FROM_RX_CX_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FROM_RX_CX0,
      Q => FROM_RX_CX,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\FROM_RX_K_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => K28p5_REG2,
      I1 => CGBAD,
      I2 => RXCHARISK_REG1,
      I3 => XMIT_DATA,
      O => FROM_RX_K0
    );
FROM_RX_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FROM_RX_K0,
      Q => FROM_RX_K,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\IDLE_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \^rx_idle\,
      Q => \IDLE_REG_reg_n_0_[0]\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\IDLE_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IDLE_REG_reg_n_0_[0]\,
      Q => p_0_in1_in,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\IDLE_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_0_in1_in,
      Q => \IDLE_REG_reg_n_0_[2]\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
ILLEGAL_K_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => ILLEGAL_K,
      Q => ILLEGAL_K_REG1,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
ILLEGAL_K_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => ILLEGAL_K_REG1,
      Q => ILLEGAL_K_REG2,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\ILLEGAL_K_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => R,
      I1 => T,
      I2 => \^k28p5_reg1\,
      I3 => RXCHARISK_REG1,
      O => ILLEGAL_K0
    );
ILLEGAL_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => ILLEGAL_K0,
      Q => ILLEGAL_K,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
I_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => I,
      Q => \^rx_idle\,
      R => '0'
    );
\I_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => RXEVEN0_out,
      I1 => \^rx_idle\,
      I2 => FALSE_NIT,
      I3 => FALSE_K,
      I4 => FALSE_DATA,
      O => I_reg_1
    );
\I_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFFFFFFAAAA"
    )
        port map (
      I0 => \C_i_2__1_n_0\,
      I1 => \R_i_3__1_n_0\,
      I2 => Q(1),
      I3 => Q(6),
      I4 => Q(7),
      I5 => Q(0),
      O => I_reg_0
    );
I_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => I0,
      Q => I,
      R => '0'
    );
\K28p5_REG1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(0),
      I2 => Q(3),
      I3 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I4 => \K28p5_REG1_i_2__1_n_0\,
      O => K28p5
    );
\K28p5_REG1_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => Q(6),
      I1 => Q(1),
      I2 => Q(5),
      I3 => Q(2),
      I4 => Q(4),
      O => \K28p5_REG1_i_2__1_n_0\
    );
K28p5_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K28p5,
      Q => \^k28p5_reg1\,
      R => '0'
    );
K28p5_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \^k28p5_reg1\,
      Q => K28p5_REG2,
      R => '0'
    );
\RECEIVED_IDLE_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \^rx_config_valid\,
      I1 => \^rx_idle\,
      I2 => RECEIVED_IDLE,
      O => RECEIVED_IDLE_reg
    );
\RECEIVE_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => SOP_REG2,
      I1 => EOP,
      I2 => RECEIVE,
      O => \RECEIVE_i_1__1_n_0\
    );
RECEIVE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RECEIVE_i_1__1_n_0\,
      Q => RECEIVE,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
RUDI_C0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => \RX_CONFIG_VALID_REG_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => \RX_CONFIG_VALID_REG_reg_n_0_[0]\,
      O => \RUDI_C0__0\
    );
RUDI_C_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RUDI_C0__0\,
      Q => status_vector_ch2(0),
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RUDI_I_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \IDLE_REG_reg_n_0_[2]\,
      I1 => p_0_in1_in,
      O => RUDI_I0
    );
RUDI_I_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RUDI_I0,
      Q => status_vector_ch2(1),
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
RXCHARISK_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      Q => RXCHARISK_REG1,
      R => '0'
    );
\RXDATA_REG5_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(0),
      Q => RXDATA_REG5(0)
    );
\RXDATA_REG5_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(1),
      Q => RXDATA_REG5(1)
    );
\RXDATA_REG5_reg[2]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(2),
      Q => RXDATA_REG5(2)
    );
\RXDATA_REG5_reg[3]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(3),
      Q => RXDATA_REG5(3)
    );
\RXDATA_REG5_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(4),
      Q => RXDATA_REG5(4)
    );
\RXDATA_REG5_reg[5]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(5),
      Q => RXDATA_REG5(5)
    );
\RXDATA_REG5_reg[6]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(6),
      Q => RXDATA_REG5(6)
    );
\RXDATA_REG5_reg[7]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(7),
      Q => RXDATA_REG5(7)
    );
\RXD[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAE"
    )
        port map (
      I0 => SOP_REG3,
      I1 => EXTEND_REG1,
      I2 => FALSE_CARRIER_REG3,
      I3 => RXDATA_REG5(0),
      O => \RXD[0]_i_1__1_n_0\
    );
\RXD[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3332"
    )
        port map (
      I0 => RXDATA_REG5(1),
      I1 => SOP_REG3,
      I2 => EXTEND_REG1,
      I3 => FALSE_CARRIER_REG3,
      O => \RXD[1]_i_1__1_n_0\
    );
\RXD[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => SOP_REG3,
      I1 => EXTEND_REG1,
      I2 => FALSE_CARRIER_REG3,
      I3 => RXDATA_REG5(2),
      O => \RXD[2]_i_1__1_n_0\
    );
\RXD[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3332"
    )
        port map (
      I0 => RXDATA_REG5(3),
      I1 => SOP_REG3,
      I2 => EXTEND_REG1,
      I3 => FALSE_CARRIER_REG3,
      O => \RXD[3]_i_1__1_n_0\
    );
\RXD[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => SOP_REG3,
      I1 => RXDATA_REG5(4),
      I2 => EXTEND_ERR,
      I3 => EXTEND_REG1,
      I4 => FALSE_CARRIER_REG3,
      O => \RXD[4]_i_1__1_n_0\
    );
\RXD[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => RXDATA_REG5(5),
      I1 => SOP_REG3,
      I2 => EXTEND_REG1,
      I3 => FALSE_CARRIER_REG3,
      O => \RXD[5]_i_1__1_n_0\
    );
\RXD[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => EXTEND_REG1,
      I1 => FALSE_CARRIER_REG3,
      I2 => RXDATA_REG5(6),
      I3 => SOP_REG3,
      O => \RXD[6]_i_1__1_n_0\
    );
\RXD[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => RXDATA_REG5(7),
      I1 => SOP_REG3,
      I2 => EXTEND_REG1,
      I3 => FALSE_CARRIER_REG3,
      O => \RXD[7]_i_1__1_n_0\
    );
\RXD_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[0]_i_1__1_n_0\,
      Q => gmii_rxd_ch2(0),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[1]_i_1__1_n_0\,
      Q => gmii_rxd_ch2(1),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[2]_i_1__1_n_0\,
      Q => gmii_rxd_ch2(2),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[3]_i_1__1_n_0\,
      Q => gmii_rxd_ch2(3),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[4]_i_1__1_n_0\,
      Q => gmii_rxd_ch2(4),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[5]_i_1__1_n_0\,
      Q => gmii_rxd_ch2(5),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[6]_i_1__1_n_0\,
      Q => gmii_rxd_ch2(6),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[7]_i_1__1_n_0\,
      Q => gmii_rxd_ch2(7),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RX_CONFIG_REG[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      O => \RX_CONFIG_REG[15]_i_1__1_n_0\
    );
\RX_CONFIG_REG[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AEAA"
    )
        port map (
      I0 => C,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\,
      I3 => C_REG2,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => \RX_CONFIG_REG[7]_i_1__1_n_0\
    );
\RX_CONFIG_REG_NULL_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \RX_CONFIG_REG_NULL_i_2__1_n_0\,
      I1 => \RX_CONFIG_REG_NULL_i_3__1_n_0\,
      I2 => \RX_CONFIG_REG_NULL_i_4__1_n_0\,
      I3 => \^rx_config_valid\,
      I4 => RX_CONFIG_REG_NULL_reg_0,
      O => RX_CONFIG_REG_NULL_reg
    );
\RX_CONFIG_REG_NULL_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^sgmii_phy_status_reg\(12),
      I1 => \^sgmii_phy_status_reg\(13),
      I2 => \^sgmii_phy_status_reg\(10),
      I3 => \^sgmii_phy_status_reg\(11),
      I4 => \^sgmii_phy_status_reg\(15),
      I5 => \^sgmii_phy_status_reg\(14),
      O => \RX_CONFIG_REG_NULL_i_2__1_n_0\
    );
\RX_CONFIG_REG_NULL_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^sgmii_phy_status_reg\(1),
      I1 => \^sgmii_phy_status_reg\(0),
      I2 => \^sgmii_phy_status_reg\(3),
      I3 => \^sgmii_phy_status_reg\(2),
      O => \RX_CONFIG_REG_NULL_i_3__1_n_0\
    );
\RX_CONFIG_REG_NULL_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^sgmii_phy_status_reg\(6),
      I1 => \^sgmii_phy_status_reg\(7),
      I2 => \^sgmii_phy_status_reg\(4),
      I3 => \^sgmii_phy_status_reg\(5),
      I4 => \^sgmii_phy_status_reg\(9),
      I5 => \^sgmii_phy_status_reg\(8),
      O => \RX_CONFIG_REG_NULL_i_4__1_n_0\
    );
\RX_CONFIG_REG_REG[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rx_idle\,
      I1 => \out\,
      O => SR(0)
    );
\RX_CONFIG_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__1_n_0\,
      D => Q(0),
      Q => \^sgmii_phy_status_reg\(0),
      R => '0'
    );
\RX_CONFIG_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__1_n_0\,
      D => Q(2),
      Q => \^sgmii_phy_status_reg\(10),
      R => '0'
    );
\RX_CONFIG_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__1_n_0\,
      D => Q(3),
      Q => \^sgmii_phy_status_reg\(11),
      R => '0'
    );
\RX_CONFIG_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__1_n_0\,
      D => Q(4),
      Q => \^sgmii_phy_status_reg\(12),
      R => '0'
    );
\RX_CONFIG_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__1_n_0\,
      D => Q(5),
      Q => \^sgmii_phy_status_reg\(13),
      R => '0'
    );
\RX_CONFIG_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__1_n_0\,
      D => Q(6),
      Q => \^sgmii_phy_status_reg\(14),
      R => '0'
    );
\RX_CONFIG_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__1_n_0\,
      D => Q(7),
      Q => \^sgmii_phy_status_reg\(15),
      R => '0'
    );
\RX_CONFIG_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__1_n_0\,
      D => Q(1),
      Q => \^sgmii_phy_status_reg\(1),
      R => '0'
    );
\RX_CONFIG_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__1_n_0\,
      D => Q(2),
      Q => \^sgmii_phy_status_reg\(2),
      R => '0'
    );
\RX_CONFIG_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__1_n_0\,
      D => Q(3),
      Q => \^sgmii_phy_status_reg\(3),
      R => '0'
    );
\RX_CONFIG_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__1_n_0\,
      D => Q(4),
      Q => \^sgmii_phy_status_reg\(4),
      R => '0'
    );
\RX_CONFIG_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__1_n_0\,
      D => Q(5),
      Q => \^sgmii_phy_status_reg\(5),
      R => '0'
    );
\RX_CONFIG_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__1_n_0\,
      D => Q(6),
      Q => \^sgmii_phy_status_reg\(6),
      R => '0'
    );
\RX_CONFIG_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__1_n_0\,
      D => Q(7),
      Q => \^sgmii_phy_status_reg\(7),
      R => '0'
    );
\RX_CONFIG_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__1_n_0\,
      D => Q(0),
      Q => \^sgmii_phy_status_reg\(8),
      R => '0'
    );
\RX_CONFIG_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__1_n_0\,
      D => Q(1),
      Q => \^sgmii_phy_status_reg\(9),
      R => '0'
    );
\RX_CONFIG_VALID_INT_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000540000"
    )
        port map (
      I0 => \RX_CONFIG_VALID_INT_i_2__1_n_0\,
      I1 => C_HDR_REMOVED_REG,
      I2 => C_REG1,
      I3 => \^s2\,
      I4 => RXSYNC_STATUS,
      I5 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => RX_CONFIG_VALID_INT0
    );
\RX_CONFIG_VALID_INT_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CGBAD,
      I1 => RXCHARISK_REG1,
      O => \RX_CONFIG_VALID_INT_i_2__1_n_0\
    );
RX_CONFIG_VALID_INT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RX_CONFIG_VALID_INT0,
      Q => \^rx_config_valid\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RX_CONFIG_VALID_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \^rx_config_valid\,
      Q => \RX_CONFIG_VALID_REG_reg_n_0_[0]\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RX_CONFIG_VALID_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RX_CONFIG_VALID_REG_reg_n_0_[0]\,
      Q => p_0_in2_in,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RX_CONFIG_VALID_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_0_in2_in,
      Q => p_1_in,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RX_CONFIG_VALID_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_1_in,
      Q => \RX_CONFIG_VALID_REG_reg_n_0_[3]\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RX_DATA_ERROR_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF0FFFEFFF0"
    )
        port map (
      I0 => CGBAD_REG3,
      I1 => ILLEGAL_K_REG2,
      I2 => \RX_DATA_ERROR_i_2__1_n_0\,
      I3 => \RX_DATA_ERROR_i_3__1_n_0\,
      I4 => RECEIVE,
      I5 => \^rx_idle\,
      O => RX_DATA_ERROR0
    );
\RX_DATA_ERROR_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000FFBA0000"
    )
        port map (
      I0 => C_REG1,
      I1 => T_REG1,
      I2 => R,
      I3 => \^k28p5_reg1\,
      I4 => RECEIVE,
      I5 => R_REG1,
      O => \RX_DATA_ERROR_i_2__1_n_0\
    );
\RX_DATA_ERROR_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808088808880888"
    )
        port map (
      I0 => T_REG2,
      I1 => RECEIVE,
      I2 => R_REG1,
      I3 => R,
      I4 => \^k28p5_reg1\,
      I5 => RXEVEN0_out,
      O => \RX_DATA_ERROR_i_3__1_n_0\
    );
RX_DATA_ERROR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RX_DATA_ERROR0,
      Q => RX_DATA_ERROR,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\RX_DV_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000000"
    )
        port map (
      I0 => SOP_REG3,
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(0),
      I2 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1),
      I3 => XMIT_DATA_INT_reg,
      I4 => \RX_DV_i_2__1_n_0\,
      I5 => \^gmii_rx_dv_ch2\,
      O => \RX_DV_i_1__1_n_0\
    );
\RX_DV_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF1F1F1F"
    )
        port map (
      I0 => RECEIVE,
      I1 => RXSYNC_STATUS,
      I2 => XMIT_DATA,
      I3 => \RX_ER_i_3__1_n_0\,
      I4 => SOP_REG3,
      I5 => EOP_REG1,
      O => \RX_DV_i_2__1_n_0\
    );
RX_DV_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \RX_DV_i_1__1_n_0\,
      Q => \^gmii_rx_dv_ch2\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RX_ER_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F0E00000000000"
    )
        port map (
      I0 => \RX_ER_i_2__1_n_0\,
      I1 => RX_DATA_ERROR,
      I2 => XMIT_DATA,
      I3 => RXSYNC_STATUS,
      I4 => RECEIVE,
      I5 => \RX_ER_i_3__1_n_0\,
      O => RX_ER0
    );
\RX_ER_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => EXTEND_REG1,
      I1 => FALSE_CARRIER_REG3,
      O => \RX_ER_i_2__1_n_0\
    );
\RX_ER_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(0),
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1),
      O => \RX_ER_i_3__1_n_0\
    );
RX_ER_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_ER0,
      Q => gmii_rx_er_ch2,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RX_INVALID_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAFFFFFEAAFEAA"
    )
        port map (
      I0 => FROM_RX_CX,
      I1 => FROM_IDLE_D,
      I2 => FROM_RX_K,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\,
      I4 => \^k28p5_reg1\,
      I5 => \^rx_invalid\,
      O => \RX_INVALID_i_1__1_n_0\
    );
RX_INVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RX_INVALID_i_1__1_n_0\,
      Q => \^rx_invalid\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\RX_RUDI_INVALID_REG_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^rx_invalid\,
      I1 => RXSYNC_STATUS,
      I2 => \out\,
      O => RX_RUDI_INVALID_REG_reg
    );
R_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => R,
      Q => R_REG1,
      R => '0'
    );
\R_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \R_i_2__1_n_0\,
      I1 => Q(3),
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I3 => Q(7),
      I4 => Q(0),
      I5 => \R_i_3__1_n_0\,
      O => K23p7
    );
\R_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(1),
      I1 => Q(6),
      O => \R_i_2__1_n_0\
    );
\R_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(5),
      O => \R_i_3__1_n_0\
    );
R_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K23p7,
      Q => R,
      R => '0'
    );
SOP_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP,
      Q => SOP_REG1,
      R => '0'
    );
SOP_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP_REG1,
      Q => SOP_REG2,
      R => '0'
    );
SOP_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP_REG2,
      Q => SOP_REG3,
      R => '0'
    );
\SOP_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => EXTEND,
      I1 => \^rx_idle\,
      I2 => S_0,
      I3 => WAIT_FOR_K,
      I4 => XMIT_DATA_INT_reg,
      O => SOP0
    );
SOP_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP0,
      Q => SOP,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
SYNC_STATUS_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => '1',
      Q => SYNC_STATUS_REG,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\S_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(2),
      I3 => \S_i_2__1_n_0\,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I5 => Q(3),
      O => S0
    );
\S_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => D,
      I1 => p_0_in,
      I2 => Q(0),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(1),
      O => \S_i_2__1_n_0\
    );
S_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => S0,
      Q => S_0,
      R => '0'
    );
T_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => T,
      Q => T_REG1,
      R => '0'
    );
T_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => T_REG1,
      Q => T_REG2,
      R => '0'
    );
\T_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \T_i_2__1_n_0\,
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(7),
      I4 => Q(0),
      I5 => \R_i_3__1_n_0\,
      O => K29p7
    );
\T_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => \T_i_2__1_n_0\
    );
T_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K29p7,
      Q => T,
      R => '0'
    );
\WAIT_FOR_K_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F0F"
    )
        port map (
      I0 => \^k28p5_reg1\,
      I1 => RXEVEN0_out,
      I2 => SYNC_STATUS_REG,
      I3 => WAIT_FOR_K,
      O => \WAIT_FOR_K_i_1__1_n_0\
    );
WAIT_FOR_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \WAIT_FOR_K_i_1__1_n_0\,
      Q => WAIT_FOR_K,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sgmii_phy_status_reg\(13),
      I1 => \RX_CONFIG_SNAPSHOT_reg[13]\(1),
      I2 => \^sgmii_phy_status_reg\(12),
      I3 => \RX_CONFIG_SNAPSHOT_reg[13]\(0),
      O => CONSISTENCY_MATCH_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_RX_148 is
  port (
    K28p5_REG1 : out STD_LOGIC;
    RX_IDLE : out STD_LOGIC;
    S2 : out STD_LOGIC;
    gmii_rx_er_ch1 : out STD_LOGIC;
    RX_CONFIG_VALID : out STD_LOGIC;
    status_vector_ch1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gmii_rx_dv_ch1 : out STD_LOGIC;
    RX_INVALID : out STD_LOGIC;
    I_reg_0 : out STD_LOGIC;
    I_reg_1 : out STD_LOGIC;
    ACKNOWLEDGE_MATCH_3 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    BASEX_REMOTE_FAULT_RSLVD : out STD_LOGIC_VECTOR ( 0 to 0 );
    SGMII_PHY_STATUS_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    CONSISTENCY_MATCH_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    RECEIVED_IDLE_reg : out STD_LOGIC;
    RX_CONFIG_REG_NULL_reg : out STD_LOGIC;
    RX_RUDI_INVALID_REG_reg : out STD_LOGIC;
    gmii_rxd_ch1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk : in STD_LOGIC;
    \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\ : in STD_LOGIC;
    I0 : in STD_LOGIC;
    \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\ : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ : in STD_LOGIC;
    D : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    RXSYNC_STATUS : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    XMIT_DATA_INT_reg : in STD_LOGIC;
    EVEN_reg : in STD_LOGIC;
    RXEVEN0_out : in STD_LOGIC;
    \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC;
    MASK_RUDI_BUFERR : in STD_LOGIC;
    \RX_CONFIG_REG_REG_reg[13]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RX_CONFIG_SNAPSHOT_reg[13]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\ : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\ : in STD_LOGIC;
    \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\ : in STD_LOGIC;
    RECEIVED_IDLE : in STD_LOGIC;
    RX_CONFIG_REG_NULL_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_RX_148 : entity is "RX";
end qsgmii_1218_RX_148;

architecture STRUCTURE of qsgmii_1218_RX_148 is
  signal C : STD_LOGIC;
  signal C0 : STD_LOGIC;
  signal CGBAD : STD_LOGIC;
  signal CGBAD_REG1 : STD_LOGIC;
  signal CGBAD_REG2 : STD_LOGIC;
  signal CGBAD_REG3 : STD_LOGIC;
  signal C_HDR_REMOVED : STD_LOGIC;
  signal C_HDR_REMOVED_REG : STD_LOGIC;
  signal C_REG1 : STD_LOGIC;
  signal C_REG2 : STD_LOGIC;
  signal C_REG3 : STD_LOGIC;
  signal \C_i_2__0_n_0\ : STD_LOGIC;
  signal D0p0 : STD_LOGIC;
  signal D0p0_REG : STD_LOGIC;
  signal \D0p0_REG_i_2__0_n_0\ : STD_LOGIC;
  signal \D0p0_REG_i_3__0_n_0\ : STD_LOGIC;
  signal EOP : STD_LOGIC;
  signal EOP0 : STD_LOGIC;
  signal EOP_REG1 : STD_LOGIC;
  signal EOP_REG10 : STD_LOGIC;
  signal \EOP_i_2__0_n_0\ : STD_LOGIC;
  signal EXTEND : STD_LOGIC;
  signal EXTEND_ERR : STD_LOGIC;
  signal EXTEND_ERR0 : STD_LOGIC;
  signal EXTEND_REG1 : STD_LOGIC;
  signal EXTEND_REG2 : STD_LOGIC;
  signal EXTEND_REG3 : STD_LOGIC;
  signal \EXTEND_i_1__0_n_0\ : STD_LOGIC;
  signal EXT_ILLEGAL_K : STD_LOGIC;
  signal EXT_ILLEGAL_K0 : STD_LOGIC;
  signal EXT_ILLEGAL_K_REG1 : STD_LOGIC;
  signal EXT_ILLEGAL_K_REG2 : STD_LOGIC;
  signal FALSE_CARRIER : STD_LOGIC;
  signal FALSE_CARRIER0 : STD_LOGIC;
  signal FALSE_CARRIER_REG1 : STD_LOGIC;
  signal FALSE_CARRIER_REG2 : STD_LOGIC;
  signal FALSE_CARRIER_REG3 : STD_LOGIC;
  signal \FALSE_CARRIER_i_1__0_n_0\ : STD_LOGIC;
  signal \FALSE_CARRIER_i_3__0_n_0\ : STD_LOGIC;
  signal FALSE_DATA : STD_LOGIC;
  signal FALSE_DATA0 : STD_LOGIC;
  signal \FALSE_DATA_i_10__0_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_2__0_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_3__0_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_4__0_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_5__0_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_6__0_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_7__0_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_8__0_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_9__0_n_0\ : STD_LOGIC;
  signal FALSE_K : STD_LOGIC;
  signal FALSE_K0 : STD_LOGIC;
  signal \FALSE_K_i_2__0_n_0\ : STD_LOGIC;
  signal FALSE_NIT : STD_LOGIC;
  signal FALSE_NIT0 : STD_LOGIC;
  signal \FALSE_NIT_i_2__0_n_0\ : STD_LOGIC;
  signal \FALSE_NIT_i_3__0_n_0\ : STD_LOGIC;
  signal \FALSE_NIT_i_4__0_n_0\ : STD_LOGIC;
  signal FROM_IDLE_D : STD_LOGIC;
  signal FROM_IDLE_D0 : STD_LOGIC;
  signal FROM_RX_CX : STD_LOGIC;
  signal FROM_RX_CX0 : STD_LOGIC;
  signal FROM_RX_K : STD_LOGIC;
  signal FROM_RX_K0 : STD_LOGIC;
  signal I : STD_LOGIC;
  signal \IDLE_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \IDLE_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal ILLEGAL_K : STD_LOGIC;
  signal ILLEGAL_K0 : STD_LOGIC;
  signal ILLEGAL_K_REG1 : STD_LOGIC;
  signal ILLEGAL_K_REG2 : STD_LOGIC;
  signal K23p7 : STD_LOGIC;
  signal K28p5 : STD_LOGIC;
  signal \^k28p5_reg1\ : STD_LOGIC;
  signal \K28p5_REG1_i_2__0_n_0\ : STD_LOGIC;
  signal K28p5_REG2 : STD_LOGIC;
  signal K29p7 : STD_LOGIC;
  signal R : STD_LOGIC;
  signal RECEIVE : STD_LOGIC;
  signal \RECEIVE_i_1__0_n_0\ : STD_LOGIC;
  signal \RUDI_C0__0\ : STD_LOGIC;
  signal RUDI_I0 : STD_LOGIC;
  signal RXCHARISK_REG1 : STD_LOGIC;
  signal RXDATA_REG5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \RXD[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXD[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXD[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXD[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXD[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXD[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXD[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXD[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG_NULL_i_2__0_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG_NULL_i_3__0_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG_NULL_i_4__0_n_0\ : STD_LOGIC;
  signal \^rx_config_valid\ : STD_LOGIC;
  signal RX_CONFIG_VALID_INT0 : STD_LOGIC;
  signal \RX_CONFIG_VALID_INT_i_2__0_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_VALID_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_CONFIG_VALID_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal RX_DATA_ERROR : STD_LOGIC;
  signal RX_DATA_ERROR0 : STD_LOGIC;
  signal \RX_DATA_ERROR_i_2__0_n_0\ : STD_LOGIC;
  signal \RX_DATA_ERROR_i_3__0_n_0\ : STD_LOGIC;
  signal \RX_DV_i_1__0_n_0\ : STD_LOGIC;
  signal \RX_DV_i_2__0_n_0\ : STD_LOGIC;
  signal RX_ER0 : STD_LOGIC;
  signal \RX_ER_i_2__0_n_0\ : STD_LOGIC;
  signal \RX_ER_i_3__0_n_0\ : STD_LOGIC;
  signal \^rx_idle\ : STD_LOGIC;
  signal \^rx_invalid\ : STD_LOGIC;
  signal \RX_INVALID_i_1__0_n_0\ : STD_LOGIC;
  signal R_REG1 : STD_LOGIC;
  signal \R_i_2__0_n_0\ : STD_LOGIC;
  signal \R_i_3__0_n_0\ : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal \^s2\ : STD_LOGIC;
  signal \^sgmii_phy_status_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal SOP : STD_LOGIC;
  signal SOP0 : STD_LOGIC;
  signal SOP_REG1 : STD_LOGIC;
  signal SOP_REG2 : STD_LOGIC;
  signal SOP_REG3 : STD_LOGIC;
  signal SYNC_STATUS_REG : STD_LOGIC;
  signal S_0 : STD_LOGIC;
  signal \S_i_2__0_n_0\ : STD_LOGIC;
  signal T : STD_LOGIC;
  signal T_REG1 : STD_LOGIC;
  signal T_REG2 : STD_LOGIC;
  signal \T_i_2__0_n_0\ : STD_LOGIC;
  signal WAIT_FOR_K : STD_LOGIC;
  signal \WAIT_FOR_K_i_1__0_n_0\ : STD_LOGIC;
  signal \^gmii_rx_dv_ch1\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ACKNOWLEDGE_MATCH_3_i_2__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \C_i_2__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \D0p0_REG_i_2__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \D0p0_REG_i_3__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \FALSE_CARRIER_i_3__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \FALSE_DATA_i_4__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \FALSE_DATA_i_7__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \FALSE_DATA_i_9__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \FALSE_K_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \FROM_IDLE_D_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \ILLEGAL_K_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \I_i_2__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \K28p5_REG1_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \K28p5_REG1_i_2__0\ : label is "soft_lutpair106";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \RXDATA_REG5_reg[0]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name : string;
  attribute srl_name of \RXDATA_REG5_reg[0]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[1]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[1]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[2]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[2]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[3]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[3]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[3]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[4]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[4]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[4]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[5]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[5]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[5]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[6]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[6]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[6]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[7]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[7]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[7]_srl5 ";
  attribute SOFT_HLUTNM of \RXD[0]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \RXD[1]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \RXD[3]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \RXD[4]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \RXD[5]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \RXD[6]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \RXD[7]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \RX_CONFIG_REG_REG[15]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \RX_CONFIG_VALID_INT_i_2__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \RX_ER_i_2__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \RX_RUDI_INVALID_REG_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \R_i_2__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \R_i_3__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \T_i_2__0\ : label is "soft_lutpair119";
begin
  K28p5_REG1 <= \^k28p5_reg1\;
  RX_CONFIG_VALID <= \^rx_config_valid\;
  RX_IDLE <= \^rx_idle\;
  RX_INVALID <= \^rx_invalid\;
  S2 <= \^s2\;
  SGMII_PHY_STATUS_reg(15 downto 0) <= \^sgmii_phy_status_reg\(15 downto 0);
  gmii_rx_dv_ch1 <= \^gmii_rx_dv_ch1\;
\ACKNOWLEDGE_MATCH_3_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \out\,
      I1 => \^rx_idle\,
      I2 => MASK_RUDI_BUFERR,
      O => ACKNOWLEDGE_MATCH_3
    );
\BASEX_REMOTE_FAULT[1]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sgmii_phy_status_reg\(15),
      O => BASEX_REMOTE_FAULT_RSLVD(0)
    );
CGBAD_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CGBAD,
      Q => CGBAD_REG1,
      R => '0'
    );
CGBAD_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CGBAD_REG1,
      Q => CGBAD_REG2,
      R => '0'
    );
CGBAD_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CGBAD_REG2,
      Q => CGBAD_REG3,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\CGBAD_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => D,
      I1 => p_0_in,
      O => \^s2\
    );
CGBAD_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \^s2\,
      Q => CGBAD,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\CONFIG_REG_MATCH_COMB2_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sgmii_phy_status_reg\(13),
      I1 => \RX_CONFIG_REG_REG_reg[13]\(1),
      I2 => \^sgmii_phy_status_reg\(12),
      I3 => \RX_CONFIG_REG_REG_reg[13]\(0),
      O => S(0)
    );
\C_HDR_REMOVED_REG_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\,
      I2 => C_REG2,
      O => C_HDR_REMOVED
    );
C_HDR_REMOVED_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C_HDR_REMOVED,
      Q => C_HDR_REMOVED_REG,
      R => '0'
    );
C_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C,
      Q => C_REG1,
      R => '0'
    );
C_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C_REG1,
      Q => C_REG2,
      R => '0'
    );
C_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C_REG2,
      Q => C_REG3,
      R => '0'
    );
\C_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050000030"
    )
        port map (
      I0 => \K28p5_REG1_i_2__0_n_0\,
      I1 => \C_i_2__0_n_0\,
      I2 => \^k28p5_reg1\,
      I3 => Q(0),
      I4 => Q(7),
      I5 => \D0p0_REG_i_2__0_n_0\,
      O => C0
    );
\C_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(6),
      I4 => Q(1),
      O => \C_i_2__0_n_0\
    );
C_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C0,
      Q => C,
      R => '0'
    );
\D0p0_REG_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \D0p0_REG_i_2__0_n_0\,
      I1 => Q(7),
      I2 => Q(0),
      I3 => Q(6),
      I4 => Q(1),
      I5 => \D0p0_REG_i_3__0_n_0\,
      O => D0p0
    );
\D0p0_REG_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(3),
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => \D0p0_REG_i_2__0_n_0\
    );
\D0p0_REG_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(2),
      O => \D0p0_REG_i_3__0_n_0\
    );
D0p0_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => D0p0,
      Q => D0p0_REG,
      R => '0'
    );
\EOP_REG1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => EXTEND_REG1,
      I1 => EXTEND,
      I2 => EOP,
      O => EOP_REG10
    );
EOP_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EOP_REG10,
      Q => EOP_REG1,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\EOP_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8000000"
    )
        port map (
      I0 => RXEVEN0_out,
      I1 => \^k28p5_reg1\,
      I2 => R,
      I3 => R_REG1,
      I4 => T_REG2,
      I5 => \EOP_i_2__0_n_0\,
      O => EOP0
    );
\EOP_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \^k28p5_reg1\,
      I1 => \^rx_idle\,
      I2 => D0p0_REG,
      I3 => C_REG1,
      I4 => RXEVEN0_out,
      O => \EOP_i_2__0_n_0\
    );
EOP_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EOP0,
      Q => EOP,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\EXTEND_ERR_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => EXTEND_REG3,
      I1 => CGBAD_REG3,
      I2 => EXT_ILLEGAL_K_REG2,
      O => EXTEND_ERR0
    );
EXTEND_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND_ERR0,
      Q => EXTEND_ERR,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
EXTEND_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND,
      Q => EXTEND_REG1,
      R => '0'
    );
EXTEND_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND_REG1,
      Q => EXTEND_REG2,
      R => '0'
    );
EXTEND_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND_REG2,
      Q => EXTEND_REG3,
      R => '0'
    );
\EXTEND_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2222222F0000000"
    )
        port map (
      I0 => EVEN_reg,
      I1 => S_0,
      I2 => RECEIVE,
      I3 => R,
      I4 => R_REG1,
      I5 => EXTEND,
      O => \EXTEND_i_1__0_n_0\
    );
EXTEND_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \EXTEND_i_1__0_n_0\,
      Q => EXTEND,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
EXT_ILLEGAL_K_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXT_ILLEGAL_K,
      Q => EXT_ILLEGAL_K_REG1,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
EXT_ILLEGAL_K_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXT_ILLEGAL_K_REG1,
      Q => EXT_ILLEGAL_K_REG2,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\EXT_ILLEGAL_K_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000444"
    )
        port map (
      I0 => S_0,
      I1 => EXTEND_REG1,
      I2 => RXEVEN0_out,
      I3 => \^k28p5_reg1\,
      I4 => R,
      O => EXT_ILLEGAL_K0
    );
EXT_ILLEGAL_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXT_ILLEGAL_K0,
      Q => EXT_ILLEGAL_K,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
FALSE_CARRIER_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_CARRIER,
      Q => FALSE_CARRIER_REG1,
      R => '0'
    );
FALSE_CARRIER_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_CARRIER_REG1,
      Q => FALSE_CARRIER_REG2,
      R => '0'
    );
FALSE_CARRIER_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_CARRIER_REG2,
      Q => FALSE_CARRIER_REG3,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\FALSE_CARRIER_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => FALSE_CARRIER0,
      I1 => \^k28p5_reg1\,
      I2 => RXEVEN0_out,
      I3 => FALSE_CARRIER,
      O => \FALSE_CARRIER_i_1__0_n_0\
    );
\FALSE_CARRIER_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \FALSE_CARRIER_i_3__0_n_0\,
      I1 => \^k28p5_reg1\,
      I2 => S_0,
      I3 => \^rx_idle\,
      I4 => XMIT_DATA_INT_reg,
      O => FALSE_CARRIER0
    );
\FALSE_CARRIER_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => FALSE_DATA,
      I1 => FALSE_K,
      I2 => FALSE_NIT,
      O => \FALSE_CARRIER_i_3__0_n_0\
    );
FALSE_CARRIER_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \FALSE_CARRIER_i_1__0_n_0\,
      Q => FALSE_CARRIER,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\FALSE_DATA_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => \FALSE_DATA_i_10__0_n_0\
    );
\FALSE_DATA_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFFFFFAAFFEA"
    )
        port map (
      I0 => \FALSE_DATA_i_2__0_n_0\,
      I1 => \FALSE_DATA_i_3__0_n_0\,
      I2 => Q(5),
      I3 => \FALSE_DATA_i_4__0_n_0\,
      I4 => D,
      I5 => \FALSE_DATA_i_5__0_n_0\,
      O => FALSE_DATA0
    );
\FALSE_DATA_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0A0B0A"
    )
        port map (
      I0 => \FALSE_DATA_i_6__0_n_0\,
      I1 => \C_i_2__0_n_0\,
      I2 => D,
      I3 => Q(0),
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I5 => Q(7),
      O => \FALSE_DATA_i_2__0_n_0\
    );
\FALSE_DATA_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \D0p0_REG_i_2__0_n_0\,
      I1 => \FALSE_DATA_i_7__0_n_0\,
      I2 => Q(4),
      I3 => Q(6),
      I4 => Q(1),
      I5 => Q(2),
      O => \FALSE_DATA_i_3__0_n_0\
    );
\FALSE_DATA_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => Q(7),
      I1 => Q(0),
      I2 => D,
      I3 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I4 => \K28p5_REG1_i_2__0_n_0\,
      O => \FALSE_DATA_i_4__0_n_0\
    );
\FALSE_DATA_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FALSE_DATA_i_8__0_n_0\,
      I1 => \FALSE_DATA_i_9__0_n_0\,
      I2 => Q(5),
      I3 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I4 => Q(2),
      I5 => Q(3),
      O => \FALSE_DATA_i_5__0_n_0\
    );
\FALSE_DATA_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \R_i_2__0_n_0\,
      I1 => \FALSE_DATA_i_10__0_n_0\,
      I2 => \D0p0_REG_i_2__0_n_0\,
      I3 => Q(0),
      I4 => Q(5),
      I5 => Q(7),
      O => \FALSE_DATA_i_6__0_n_0\
    );
\FALSE_DATA_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => Q(7),
      O => \FALSE_DATA_i_7__0_n_0\
    );
\FALSE_DATA_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(6),
      O => \FALSE_DATA_i_8__0_n_0\
    );
\FALSE_DATA_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(7),
      I1 => Q(0),
      O => \FALSE_DATA_i_9__0_n_0\
    );
FALSE_DATA_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_DATA0,
      Q => FALSE_DATA,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\FALSE_K_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000082"
    )
        port map (
      I0 => \FALSE_K_i_2__0_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => D,
      I4 => Q(1),
      O => FALSE_K0
    );
\FALSE_K_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(7),
      I3 => Q(0),
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I5 => Q(3),
      O => \FALSE_K_i_2__0_n_0\
    );
FALSE_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_K0,
      Q => FALSE_K,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\FALSE_NIT_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000000AC000000A"
    )
        port map (
      I0 => \FALSE_NIT_i_2__0_n_0\,
      I1 => \FALSE_NIT_i_3__0_n_0\,
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(5),
      I5 => \FALSE_NIT_i_4__0_n_0\,
      O => FALSE_NIT0
    );
\FALSE_NIT_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \D0p0_REG_i_2__0_n_0\,
      I1 => Q(0),
      I2 => Q(7),
      I3 => D,
      I4 => Q(1),
      I5 => Q(6),
      O => \FALSE_NIT_i_2__0_n_0\
    );
\FALSE_NIT_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(6),
      I2 => \T_i_2__0_n_0\,
      I3 => D,
      I4 => Q(0),
      I5 => Q(7),
      O => \FALSE_NIT_i_3__0_n_0\
    );
\FALSE_NIT_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000028000000"
    )
        port map (
      I0 => \T_i_2__0_n_0\,
      I1 => Q(0),
      I2 => Q(7),
      I3 => D,
      I4 => Q(6),
      I5 => Q(1),
      O => \FALSE_NIT_i_4__0_n_0\
    );
FALSE_NIT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_NIT0,
      Q => FALSE_NIT,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\FROM_IDLE_D_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => WAIT_FOR_K,
      I1 => \^rx_idle\,
      I2 => \^k28p5_reg1\,
      I3 => XMIT_DATA,
      O => FROM_IDLE_D0
    );
FROM_IDLE_D_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FROM_IDLE_D0,
      Q => FROM_IDLE_D,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\FROM_RX_CX_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC0FAFAEAC0"
    )
        port map (
      I0 => C_REG2,
      I1 => EVEN_reg,
      I2 => C_REG3,
      I3 => RXCHARISK_REG1,
      I4 => CGBAD,
      I5 => C_REG1,
      O => FROM_RX_CX0
    );
FROM_RX_CX_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FROM_RX_CX0,
      Q => FROM_RX_CX,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\FROM_RX_K_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => K28p5_REG2,
      I1 => CGBAD,
      I2 => RXCHARISK_REG1,
      I3 => XMIT_DATA,
      O => FROM_RX_K0
    );
FROM_RX_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FROM_RX_K0,
      Q => FROM_RX_K,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\IDLE_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \^rx_idle\,
      Q => \IDLE_REG_reg_n_0_[0]\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\IDLE_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IDLE_REG_reg_n_0_[0]\,
      Q => p_0_in1_in,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\IDLE_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_0_in1_in,
      Q => \IDLE_REG_reg_n_0_[2]\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
ILLEGAL_K_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => ILLEGAL_K,
      Q => ILLEGAL_K_REG1,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
ILLEGAL_K_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => ILLEGAL_K_REG1,
      Q => ILLEGAL_K_REG2,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\ILLEGAL_K_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => R,
      I1 => T,
      I2 => \^k28p5_reg1\,
      I3 => RXCHARISK_REG1,
      O => ILLEGAL_K0
    );
ILLEGAL_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => ILLEGAL_K0,
      Q => ILLEGAL_K,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
I_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => I,
      Q => \^rx_idle\,
      R => '0'
    );
\I_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => RXEVEN0_out,
      I1 => \^rx_idle\,
      I2 => FALSE_NIT,
      I3 => FALSE_K,
      I4 => FALSE_DATA,
      O => I_reg_1
    );
\I_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFFFFFFAAAA"
    )
        port map (
      I0 => \C_i_2__0_n_0\,
      I1 => \R_i_3__0_n_0\,
      I2 => Q(1),
      I3 => Q(6),
      I4 => Q(7),
      I5 => Q(0),
      O => I_reg_0
    );
I_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => I0,
      Q => I,
      R => '0'
    );
\K28p5_REG1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(0),
      I2 => Q(3),
      I3 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I4 => \K28p5_REG1_i_2__0_n_0\,
      O => K28p5
    );
\K28p5_REG1_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => Q(6),
      I1 => Q(1),
      I2 => Q(5),
      I3 => Q(2),
      I4 => Q(4),
      O => \K28p5_REG1_i_2__0_n_0\
    );
K28p5_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K28p5,
      Q => \^k28p5_reg1\,
      R => '0'
    );
K28p5_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \^k28p5_reg1\,
      Q => K28p5_REG2,
      R => '0'
    );
\RECEIVED_IDLE_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \^rx_config_valid\,
      I1 => \^rx_idle\,
      I2 => RECEIVED_IDLE,
      O => RECEIVED_IDLE_reg
    );
\RECEIVE_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => SOP_REG2,
      I1 => EOP,
      I2 => RECEIVE,
      O => \RECEIVE_i_1__0_n_0\
    );
RECEIVE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RECEIVE_i_1__0_n_0\,
      Q => RECEIVE,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
RUDI_C0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => \RX_CONFIG_VALID_REG_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => \RX_CONFIG_VALID_REG_reg_n_0_[0]\,
      O => \RUDI_C0__0\
    );
RUDI_C_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RUDI_C0__0\,
      Q => status_vector_ch1(0),
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RUDI_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \IDLE_REG_reg_n_0_[2]\,
      I1 => p_0_in1_in,
      O => RUDI_I0
    );
RUDI_I_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RUDI_I0,
      Q => status_vector_ch1(1),
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
RXCHARISK_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      Q => RXCHARISK_REG1,
      R => '0'
    );
\RXDATA_REG5_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(0),
      Q => RXDATA_REG5(0)
    );
\RXDATA_REG5_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(1),
      Q => RXDATA_REG5(1)
    );
\RXDATA_REG5_reg[2]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(2),
      Q => RXDATA_REG5(2)
    );
\RXDATA_REG5_reg[3]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(3),
      Q => RXDATA_REG5(3)
    );
\RXDATA_REG5_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(4),
      Q => RXDATA_REG5(4)
    );
\RXDATA_REG5_reg[5]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(5),
      Q => RXDATA_REG5(5)
    );
\RXDATA_REG5_reg[6]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(6),
      Q => RXDATA_REG5(6)
    );
\RXDATA_REG5_reg[7]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(7),
      Q => RXDATA_REG5(7)
    );
\RXD[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAE"
    )
        port map (
      I0 => SOP_REG3,
      I1 => EXTEND_REG1,
      I2 => FALSE_CARRIER_REG3,
      I3 => RXDATA_REG5(0),
      O => \RXD[0]_i_1__0_n_0\
    );
\RXD[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3332"
    )
        port map (
      I0 => RXDATA_REG5(1),
      I1 => SOP_REG3,
      I2 => EXTEND_REG1,
      I3 => FALSE_CARRIER_REG3,
      O => \RXD[1]_i_1__0_n_0\
    );
\RXD[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => SOP_REG3,
      I1 => EXTEND_REG1,
      I2 => FALSE_CARRIER_REG3,
      I3 => RXDATA_REG5(2),
      O => \RXD[2]_i_1__0_n_0\
    );
\RXD[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3332"
    )
        port map (
      I0 => RXDATA_REG5(3),
      I1 => SOP_REG3,
      I2 => EXTEND_REG1,
      I3 => FALSE_CARRIER_REG3,
      O => \RXD[3]_i_1__0_n_0\
    );
\RXD[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => SOP_REG3,
      I1 => RXDATA_REG5(4),
      I2 => EXTEND_ERR,
      I3 => EXTEND_REG1,
      I4 => FALSE_CARRIER_REG3,
      O => \RXD[4]_i_1__0_n_0\
    );
\RXD[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => RXDATA_REG5(5),
      I1 => SOP_REG3,
      I2 => EXTEND_REG1,
      I3 => FALSE_CARRIER_REG3,
      O => \RXD[5]_i_1__0_n_0\
    );
\RXD[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => EXTEND_REG1,
      I1 => FALSE_CARRIER_REG3,
      I2 => RXDATA_REG5(6),
      I3 => SOP_REG3,
      O => \RXD[6]_i_1__0_n_0\
    );
\RXD[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => RXDATA_REG5(7),
      I1 => SOP_REG3,
      I2 => EXTEND_REG1,
      I3 => FALSE_CARRIER_REG3,
      O => \RXD[7]_i_1__0_n_0\
    );
\RXD_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[0]_i_1__0_n_0\,
      Q => gmii_rxd_ch1(0),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[1]_i_1__0_n_0\,
      Q => gmii_rxd_ch1(1),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[2]_i_1__0_n_0\,
      Q => gmii_rxd_ch1(2),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[3]_i_1__0_n_0\,
      Q => gmii_rxd_ch1(3),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[4]_i_1__0_n_0\,
      Q => gmii_rxd_ch1(4),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[5]_i_1__0_n_0\,
      Q => gmii_rxd_ch1(5),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[6]_i_1__0_n_0\,
      Q => gmii_rxd_ch1(6),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[7]_i_1__0_n_0\,
      Q => gmii_rxd_ch1(7),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RX_CONFIG_REG[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      O => \RX_CONFIG_REG[15]_i_1__0_n_0\
    );
\RX_CONFIG_REG[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AEAA"
    )
        port map (
      I0 => C,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\,
      I3 => C_REG2,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => \RX_CONFIG_REG[7]_i_1__0_n_0\
    );
\RX_CONFIG_REG_NULL_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \RX_CONFIG_REG_NULL_i_2__0_n_0\,
      I1 => \RX_CONFIG_REG_NULL_i_3__0_n_0\,
      I2 => \RX_CONFIG_REG_NULL_i_4__0_n_0\,
      I3 => \^rx_config_valid\,
      I4 => RX_CONFIG_REG_NULL_reg_0,
      O => RX_CONFIG_REG_NULL_reg
    );
\RX_CONFIG_REG_NULL_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^sgmii_phy_status_reg\(12),
      I1 => \^sgmii_phy_status_reg\(13),
      I2 => \^sgmii_phy_status_reg\(10),
      I3 => \^sgmii_phy_status_reg\(11),
      I4 => \^sgmii_phy_status_reg\(15),
      I5 => \^sgmii_phy_status_reg\(14),
      O => \RX_CONFIG_REG_NULL_i_2__0_n_0\
    );
\RX_CONFIG_REG_NULL_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^sgmii_phy_status_reg\(1),
      I1 => \^sgmii_phy_status_reg\(0),
      I2 => \^sgmii_phy_status_reg\(3),
      I3 => \^sgmii_phy_status_reg\(2),
      O => \RX_CONFIG_REG_NULL_i_3__0_n_0\
    );
\RX_CONFIG_REG_NULL_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^sgmii_phy_status_reg\(6),
      I1 => \^sgmii_phy_status_reg\(7),
      I2 => \^sgmii_phy_status_reg\(4),
      I3 => \^sgmii_phy_status_reg\(5),
      I4 => \^sgmii_phy_status_reg\(9),
      I5 => \^sgmii_phy_status_reg\(8),
      O => \RX_CONFIG_REG_NULL_i_4__0_n_0\
    );
\RX_CONFIG_REG_REG[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rx_idle\,
      I1 => \out\,
      O => SR(0)
    );
\RX_CONFIG_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__0_n_0\,
      D => Q(0),
      Q => \^sgmii_phy_status_reg\(0),
      R => '0'
    );
\RX_CONFIG_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__0_n_0\,
      D => Q(2),
      Q => \^sgmii_phy_status_reg\(10),
      R => '0'
    );
\RX_CONFIG_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__0_n_0\,
      D => Q(3),
      Q => \^sgmii_phy_status_reg\(11),
      R => '0'
    );
\RX_CONFIG_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__0_n_0\,
      D => Q(4),
      Q => \^sgmii_phy_status_reg\(12),
      R => '0'
    );
\RX_CONFIG_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__0_n_0\,
      D => Q(5),
      Q => \^sgmii_phy_status_reg\(13),
      R => '0'
    );
\RX_CONFIG_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__0_n_0\,
      D => Q(6),
      Q => \^sgmii_phy_status_reg\(14),
      R => '0'
    );
\RX_CONFIG_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__0_n_0\,
      D => Q(7),
      Q => \^sgmii_phy_status_reg\(15),
      R => '0'
    );
\RX_CONFIG_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__0_n_0\,
      D => Q(1),
      Q => \^sgmii_phy_status_reg\(1),
      R => '0'
    );
\RX_CONFIG_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__0_n_0\,
      D => Q(2),
      Q => \^sgmii_phy_status_reg\(2),
      R => '0'
    );
\RX_CONFIG_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__0_n_0\,
      D => Q(3),
      Q => \^sgmii_phy_status_reg\(3),
      R => '0'
    );
\RX_CONFIG_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__0_n_0\,
      D => Q(4),
      Q => \^sgmii_phy_status_reg\(4),
      R => '0'
    );
\RX_CONFIG_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__0_n_0\,
      D => Q(5),
      Q => \^sgmii_phy_status_reg\(5),
      R => '0'
    );
\RX_CONFIG_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__0_n_0\,
      D => Q(6),
      Q => \^sgmii_phy_status_reg\(6),
      R => '0'
    );
\RX_CONFIG_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__0_n_0\,
      D => Q(7),
      Q => \^sgmii_phy_status_reg\(7),
      R => '0'
    );
\RX_CONFIG_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__0_n_0\,
      D => Q(0),
      Q => \^sgmii_phy_status_reg\(8),
      R => '0'
    );
\RX_CONFIG_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__0_n_0\,
      D => Q(1),
      Q => \^sgmii_phy_status_reg\(9),
      R => '0'
    );
\RX_CONFIG_VALID_INT_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000540000"
    )
        port map (
      I0 => \RX_CONFIG_VALID_INT_i_2__0_n_0\,
      I1 => C_HDR_REMOVED_REG,
      I2 => C_REG1,
      I3 => \^s2\,
      I4 => RXSYNC_STATUS,
      I5 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => RX_CONFIG_VALID_INT0
    );
\RX_CONFIG_VALID_INT_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CGBAD,
      I1 => RXCHARISK_REG1,
      O => \RX_CONFIG_VALID_INT_i_2__0_n_0\
    );
RX_CONFIG_VALID_INT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RX_CONFIG_VALID_INT0,
      Q => \^rx_config_valid\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RX_CONFIG_VALID_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \^rx_config_valid\,
      Q => \RX_CONFIG_VALID_REG_reg_n_0_[0]\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RX_CONFIG_VALID_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RX_CONFIG_VALID_REG_reg_n_0_[0]\,
      Q => p_0_in2_in,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RX_CONFIG_VALID_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_0_in2_in,
      Q => p_1_in,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RX_CONFIG_VALID_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_1_in,
      Q => \RX_CONFIG_VALID_REG_reg_n_0_[3]\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RX_DATA_ERROR_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF0FFFEFFF0"
    )
        port map (
      I0 => CGBAD_REG3,
      I1 => ILLEGAL_K_REG2,
      I2 => \RX_DATA_ERROR_i_2__0_n_0\,
      I3 => \RX_DATA_ERROR_i_3__0_n_0\,
      I4 => RECEIVE,
      I5 => \^rx_idle\,
      O => RX_DATA_ERROR0
    );
\RX_DATA_ERROR_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000FFBA0000"
    )
        port map (
      I0 => C_REG1,
      I1 => T_REG1,
      I2 => R,
      I3 => \^k28p5_reg1\,
      I4 => RECEIVE,
      I5 => R_REG1,
      O => \RX_DATA_ERROR_i_2__0_n_0\
    );
\RX_DATA_ERROR_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808088808880888"
    )
        port map (
      I0 => T_REG2,
      I1 => RECEIVE,
      I2 => R_REG1,
      I3 => R,
      I4 => \^k28p5_reg1\,
      I5 => RXEVEN0_out,
      O => \RX_DATA_ERROR_i_3__0_n_0\
    );
RX_DATA_ERROR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RX_DATA_ERROR0,
      Q => RX_DATA_ERROR,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\RX_DV_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000000"
    )
        port map (
      I0 => SOP_REG3,
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(0),
      I2 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1),
      I3 => XMIT_DATA_INT_reg,
      I4 => \RX_DV_i_2__0_n_0\,
      I5 => \^gmii_rx_dv_ch1\,
      O => \RX_DV_i_1__0_n_0\
    );
\RX_DV_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF1F1F1F"
    )
        port map (
      I0 => RECEIVE,
      I1 => RXSYNC_STATUS,
      I2 => XMIT_DATA,
      I3 => \RX_ER_i_3__0_n_0\,
      I4 => SOP_REG3,
      I5 => EOP_REG1,
      O => \RX_DV_i_2__0_n_0\
    );
RX_DV_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \RX_DV_i_1__0_n_0\,
      Q => \^gmii_rx_dv_ch1\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RX_ER_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F0E00000000000"
    )
        port map (
      I0 => \RX_ER_i_2__0_n_0\,
      I1 => RX_DATA_ERROR,
      I2 => XMIT_DATA,
      I3 => RXSYNC_STATUS,
      I4 => RECEIVE,
      I5 => \RX_ER_i_3__0_n_0\,
      O => RX_ER0
    );
\RX_ER_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => EXTEND_REG1,
      I1 => FALSE_CARRIER_REG3,
      O => \RX_ER_i_2__0_n_0\
    );
\RX_ER_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(0),
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1),
      O => \RX_ER_i_3__0_n_0\
    );
RX_ER_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_ER0,
      Q => gmii_rx_er_ch1,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RX_INVALID_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAFFFFFEAAFEAA"
    )
        port map (
      I0 => FROM_RX_CX,
      I1 => FROM_IDLE_D,
      I2 => FROM_RX_K,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\,
      I4 => \^k28p5_reg1\,
      I5 => \^rx_invalid\,
      O => \RX_INVALID_i_1__0_n_0\
    );
RX_INVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RX_INVALID_i_1__0_n_0\,
      Q => \^rx_invalid\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\RX_RUDI_INVALID_REG_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^rx_invalid\,
      I1 => RXSYNC_STATUS,
      I2 => \out\,
      O => RX_RUDI_INVALID_REG_reg
    );
R_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => R,
      Q => R_REG1,
      R => '0'
    );
\R_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \R_i_2__0_n_0\,
      I1 => Q(3),
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I3 => Q(7),
      I4 => Q(0),
      I5 => \R_i_3__0_n_0\,
      O => K23p7
    );
\R_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(1),
      I1 => Q(6),
      O => \R_i_2__0_n_0\
    );
\R_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(5),
      O => \R_i_3__0_n_0\
    );
R_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K23p7,
      Q => R,
      R => '0'
    );
SOP_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP,
      Q => SOP_REG1,
      R => '0'
    );
SOP_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP_REG1,
      Q => SOP_REG2,
      R => '0'
    );
SOP_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP_REG2,
      Q => SOP_REG3,
      R => '0'
    );
\SOP_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => EXTEND,
      I1 => \^rx_idle\,
      I2 => S_0,
      I3 => WAIT_FOR_K,
      I4 => XMIT_DATA_INT_reg,
      O => SOP0
    );
SOP_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP0,
      Q => SOP,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
SYNC_STATUS_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => '1',
      Q => SYNC_STATUS_REG,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\S_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(2),
      I3 => \S_i_2__0_n_0\,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I5 => Q(3),
      O => S0
    );
\S_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => D,
      I1 => p_0_in,
      I2 => Q(0),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(1),
      O => \S_i_2__0_n_0\
    );
S_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => S0,
      Q => S_0,
      R => '0'
    );
T_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => T,
      Q => T_REG1,
      R => '0'
    );
T_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => T_REG1,
      Q => T_REG2,
      R => '0'
    );
\T_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \T_i_2__0_n_0\,
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(7),
      I4 => Q(0),
      I5 => \R_i_3__0_n_0\,
      O => K29p7
    );
\T_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => \T_i_2__0_n_0\
    );
T_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K29p7,
      Q => T,
      R => '0'
    );
\WAIT_FOR_K_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F0F"
    )
        port map (
      I0 => \^k28p5_reg1\,
      I1 => RXEVEN0_out,
      I2 => SYNC_STATUS_REG,
      I3 => WAIT_FOR_K,
      O => \WAIT_FOR_K_i_1__0_n_0\
    );
WAIT_FOR_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \WAIT_FOR_K_i_1__0_n_0\,
      Q => WAIT_FOR_K,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sgmii_phy_status_reg\(13),
      I1 => \RX_CONFIG_SNAPSHOT_reg[13]\(1),
      I2 => \^sgmii_phy_status_reg\(12),
      I3 => \RX_CONFIG_SNAPSHOT_reg[13]\(0),
      O => CONSISTENCY_MATCH_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_RX_156 is
  port (
    K28p5_REG1 : out STD_LOGIC;
    RX_IDLE : out STD_LOGIC;
    S2 : out STD_LOGIC;
    gmii_rx_er_ch0 : out STD_LOGIC;
    RX_CONFIG_VALID : out STD_LOGIC;
    status_vector_ch0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gmii_rx_dv_ch0 : out STD_LOGIC;
    RX_INVALID : out STD_LOGIC;
    RECEIVED_IDLE_reg : out STD_LOGIC;
    RX_CONFIG_REG_NULL_reg : out STD_LOGIC;
    RX_RUDI_INVALID_REG_reg : out STD_LOGIC;
    I_reg_0 : out STD_LOGIC;
    I_reg_1 : out STD_LOGIC;
    ACKNOWLEDGE_MATCH_3 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    BASEX_REMOTE_FAULT_RSLVD : out STD_LOGIC_VECTOR ( 0 to 0 );
    SGMII_PHY_STATUS_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    CONSISTENCY_MATCH_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_rxd_ch0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk : in STD_LOGIC;
    \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\ : in STD_LOGIC;
    I0 : in STD_LOGIC;
    \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\ : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ : in STD_LOGIC;
    RXEVEN0_out : in STD_LOGIC;
    EVEN_reg : in STD_LOGIC;
    \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    XMIT_DATA_INT_reg : in STD_LOGIC;
    \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\ : in STD_LOGIC;
    RECEIVED_IDLE : in STD_LOGIC;
    RX_CONFIG_REG_NULL_reg_0 : in STD_LOGIC;
    RXSYNC_STATUS : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    D_0 : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    MASK_RUDI_BUFERR : in STD_LOGIC;
    \RX_CONFIG_REG_REG_reg[13]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RX_CONFIG_SNAPSHOT_reg[13]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\ : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_RX_156 : entity is "RX";
end qsgmii_1218_RX_156;

architecture STRUCTURE of qsgmii_1218_RX_156 is
  signal C : STD_LOGIC;
  signal C0 : STD_LOGIC;
  signal CGBAD : STD_LOGIC;
  signal CGBAD_REG1 : STD_LOGIC;
  signal CGBAD_REG2 : STD_LOGIC;
  signal CGBAD_REG3 : STD_LOGIC;
  signal C_HDR_REMOVED : STD_LOGIC;
  signal C_HDR_REMOVED_REG : STD_LOGIC;
  signal C_REG1 : STD_LOGIC;
  signal C_REG2 : STD_LOGIC;
  signal C_REG3 : STD_LOGIC;
  signal C_i_2_n_0 : STD_LOGIC;
  signal D0p0 : STD_LOGIC;
  signal D0p0_REG : STD_LOGIC;
  signal D0p0_REG_i_2_n_0 : STD_LOGIC;
  signal D0p0_REG_i_3_n_0 : STD_LOGIC;
  signal EOP : STD_LOGIC;
  signal EOP0 : STD_LOGIC;
  signal EOP_REG1 : STD_LOGIC;
  signal EOP_REG10 : STD_LOGIC;
  signal EOP_i_2_n_0 : STD_LOGIC;
  signal EXTEND : STD_LOGIC;
  signal EXTEND_ERR : STD_LOGIC;
  signal EXTEND_ERR0 : STD_LOGIC;
  signal EXTEND_REG1 : STD_LOGIC;
  signal EXTEND_REG2 : STD_LOGIC;
  signal EXTEND_REG3 : STD_LOGIC;
  signal EXTEND_i_1_n_0 : STD_LOGIC;
  signal EXT_ILLEGAL_K : STD_LOGIC;
  signal EXT_ILLEGAL_K0 : STD_LOGIC;
  signal EXT_ILLEGAL_K_REG1 : STD_LOGIC;
  signal EXT_ILLEGAL_K_REG2 : STD_LOGIC;
  signal FALSE_CARRIER : STD_LOGIC;
  signal FALSE_CARRIER0 : STD_LOGIC;
  signal FALSE_CARRIER_REG1 : STD_LOGIC;
  signal FALSE_CARRIER_REG2 : STD_LOGIC;
  signal FALSE_CARRIER_REG3 : STD_LOGIC;
  signal FALSE_CARRIER_i_1_n_0 : STD_LOGIC;
  signal FALSE_CARRIER_i_3_n_0 : STD_LOGIC;
  signal FALSE_DATA : STD_LOGIC;
  signal FALSE_DATA0 : STD_LOGIC;
  signal FALSE_DATA_i_10_n_0 : STD_LOGIC;
  signal FALSE_DATA_i_2_n_0 : STD_LOGIC;
  signal FALSE_DATA_i_3_n_0 : STD_LOGIC;
  signal FALSE_DATA_i_4_n_0 : STD_LOGIC;
  signal FALSE_DATA_i_5_n_0 : STD_LOGIC;
  signal FALSE_DATA_i_6_n_0 : STD_LOGIC;
  signal FALSE_DATA_i_7_n_0 : STD_LOGIC;
  signal FALSE_DATA_i_8_n_0 : STD_LOGIC;
  signal FALSE_DATA_i_9_n_0 : STD_LOGIC;
  signal FALSE_K : STD_LOGIC;
  signal FALSE_K0 : STD_LOGIC;
  signal FALSE_K_i_2_n_0 : STD_LOGIC;
  signal FALSE_NIT : STD_LOGIC;
  signal FALSE_NIT0 : STD_LOGIC;
  signal FALSE_NIT_i_2_n_0 : STD_LOGIC;
  signal FALSE_NIT_i_3_n_0 : STD_LOGIC;
  signal FALSE_NIT_i_4_n_0 : STD_LOGIC;
  signal FROM_IDLE_D : STD_LOGIC;
  signal FROM_IDLE_D0 : STD_LOGIC;
  signal FROM_RX_CX : STD_LOGIC;
  signal FROM_RX_CX0 : STD_LOGIC;
  signal FROM_RX_K : STD_LOGIC;
  signal FROM_RX_K0 : STD_LOGIC;
  signal I : STD_LOGIC;
  signal \IDLE_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \IDLE_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal ILLEGAL_K : STD_LOGIC;
  signal ILLEGAL_K0 : STD_LOGIC;
  signal ILLEGAL_K_REG1 : STD_LOGIC;
  signal ILLEGAL_K_REG2 : STD_LOGIC;
  signal K23p7 : STD_LOGIC;
  signal K28p5 : STD_LOGIC;
  signal \^k28p5_reg1\ : STD_LOGIC;
  signal K28p5_REG1_i_2_n_0 : STD_LOGIC;
  signal K28p5_REG2 : STD_LOGIC;
  signal K29p7 : STD_LOGIC;
  signal R : STD_LOGIC;
  signal RECEIVE : STD_LOGIC;
  signal RECEIVE_i_1_n_0 : STD_LOGIC;
  signal \RUDI_C0__0\ : STD_LOGIC;
  signal RUDI_I0 : STD_LOGIC;
  signal RXCHARISK_REG1 : STD_LOGIC;
  signal RXDATA_REG5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \RXD[0]_i_1_n_0\ : STD_LOGIC;
  signal \RXD[1]_i_1_n_0\ : STD_LOGIC;
  signal \RXD[2]_i_1_n_0\ : STD_LOGIC;
  signal \RXD[3]_i_1_n_0\ : STD_LOGIC;
  signal \RXD[4]_i_1_n_0\ : STD_LOGIC;
  signal \RXD[5]_i_1_n_0\ : STD_LOGIC;
  signal \RXD[6]_i_1_n_0\ : STD_LOGIC;
  signal \RXD[7]_i_1_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG[15]_i_1_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG[7]_i_1_n_0\ : STD_LOGIC;
  signal RX_CONFIG_REG_NULL_i_2_n_0 : STD_LOGIC;
  signal RX_CONFIG_REG_NULL_i_3_n_0 : STD_LOGIC;
  signal RX_CONFIG_REG_NULL_i_4_n_0 : STD_LOGIC;
  signal \^rx_config_valid\ : STD_LOGIC;
  signal RX_CONFIG_VALID_INT0 : STD_LOGIC;
  signal RX_CONFIG_VALID_INT_i_2_n_0 : STD_LOGIC;
  signal \RX_CONFIG_VALID_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_CONFIG_VALID_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal RX_DATA_ERROR : STD_LOGIC;
  signal RX_DATA_ERROR0 : STD_LOGIC;
  signal RX_DATA_ERROR_i_2_n_0 : STD_LOGIC;
  signal RX_DATA_ERROR_i_3_n_0 : STD_LOGIC;
  signal RX_DV_i_1_n_0 : STD_LOGIC;
  signal RX_DV_i_2_n_0 : STD_LOGIC;
  signal RX_ER0 : STD_LOGIC;
  signal RX_ER_i_2_n_0 : STD_LOGIC;
  signal RX_ER_i_3_n_0 : STD_LOGIC;
  signal \^rx_idle\ : STD_LOGIC;
  signal \^rx_invalid\ : STD_LOGIC;
  signal RX_INVALID_i_1_n_0 : STD_LOGIC;
  signal R_REG1 : STD_LOGIC;
  signal R_i_2_n_0 : STD_LOGIC;
  signal R_i_3_n_0 : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal \^s2\ : STD_LOGIC;
  signal \^sgmii_phy_status_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal SOP : STD_LOGIC;
  signal SOP0 : STD_LOGIC;
  signal SOP_REG1 : STD_LOGIC;
  signal SOP_REG2 : STD_LOGIC;
  signal SOP_REG3 : STD_LOGIC;
  signal SYNC_STATUS_REG : STD_LOGIC;
  signal S_0 : STD_LOGIC;
  signal S_i_2_n_0 : STD_LOGIC;
  signal T : STD_LOGIC;
  signal T_REG1 : STD_LOGIC;
  signal T_REG2 : STD_LOGIC;
  signal T_i_2_n_0 : STD_LOGIC;
  signal WAIT_FOR_K : STD_LOGIC;
  signal WAIT_FOR_K_i_1_n_0 : STD_LOGIC;
  signal \^gmii_rx_dv_ch0\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ACKNOWLEDGE_MATCH_3_i_2 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of C_i_2 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of D0p0_REG_i_2 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of D0p0_REG_i_3 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of FALSE_CARRIER_i_3 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of FALSE_DATA_i_4 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of FALSE_DATA_i_7 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of FALSE_DATA_i_9 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of FALSE_K_i_1 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of FROM_IDLE_D_i_1 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of ILLEGAL_K_i_1 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of I_i_2 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of K28p5_REG1_i_1 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of K28p5_REG1_i_2 : label is "soft_lutpair37";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \RXDATA_REG5_reg[0]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name : string;
  attribute srl_name of \RXDATA_REG5_reg[0]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[1]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[1]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[2]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[2]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[3]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[3]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[3]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[4]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[4]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[4]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[5]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[5]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[5]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[6]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[6]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[6]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[7]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[7]_srl5\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[7]_srl5 ";
  attribute SOFT_HLUTNM of \RXD[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \RXD[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \RXD[3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \RXD[4]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \RXD[5]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \RXD[6]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \RXD[7]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \RX_CONFIG_REG_REG[15]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of RX_CONFIG_VALID_INT_i_2 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of RX_ER_i_2 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of RX_RUDI_INVALID_REG_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of R_i_2 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of R_i_3 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of T_i_2 : label is "soft_lutpair50";
begin
  K28p5_REG1 <= \^k28p5_reg1\;
  RX_CONFIG_VALID <= \^rx_config_valid\;
  RX_IDLE <= \^rx_idle\;
  RX_INVALID <= \^rx_invalid\;
  S2 <= \^s2\;
  SGMII_PHY_STATUS_reg(15 downto 0) <= \^sgmii_phy_status_reg\(15 downto 0);
  gmii_rx_dv_ch0 <= \^gmii_rx_dv_ch0\;
ACKNOWLEDGE_MATCH_3_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \out\,
      I1 => \^rx_idle\,
      I2 => MASK_RUDI_BUFERR,
      O => ACKNOWLEDGE_MATCH_3
    );
\BASEX_REMOTE_FAULT[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sgmii_phy_status_reg\(15),
      O => BASEX_REMOTE_FAULT_RSLVD(0)
    );
CGBAD_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CGBAD,
      Q => CGBAD_REG1,
      R => '0'
    );
CGBAD_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CGBAD_REG1,
      Q => CGBAD_REG2,
      R => '0'
    );
CGBAD_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CGBAD_REG2,
      Q => CGBAD_REG3,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
CGBAD_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => D_0,
      I1 => p_0_in,
      O => \^s2\
    );
CGBAD_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \^s2\,
      Q => CGBAD,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\CONFIG_REG_MATCH_COMB2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sgmii_phy_status_reg\(13),
      I1 => \RX_CONFIG_REG_REG_reg[13]\(1),
      I2 => \^sgmii_phy_status_reg\(12),
      I3 => \RX_CONFIG_REG_REG_reg[13]\(0),
      O => S(0)
    );
C_HDR_REMOVED_REG_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\,
      I2 => C_REG2,
      O => C_HDR_REMOVED
    );
C_HDR_REMOVED_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C_HDR_REMOVED,
      Q => C_HDR_REMOVED_REG,
      R => '0'
    );
C_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C,
      Q => C_REG1,
      R => '0'
    );
C_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C_REG1,
      Q => C_REG2,
      R => '0'
    );
C_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C_REG2,
      Q => C_REG3,
      R => '0'
    );
C_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050000030"
    )
        port map (
      I0 => K28p5_REG1_i_2_n_0,
      I1 => C_i_2_n_0,
      I2 => \^k28p5_reg1\,
      I3 => Q(0),
      I4 => Q(7),
      I5 => D0p0_REG_i_2_n_0,
      O => C0
    );
C_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(6),
      I4 => Q(1),
      O => C_i_2_n_0
    );
C_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C0,
      Q => C,
      R => '0'
    );
D0p0_REG_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => D0p0_REG_i_2_n_0,
      I1 => Q(7),
      I2 => Q(0),
      I3 => Q(6),
      I4 => Q(1),
      I5 => D0p0_REG_i_3_n_0,
      O => D0p0
    );
D0p0_REG_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(3),
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => D0p0_REG_i_2_n_0
    );
D0p0_REG_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(2),
      O => D0p0_REG_i_3_n_0
    );
D0p0_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => D0p0,
      Q => D0p0_REG,
      R => '0'
    );
EOP_REG1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => EXTEND_REG1,
      I1 => EXTEND,
      I2 => EOP,
      O => EOP_REG10
    );
EOP_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EOP_REG10,
      Q => EOP_REG1,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
EOP_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8000000"
    )
        port map (
      I0 => RXEVEN0_out,
      I1 => \^k28p5_reg1\,
      I2 => R,
      I3 => R_REG1,
      I4 => T_REG2,
      I5 => EOP_i_2_n_0,
      O => EOP0
    );
EOP_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \^k28p5_reg1\,
      I1 => \^rx_idle\,
      I2 => D0p0_REG,
      I3 => C_REG1,
      I4 => RXEVEN0_out,
      O => EOP_i_2_n_0
    );
EOP_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EOP0,
      Q => EOP,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
EXTEND_ERR_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => EXTEND_REG3,
      I1 => CGBAD_REG3,
      I2 => EXT_ILLEGAL_K_REG2,
      O => EXTEND_ERR0
    );
EXTEND_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND_ERR0,
      Q => EXTEND_ERR,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
EXTEND_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND,
      Q => EXTEND_REG1,
      R => '0'
    );
EXTEND_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND_REG1,
      Q => EXTEND_REG2,
      R => '0'
    );
EXTEND_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND_REG2,
      Q => EXTEND_REG3,
      R => '0'
    );
EXTEND_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2222222F0000000"
    )
        port map (
      I0 => EVEN_reg,
      I1 => S_0,
      I2 => RECEIVE,
      I3 => R,
      I4 => R_REG1,
      I5 => EXTEND,
      O => EXTEND_i_1_n_0
    );
EXTEND_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND_i_1_n_0,
      Q => EXTEND,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
EXT_ILLEGAL_K_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXT_ILLEGAL_K,
      Q => EXT_ILLEGAL_K_REG1,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
EXT_ILLEGAL_K_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXT_ILLEGAL_K_REG1,
      Q => EXT_ILLEGAL_K_REG2,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
EXT_ILLEGAL_K_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000444"
    )
        port map (
      I0 => S_0,
      I1 => EXTEND_REG1,
      I2 => RXEVEN0_out,
      I3 => \^k28p5_reg1\,
      I4 => R,
      O => EXT_ILLEGAL_K0
    );
EXT_ILLEGAL_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXT_ILLEGAL_K0,
      Q => EXT_ILLEGAL_K,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
FALSE_CARRIER_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_CARRIER,
      Q => FALSE_CARRIER_REG1,
      R => '0'
    );
FALSE_CARRIER_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_CARRIER_REG1,
      Q => FALSE_CARRIER_REG2,
      R => '0'
    );
FALSE_CARRIER_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_CARRIER_REG2,
      Q => FALSE_CARRIER_REG3,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
FALSE_CARRIER_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => FALSE_CARRIER0,
      I1 => \^k28p5_reg1\,
      I2 => RXEVEN0_out,
      I3 => FALSE_CARRIER,
      O => FALSE_CARRIER_i_1_n_0
    );
FALSE_CARRIER_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => FALSE_CARRIER_i_3_n_0,
      I1 => \^k28p5_reg1\,
      I2 => S_0,
      I3 => \^rx_idle\,
      I4 => XMIT_DATA_INT_reg,
      O => FALSE_CARRIER0
    );
FALSE_CARRIER_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => FALSE_DATA,
      I1 => FALSE_K,
      I2 => FALSE_NIT,
      O => FALSE_CARRIER_i_3_n_0
    );
FALSE_CARRIER_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_CARRIER_i_1_n_0,
      Q => FALSE_CARRIER,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
FALSE_DATA_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFFFFFAAFFEA"
    )
        port map (
      I0 => FALSE_DATA_i_2_n_0,
      I1 => FALSE_DATA_i_3_n_0,
      I2 => Q(5),
      I3 => FALSE_DATA_i_4_n_0,
      I4 => D_0,
      I5 => FALSE_DATA_i_5_n_0,
      O => FALSE_DATA0
    );
FALSE_DATA_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => FALSE_DATA_i_10_n_0
    );
FALSE_DATA_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0A0B0A"
    )
        port map (
      I0 => FALSE_DATA_i_6_n_0,
      I1 => C_i_2_n_0,
      I2 => D_0,
      I3 => Q(0),
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I5 => Q(7),
      O => FALSE_DATA_i_2_n_0
    );
FALSE_DATA_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => D0p0_REG_i_2_n_0,
      I1 => FALSE_DATA_i_7_n_0,
      I2 => Q(4),
      I3 => Q(6),
      I4 => Q(1),
      I5 => Q(2),
      O => FALSE_DATA_i_3_n_0
    );
FALSE_DATA_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => Q(7),
      I1 => Q(0),
      I2 => D_0,
      I3 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I4 => K28p5_REG1_i_2_n_0,
      O => FALSE_DATA_i_4_n_0
    );
FALSE_DATA_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => FALSE_DATA_i_8_n_0,
      I1 => FALSE_DATA_i_9_n_0,
      I2 => Q(5),
      I3 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I4 => Q(2),
      I5 => Q(3),
      O => FALSE_DATA_i_5_n_0
    );
FALSE_DATA_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => R_i_2_n_0,
      I1 => FALSE_DATA_i_10_n_0,
      I2 => D0p0_REG_i_2_n_0,
      I3 => Q(0),
      I4 => Q(5),
      I5 => Q(7),
      O => FALSE_DATA_i_6_n_0
    );
FALSE_DATA_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => Q(7),
      O => FALSE_DATA_i_7_n_0
    );
FALSE_DATA_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(6),
      O => FALSE_DATA_i_8_n_0
    );
FALSE_DATA_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(7),
      I1 => Q(0),
      O => FALSE_DATA_i_9_n_0
    );
FALSE_DATA_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_DATA0,
      Q => FALSE_DATA,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
FALSE_K_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000082"
    )
        port map (
      I0 => FALSE_K_i_2_n_0,
      I1 => Q(5),
      I2 => Q(6),
      I3 => D_0,
      I4 => Q(1),
      O => FALSE_K0
    );
FALSE_K_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(7),
      I3 => Q(0),
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I5 => Q(3),
      O => FALSE_K_i_2_n_0
    );
FALSE_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_K0,
      Q => FALSE_K,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
FALSE_NIT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000000AC000000A"
    )
        port map (
      I0 => FALSE_NIT_i_2_n_0,
      I1 => FALSE_NIT_i_3_n_0,
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(5),
      I5 => FALSE_NIT_i_4_n_0,
      O => FALSE_NIT0
    );
FALSE_NIT_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => D0p0_REG_i_2_n_0,
      I1 => Q(0),
      I2 => Q(7),
      I3 => D_0,
      I4 => Q(1),
      I5 => Q(6),
      O => FALSE_NIT_i_2_n_0
    );
FALSE_NIT_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(6),
      I2 => T_i_2_n_0,
      I3 => D_0,
      I4 => Q(0),
      I5 => Q(7),
      O => FALSE_NIT_i_3_n_0
    );
FALSE_NIT_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000028000000"
    )
        port map (
      I0 => T_i_2_n_0,
      I1 => Q(0),
      I2 => Q(7),
      I3 => D_0,
      I4 => Q(6),
      I5 => Q(1),
      O => FALSE_NIT_i_4_n_0
    );
FALSE_NIT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_NIT0,
      Q => FALSE_NIT,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
FROM_IDLE_D_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => WAIT_FOR_K,
      I1 => \^rx_idle\,
      I2 => \^k28p5_reg1\,
      I3 => XMIT_DATA,
      O => FROM_IDLE_D0
    );
FROM_IDLE_D_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FROM_IDLE_D0,
      Q => FROM_IDLE_D,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
FROM_RX_CX_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC0FAFAEAC0"
    )
        port map (
      I0 => C_REG2,
      I1 => EVEN_reg,
      I2 => C_REG3,
      I3 => RXCHARISK_REG1,
      I4 => CGBAD,
      I5 => C_REG1,
      O => FROM_RX_CX0
    );
FROM_RX_CX_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FROM_RX_CX0,
      Q => FROM_RX_CX,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
FROM_RX_K_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => K28p5_REG2,
      I1 => CGBAD,
      I2 => RXCHARISK_REG1,
      I3 => XMIT_DATA,
      O => FROM_RX_K0
    );
FROM_RX_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FROM_RX_K0,
      Q => FROM_RX_K,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\IDLE_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \^rx_idle\,
      Q => \IDLE_REG_reg_n_0_[0]\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\IDLE_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IDLE_REG_reg_n_0_[0]\,
      Q => p_0_in1_in,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\IDLE_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_0_in1_in,
      Q => \IDLE_REG_reg_n_0_[2]\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
ILLEGAL_K_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => ILLEGAL_K,
      Q => ILLEGAL_K_REG1,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
ILLEGAL_K_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => ILLEGAL_K_REG1,
      Q => ILLEGAL_K_REG2,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
ILLEGAL_K_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => R,
      I1 => T,
      I2 => \^k28p5_reg1\,
      I3 => RXCHARISK_REG1,
      O => ILLEGAL_K0
    );
ILLEGAL_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => ILLEGAL_K0,
      Q => ILLEGAL_K,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
I_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => I,
      Q => \^rx_idle\,
      R => '0'
    );
I_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => RXEVEN0_out,
      I1 => \^rx_idle\,
      I2 => FALSE_NIT,
      I3 => FALSE_K,
      I4 => FALSE_DATA,
      O => I_reg_1
    );
I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFFFFFFAAAA"
    )
        port map (
      I0 => C_i_2_n_0,
      I1 => R_i_3_n_0,
      I2 => Q(1),
      I3 => Q(6),
      I4 => Q(7),
      I5 => Q(0),
      O => I_reg_0
    );
I_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => I0,
      Q => I,
      R => '0'
    );
K28p5_REG1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(0),
      I2 => Q(3),
      I3 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I4 => K28p5_REG1_i_2_n_0,
      O => K28p5
    );
K28p5_REG1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => Q(6),
      I1 => Q(1),
      I2 => Q(5),
      I3 => Q(2),
      I4 => Q(4),
      O => K28p5_REG1_i_2_n_0
    );
K28p5_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K28p5,
      Q => \^k28p5_reg1\,
      R => '0'
    );
K28p5_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \^k28p5_reg1\,
      Q => K28p5_REG2,
      R => '0'
    );
RECEIVED_IDLE_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \^rx_config_valid\,
      I1 => \^rx_idle\,
      I2 => RECEIVED_IDLE,
      O => RECEIVED_IDLE_reg
    );
RECEIVE_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => SOP_REG2,
      I1 => EOP,
      I2 => RECEIVE,
      O => RECEIVE_i_1_n_0
    );
RECEIVE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RECEIVE_i_1_n_0,
      Q => RECEIVE,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
RUDI_C0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => \RX_CONFIG_VALID_REG_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => \RX_CONFIG_VALID_REG_reg_n_0_[0]\,
      O => \RUDI_C0__0\
    );
RUDI_C_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RUDI_C0__0\,
      Q => status_vector_ch0(0),
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
RUDI_I_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \IDLE_REG_reg_n_0_[2]\,
      I1 => p_0_in1_in,
      O => RUDI_I0
    );
RUDI_I_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RUDI_I0,
      Q => status_vector_ch0(1),
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
RXCHARISK_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      Q => RXCHARISK_REG1,
      R => '0'
    );
\RXDATA_REG5_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(0),
      Q => RXDATA_REG5(0)
    );
\RXDATA_REG5_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(1),
      Q => RXDATA_REG5(1)
    );
\RXDATA_REG5_reg[2]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(2),
      Q => RXDATA_REG5(2)
    );
\RXDATA_REG5_reg[3]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(3),
      Q => RXDATA_REG5(3)
    );
\RXDATA_REG5_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(4),
      Q => RXDATA_REG5(4)
    );
\RXDATA_REG5_reg[5]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(5),
      Q => RXDATA_REG5(5)
    );
\RXDATA_REG5_reg[6]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(6),
      Q => RXDATA_REG5(6)
    );
\RXDATA_REG5_reg[7]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(7),
      Q => RXDATA_REG5(7)
    );
\RXD[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAE"
    )
        port map (
      I0 => SOP_REG3,
      I1 => EXTEND_REG1,
      I2 => FALSE_CARRIER_REG3,
      I3 => RXDATA_REG5(0),
      O => \RXD[0]_i_1_n_0\
    );
\RXD[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3332"
    )
        port map (
      I0 => RXDATA_REG5(1),
      I1 => SOP_REG3,
      I2 => EXTEND_REG1,
      I3 => FALSE_CARRIER_REG3,
      O => \RXD[1]_i_1_n_0\
    );
\RXD[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => SOP_REG3,
      I1 => EXTEND_REG1,
      I2 => FALSE_CARRIER_REG3,
      I3 => RXDATA_REG5(2),
      O => \RXD[2]_i_1_n_0\
    );
\RXD[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3332"
    )
        port map (
      I0 => RXDATA_REG5(3),
      I1 => SOP_REG3,
      I2 => EXTEND_REG1,
      I3 => FALSE_CARRIER_REG3,
      O => \RXD[3]_i_1_n_0\
    );
\RXD[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => SOP_REG3,
      I1 => RXDATA_REG5(4),
      I2 => EXTEND_ERR,
      I3 => EXTEND_REG1,
      I4 => FALSE_CARRIER_REG3,
      O => \RXD[4]_i_1_n_0\
    );
\RXD[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => RXDATA_REG5(5),
      I1 => SOP_REG3,
      I2 => EXTEND_REG1,
      I3 => FALSE_CARRIER_REG3,
      O => \RXD[5]_i_1_n_0\
    );
\RXD[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => EXTEND_REG1,
      I1 => FALSE_CARRIER_REG3,
      I2 => RXDATA_REG5(6),
      I3 => SOP_REG3,
      O => \RXD[6]_i_1_n_0\
    );
\RXD[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => RXDATA_REG5(7),
      I1 => SOP_REG3,
      I2 => EXTEND_REG1,
      I3 => FALSE_CARRIER_REG3,
      O => \RXD[7]_i_1_n_0\
    );
\RXD_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[0]_i_1_n_0\,
      Q => gmii_rxd_ch0(0),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[1]_i_1_n_0\,
      Q => gmii_rxd_ch0(1),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[2]_i_1_n_0\,
      Q => gmii_rxd_ch0(2),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[3]_i_1_n_0\,
      Q => gmii_rxd_ch0(3),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[4]_i_1_n_0\,
      Q => gmii_rxd_ch0(4),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[5]_i_1_n_0\,
      Q => gmii_rxd_ch0(5),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[6]_i_1_n_0\,
      Q => gmii_rxd_ch0(6),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RXD_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[7]_i_1_n_0\,
      Q => gmii_rxd_ch0(7),
      R => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1)
    );
\RX_CONFIG_REG[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      O => \RX_CONFIG_REG[15]_i_1_n_0\
    );
\RX_CONFIG_REG[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AEAA"
    )
        port map (
      I0 => C,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\,
      I3 => C_REG2,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => \RX_CONFIG_REG[7]_i_1_n_0\
    );
RX_CONFIG_REG_NULL_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => RX_CONFIG_REG_NULL_i_2_n_0,
      I1 => RX_CONFIG_REG_NULL_i_3_n_0,
      I2 => RX_CONFIG_REG_NULL_i_4_n_0,
      I3 => \^rx_config_valid\,
      I4 => RX_CONFIG_REG_NULL_reg_0,
      O => RX_CONFIG_REG_NULL_reg
    );
RX_CONFIG_REG_NULL_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^sgmii_phy_status_reg\(12),
      I1 => \^sgmii_phy_status_reg\(13),
      I2 => \^sgmii_phy_status_reg\(10),
      I3 => \^sgmii_phy_status_reg\(11),
      I4 => \^sgmii_phy_status_reg\(15),
      I5 => \^sgmii_phy_status_reg\(14),
      O => RX_CONFIG_REG_NULL_i_2_n_0
    );
RX_CONFIG_REG_NULL_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^sgmii_phy_status_reg\(1),
      I1 => \^sgmii_phy_status_reg\(0),
      I2 => \^sgmii_phy_status_reg\(3),
      I3 => \^sgmii_phy_status_reg\(2),
      O => RX_CONFIG_REG_NULL_i_3_n_0
    );
RX_CONFIG_REG_NULL_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^sgmii_phy_status_reg\(6),
      I1 => \^sgmii_phy_status_reg\(7),
      I2 => \^sgmii_phy_status_reg\(4),
      I3 => \^sgmii_phy_status_reg\(5),
      I4 => \^sgmii_phy_status_reg\(9),
      I5 => \^sgmii_phy_status_reg\(8),
      O => RX_CONFIG_REG_NULL_i_4_n_0
    );
\RX_CONFIG_REG_REG[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rx_idle\,
      I1 => \out\,
      O => SR(0)
    );
\RX_CONFIG_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1_n_0\,
      D => Q(0),
      Q => \^sgmii_phy_status_reg\(0),
      R => '0'
    );
\RX_CONFIG_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1_n_0\,
      D => Q(2),
      Q => \^sgmii_phy_status_reg\(10),
      R => '0'
    );
\RX_CONFIG_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1_n_0\,
      D => Q(3),
      Q => \^sgmii_phy_status_reg\(11),
      R => '0'
    );
\RX_CONFIG_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1_n_0\,
      D => Q(4),
      Q => \^sgmii_phy_status_reg\(12),
      R => '0'
    );
\RX_CONFIG_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1_n_0\,
      D => Q(5),
      Q => \^sgmii_phy_status_reg\(13),
      R => '0'
    );
\RX_CONFIG_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1_n_0\,
      D => Q(6),
      Q => \^sgmii_phy_status_reg\(14),
      R => '0'
    );
\RX_CONFIG_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1_n_0\,
      D => Q(7),
      Q => \^sgmii_phy_status_reg\(15),
      R => '0'
    );
\RX_CONFIG_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1_n_0\,
      D => Q(1),
      Q => \^sgmii_phy_status_reg\(1),
      R => '0'
    );
\RX_CONFIG_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1_n_0\,
      D => Q(2),
      Q => \^sgmii_phy_status_reg\(2),
      R => '0'
    );
\RX_CONFIG_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1_n_0\,
      D => Q(3),
      Q => \^sgmii_phy_status_reg\(3),
      R => '0'
    );
\RX_CONFIG_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1_n_0\,
      D => Q(4),
      Q => \^sgmii_phy_status_reg\(4),
      R => '0'
    );
\RX_CONFIG_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1_n_0\,
      D => Q(5),
      Q => \^sgmii_phy_status_reg\(5),
      R => '0'
    );
\RX_CONFIG_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1_n_0\,
      D => Q(6),
      Q => \^sgmii_phy_status_reg\(6),
      R => '0'
    );
\RX_CONFIG_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1_n_0\,
      D => Q(7),
      Q => \^sgmii_phy_status_reg\(7),
      R => '0'
    );
\RX_CONFIG_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1_n_0\,
      D => Q(0),
      Q => \^sgmii_phy_status_reg\(8),
      R => '0'
    );
\RX_CONFIG_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1_n_0\,
      D => Q(1),
      Q => \^sgmii_phy_status_reg\(9),
      R => '0'
    );
RX_CONFIG_VALID_INT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000540000"
    )
        port map (
      I0 => RX_CONFIG_VALID_INT_i_2_n_0,
      I1 => C_HDR_REMOVED_REG,
      I2 => C_REG1,
      I3 => \^s2\,
      I4 => RXSYNC_STATUS,
      I5 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => RX_CONFIG_VALID_INT0
    );
RX_CONFIG_VALID_INT_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CGBAD,
      I1 => RXCHARISK_REG1,
      O => RX_CONFIG_VALID_INT_i_2_n_0
    );
RX_CONFIG_VALID_INT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RX_CONFIG_VALID_INT0,
      Q => \^rx_config_valid\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RX_CONFIG_VALID_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \^rx_config_valid\,
      Q => \RX_CONFIG_VALID_REG_reg_n_0_[0]\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RX_CONFIG_VALID_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RX_CONFIG_VALID_REG_reg_n_0_[0]\,
      Q => p_0_in2_in,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RX_CONFIG_VALID_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_0_in2_in,
      Q => p_1_in,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\RX_CONFIG_VALID_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_1_in,
      Q => \RX_CONFIG_VALID_REG_reg_n_0_[3]\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
RX_DATA_ERROR_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF0FFFEFFF0"
    )
        port map (
      I0 => CGBAD_REG3,
      I1 => ILLEGAL_K_REG2,
      I2 => RX_DATA_ERROR_i_2_n_0,
      I3 => RX_DATA_ERROR_i_3_n_0,
      I4 => RECEIVE,
      I5 => \^rx_idle\,
      O => RX_DATA_ERROR0
    );
RX_DATA_ERROR_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000FFBA0000"
    )
        port map (
      I0 => C_REG1,
      I1 => T_REG1,
      I2 => R,
      I3 => \^k28p5_reg1\,
      I4 => RECEIVE,
      I5 => R_REG1,
      O => RX_DATA_ERROR_i_2_n_0
    );
RX_DATA_ERROR_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808088808880888"
    )
        port map (
      I0 => T_REG2,
      I1 => RECEIVE,
      I2 => R_REG1,
      I3 => R,
      I4 => \^k28p5_reg1\,
      I5 => RXEVEN0_out,
      O => RX_DATA_ERROR_i_3_n_0
    );
RX_DATA_ERROR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RX_DATA_ERROR0,
      Q => RX_DATA_ERROR,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
RX_DV_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000000"
    )
        port map (
      I0 => SOP_REG3,
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(0),
      I2 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1),
      I3 => XMIT_DATA_INT_reg,
      I4 => RX_DV_i_2_n_0,
      I5 => \^gmii_rx_dv_ch0\,
      O => RX_DV_i_1_n_0
    );
RX_DV_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF1F1F1F"
    )
        port map (
      I0 => RECEIVE,
      I1 => RXSYNC_STATUS,
      I2 => XMIT_DATA,
      I3 => RX_ER_i_3_n_0,
      I4 => SOP_REG3,
      I5 => EOP_REG1,
      O => RX_DV_i_2_n_0
    );
RX_DV_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_DV_i_1_n_0,
      Q => \^gmii_rx_dv_ch0\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
RX_ER_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F0E00000000000"
    )
        port map (
      I0 => RX_ER_i_2_n_0,
      I1 => RX_DATA_ERROR,
      I2 => XMIT_DATA,
      I3 => RXSYNC_STATUS,
      I4 => RECEIVE,
      I5 => RX_ER_i_3_n_0,
      O => RX_ER0
    );
RX_ER_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => EXTEND_REG1,
      I1 => FALSE_CARRIER_REG3,
      O => RX_ER_i_2_n_0
    );
RX_ER_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(0),
      I1 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1),
      O => RX_ER_i_3_n_0
    );
RX_ER_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_ER0,
      Q => gmii_rx_er_ch0,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
RX_INVALID_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAFFFFFEAAFEAA"
    )
        port map (
      I0 => FROM_RX_CX,
      I1 => FROM_IDLE_D,
      I2 => FROM_RX_K,
      I3 => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\,
      I4 => \^k28p5_reg1\,
      I5 => \^rx_invalid\,
      O => RX_INVALID_i_1_n_0
    );
RX_INVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RX_INVALID_i_1_n_0,
      Q => \^rx_invalid\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
RX_RUDI_INVALID_REG_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^rx_invalid\,
      I1 => RXSYNC_STATUS,
      I2 => \out\,
      O => RX_RUDI_INVALID_REG_reg
    );
R_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => R,
      Q => R_REG1,
      R => '0'
    );
R_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => R_i_2_n_0,
      I1 => Q(3),
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I3 => Q(7),
      I4 => Q(0),
      I5 => R_i_3_n_0,
      O => K23p7
    );
R_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(1),
      I1 => Q(6),
      O => R_i_2_n_0
    );
R_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(5),
      O => R_i_3_n_0
    );
R_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K23p7,
      Q => R,
      R => '0'
    );
SOP_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP,
      Q => SOP_REG1,
      R => '0'
    );
SOP_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP_REG1,
      Q => SOP_REG2,
      R => '0'
    );
SOP_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP_REG2,
      Q => SOP_REG3,
      R => '0'
    );
SOP_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => EXTEND,
      I1 => \^rx_idle\,
      I2 => S_0,
      I3 => WAIT_FOR_K,
      I4 => XMIT_DATA_INT_reg,
      O => SOP0
    );
SOP_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP0,
      Q => SOP,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
SYNC_STATUS_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => '1',
      Q => SYNC_STATUS_REG,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
S_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(2),
      I3 => S_i_2_n_0,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I5 => Q(3),
      O => S0
    );
S_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => D_0,
      I1 => p_0_in,
      I2 => Q(0),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(1),
      O => S_i_2_n_0
    );
S_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => S0,
      Q => S_0,
      R => '0'
    );
T_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => T,
      Q => T_REG1,
      R => '0'
    );
T_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => T_REG1,
      Q => T_REG2,
      R => '0'
    );
T_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => T_i_2_n_0,
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(7),
      I4 => Q(0),
      I5 => R_i_3_n_0,
      O => K29p7
    );
T_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => T_i_2_n_0
    );
T_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K29p7,
      Q => T,
      R => '0'
    );
WAIT_FOR_K_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F0F"
    )
        port map (
      I0 => \^k28p5_reg1\,
      I1 => RXEVEN0_out,
      I2 => SYNC_STATUS_REG,
      I3 => WAIT_FOR_K,
      O => WAIT_FOR_K_i_1_n_0
    );
WAIT_FOR_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => WAIT_FOR_K_i_1_n_0,
      Q => WAIT_FOR_K,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sgmii_phy_status_reg\(13),
      I1 => \RX_CONFIG_SNAPSHOT_reg[13]\(1),
      I2 => \^sgmii_phy_status_reg\(12),
      I3 => \RX_CONFIG_SNAPSHOT_reg[13]\(0),
      O => CONSISTENCY_MATCH_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_SYNCHRONISE is
  port (
    RXEVEN0_out : out STD_LOGIC;
    RXSYNC_STATUS : out STD_LOGIC;
    ENABLEALIGN_CH3 : out STD_LOGIC;
    RX_INVALID_reg : out STD_LOGIC;
    EXTEND_reg : out STD_LOGIC;
    data_sync_reg6 : in STD_LOGIC;
    userclk : in STD_LOGIC;
    \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\ : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    D : in STD_LOGIC;
    S2 : in STD_LOGIC;
    K28p5_REG1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_SYNCHRONISE : entity is "SYNCHRONISE";
end qsgmii_1218_SYNCHRONISE;

architecture STRUCTURE of qsgmii_1218_SYNCHRONISE is
  signal \^enablealign_ch3\ : STD_LOGIC;
  signal \ENCOMMAALIGN_i_1__2_n_0\ : STD_LOGIC;
  signal \EVEN_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[10]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[10]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[11]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[11]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[12]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[12]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[4]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[5]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[6]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[6]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[8]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[8]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[9]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[9]\ : signal is "yes";
  signal GOOD_CGS : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \GOOD_CGS[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \GOOD_CGS[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \GOOD_CGS[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \^rxeven0_out\ : STD_LOGIC;
  signal \^rxsync_status\ : STD_LOGIC;
  signal SIGNAL_DETECT_REG : STD_LOGIC;
  signal SYNC_STATUS0 : STD_LOGIC;
  signal \SYNC_STATUS_i_1__2_n_0\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  attribute RTL_KEEP of p_0_in_0 : signal is "yes";
  signal p_1_in : STD_LOGIC;
  attribute RTL_KEEP of p_1_in : signal is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EVEN_i_1__6\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[12]_i_3__2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[12]_i_4__2\ : label is "soft_lutpair256";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[0]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_STATE_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[10]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[10]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[11]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[11]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[12]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[12]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[1]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[2]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[3]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[4]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[5]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[5]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[6]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[6]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[7]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[7]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[8]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[8]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[9]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of \GOOD_CGS[1]_i_1__2\ : label is "soft_lutpair257";
begin
  ENABLEALIGN_CH3 <= \^enablealign_ch3\;
  RXEVEN0_out <= \^rxeven0_out\;
  RXSYNC_STATUS <= \^rxsync_status\;
\ENCOMMAALIGN_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFEEEA"
    )
        port map (
      I0 => \^enablealign_ch3\,
      I1 => \FSM_onehot_STATE[12]_i_4__2_n_0\,
      I2 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I3 => p_1_in,
      I4 => \FSM_onehot_STATE_reg_n_0_[2]\,
      I5 => SYNC_STATUS0,
      O => \ENCOMMAALIGN_i_1__2_n_0\
    );
ENCOMMAALIGN_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \ENCOMMAALIGN_i_1__2_n_0\,
      Q => \^enablealign_ch3\,
      R => '0'
    );
\EVEN_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^rxsync_status\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I2 => \^rxeven0_out\,
      O => \EVEN_i_1__6_n_0\
    );
EVEN_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \EVEN_i_1__6_n_0\,
      Q => \^rxeven0_out\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\FSM_onehot_STATE[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^rxeven0_out\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I2 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I3 => p_0_in,
      I4 => D,
      O => \FSM_onehot_STATE[0]_i_1__2_n_0\
    );
\FSM_onehot_STATE[10]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I1 => \FSM_onehot_STATE_reg_n_0_[2]\,
      O => \FSM_onehot_STATE[10]_i_1__2_n_0\
    );
\FSM_onehot_STATE[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33232222"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[9]\,
      I1 => \FSM_onehot_STATE[12]_i_4__2_n_0\,
      I2 => GOOD_CGS(1),
      I3 => GOOD_CGS(0),
      I4 => \FSM_onehot_STATE_reg_n_0_[11]\,
      O => \FSM_onehot_STATE[11]_i_1__2_n_0\
    );
\FSM_onehot_STATE[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => Q(0),
      I1 => SIGNAL_DETECT_REG,
      I2 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\,
      O => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\FSM_onehot_STATE[12]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BA00FF00BA00BA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[12]\,
      I1 => \FSM_onehot_STATE[12]_i_3__2_n_0\,
      I2 => \FSM_onehot_STATE_reg_n_0_[11]\,
      I3 => \FSM_onehot_STATE[12]_i_4__2_n_0\,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I5 => p_0_in_0,
      O => \FSM_onehot_STATE[12]_i_2__2_n_0\
    );
\FSM_onehot_STATE[12]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => GOOD_CGS(0),
      I1 => GOOD_CGS(1),
      O => \FSM_onehot_STATE[12]_i_3__2_n_0\
    );
\FSM_onehot_STATE[12]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => p_0_in,
      I1 => D,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I3 => \^rxeven0_out\,
      O => \FSM_onehot_STATE[12]_i_4__2_n_0\
    );
\FSM_onehot_STATE[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000FF0030"
    )
        port map (
      I0 => \^rxeven0_out\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I2 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I3 => S2,
      I4 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I5 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      O => \FSM_onehot_STATE[1]_i_1__2_n_0\
    );
\FSM_onehot_STATE[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFFEEFEEE"
    )
        port map (
      I0 => \FSM_onehot_STATE[2]_i_2__2_n_0\,
      I1 => \FSM_onehot_STATE[2]_i_3__2_n_0\,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I3 => p_0_in_0,
      I4 => \FSM_onehot_STATE[12]_i_4__2_n_0\,
      I5 => \FSM_onehot_STATE_reg_n_0_[4]\,
      O => \FSM_onehot_STATE[2]_i_1__2_n_0\
    );
\FSM_onehot_STATE[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2FF22FFF22222"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[2]\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I2 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I3 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I4 => \FSM_onehot_STATE[12]_i_4__2_n_0\,
      I5 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => \FSM_onehot_STATE[2]_i_2__2_n_0\
    );
\FSM_onehot_STATE[2]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF0FE00"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I1 => p_1_in,
      I2 => \FSM_onehot_STATE_reg_n_0_[10]\,
      I3 => \FSM_onehot_STATE[12]_i_4__2_n_0\,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => \FSM_onehot_STATE[2]_i_3__2_n_0\
    );
\FSM_onehot_STATE[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^rxeven0_out\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I2 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I3 => p_0_in,
      I4 => D,
      O => \FSM_onehot_STATE[3]_i_1__2_n_0\
    );
\FSM_onehot_STATE[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A003F000A000A"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I1 => \^rxeven0_out\,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I3 => S2,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I5 => \FSM_onehot_STATE_reg_n_0_[10]\,
      O => \FSM_onehot_STATE[4]_i_1__2_n_0\
    );
\FSM_onehot_STATE[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00D0"
    )
        port map (
      I0 => GOOD_CGS(1),
      I1 => GOOD_CGS(0),
      I2 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I3 => \FSM_onehot_STATE[12]_i_4__2_n_0\,
      I4 => p_1_in,
      O => \FSM_onehot_STATE[5]_i_1__2_n_0\
    );
\FSM_onehot_STATE[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0EFE0E0E0"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[11]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[9]\,
      I2 => \FSM_onehot_STATE[12]_i_4__2_n_0\,
      I3 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I4 => GOOD_CGS(1),
      I5 => GOOD_CGS(0),
      O => \FSM_onehot_STATE[6]_i_1__2_n_0\
    );
\FSM_onehot_STATE[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE0EEE0EEE0"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I2 => p_0_in,
      I3 => D,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I5 => \^rxeven0_out\,
      O => \FSM_onehot_STATE[7]_i_1__2_n_0\
    );
\FSM_onehot_STATE[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33232222"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I1 => \FSM_onehot_STATE[12]_i_4__2_n_0\,
      I2 => GOOD_CGS(1),
      I3 => GOOD_CGS(0),
      I4 => \FSM_onehot_STATE_reg_n_0_[8]\,
      O => \FSM_onehot_STATE[8]_i_1__2_n_0\
    );
\FSM_onehot_STATE[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000808"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I1 => GOOD_CGS(1),
      I2 => GOOD_CGS(0),
      I3 => \FSM_onehot_STATE_reg_n_0_[12]\,
      I4 => \FSM_onehot_STATE[12]_i_4__2_n_0\,
      O => \FSM_onehot_STATE[9]_i_1__2_n_0\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[0]_i_1__2_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[0]\,
      R => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\FSM_onehot_STATE_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[10]_i_1__2_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[10]\,
      R => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\FSM_onehot_STATE_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[11]_i_1__2_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[11]\,
      R => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\FSM_onehot_STATE_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[12]_i_2__2_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[12]\,
      R => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[1]_i_1__2_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[1]\,
      R => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[2]_i_1__2_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[2]\,
      S => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[3]_i_1__2_n_0\,
      Q => p_0_in_0,
      R => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\FSM_onehot_STATE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[4]_i_1__2_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[4]\,
      R => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\FSM_onehot_STATE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[5]_i_1__2_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[5]\,
      R => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\FSM_onehot_STATE_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[6]_i_1__2_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[6]\,
      R => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\FSM_onehot_STATE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[7]_i_1__2_n_0\,
      Q => p_1_in,
      R => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\FSM_onehot_STATE_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[8]_i_1__2_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[8]\,
      R => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\FSM_onehot_STATE_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[9]_i_1__2_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[9]\,
      R => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\GOOD_CGS[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000009"
    )
        port map (
      I0 => GOOD_CGS(0),
      I1 => \FSM_onehot_STATE[12]_i_4__2_n_0\,
      I2 => \FSM_onehot_STATE_reg_n_0_[9]\,
      I3 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\,
      I4 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I5 => p_1_in,
      O => \GOOD_CGS[0]_i_1__2_n_0\
    );
\GOOD_CGS[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009A"
    )
        port map (
      I0 => GOOD_CGS(1),
      I1 => \FSM_onehot_STATE[12]_i_4__2_n_0\,
      I2 => GOOD_CGS(0),
      I3 => \GOOD_CGS[1]_i_2__2_n_0\,
      O => \GOOD_CGS[1]_i_1__2_n_0\
    );
\GOOD_CGS[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in,
      I1 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I2 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\,
      I3 => \FSM_onehot_STATE_reg_n_0_[9]\,
      O => \GOOD_CGS[1]_i_2__2_n_0\
    );
\GOOD_CGS_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \GOOD_CGS[0]_i_1__2_n_0\,
      Q => GOOD_CGS(0),
      R => '0'
    );
\GOOD_CGS_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \GOOD_CGS[1]_i_1__2_n_0\,
      Q => GOOD_CGS(1),
      R => '0'
    );
\I_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^rxeven0_out\,
      I1 => K28p5_REG1,
      O => EXTEND_reg
    );
SIGNAL_DETECT_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => data_sync_reg6,
      Q => SIGNAL_DETECT_REG,
      R => '0'
    );
\SYNC_STATUS_REG_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\,
      I1 => \^rxsync_status\,
      O => RX_INVALID_reg
    );
\SYNC_STATUS_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00022222"
    )
        port map (
      I0 => \^rxsync_status\,
      I1 => \FSM_onehot_STATE_reg_n_0_[2]\,
      I2 => p_1_in,
      I3 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I4 => \FSM_onehot_STATE[12]_i_4__2_n_0\,
      I5 => SYNC_STATUS0,
      O => \SYNC_STATUS_i_1__2_n_0\
    );
\SYNC_STATUS_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200020002"
    )
        port map (
      I0 => p_0_in_0,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I2 => p_0_in,
      I3 => D,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I5 => \^rxeven0_out\,
      O => SYNC_STATUS0
    );
SYNC_STATUS_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \SYNC_STATUS_i_1__2_n_0\,
      Q => \^rxsync_status\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_SYNCHRONISE_141 is
  port (
    RXEVEN0_out : out STD_LOGIC;
    RXSYNC_STATUS : out STD_LOGIC;
    ENABLEALIGN_CH2 : out STD_LOGIC;
    RX_INVALID_reg : out STD_LOGIC;
    EXTEND_reg : out STD_LOGIC;
    data_sync_reg6 : in STD_LOGIC;
    userclk : in STD_LOGIC;
    \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\ : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    D : in STD_LOGIC;
    S2 : in STD_LOGIC;
    K28p5_REG1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_SYNCHRONISE_141 : entity is "SYNCHRONISE";
end qsgmii_1218_SYNCHRONISE_141;

architecture STRUCTURE of qsgmii_1218_SYNCHRONISE_141 is
  signal \^enablealign_ch2\ : STD_LOGIC;
  signal \ENCOMMAALIGN_i_1__1_n_0\ : STD_LOGIC;
  signal \EVEN_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[10]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[10]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[11]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[11]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[12]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[12]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[4]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[5]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[6]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[6]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[8]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[8]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[9]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[9]\ : signal is "yes";
  signal GOOD_CGS : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \GOOD_CGS[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \GOOD_CGS[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \GOOD_CGS[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \^rxeven0_out\ : STD_LOGIC;
  signal \^rxsync_status\ : STD_LOGIC;
  signal SIGNAL_DETECT_REG : STD_LOGIC;
  signal SYNC_STATUS0 : STD_LOGIC;
  signal \SYNC_STATUS_i_1__1_n_0\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  attribute RTL_KEEP of p_0_in_0 : signal is "yes";
  signal p_1_in : STD_LOGIC;
  attribute RTL_KEEP of p_1_in : signal is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EVEN_i_1__5\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[12]_i_3__1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[12]_i_4__1\ : label is "soft_lutpair188";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[0]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_STATE_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[10]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[10]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[11]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[11]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[12]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[12]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[1]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[2]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[3]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[4]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[5]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[5]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[6]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[6]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[7]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[7]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[8]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[8]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[9]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of \GOOD_CGS[1]_i_1__1\ : label is "soft_lutpair189";
begin
  ENABLEALIGN_CH2 <= \^enablealign_ch2\;
  RXEVEN0_out <= \^rxeven0_out\;
  RXSYNC_STATUS <= \^rxsync_status\;
\ENCOMMAALIGN_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFEEEA"
    )
        port map (
      I0 => \^enablealign_ch2\,
      I1 => \FSM_onehot_STATE[12]_i_4__1_n_0\,
      I2 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I3 => p_1_in,
      I4 => \FSM_onehot_STATE_reg_n_0_[2]\,
      I5 => SYNC_STATUS0,
      O => \ENCOMMAALIGN_i_1__1_n_0\
    );
ENCOMMAALIGN_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \ENCOMMAALIGN_i_1__1_n_0\,
      Q => \^enablealign_ch2\,
      R => '0'
    );
\EVEN_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^rxsync_status\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I2 => \^rxeven0_out\,
      O => \EVEN_i_1__5_n_0\
    );
EVEN_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \EVEN_i_1__5_n_0\,
      Q => \^rxeven0_out\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\FSM_onehot_STATE[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^rxeven0_out\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I2 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I3 => p_0_in,
      I4 => D,
      O => \FSM_onehot_STATE[0]_i_1__1_n_0\
    );
\FSM_onehot_STATE[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I1 => \FSM_onehot_STATE_reg_n_0_[2]\,
      O => \FSM_onehot_STATE[10]_i_1__1_n_0\
    );
\FSM_onehot_STATE[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33232222"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[9]\,
      I1 => \FSM_onehot_STATE[12]_i_4__1_n_0\,
      I2 => GOOD_CGS(1),
      I3 => GOOD_CGS(0),
      I4 => \FSM_onehot_STATE_reg_n_0_[11]\,
      O => \FSM_onehot_STATE[11]_i_1__1_n_0\
    );
\FSM_onehot_STATE[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => Q(0),
      I1 => SIGNAL_DETECT_REG,
      I2 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\,
      O => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\FSM_onehot_STATE[12]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BA00FF00BA00BA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[12]\,
      I1 => \FSM_onehot_STATE[12]_i_3__1_n_0\,
      I2 => \FSM_onehot_STATE_reg_n_0_[11]\,
      I3 => \FSM_onehot_STATE[12]_i_4__1_n_0\,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I5 => p_0_in_0,
      O => \FSM_onehot_STATE[12]_i_2__1_n_0\
    );
\FSM_onehot_STATE[12]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => GOOD_CGS(0),
      I1 => GOOD_CGS(1),
      O => \FSM_onehot_STATE[12]_i_3__1_n_0\
    );
\FSM_onehot_STATE[12]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => p_0_in,
      I1 => D,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I3 => \^rxeven0_out\,
      O => \FSM_onehot_STATE[12]_i_4__1_n_0\
    );
\FSM_onehot_STATE[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000FF0030"
    )
        port map (
      I0 => \^rxeven0_out\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I2 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I3 => S2,
      I4 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I5 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      O => \FSM_onehot_STATE[1]_i_1__1_n_0\
    );
\FSM_onehot_STATE[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFFEEFEEE"
    )
        port map (
      I0 => \FSM_onehot_STATE[2]_i_2__1_n_0\,
      I1 => \FSM_onehot_STATE[2]_i_3__1_n_0\,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I3 => p_0_in_0,
      I4 => \FSM_onehot_STATE[12]_i_4__1_n_0\,
      I5 => \FSM_onehot_STATE_reg_n_0_[4]\,
      O => \FSM_onehot_STATE[2]_i_1__1_n_0\
    );
\FSM_onehot_STATE[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2FF22FFF22222"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[2]\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I2 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I3 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I4 => \FSM_onehot_STATE[12]_i_4__1_n_0\,
      I5 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => \FSM_onehot_STATE[2]_i_2__1_n_0\
    );
\FSM_onehot_STATE[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF0FE00"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I1 => p_1_in,
      I2 => \FSM_onehot_STATE_reg_n_0_[10]\,
      I3 => \FSM_onehot_STATE[12]_i_4__1_n_0\,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => \FSM_onehot_STATE[2]_i_3__1_n_0\
    );
\FSM_onehot_STATE[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^rxeven0_out\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I2 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I3 => p_0_in,
      I4 => D,
      O => \FSM_onehot_STATE[3]_i_1__1_n_0\
    );
\FSM_onehot_STATE[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A003F000A000A"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I1 => \^rxeven0_out\,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I3 => S2,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I5 => \FSM_onehot_STATE_reg_n_0_[10]\,
      O => \FSM_onehot_STATE[4]_i_1__1_n_0\
    );
\FSM_onehot_STATE[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00D0"
    )
        port map (
      I0 => GOOD_CGS(1),
      I1 => GOOD_CGS(0),
      I2 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I3 => \FSM_onehot_STATE[12]_i_4__1_n_0\,
      I4 => p_1_in,
      O => \FSM_onehot_STATE[5]_i_1__1_n_0\
    );
\FSM_onehot_STATE[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0EFE0E0E0"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[11]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[9]\,
      I2 => \FSM_onehot_STATE[12]_i_4__1_n_0\,
      I3 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I4 => GOOD_CGS(1),
      I5 => GOOD_CGS(0),
      O => \FSM_onehot_STATE[6]_i_1__1_n_0\
    );
\FSM_onehot_STATE[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE0EEE0EEE0"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I2 => p_0_in,
      I3 => D,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I5 => \^rxeven0_out\,
      O => \FSM_onehot_STATE[7]_i_1__1_n_0\
    );
\FSM_onehot_STATE[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33232222"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I1 => \FSM_onehot_STATE[12]_i_4__1_n_0\,
      I2 => GOOD_CGS(1),
      I3 => GOOD_CGS(0),
      I4 => \FSM_onehot_STATE_reg_n_0_[8]\,
      O => \FSM_onehot_STATE[8]_i_1__1_n_0\
    );
\FSM_onehot_STATE[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000808"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I1 => GOOD_CGS(1),
      I2 => GOOD_CGS(0),
      I3 => \FSM_onehot_STATE_reg_n_0_[12]\,
      I4 => \FSM_onehot_STATE[12]_i_4__1_n_0\,
      O => \FSM_onehot_STATE[9]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[0]_i_1__1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[0]\,
      R => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[10]_i_1__1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[10]\,
      R => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[11]_i_1__1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[11]\,
      R => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[12]_i_2__1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[12]\,
      R => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[1]_i_1__1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[1]\,
      R => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[2]_i_1__1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[2]\,
      S => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[3]_i_1__1_n_0\,
      Q => p_0_in_0,
      R => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[4]_i_1__1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[4]\,
      R => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[5]_i_1__1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[5]\,
      R => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[6]_i_1__1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[6]\,
      R => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[7]_i_1__1_n_0\,
      Q => p_1_in,
      R => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[8]_i_1__1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[8]\,
      R => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[9]_i_1__1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[9]\,
      R => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\GOOD_CGS[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000009"
    )
        port map (
      I0 => GOOD_CGS(0),
      I1 => \FSM_onehot_STATE[12]_i_4__1_n_0\,
      I2 => \FSM_onehot_STATE_reg_n_0_[9]\,
      I3 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\,
      I4 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I5 => p_1_in,
      O => \GOOD_CGS[0]_i_1__1_n_0\
    );
\GOOD_CGS[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009A"
    )
        port map (
      I0 => GOOD_CGS(1),
      I1 => \FSM_onehot_STATE[12]_i_4__1_n_0\,
      I2 => GOOD_CGS(0),
      I3 => \GOOD_CGS[1]_i_2__1_n_0\,
      O => \GOOD_CGS[1]_i_1__1_n_0\
    );
\GOOD_CGS[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in,
      I1 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I2 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\,
      I3 => \FSM_onehot_STATE_reg_n_0_[9]\,
      O => \GOOD_CGS[1]_i_2__1_n_0\
    );
\GOOD_CGS_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \GOOD_CGS[0]_i_1__1_n_0\,
      Q => GOOD_CGS(0),
      R => '0'
    );
\GOOD_CGS_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \GOOD_CGS[1]_i_1__1_n_0\,
      Q => GOOD_CGS(1),
      R => '0'
    );
\I_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^rxeven0_out\,
      I1 => K28p5_REG1,
      O => EXTEND_reg
    );
SIGNAL_DETECT_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => data_sync_reg6,
      Q => SIGNAL_DETECT_REG,
      R => '0'
    );
\SYNC_STATUS_REG_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\,
      I1 => \^rxsync_status\,
      O => RX_INVALID_reg
    );
\SYNC_STATUS_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00022222"
    )
        port map (
      I0 => \^rxsync_status\,
      I1 => \FSM_onehot_STATE_reg_n_0_[2]\,
      I2 => p_1_in,
      I3 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I4 => \FSM_onehot_STATE[12]_i_4__1_n_0\,
      I5 => SYNC_STATUS0,
      O => \SYNC_STATUS_i_1__1_n_0\
    );
\SYNC_STATUS_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200020002"
    )
        port map (
      I0 => p_0_in_0,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I2 => p_0_in,
      I3 => D,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I5 => \^rxeven0_out\,
      O => SYNC_STATUS0
    );
SYNC_STATUS_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \SYNC_STATUS_i_1__1_n_0\,
      Q => \^rxsync_status\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_SYNCHRONISE_149 is
  port (
    RXEVEN0_out : out STD_LOGIC;
    RXSYNC_STATUS : out STD_LOGIC;
    ENABLEALIGN_CH1 : out STD_LOGIC;
    RX_INVALID_reg : out STD_LOGIC;
    EXTEND_reg : out STD_LOGIC;
    data_sync_reg6 : in STD_LOGIC;
    userclk : in STD_LOGIC;
    \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\ : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    D : in STD_LOGIC;
    S2 : in STD_LOGIC;
    K28p5_REG1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_SYNCHRONISE_149 : entity is "SYNCHRONISE";
end qsgmii_1218_SYNCHRONISE_149;

architecture STRUCTURE of qsgmii_1218_SYNCHRONISE_149 is
  signal \^enablealign_ch1\ : STD_LOGIC;
  signal \ENCOMMAALIGN_i_1__0_n_0\ : STD_LOGIC;
  signal \EVEN_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[10]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[10]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[11]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[11]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[12]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[12]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[4]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[5]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[6]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[6]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[8]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[8]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[9]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[9]\ : signal is "yes";
  signal GOOD_CGS : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \GOOD_CGS[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \GOOD_CGS[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \GOOD_CGS[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \^rxeven0_out\ : STD_LOGIC;
  signal \^rxsync_status\ : STD_LOGIC;
  signal SIGNAL_DETECT_REG : STD_LOGIC;
  signal SYNC_STATUS0 : STD_LOGIC;
  signal \SYNC_STATUS_i_1__0_n_0\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  attribute RTL_KEEP of p_0_in_0 : signal is "yes";
  signal p_1_in : STD_LOGIC;
  attribute RTL_KEEP of p_1_in : signal is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EVEN_i_1__4\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[12]_i_3__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[12]_i_4__0\ : label is "soft_lutpair120";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[0]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_STATE_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[10]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[10]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[11]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[11]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[12]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[12]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[1]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[2]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[3]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[4]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[5]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[5]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[6]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[6]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[7]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[7]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[8]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[8]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[9]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of \GOOD_CGS[1]_i_1__0\ : label is "soft_lutpair121";
begin
  ENABLEALIGN_CH1 <= \^enablealign_ch1\;
  RXEVEN0_out <= \^rxeven0_out\;
  RXSYNC_STATUS <= \^rxsync_status\;
\ENCOMMAALIGN_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFEEEA"
    )
        port map (
      I0 => \^enablealign_ch1\,
      I1 => \FSM_onehot_STATE[12]_i_4__0_n_0\,
      I2 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I3 => p_1_in,
      I4 => \FSM_onehot_STATE_reg_n_0_[2]\,
      I5 => SYNC_STATUS0,
      O => \ENCOMMAALIGN_i_1__0_n_0\
    );
ENCOMMAALIGN_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \ENCOMMAALIGN_i_1__0_n_0\,
      Q => \^enablealign_ch1\,
      R => '0'
    );
\EVEN_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^rxsync_status\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I2 => \^rxeven0_out\,
      O => \EVEN_i_1__4_n_0\
    );
EVEN_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \EVEN_i_1__4_n_0\,
      Q => \^rxeven0_out\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\FSM_onehot_STATE[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^rxeven0_out\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I2 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I3 => p_0_in,
      I4 => D,
      O => \FSM_onehot_STATE[0]_i_1__0_n_0\
    );
\FSM_onehot_STATE[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I1 => \FSM_onehot_STATE_reg_n_0_[2]\,
      O => \FSM_onehot_STATE[10]_i_1__0_n_0\
    );
\FSM_onehot_STATE[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33232222"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[9]\,
      I1 => \FSM_onehot_STATE[12]_i_4__0_n_0\,
      I2 => GOOD_CGS(1),
      I3 => GOOD_CGS(0),
      I4 => \FSM_onehot_STATE_reg_n_0_[11]\,
      O => \FSM_onehot_STATE[11]_i_1__0_n_0\
    );
\FSM_onehot_STATE[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => Q(0),
      I1 => SIGNAL_DETECT_REG,
      I2 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\,
      O => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\FSM_onehot_STATE[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BA00FF00BA00BA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[12]\,
      I1 => \FSM_onehot_STATE[12]_i_3__0_n_0\,
      I2 => \FSM_onehot_STATE_reg_n_0_[11]\,
      I3 => \FSM_onehot_STATE[12]_i_4__0_n_0\,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I5 => p_0_in_0,
      O => \FSM_onehot_STATE[12]_i_2__0_n_0\
    );
\FSM_onehot_STATE[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => GOOD_CGS(0),
      I1 => GOOD_CGS(1),
      O => \FSM_onehot_STATE[12]_i_3__0_n_0\
    );
\FSM_onehot_STATE[12]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => p_0_in,
      I1 => D,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I3 => \^rxeven0_out\,
      O => \FSM_onehot_STATE[12]_i_4__0_n_0\
    );
\FSM_onehot_STATE[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000FF0030"
    )
        port map (
      I0 => \^rxeven0_out\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I2 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I3 => S2,
      I4 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I5 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      O => \FSM_onehot_STATE[1]_i_1__0_n_0\
    );
\FSM_onehot_STATE[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFFEEFEEE"
    )
        port map (
      I0 => \FSM_onehot_STATE[2]_i_2__0_n_0\,
      I1 => \FSM_onehot_STATE[2]_i_3__0_n_0\,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I3 => p_0_in_0,
      I4 => \FSM_onehot_STATE[12]_i_4__0_n_0\,
      I5 => \FSM_onehot_STATE_reg_n_0_[4]\,
      O => \FSM_onehot_STATE[2]_i_1__0_n_0\
    );
\FSM_onehot_STATE[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2FF22FFF22222"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[2]\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I2 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I3 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I4 => \FSM_onehot_STATE[12]_i_4__0_n_0\,
      I5 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => \FSM_onehot_STATE[2]_i_2__0_n_0\
    );
\FSM_onehot_STATE[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF0FE00"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I1 => p_1_in,
      I2 => \FSM_onehot_STATE_reg_n_0_[10]\,
      I3 => \FSM_onehot_STATE[12]_i_4__0_n_0\,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => \FSM_onehot_STATE[2]_i_3__0_n_0\
    );
\FSM_onehot_STATE[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^rxeven0_out\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I2 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I3 => p_0_in,
      I4 => D,
      O => \FSM_onehot_STATE[3]_i_1__0_n_0\
    );
\FSM_onehot_STATE[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A003F000A000A"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I1 => \^rxeven0_out\,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I3 => S2,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I5 => \FSM_onehot_STATE_reg_n_0_[10]\,
      O => \FSM_onehot_STATE[4]_i_1__0_n_0\
    );
\FSM_onehot_STATE[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00D0"
    )
        port map (
      I0 => GOOD_CGS(1),
      I1 => GOOD_CGS(0),
      I2 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I3 => \FSM_onehot_STATE[12]_i_4__0_n_0\,
      I4 => p_1_in,
      O => \FSM_onehot_STATE[5]_i_1__0_n_0\
    );
\FSM_onehot_STATE[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0EFE0E0E0"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[11]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[9]\,
      I2 => \FSM_onehot_STATE[12]_i_4__0_n_0\,
      I3 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I4 => GOOD_CGS(1),
      I5 => GOOD_CGS(0),
      O => \FSM_onehot_STATE[6]_i_1__0_n_0\
    );
\FSM_onehot_STATE[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE0EEE0EEE0"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I2 => p_0_in,
      I3 => D,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I5 => \^rxeven0_out\,
      O => \FSM_onehot_STATE[7]_i_1__0_n_0\
    );
\FSM_onehot_STATE[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33232222"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I1 => \FSM_onehot_STATE[12]_i_4__0_n_0\,
      I2 => GOOD_CGS(1),
      I3 => GOOD_CGS(0),
      I4 => \FSM_onehot_STATE_reg_n_0_[8]\,
      O => \FSM_onehot_STATE[8]_i_1__0_n_0\
    );
\FSM_onehot_STATE[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000808"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I1 => GOOD_CGS(1),
      I2 => GOOD_CGS(0),
      I3 => \FSM_onehot_STATE_reg_n_0_[12]\,
      I4 => \FSM_onehot_STATE[12]_i_4__0_n_0\,
      O => \FSM_onehot_STATE[9]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[0]_i_1__0_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[0]\,
      R => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[10]_i_1__0_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[10]\,
      R => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[11]_i_1__0_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[11]\,
      R => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[12]_i_2__0_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[12]\,
      R => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[1]_i_1__0_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[1]\,
      R => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[2]_i_1__0_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[2]\,
      S => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[3]_i_1__0_n_0\,
      Q => p_0_in_0,
      R => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[4]_i_1__0_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[4]\,
      R => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[5]_i_1__0_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[5]\,
      R => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[6]_i_1__0_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[6]\,
      R => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[7]_i_1__0_n_0\,
      Q => p_1_in,
      R => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[8]_i_1__0_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[8]\,
      R => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[9]_i_1__0_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[9]\,
      R => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\GOOD_CGS[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000009"
    )
        port map (
      I0 => GOOD_CGS(0),
      I1 => \FSM_onehot_STATE[12]_i_4__0_n_0\,
      I2 => \FSM_onehot_STATE_reg_n_0_[9]\,
      I3 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\,
      I4 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I5 => p_1_in,
      O => \GOOD_CGS[0]_i_1__0_n_0\
    );
\GOOD_CGS[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009A"
    )
        port map (
      I0 => GOOD_CGS(1),
      I1 => \FSM_onehot_STATE[12]_i_4__0_n_0\,
      I2 => GOOD_CGS(0),
      I3 => \GOOD_CGS[1]_i_2__0_n_0\,
      O => \GOOD_CGS[1]_i_1__0_n_0\
    );
\GOOD_CGS[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in,
      I1 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I2 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\,
      I3 => \FSM_onehot_STATE_reg_n_0_[9]\,
      O => \GOOD_CGS[1]_i_2__0_n_0\
    );
\GOOD_CGS_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \GOOD_CGS[0]_i_1__0_n_0\,
      Q => GOOD_CGS(0),
      R => '0'
    );
\GOOD_CGS_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \GOOD_CGS[1]_i_1__0_n_0\,
      Q => GOOD_CGS(1),
      R => '0'
    );
\I_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^rxeven0_out\,
      I1 => K28p5_REG1,
      O => EXTEND_reg
    );
SIGNAL_DETECT_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => data_sync_reg6,
      Q => SIGNAL_DETECT_REG,
      R => '0'
    );
\SYNC_STATUS_REG_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\,
      I1 => \^rxsync_status\,
      O => RX_INVALID_reg
    );
\SYNC_STATUS_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00022222"
    )
        port map (
      I0 => \^rxsync_status\,
      I1 => \FSM_onehot_STATE_reg_n_0_[2]\,
      I2 => p_1_in,
      I3 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I4 => \FSM_onehot_STATE[12]_i_4__0_n_0\,
      I5 => SYNC_STATUS0,
      O => \SYNC_STATUS_i_1__0_n_0\
    );
\SYNC_STATUS_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200020002"
    )
        port map (
      I0 => p_0_in_0,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I2 => p_0_in,
      I3 => D,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I5 => \^rxeven0_out\,
      O => SYNC_STATUS0
    );
SYNC_STATUS_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \SYNC_STATUS_i_1__0_n_0\,
      Q => \^rxsync_status\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_SYNCHRONISE_157 is
  port (
    RXEVEN0_out : out STD_LOGIC;
    RXSYNC_STATUS : out STD_LOGIC;
    ENABLEALIGN_CH0 : out STD_LOGIC;
    RX_INVALID_reg : out STD_LOGIC;
    EXTEND_reg : out STD_LOGIC;
    data_sync_reg6 : in STD_LOGIC;
    userclk : in STD_LOGIC;
    \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\ : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    D_0 : in STD_LOGIC;
    S2 : in STD_LOGIC;
    K28p5_REG1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_SYNCHRONISE_157 : entity is "SYNCHRONISE";
end qsgmii_1218_SYNCHRONISE_157;

architecture STRUCTURE of qsgmii_1218_SYNCHRONISE_157 is
  signal \^enablealign_ch0\ : STD_LOGIC;
  signal ENCOMMAALIGN_i_1_n_0 : STD_LOGIC;
  signal \EVEN_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[10]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[11]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[8]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[9]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[10]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[10]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[11]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[11]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[12]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[12]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[4]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[5]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[6]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[6]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[8]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[8]\ : signal is "yes";
  signal \FSM_onehot_STATE_reg_n_0_[9]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[9]\ : signal is "yes";
  signal GOOD_CGS : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \GOOD_CGS[0]_i_1_n_0\ : STD_LOGIC;
  signal \GOOD_CGS[1]_i_1_n_0\ : STD_LOGIC;
  signal \GOOD_CGS[1]_i_2_n_0\ : STD_LOGIC;
  signal \^rxeven0_out\ : STD_LOGIC;
  signal \^rxsync_status\ : STD_LOGIC;
  signal SIGNAL_DETECT_REG : STD_LOGIC;
  signal SYNC_STATUS0 : STD_LOGIC;
  signal SYNC_STATUS_i_1_n_0 : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  attribute RTL_KEEP of p_0_in_0 : signal is "yes";
  signal p_1_in : STD_LOGIC;
  attribute RTL_KEEP of p_1_in : signal is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EVEN_i_1__3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[12]_i_3\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[12]_i_4\ : label is "soft_lutpair51";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[0]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_STATE_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[10]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[10]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[11]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[11]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[12]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[12]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[1]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[2]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[3]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[4]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[5]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[5]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[6]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[6]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[7]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[7]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[8]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[8]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[9]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute KEEP of \FSM_onehot_STATE_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of \GOOD_CGS[1]_i_1\ : label is "soft_lutpair52";
begin
  ENABLEALIGN_CH0 <= \^enablealign_ch0\;
  RXEVEN0_out <= \^rxeven0_out\;
  RXSYNC_STATUS <= \^rxsync_status\;
ENCOMMAALIGN_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFEEEA"
    )
        port map (
      I0 => \^enablealign_ch0\,
      I1 => \FSM_onehot_STATE[12]_i_4_n_0\,
      I2 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I3 => p_1_in,
      I4 => \FSM_onehot_STATE_reg_n_0_[2]\,
      I5 => SYNC_STATUS0,
      O => ENCOMMAALIGN_i_1_n_0
    );
ENCOMMAALIGN_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => ENCOMMAALIGN_i_1_n_0,
      Q => \^enablealign_ch0\,
      R => '0'
    );
\EVEN_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^rxsync_status\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I2 => \^rxeven0_out\,
      O => \EVEN_i_1__3_n_0\
    );
EVEN_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \EVEN_i_1__3_n_0\,
      Q => \^rxeven0_out\,
      R => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\
    );
\FSM_onehot_STATE[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^rxeven0_out\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I2 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I3 => p_0_in,
      I4 => D_0,
      O => \FSM_onehot_STATE[0]_i_1_n_0\
    );
\FSM_onehot_STATE[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I1 => \FSM_onehot_STATE_reg_n_0_[2]\,
      O => \FSM_onehot_STATE[10]_i_1_n_0\
    );
\FSM_onehot_STATE[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33232222"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[9]\,
      I1 => \FSM_onehot_STATE[12]_i_4_n_0\,
      I2 => GOOD_CGS(1),
      I3 => GOOD_CGS(0),
      I4 => \FSM_onehot_STATE_reg_n_0_[11]\,
      O => \FSM_onehot_STATE[11]_i_1_n_0\
    );
\FSM_onehot_STATE[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => Q(0),
      I1 => SIGNAL_DETECT_REG,
      I2 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\,
      O => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\FSM_onehot_STATE[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BA00FF00BA00BA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[12]\,
      I1 => \FSM_onehot_STATE[12]_i_3_n_0\,
      I2 => \FSM_onehot_STATE_reg_n_0_[11]\,
      I3 => \FSM_onehot_STATE[12]_i_4_n_0\,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I5 => p_0_in_0,
      O => \FSM_onehot_STATE[12]_i_2_n_0\
    );
\FSM_onehot_STATE[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => GOOD_CGS(0),
      I1 => GOOD_CGS(1),
      O => \FSM_onehot_STATE[12]_i_3_n_0\
    );
\FSM_onehot_STATE[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => p_0_in,
      I1 => D_0,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I3 => \^rxeven0_out\,
      O => \FSM_onehot_STATE[12]_i_4_n_0\
    );
\FSM_onehot_STATE[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000FF0030"
    )
        port map (
      I0 => \^rxeven0_out\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I2 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I3 => S2,
      I4 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I5 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      O => \FSM_onehot_STATE[1]_i_1_n_0\
    );
\FSM_onehot_STATE[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFFEEFEEE"
    )
        port map (
      I0 => \FSM_onehot_STATE[2]_i_2_n_0\,
      I1 => \FSM_onehot_STATE[2]_i_3_n_0\,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I3 => p_0_in_0,
      I4 => \FSM_onehot_STATE[12]_i_4_n_0\,
      I5 => \FSM_onehot_STATE_reg_n_0_[4]\,
      O => \FSM_onehot_STATE[2]_i_1_n_0\
    );
\FSM_onehot_STATE[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2FF22FFF22222"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[2]\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I2 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I3 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I4 => \FSM_onehot_STATE[12]_i_4_n_0\,
      I5 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => \FSM_onehot_STATE[2]_i_2_n_0\
    );
\FSM_onehot_STATE[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF0FE00"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I1 => p_1_in,
      I2 => \FSM_onehot_STATE_reg_n_0_[10]\,
      I3 => \FSM_onehot_STATE[12]_i_4_n_0\,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      O => \FSM_onehot_STATE[2]_i_3_n_0\
    );
\FSM_onehot_STATE[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^rxeven0_out\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I2 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I3 => p_0_in,
      I4 => D_0,
      O => \FSM_onehot_STATE[3]_i_1_n_0\
    );
\FSM_onehot_STATE[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A003F000A000A"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I1 => \^rxeven0_out\,
      I2 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I3 => S2,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I5 => \FSM_onehot_STATE_reg_n_0_[10]\,
      O => \FSM_onehot_STATE[4]_i_1_n_0\
    );
\FSM_onehot_STATE[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00D0"
    )
        port map (
      I0 => GOOD_CGS(1),
      I1 => GOOD_CGS(0),
      I2 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I3 => \FSM_onehot_STATE[12]_i_4_n_0\,
      I4 => p_1_in,
      O => \FSM_onehot_STATE[5]_i_1_n_0\
    );
\FSM_onehot_STATE[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0EFE0E0E0"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[11]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[9]\,
      I2 => \FSM_onehot_STATE[12]_i_4_n_0\,
      I3 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I4 => GOOD_CGS(1),
      I5 => GOOD_CGS(0),
      O => \FSM_onehot_STATE[6]_i_1_n_0\
    );
\FSM_onehot_STATE[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE0EEE0EEE0"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I2 => p_0_in,
      I3 => D_0,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I5 => \^rxeven0_out\,
      O => \FSM_onehot_STATE[7]_i_1_n_0\
    );
\FSM_onehot_STATE[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33232222"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I1 => \FSM_onehot_STATE[12]_i_4_n_0\,
      I2 => GOOD_CGS(1),
      I3 => GOOD_CGS(0),
      I4 => \FSM_onehot_STATE_reg_n_0_[8]\,
      O => \FSM_onehot_STATE[8]_i_1_n_0\
    );
\FSM_onehot_STATE[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000808"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I1 => GOOD_CGS(1),
      I2 => GOOD_CGS(0),
      I3 => \FSM_onehot_STATE_reg_n_0_[12]\,
      I4 => \FSM_onehot_STATE[12]_i_4_n_0\,
      O => \FSM_onehot_STATE[9]_i_1_n_0\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[0]_i_1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[0]\,
      R => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\FSM_onehot_STATE_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[10]_i_1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[10]\,
      R => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\FSM_onehot_STATE_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[11]_i_1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[11]\,
      R => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\FSM_onehot_STATE_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[12]_i_2_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[12]\,
      R => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[1]_i_1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[1]\,
      R => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[2]_i_1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[2]\,
      S => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[3]_i_1_n_0\,
      Q => p_0_in_0,
      R => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\FSM_onehot_STATE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[4]_i_1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[4]\,
      R => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\FSM_onehot_STATE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[5]_i_1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[5]\,
      R => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\FSM_onehot_STATE_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[6]_i_1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[6]\,
      R => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\FSM_onehot_STATE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[7]_i_1_n_0\,
      Q => p_1_in,
      R => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\FSM_onehot_STATE_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[8]_i_1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[8]\,
      R => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\FSM_onehot_STATE_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[9]_i_1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[9]\,
      R => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\GOOD_CGS[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000009"
    )
        port map (
      I0 => GOOD_CGS(0),
      I1 => \FSM_onehot_STATE[12]_i_4_n_0\,
      I2 => \FSM_onehot_STATE_reg_n_0_[9]\,
      I3 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\,
      I4 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I5 => p_1_in,
      O => \GOOD_CGS[0]_i_1_n_0\
    );
\GOOD_CGS[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009A"
    )
        port map (
      I0 => GOOD_CGS(1),
      I1 => \FSM_onehot_STATE[12]_i_4_n_0\,
      I2 => GOOD_CGS(0),
      I3 => \GOOD_CGS[1]_i_2_n_0\,
      O => \GOOD_CGS[1]_i_1_n_0\
    );
\GOOD_CGS[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in,
      I1 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I2 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\,
      I3 => \FSM_onehot_STATE_reg_n_0_[9]\,
      O => \GOOD_CGS[1]_i_2_n_0\
    );
\GOOD_CGS_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \GOOD_CGS[0]_i_1_n_0\,
      Q => GOOD_CGS(0),
      R => '0'
    );
\GOOD_CGS_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \GOOD_CGS[1]_i_1_n_0\,
      Q => GOOD_CGS(1),
      R => '0'
    );
I_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^rxeven0_out\,
      I1 => K28p5_REG1,
      O => EXTEND_reg
    );
SIGNAL_DETECT_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => data_sync_reg6,
      Q => SIGNAL_DETECT_REG,
      R => '0'
    );
SYNC_STATUS_REG_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\,
      I1 => \^rxsync_status\,
      O => RX_INVALID_reg
    );
SYNC_STATUS_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00022222"
    )
        port map (
      I0 => \^rxsync_status\,
      I1 => \FSM_onehot_STATE_reg_n_0_[2]\,
      I2 => p_1_in,
      I3 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I4 => \FSM_onehot_STATE[12]_i_4_n_0\,
      I5 => SYNC_STATUS0,
      O => SYNC_STATUS_i_1_n_0
    );
SYNC_STATUS_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200020002"
    )
        port map (
      I0 => p_0_in_0,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\,
      I2 => p_0_in,
      I3 => D_0,
      I4 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\,
      I5 => \^rxeven0_out\,
      O => SYNC_STATUS0
    );
SYNC_STATUS_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => SYNC_STATUS_i_1_n_0,
      Q => \^rxsync_status\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_TX is
  port (
    \USE_ROCKET_IO.TXCHARISK_reg\ : out STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ : out STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_ROCKET_IO.TXDATA_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \USE_ROCKET_IO.TXDATA_reg[2]\ : out STD_LOGIC;
    \USE_ROCKET_IO.TXDATA_reg[2]_0\ : out STD_LOGIC;
    \USE_ROCKET_IO.TXDATA_reg[3]\ : out STD_LOGIC;
    \USE_ROCKET_IO.TXDATA_reg[5]\ : out STD_LOGIC;
    \USE_ROCKET_IO.TXDATA_reg[7]\ : out STD_LOGIC;
    \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\ : in STD_LOGIC;
    userclk : in STD_LOGIC;
    XMIT_CONFIG_INT_reg_0 : in STD_LOGIC;
    gmii_tx_er_ch3 : in STD_LOGIC;
    gmii_tx_en_ch3 : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    gmii_txd_ch3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXCHARISK_USR : in STD_LOGIC;
    RXCHARISCOMMA_USR : in STD_LOGIC;
    RXDATA_USR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \TX_CONFIG_REG_INT_reg[14]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_TX : entity is "TX";
end qsgmii_1218_TX;

architecture STRUCTURE of qsgmii_1218_TX is
  signal \C1_OR_C2_i_1__2_n_0\ : STD_LOGIC;
  signal C1_OR_C2_reg_n_0 : STD_LOGIC;
  signal CODE_GRP : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal CODE_GRPISK : STD_LOGIC;
  signal \CODE_GRPISK_i_1__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[6]_i_3__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP_CNT_reg_n_0_[1]\ : STD_LOGIC;
  signal CONFIG_DATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \CONFIG_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \INSERT_IDLE_i_1__2_n_0\ : STD_LOGIC;
  signal \INSERT_IDLE_i_2__2_n_0\ : STD_LOGIC;
  signal INSERT_IDLE_reg_n_0 : STD_LOGIC;
  signal R : STD_LOGIC;
  signal \R_i_1__6_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal T : STD_LOGIC;
  signal T0 : STD_LOGIC;
  signal TRIGGER_S : STD_LOGIC;
  signal TRIGGER_S0 : STD_LOGIC;
  signal TRIGGER_T : STD_LOGIC;
  signal TXCHARISK_INT : STD_LOGIC;
  signal TXD_REG1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TX_CONFIG : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal TX_EN_REG1 : STD_LOGIC;
  signal TX_ER_REG1 : STD_LOGIC;
  signal TX_EVEN : STD_LOGIC;
  signal TX_PACKET : STD_LOGIC;
  signal TX_PACKET_REG1 : STD_LOGIC;
  signal \TX_PACKET_i_1__2_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXCHARISK_i_1__2_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\ : STD_LOGIC;
  signal V : STD_LOGIC;
  signal \V_i_1__2_n_0\ : STD_LOGIC;
  signal \V_i_2__2_n_0\ : STD_LOGIC;
  signal \V_i_3__2_n_0\ : STD_LOGIC;
  signal \V_i_4__2_n_0\ : STD_LOGIC;
  signal \V_i_5__2_n_0\ : STD_LOGIC;
  signal \V_i_6__2_n_0\ : STD_LOGIC;
  signal XMIT_CONFIG_INT : STD_LOGIC;
  signal XMIT_DATA_INT : STD_LOGIC;
  signal XMIT_DATA_INT_reg_n_0 : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \C1_OR_C2_i_1__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \CODE_GRP[1]_i_2__2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \CODE_GRP[2]_i_2__2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \CODE_GRP[4]_i_1__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \CODE_GRP[5]_i_1__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \CODE_GRP[6]_i_3__2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \CODE_GRP[7]_i_3__2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \CODE_GRP_CNT[0]_i_1__2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \CODE_GRP_CNT[1]_i_1__2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \CONFIG_DATA[0]_i_1__2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \CONFIG_DATA[1]_i_1__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \CONFIG_DATA[3]_i_1__2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \CONFIG_DATA[6]_i_1__2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \CONFIG_DATA[7]_i_1__2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \INSERT_IDLE_i_2__2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \R_i_1__6\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \TRIGGER_S_i_1__2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \TRIGGER_T_i_1__2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXCHARISK_i_1__2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[0]_i_1__2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[2]_i_1__2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[6]_i_1__2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[7]_i_1__2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_i_1__2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_i_1__2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[0]_i_1__2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[1]_i_1__2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[2]_i_1__2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[3]_i_1__2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[4]_i_1__2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[5]_i_1__2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[6]_i_1__2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[7]_i_1__2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXCHARISK_i_1__2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[0]_i_1__2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[1]_i_1__2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[2]_i_1__2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[3]_i_1__2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[4]_i_1__2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[6]_i_1__2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[7]_i_1__2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[7]_i_2__2\ : label is "soft_lutpair272";
begin
\C1_OR_C2_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F80"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => TX_EVEN,
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => C1_OR_C2_reg_n_0,
      O => \C1_OR_C2_i_1__2_n_0\
    );
C1_OR_C2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \C1_OR_C2_i_1__2_n_0\,
      Q => C1_OR_C2_reg_n_0,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CODE_GRPISK_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I1 => TX_EVEN,
      I2 => XMIT_CONFIG_INT,
      O => \CODE_GRPISK_i_1__2_n_0\
    );
CODE_GRPISK_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRPISK_i_1__2_n_0\,
      Q => CODE_GRPISK,
      S => \CODE_GRP[7]_i_1__2_n_0\
    );
\CODE_GRP[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => S,
      I1 => XMIT_CONFIG_INT,
      I2 => \CONFIG_DATA_reg_n_0_[0]\,
      I3 => \CODE_GRP[0]_i_2__2_n_0\,
      O => \CODE_GRP[0]_i_1__2_n_0\
    );
\CODE_GRP[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111011101110"
    )
        port map (
      I0 => V,
      I1 => XMIT_CONFIG_INT,
      I2 => R,
      I3 => T,
      I4 => TXD_REG1(0),
      I5 => TX_PACKET,
      O => \CODE_GRP[0]_i_2__2_n_0\
    );
\CODE_GRP[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE0E"
    )
        port map (
      I0 => S,
      I1 => V,
      I2 => XMIT_CONFIG_INT,
      I3 => \CONFIG_DATA_reg_n_0_[1]\,
      I4 => \CODE_GRP[1]_i_2__2_n_0\,
      O => \CODE_GRP[1]_i_1__2_n_0\
    );
\CODE_GRP[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11101010"
    )
        port map (
      I0 => T,
      I1 => XMIT_CONFIG_INT,
      I2 => R,
      I3 => TXD_REG1(1),
      I4 => TX_PACKET,
      O => \CODE_GRP[1]_i_2__2_n_0\
    );
\CODE_GRP[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FE000000FE"
    )
        port map (
      I0 => V,
      I1 => TXD_REG1(2),
      I2 => \CODE_GRP[2]_i_2__2_n_0\,
      I3 => S,
      I4 => XMIT_CONFIG_INT,
      I5 => \CONFIG_DATA_reg_n_0_[7]\,
      O => \CODE_GRP[2]_i_1__2_n_0\
    );
\CODE_GRP[2]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => T,
      I1 => R,
      I2 => TX_PACKET,
      O => \CODE_GRP[2]_i_2__2_n_0\
    );
\CODE_GRP[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFEEFFEEFFEEFC"
    )
        port map (
      I0 => \CONFIG_DATA_reg_n_0_[3]\,
      I1 => \CODE_GRP[3]_i_2__2_n_0\,
      I2 => T,
      I3 => XMIT_CONFIG_INT,
      I4 => V,
      I5 => S,
      O => \CODE_GRP[3]_i_1__2_n_0\
    );
\CODE_GRP[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA00EF"
    )
        port map (
      I0 => Q(1),
      I1 => TXD_REG1(3),
      I2 => TX_PACKET,
      I3 => XMIT_CONFIG_INT,
      I4 => R,
      O => \CODE_GRP[3]_i_2__2_n_0\
    );
\CODE_GRP[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => \CODE_GRP[7]_i_3__2_n_0\,
      I1 => TXD_REG1(4),
      I2 => XMIT_CONFIG_INT,
      I3 => \CONFIG_DATA_reg_n_0_[7]\,
      O => \CODE_GRP[4]_i_1__2_n_0\
    );
\CODE_GRP[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => \CODE_GRP[7]_i_3__2_n_0\,
      I1 => TXD_REG1(5),
      I2 => XMIT_CONFIG_INT,
      I3 => \CONFIG_DATA_reg_n_0_[7]\,
      O => \CODE_GRP[5]_i_1__2_n_0\
    );
\CODE_GRP[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => XMIT_CONFIG_INT,
      O => \CODE_GRP[6]_i_1__2_n_0\
    );
\CODE_GRP[6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA00EA"
    )
        port map (
      I0 => \CODE_GRP[6]_i_3__2_n_0\,
      I1 => TX_PACKET,
      I2 => TXD_REG1(6),
      I3 => XMIT_CONFIG_INT,
      I4 => \CONFIG_DATA_reg_n_0_[6]\,
      O => \CODE_GRP[6]_i_2__2_n_0\
    );
\CODE_GRP[6]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => S,
      I1 => V,
      I2 => T,
      I3 => R,
      O => \CODE_GRP[6]_i_3__2_n_0\
    );
\CODE_GRP[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => Q(1),
      I1 => \CODE_GRP[7]_i_3__2_n_0\,
      I2 => XMIT_CONFIG_INT,
      O => \CODE_GRP[7]_i_1__2_n_0\
    );
\CODE_GRP[7]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => \CODE_GRP[7]_i_3__2_n_0\,
      I1 => TXD_REG1(7),
      I2 => XMIT_CONFIG_INT,
      I3 => \CONFIG_DATA_reg_n_0_[7]\,
      O => \CODE_GRP[7]_i_2__2_n_0\
    );
\CODE_GRP[7]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => TX_PACKET,
      I1 => R,
      I2 => T,
      I3 => S,
      I4 => V,
      O => \CODE_GRP[7]_i_3__2_n_0\
    );
\CODE_GRP_CNT[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => TX_EVEN,
      O => plusOp(0)
    );
\CODE_GRP_CNT[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => TX_EVEN,
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => plusOp(1)
    );
\CODE_GRP_CNT_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => plusOp(0),
      Q => TX_EVEN,
      S => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CODE_GRP_CNT_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => plusOp(1),
      Q => \CODE_GRP_CNT_reg_n_0_[1]\,
      S => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CODE_GRP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[0]_i_1__2_n_0\,
      Q => CODE_GRP(0),
      R => \CODE_GRP[6]_i_1__2_n_0\
    );
\CODE_GRP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[1]_i_1__2_n_0\,
      Q => CODE_GRP(1),
      R => \CODE_GRP[6]_i_1__2_n_0\
    );
\CODE_GRP_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[2]_i_1__2_n_0\,
      Q => CODE_GRP(2),
      S => \CODE_GRP[6]_i_1__2_n_0\
    );
\CODE_GRP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[3]_i_1__2_n_0\,
      Q => CODE_GRP(3),
      R => '0'
    );
\CODE_GRP_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[4]_i_1__2_n_0\,
      Q => CODE_GRP(4),
      S => \CODE_GRP[7]_i_1__2_n_0\
    );
\CODE_GRP_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[5]_i_1__2_n_0\,
      Q => CODE_GRP(5),
      S => \CODE_GRP[7]_i_1__2_n_0\
    );
\CODE_GRP_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[6]_i_2__2_n_0\,
      Q => CODE_GRP(6),
      R => \CODE_GRP[6]_i_1__2_n_0\
    );
\CODE_GRP_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[7]_i_2__2_n_0\,
      Q => CODE_GRP(7),
      S => \CODE_GRP[7]_i_1__2_n_0\
    );
\CONFIG_DATA[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"202C"
    )
        port map (
      I0 => TX_CONFIG(0),
      I1 => TX_EVEN,
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => C1_OR_C2_reg_n_0,
      O => CONFIG_DATA(0)
    );
\CONFIG_DATA[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => TX_EVEN,
      I1 => C1_OR_C2_reg_n_0,
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => CONFIG_DATA(1)
    );
\CONFIG_DATA[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"83"
    )
        port map (
      I0 => TX_CONFIG(11),
      I1 => TX_EVEN,
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => CONFIG_DATA(3)
    );
\CONFIG_DATA[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => TX_CONFIG(14),
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I2 => C1_OR_C2_reg_n_0,
      I3 => TX_EVEN,
      O => CONFIG_DATA(6)
    );
\CONFIG_DATA[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => TX_EVEN,
      I1 => C1_OR_C2_reg_n_0,
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => CONFIG_DATA(7)
    );
\CONFIG_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(0),
      Q => \CONFIG_DATA_reg_n_0_[0]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CONFIG_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(1),
      Q => \CONFIG_DATA_reg_n_0_[1]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CONFIG_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(3),
      Q => \CONFIG_DATA_reg_n_0_[3]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CONFIG_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(6),
      Q => \CONFIG_DATA_reg_n_0_[6]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CONFIG_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(7),
      Q => \CONFIG_DATA_reg_n_0_[7]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\INSERT_IDLE_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAB"
    )
        port map (
      I0 => Q(1),
      I1 => \INSERT_IDLE_i_2__2_n_0\,
      I2 => V,
      I3 => S,
      I4 => TX_PACKET,
      I5 => XMIT_CONFIG_INT,
      O => \INSERT_IDLE_i_1__2_n_0\
    );
\INSERT_IDLE_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => R,
      I1 => T,
      O => \INSERT_IDLE_i_2__2_n_0\
    );
INSERT_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \INSERT_IDLE_i_1__2_n_0\,
      Q => INSERT_IDLE_reg_n_0,
      R => '0'
    );
\R_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDCCCCC"
    )
        port map (
      I0 => S,
      I1 => T,
      I2 => TX_EVEN,
      I3 => TX_ER_REG1,
      I4 => R,
      O => \R_i_1__6_n_0\
    );
R_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \R_i_1__6_n_0\,
      Q => R,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\S_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAAA00000000"
    )
        port map (
      I0 => TRIGGER_S,
      I1 => TX_ER_REG1,
      I2 => TX_EVEN,
      I3 => TX_EN_REG1,
      I4 => gmii_tx_en_ch3,
      I5 => XMIT_DATA_INT_reg_n_0,
      O => S0
    );
S_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => S0,
      Q => S,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\TRIGGER_S_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => TX_EN_REG1,
      I1 => gmii_tx_en_ch3,
      I2 => TX_EVEN,
      I3 => TX_ER_REG1,
      O => TRIGGER_S0
    );
TRIGGER_S_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRIGGER_S0,
      Q => TRIGGER_S,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\TRIGGER_T_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TX_EN_REG1,
      I1 => gmii_tx_en_ch3,
      O => p_14_in
    );
TRIGGER_T_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_14_in,
      Q => TRIGGER_T,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\TXD_REG1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch3(0),
      Q => TXD_REG1(0),
      R => '0'
    );
\TXD_REG1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch3(1),
      Q => TXD_REG1(1),
      R => '0'
    );
\TXD_REG1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch3(2),
      Q => TXD_REG1(2),
      R => '0'
    );
\TXD_REG1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch3(3),
      Q => TXD_REG1(3),
      R => '0'
    );
\TXD_REG1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch3(4),
      Q => TXD_REG1(4),
      R => '0'
    );
\TXD_REG1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch3(5),
      Q => TXD_REG1(5),
      R => '0'
    );
\TXD_REG1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch3(6),
      Q => TXD_REG1(6),
      R => '0'
    );
\TXD_REG1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch3(7),
      Q => TXD_REG1(7),
      R => '0'
    );
\TX_CONFIG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_REG_INT_reg[14]\(0),
      Q => TX_CONFIG(0),
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\TX_CONFIG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_REG_INT_reg[14]\(1),
      Q => TX_CONFIG(11),
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\TX_CONFIG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_REG_INT_reg[14]\(2),
      Q => TX_CONFIG(14),
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
TX_EN_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_tx_en_ch3,
      Q => TX_EN_REG1,
      R => '0'
    );
TX_ER_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_tx_er_ch3,
      Q => TX_ER_REG1,
      R => '0'
    );
TX_PACKET_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TX_PACKET,
      Q => TX_PACKET_REG1,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\TX_PACKET_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => T,
      I1 => S,
      I2 => TX_PACKET,
      O => \TX_PACKET_i_1__2_n_0\
    );
TX_PACKET_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \TX_PACKET_i_1__2_n_0\,
      Q => TX_PACKET,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\T_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FFF88888"
    )
        port map (
      I0 => V,
      I1 => TRIGGER_T,
      I2 => TX_PACKET,
      I3 => S,
      I4 => TX_EN_REG1,
      I5 => gmii_tx_en_ch3,
      O => T0
    );
T_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => T0,
      Q => T,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_QSGMII_DATA.TXCHARISK_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I1 => CODE_GRPISK,
      I2 => TX_EVEN,
      I3 => INSERT_IDLE_reg_n_0,
      O => \USE_QSGMII_DATA.TXCHARISK_i_1__2_n_0\
    );
\USE_QSGMII_DATA.TXCHARISK_reg\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXCHARISK_i_1__2_n_0\,
      Q => TXCHARISK_INT,
      R => '0'
    );
\USE_QSGMII_DATA.TXDATA[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(0),
      I1 => TX_EVEN,
      I2 => INSERT_IDLE_reg_n_0,
      O => \USE_QSGMII_DATA.TXDATA[0]_i_1__2_n_0\
    );
\USE_QSGMII_DATA.TXDATA[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(2),
      I1 => TX_EVEN,
      I2 => INSERT_IDLE_reg_n_0,
      O => \USE_QSGMII_DATA.TXDATA[2]_i_1__2_n_0\
    );
\USE_QSGMII_DATA.TXDATA[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I1 => TX_EVEN,
      I2 => INSERT_IDLE_reg_n_0,
      O => \USE_QSGMII_DATA.TXDATA[5]_i_1__2_n_0\
    );
\USE_QSGMII_DATA.TXDATA[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(6),
      I1 => TX_EVEN,
      I2 => INSERT_IDLE_reg_n_0,
      O => \USE_QSGMII_DATA.TXDATA[6]_i_1__2_n_0\
    );
\USE_QSGMII_DATA.TXDATA[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(7),
      I1 => TX_EVEN,
      I2 => INSERT_IDLE_reg_n_0,
      O => \USE_QSGMII_DATA.TXDATA[7]_i_1__2_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[0]_i_1__2_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_QSGMII_DATA.TXDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(1),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1__2_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[2]_i_1__2_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_QSGMII_DATA.TXDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(3),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1__2_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(4),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1__2_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(5),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1__2_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[6]_i_1__2_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_QSGMII_DATA.TXDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[7]_i_1__2_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => TXCHARISK_INT,
      I1 => Q(0),
      I2 => RXCHARISCOMMA_USR,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => TXCHARISK_INT,
      I1 => Q(0),
      I2 => RXCHARISK_USR,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => RXDATA_USR(0),
      O => D(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\,
      I1 => Q(0),
      I2 => RXDATA_USR(1),
      O => D(1)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\,
      I1 => Q(0),
      I2 => RXDATA_USR(2),
      O => D(2)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\,
      I1 => Q(0),
      I2 => RXDATA_USR(3),
      O => D(3)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\,
      I1 => Q(0),
      I2 => RXDATA_USR(4),
      O => D(4)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\,
      I1 => Q(0),
      I2 => RXDATA_USR(5),
      O => D(5)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\,
      I1 => Q(0),
      I2 => RXDATA_USR(6),
      O => D(6)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\,
      I1 => Q(0),
      I2 => RXDATA_USR(7),
      O => D(7)
    );
\USE_ROCKET_IO.TXCHARISK_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => TX_EVEN,
      I1 => Q(0),
      I2 => TXCHARISK_INT,
      O => \USE_ROCKET_IO.TXCHARISK_reg\
    );
\USE_ROCKET_IO.TXDATA[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\,
      O => \USE_ROCKET_IO.TXDATA_reg[6]\(0)
    );
\USE_ROCKET_IO.TXDATA[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\,
      O => \USE_ROCKET_IO.TXDATA_reg[6]\(1)
    );
\USE_ROCKET_IO.TXDATA[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\,
      O => \USE_ROCKET_IO.TXDATA_reg[2]_0\
    );
\USE_ROCKET_IO.TXDATA[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\,
      O => \USE_ROCKET_IO.TXDATA_reg[3]\
    );
\USE_ROCKET_IO.TXDATA[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\,
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => Q(0),
      O => \USE_ROCKET_IO.TXDATA_reg[6]\(2)
    );
\USE_ROCKET_IO.TXDATA[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\,
      O => \USE_ROCKET_IO.TXDATA_reg[5]\
    );
\USE_ROCKET_IO.TXDATA[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"003A"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\,
      I1 => TX_EVEN,
      I2 => Q(0),
      I3 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      O => \USE_ROCKET_IO.TXDATA_reg[6]\(3)
    );
\USE_ROCKET_IO.TXDATA[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I1 => Q(0),
      I2 => TX_EVEN,
      O => \USE_ROCKET_IO.TXDATA_reg[2]\
    );
\USE_ROCKET_IO.TXDATA[7]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\,
      O => \USE_ROCKET_IO.TXDATA_reg[7]\
    );
\V_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFC"
    )
        port map (
      I0 => S,
      I1 => \V_i_2__2_n_0\,
      I2 => \V_i_3__2_n_0\,
      I3 => V,
      O => \V_i_1__2_n_0\
    );
\V_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => gmii_tx_en_ch3,
      I1 => TX_PACKET,
      I2 => XMIT_DATA_INT_reg_n_0,
      I3 => gmii_tx_er_ch3,
      O => \V_i_2__2_n_0\
    );
\V_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08080800"
    )
        port map (
      I0 => XMIT_DATA_INT_reg_n_0,
      I1 => gmii_tx_er_ch3,
      I2 => gmii_tx_en_ch3,
      I3 => \V_i_4__2_n_0\,
      I4 => \V_i_5__2_n_0\,
      I5 => \V_i_6__2_n_0\,
      O => \V_i_3__2_n_0\
    );
\V_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => gmii_txd_ch3(1),
      I1 => gmii_txd_ch3(0),
      I2 => gmii_txd_ch3(3),
      I3 => gmii_txd_ch3(2),
      O => \V_i_4__2_n_0\
    );
\V_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gmii_txd_ch3(5),
      I1 => gmii_txd_ch3(4),
      I2 => gmii_txd_ch3(7),
      I3 => gmii_txd_ch3(6),
      O => \V_i_5__2_n_0\
    );
\V_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => TX_PACKET_REG1,
      I1 => TX_ER_REG1,
      I2 => TX_EN_REG1,
      I3 => XMIT_DATA_INT_reg_n_0,
      O => \V_i_6__2_n_0\
    );
V_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \V_i_1__2_n_0\,
      Q => V,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\XMIT_CONFIG_INT_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => TX_EVEN,
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => XMIT_DATA_INT
    );
XMIT_CONFIG_INT_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => XMIT_CONFIG_INT_reg_0,
      Q => XMIT_CONFIG_INT,
      S => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
XMIT_DATA_INT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => XMIT_DATA,
      Q => XMIT_DATA_INT_reg_n_0,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_TX_143 is
  port (
    \USE_ROCKET_IO.TXCHARISK_reg\ : out STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ : out STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_ROCKET_IO.TXDATA_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \USE_ROCKET_IO.TXDATA_reg[2]\ : out STD_LOGIC;
    \USE_ROCKET_IO.TXDATA_reg[2]_0\ : out STD_LOGIC;
    \USE_ROCKET_IO.TXDATA_reg[3]\ : out STD_LOGIC;
    \USE_ROCKET_IO.TXDATA_reg[5]\ : out STD_LOGIC;
    \USE_ROCKET_IO.TXDATA_reg[7]\ : out STD_LOGIC;
    \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\ : in STD_LOGIC;
    userclk : in STD_LOGIC;
    XMIT_CONFIG_INT_reg_0 : in STD_LOGIC;
    gmii_tx_er_ch2 : in STD_LOGIC;
    gmii_tx_en_ch2 : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    gmii_txd_ch2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXCHARISK_USR : in STD_LOGIC;
    RXCHARISCOMMA_USR : in STD_LOGIC;
    RXDATA_USR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \TX_CONFIG_REG_INT_reg[14]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_TX_143 : entity is "TX";
end qsgmii_1218_TX_143;

architecture STRUCTURE of qsgmii_1218_TX_143 is
  signal \C1_OR_C2_i_1__1_n_0\ : STD_LOGIC;
  signal C1_OR_C2_reg_n_0 : STD_LOGIC;
  signal CODE_GRP : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal CODE_GRPISK : STD_LOGIC;
  signal \CODE_GRPISK_i_1__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP_CNT_reg_n_0_[1]\ : STD_LOGIC;
  signal CONFIG_DATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \CONFIG_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \INSERT_IDLE_i_1__1_n_0\ : STD_LOGIC;
  signal \INSERT_IDLE_i_2__1_n_0\ : STD_LOGIC;
  signal INSERT_IDLE_reg_n_0 : STD_LOGIC;
  signal R : STD_LOGIC;
  signal \R_i_1__4_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal T : STD_LOGIC;
  signal T0 : STD_LOGIC;
  signal TRIGGER_S : STD_LOGIC;
  signal TRIGGER_S0 : STD_LOGIC;
  signal TRIGGER_T : STD_LOGIC;
  signal TXCHARISK_INT : STD_LOGIC;
  signal TXD_REG1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TX_CONFIG : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal TX_EN_REG1 : STD_LOGIC;
  signal TX_ER_REG1 : STD_LOGIC;
  signal TX_EVEN : STD_LOGIC;
  signal TX_PACKET : STD_LOGIC;
  signal TX_PACKET_REG1 : STD_LOGIC;
  signal \TX_PACKET_i_1__1_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXCHARISK_i_1__1_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\ : STD_LOGIC;
  signal V : STD_LOGIC;
  signal \V_i_1__1_n_0\ : STD_LOGIC;
  signal \V_i_2__1_n_0\ : STD_LOGIC;
  signal \V_i_3__1_n_0\ : STD_LOGIC;
  signal \V_i_4__1_n_0\ : STD_LOGIC;
  signal \V_i_5__1_n_0\ : STD_LOGIC;
  signal \V_i_6__1_n_0\ : STD_LOGIC;
  signal XMIT_CONFIG_INT : STD_LOGIC;
  signal XMIT_DATA_INT : STD_LOGIC;
  signal XMIT_DATA_INT_reg_n_0 : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \C1_OR_C2_i_1__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \CODE_GRP[1]_i_2__1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \CODE_GRP[2]_i_2__1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \CODE_GRP[4]_i_1__1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \CODE_GRP[5]_i_1__1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \CODE_GRP[6]_i_3__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \CODE_GRP[7]_i_3__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \CODE_GRP_CNT[0]_i_1__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \CODE_GRP_CNT[1]_i_1__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \CONFIG_DATA[0]_i_1__1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \CONFIG_DATA[1]_i_1__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \CONFIG_DATA[3]_i_1__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \CONFIG_DATA[6]_i_1__1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \CONFIG_DATA[7]_i_1__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \INSERT_IDLE_i_2__1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \R_i_1__4\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \TRIGGER_S_i_1__1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \TRIGGER_T_i_1__1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXCHARISK_i_1__1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[0]_i_1__1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[2]_i_1__1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[6]_i_1__1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[7]_i_1__1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_i_1__1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_i_1__1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[0]_i_1__1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[1]_i_1__1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[2]_i_1__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[3]_i_1__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[4]_i_1__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[5]_i_1__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[6]_i_1__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[7]_i_1__1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXCHARISK_i_1__1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[0]_i_1__1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[1]_i_1__1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[2]_i_1__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[3]_i_1__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[4]_i_1__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[6]_i_1__1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[7]_i_1__1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[7]_i_2__1\ : label is "soft_lutpair204";
begin
\C1_OR_C2_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F80"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => TX_EVEN,
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => C1_OR_C2_reg_n_0,
      O => \C1_OR_C2_i_1__1_n_0\
    );
C1_OR_C2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \C1_OR_C2_i_1__1_n_0\,
      Q => C1_OR_C2_reg_n_0,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CODE_GRPISK_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I1 => TX_EVEN,
      I2 => XMIT_CONFIG_INT,
      O => \CODE_GRPISK_i_1__1_n_0\
    );
CODE_GRPISK_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRPISK_i_1__1_n_0\,
      Q => CODE_GRPISK,
      S => \CODE_GRP[7]_i_1__1_n_0\
    );
\CODE_GRP[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => S,
      I1 => XMIT_CONFIG_INT,
      I2 => \CONFIG_DATA_reg_n_0_[0]\,
      I3 => \CODE_GRP[0]_i_2__1_n_0\,
      O => \CODE_GRP[0]_i_1__1_n_0\
    );
\CODE_GRP[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111011101110"
    )
        port map (
      I0 => V,
      I1 => XMIT_CONFIG_INT,
      I2 => R,
      I3 => T,
      I4 => TXD_REG1(0),
      I5 => TX_PACKET,
      O => \CODE_GRP[0]_i_2__1_n_0\
    );
\CODE_GRP[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE0E"
    )
        port map (
      I0 => S,
      I1 => V,
      I2 => XMIT_CONFIG_INT,
      I3 => \CONFIG_DATA_reg_n_0_[1]\,
      I4 => \CODE_GRP[1]_i_2__1_n_0\,
      O => \CODE_GRP[1]_i_1__1_n_0\
    );
\CODE_GRP[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11101010"
    )
        port map (
      I0 => T,
      I1 => XMIT_CONFIG_INT,
      I2 => R,
      I3 => TXD_REG1(1),
      I4 => TX_PACKET,
      O => \CODE_GRP[1]_i_2__1_n_0\
    );
\CODE_GRP[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FE000000FE"
    )
        port map (
      I0 => V,
      I1 => TXD_REG1(2),
      I2 => \CODE_GRP[2]_i_2__1_n_0\,
      I3 => S,
      I4 => XMIT_CONFIG_INT,
      I5 => \CONFIG_DATA_reg_n_0_[7]\,
      O => \CODE_GRP[2]_i_1__1_n_0\
    );
\CODE_GRP[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => T,
      I1 => R,
      I2 => TX_PACKET,
      O => \CODE_GRP[2]_i_2__1_n_0\
    );
\CODE_GRP[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFEEFFEEFFEEFC"
    )
        port map (
      I0 => \CONFIG_DATA_reg_n_0_[3]\,
      I1 => \CODE_GRP[3]_i_2__1_n_0\,
      I2 => T,
      I3 => XMIT_CONFIG_INT,
      I4 => V,
      I5 => S,
      O => \CODE_GRP[3]_i_1__1_n_0\
    );
\CODE_GRP[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA00EF"
    )
        port map (
      I0 => Q(1),
      I1 => TXD_REG1(3),
      I2 => TX_PACKET,
      I3 => XMIT_CONFIG_INT,
      I4 => R,
      O => \CODE_GRP[3]_i_2__1_n_0\
    );
\CODE_GRP[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => \CODE_GRP[7]_i_3__1_n_0\,
      I1 => TXD_REG1(4),
      I2 => XMIT_CONFIG_INT,
      I3 => \CONFIG_DATA_reg_n_0_[7]\,
      O => \CODE_GRP[4]_i_1__1_n_0\
    );
\CODE_GRP[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => \CODE_GRP[7]_i_3__1_n_0\,
      I1 => TXD_REG1(5),
      I2 => XMIT_CONFIG_INT,
      I3 => \CONFIG_DATA_reg_n_0_[7]\,
      O => \CODE_GRP[5]_i_1__1_n_0\
    );
\CODE_GRP[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => XMIT_CONFIG_INT,
      O => \CODE_GRP[6]_i_1__1_n_0\
    );
\CODE_GRP[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA00EA"
    )
        port map (
      I0 => \CODE_GRP[6]_i_3__1_n_0\,
      I1 => TX_PACKET,
      I2 => TXD_REG1(6),
      I3 => XMIT_CONFIG_INT,
      I4 => \CONFIG_DATA_reg_n_0_[6]\,
      O => \CODE_GRP[6]_i_2__1_n_0\
    );
\CODE_GRP[6]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => S,
      I1 => V,
      I2 => T,
      I3 => R,
      O => \CODE_GRP[6]_i_3__1_n_0\
    );
\CODE_GRP[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => Q(1),
      I1 => \CODE_GRP[7]_i_3__1_n_0\,
      I2 => XMIT_CONFIG_INT,
      O => \CODE_GRP[7]_i_1__1_n_0\
    );
\CODE_GRP[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => \CODE_GRP[7]_i_3__1_n_0\,
      I1 => TXD_REG1(7),
      I2 => XMIT_CONFIG_INT,
      I3 => \CONFIG_DATA_reg_n_0_[7]\,
      O => \CODE_GRP[7]_i_2__1_n_0\
    );
\CODE_GRP[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => TX_PACKET,
      I1 => R,
      I2 => T,
      I3 => S,
      I4 => V,
      O => \CODE_GRP[7]_i_3__1_n_0\
    );
\CODE_GRP_CNT[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => TX_EVEN,
      O => plusOp(0)
    );
\CODE_GRP_CNT[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => TX_EVEN,
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => plusOp(1)
    );
\CODE_GRP_CNT_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => plusOp(0),
      Q => TX_EVEN,
      S => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CODE_GRP_CNT_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => plusOp(1),
      Q => \CODE_GRP_CNT_reg_n_0_[1]\,
      S => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CODE_GRP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[0]_i_1__1_n_0\,
      Q => CODE_GRP(0),
      R => \CODE_GRP[6]_i_1__1_n_0\
    );
\CODE_GRP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[1]_i_1__1_n_0\,
      Q => CODE_GRP(1),
      R => \CODE_GRP[6]_i_1__1_n_0\
    );
\CODE_GRP_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[2]_i_1__1_n_0\,
      Q => CODE_GRP(2),
      S => \CODE_GRP[6]_i_1__1_n_0\
    );
\CODE_GRP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[3]_i_1__1_n_0\,
      Q => CODE_GRP(3),
      R => '0'
    );
\CODE_GRP_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[4]_i_1__1_n_0\,
      Q => CODE_GRP(4),
      S => \CODE_GRP[7]_i_1__1_n_0\
    );
\CODE_GRP_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[5]_i_1__1_n_0\,
      Q => CODE_GRP(5),
      S => \CODE_GRP[7]_i_1__1_n_0\
    );
\CODE_GRP_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[6]_i_2__1_n_0\,
      Q => CODE_GRP(6),
      R => \CODE_GRP[6]_i_1__1_n_0\
    );
\CODE_GRP_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[7]_i_2__1_n_0\,
      Q => CODE_GRP(7),
      S => \CODE_GRP[7]_i_1__1_n_0\
    );
\CONFIG_DATA[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"202C"
    )
        port map (
      I0 => TX_CONFIG(0),
      I1 => TX_EVEN,
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => C1_OR_C2_reg_n_0,
      O => CONFIG_DATA(0)
    );
\CONFIG_DATA[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => TX_EVEN,
      I1 => C1_OR_C2_reg_n_0,
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => CONFIG_DATA(1)
    );
\CONFIG_DATA[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"83"
    )
        port map (
      I0 => TX_CONFIG(11),
      I1 => TX_EVEN,
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => CONFIG_DATA(3)
    );
\CONFIG_DATA[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => TX_CONFIG(14),
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I2 => C1_OR_C2_reg_n_0,
      I3 => TX_EVEN,
      O => CONFIG_DATA(6)
    );
\CONFIG_DATA[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => TX_EVEN,
      I1 => C1_OR_C2_reg_n_0,
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => CONFIG_DATA(7)
    );
\CONFIG_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(0),
      Q => \CONFIG_DATA_reg_n_0_[0]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CONFIG_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(1),
      Q => \CONFIG_DATA_reg_n_0_[1]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CONFIG_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(3),
      Q => \CONFIG_DATA_reg_n_0_[3]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CONFIG_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(6),
      Q => \CONFIG_DATA_reg_n_0_[6]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CONFIG_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(7),
      Q => \CONFIG_DATA_reg_n_0_[7]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\INSERT_IDLE_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAB"
    )
        port map (
      I0 => Q(1),
      I1 => \INSERT_IDLE_i_2__1_n_0\,
      I2 => V,
      I3 => S,
      I4 => TX_PACKET,
      I5 => XMIT_CONFIG_INT,
      O => \INSERT_IDLE_i_1__1_n_0\
    );
\INSERT_IDLE_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => R,
      I1 => T,
      O => \INSERT_IDLE_i_2__1_n_0\
    );
INSERT_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \INSERT_IDLE_i_1__1_n_0\,
      Q => INSERT_IDLE_reg_n_0,
      R => '0'
    );
\R_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDCCCCC"
    )
        port map (
      I0 => S,
      I1 => T,
      I2 => TX_EVEN,
      I3 => TX_ER_REG1,
      I4 => R,
      O => \R_i_1__4_n_0\
    );
R_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \R_i_1__4_n_0\,
      Q => R,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\S_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAAA00000000"
    )
        port map (
      I0 => TRIGGER_S,
      I1 => TX_ER_REG1,
      I2 => TX_EVEN,
      I3 => TX_EN_REG1,
      I4 => gmii_tx_en_ch2,
      I5 => XMIT_DATA_INT_reg_n_0,
      O => S0
    );
S_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => S0,
      Q => S,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\TRIGGER_S_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => TX_EN_REG1,
      I1 => gmii_tx_en_ch2,
      I2 => TX_EVEN,
      I3 => TX_ER_REG1,
      O => TRIGGER_S0
    );
TRIGGER_S_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRIGGER_S0,
      Q => TRIGGER_S,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\TRIGGER_T_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TX_EN_REG1,
      I1 => gmii_tx_en_ch2,
      O => p_14_in
    );
TRIGGER_T_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_14_in,
      Q => TRIGGER_T,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\TXD_REG1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch2(0),
      Q => TXD_REG1(0),
      R => '0'
    );
\TXD_REG1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch2(1),
      Q => TXD_REG1(1),
      R => '0'
    );
\TXD_REG1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch2(2),
      Q => TXD_REG1(2),
      R => '0'
    );
\TXD_REG1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch2(3),
      Q => TXD_REG1(3),
      R => '0'
    );
\TXD_REG1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch2(4),
      Q => TXD_REG1(4),
      R => '0'
    );
\TXD_REG1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch2(5),
      Q => TXD_REG1(5),
      R => '0'
    );
\TXD_REG1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch2(6),
      Q => TXD_REG1(6),
      R => '0'
    );
\TXD_REG1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch2(7),
      Q => TXD_REG1(7),
      R => '0'
    );
\TX_CONFIG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_REG_INT_reg[14]\(0),
      Q => TX_CONFIG(0),
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\TX_CONFIG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_REG_INT_reg[14]\(1),
      Q => TX_CONFIG(11),
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\TX_CONFIG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_REG_INT_reg[14]\(2),
      Q => TX_CONFIG(14),
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
TX_EN_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_tx_en_ch2,
      Q => TX_EN_REG1,
      R => '0'
    );
TX_ER_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_tx_er_ch2,
      Q => TX_ER_REG1,
      R => '0'
    );
TX_PACKET_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TX_PACKET,
      Q => TX_PACKET_REG1,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\TX_PACKET_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => T,
      I1 => S,
      I2 => TX_PACKET,
      O => \TX_PACKET_i_1__1_n_0\
    );
TX_PACKET_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \TX_PACKET_i_1__1_n_0\,
      Q => TX_PACKET,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\T_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FFF88888"
    )
        port map (
      I0 => V,
      I1 => TRIGGER_T,
      I2 => TX_PACKET,
      I3 => S,
      I4 => TX_EN_REG1,
      I5 => gmii_tx_en_ch2,
      O => T0
    );
T_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => T0,
      Q => T,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_QSGMII_DATA.TXCHARISK_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I1 => CODE_GRPISK,
      I2 => TX_EVEN,
      I3 => INSERT_IDLE_reg_n_0,
      O => \USE_QSGMII_DATA.TXCHARISK_i_1__1_n_0\
    );
\USE_QSGMII_DATA.TXCHARISK_reg\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXCHARISK_i_1__1_n_0\,
      Q => TXCHARISK_INT,
      R => '0'
    );
\USE_QSGMII_DATA.TXDATA[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(0),
      I1 => TX_EVEN,
      I2 => INSERT_IDLE_reg_n_0,
      O => \USE_QSGMII_DATA.TXDATA[0]_i_1__1_n_0\
    );
\USE_QSGMII_DATA.TXDATA[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(2),
      I1 => TX_EVEN,
      I2 => INSERT_IDLE_reg_n_0,
      O => \USE_QSGMII_DATA.TXDATA[2]_i_1__1_n_0\
    );
\USE_QSGMII_DATA.TXDATA[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I1 => TX_EVEN,
      I2 => INSERT_IDLE_reg_n_0,
      O => \USE_QSGMII_DATA.TXDATA[5]_i_1__1_n_0\
    );
\USE_QSGMII_DATA.TXDATA[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(6),
      I1 => TX_EVEN,
      I2 => INSERT_IDLE_reg_n_0,
      O => \USE_QSGMII_DATA.TXDATA[6]_i_1__1_n_0\
    );
\USE_QSGMII_DATA.TXDATA[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(7),
      I1 => TX_EVEN,
      I2 => INSERT_IDLE_reg_n_0,
      O => \USE_QSGMII_DATA.TXDATA[7]_i_1__1_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[0]_i_1__1_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_QSGMII_DATA.TXDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(1),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1__1_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[2]_i_1__1_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_QSGMII_DATA.TXDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(3),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1__1_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(4),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1__1_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(5),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1__1_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[6]_i_1__1_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_QSGMII_DATA.TXDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[7]_i_1__1_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => TXCHARISK_INT,
      I1 => Q(0),
      I2 => RXCHARISCOMMA_USR,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => TXCHARISK_INT,
      I1 => Q(0),
      I2 => RXCHARISK_USR,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => RXDATA_USR(0),
      O => D(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\,
      I1 => Q(0),
      I2 => RXDATA_USR(1),
      O => D(1)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\,
      I1 => Q(0),
      I2 => RXDATA_USR(2),
      O => D(2)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\,
      I1 => Q(0),
      I2 => RXDATA_USR(3),
      O => D(3)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\,
      I1 => Q(0),
      I2 => RXDATA_USR(4),
      O => D(4)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\,
      I1 => Q(0),
      I2 => RXDATA_USR(5),
      O => D(5)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\,
      I1 => Q(0),
      I2 => RXDATA_USR(6),
      O => D(6)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\,
      I1 => Q(0),
      I2 => RXDATA_USR(7),
      O => D(7)
    );
\USE_ROCKET_IO.TXCHARISK_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => TX_EVEN,
      I1 => Q(0),
      I2 => TXCHARISK_INT,
      O => \USE_ROCKET_IO.TXCHARISK_reg\
    );
\USE_ROCKET_IO.TXDATA[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\,
      O => \USE_ROCKET_IO.TXDATA_reg[6]\(0)
    );
\USE_ROCKET_IO.TXDATA[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\,
      O => \USE_ROCKET_IO.TXDATA_reg[6]\(1)
    );
\USE_ROCKET_IO.TXDATA[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\,
      O => \USE_ROCKET_IO.TXDATA_reg[2]_0\
    );
\USE_ROCKET_IO.TXDATA[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\,
      O => \USE_ROCKET_IO.TXDATA_reg[3]\
    );
\USE_ROCKET_IO.TXDATA[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\,
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => Q(0),
      O => \USE_ROCKET_IO.TXDATA_reg[6]\(2)
    );
\USE_ROCKET_IO.TXDATA[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\,
      O => \USE_ROCKET_IO.TXDATA_reg[5]\
    );
\USE_ROCKET_IO.TXDATA[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"003A"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\,
      I1 => TX_EVEN,
      I2 => Q(0),
      I3 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      O => \USE_ROCKET_IO.TXDATA_reg[6]\(3)
    );
\USE_ROCKET_IO.TXDATA[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I1 => Q(0),
      I2 => TX_EVEN,
      O => \USE_ROCKET_IO.TXDATA_reg[2]\
    );
\USE_ROCKET_IO.TXDATA[7]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\,
      O => \USE_ROCKET_IO.TXDATA_reg[7]\
    );
\V_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFC"
    )
        port map (
      I0 => S,
      I1 => \V_i_2__1_n_0\,
      I2 => \V_i_3__1_n_0\,
      I3 => V,
      O => \V_i_1__1_n_0\
    );
\V_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => gmii_tx_en_ch2,
      I1 => TX_PACKET,
      I2 => XMIT_DATA_INT_reg_n_0,
      I3 => gmii_tx_er_ch2,
      O => \V_i_2__1_n_0\
    );
\V_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08080800"
    )
        port map (
      I0 => XMIT_DATA_INT_reg_n_0,
      I1 => gmii_tx_er_ch2,
      I2 => gmii_tx_en_ch2,
      I3 => \V_i_4__1_n_0\,
      I4 => \V_i_5__1_n_0\,
      I5 => \V_i_6__1_n_0\,
      O => \V_i_3__1_n_0\
    );
\V_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => gmii_txd_ch2(1),
      I1 => gmii_txd_ch2(0),
      I2 => gmii_txd_ch2(3),
      I3 => gmii_txd_ch2(2),
      O => \V_i_4__1_n_0\
    );
\V_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gmii_txd_ch2(5),
      I1 => gmii_txd_ch2(4),
      I2 => gmii_txd_ch2(7),
      I3 => gmii_txd_ch2(6),
      O => \V_i_5__1_n_0\
    );
\V_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => TX_PACKET_REG1,
      I1 => TX_ER_REG1,
      I2 => TX_EN_REG1,
      I3 => XMIT_DATA_INT_reg_n_0,
      O => \V_i_6__1_n_0\
    );
V_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \V_i_1__1_n_0\,
      Q => V,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\XMIT_CONFIG_INT_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => TX_EVEN,
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => XMIT_DATA_INT
    );
XMIT_CONFIG_INT_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => XMIT_CONFIG_INT_reg_0,
      Q => XMIT_CONFIG_INT,
      S => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
XMIT_DATA_INT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => XMIT_DATA,
      Q => XMIT_DATA_INT_reg_n_0,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_TX_151 is
  port (
    \USE_ROCKET_IO.TXCHARISK_reg\ : out STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ : out STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_ROCKET_IO.TXDATA_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \USE_ROCKET_IO.TXDATA_reg[2]\ : out STD_LOGIC;
    \USE_ROCKET_IO.TXDATA_reg[2]_0\ : out STD_LOGIC;
    \USE_ROCKET_IO.TXDATA_reg[3]\ : out STD_LOGIC;
    \USE_ROCKET_IO.TXDATA_reg[5]\ : out STD_LOGIC;
    \USE_ROCKET_IO.TXDATA_reg[7]\ : out STD_LOGIC;
    \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\ : in STD_LOGIC;
    userclk : in STD_LOGIC;
    XMIT_CONFIG_INT_reg_0 : in STD_LOGIC;
    gmii_tx_er_ch1 : in STD_LOGIC;
    gmii_tx_en_ch1 : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    gmii_txd_ch1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXCHARISK_USR : in STD_LOGIC;
    RXCHARISCOMMA_USR : in STD_LOGIC;
    RXDATA_USR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \TX_CONFIG_REG_INT_reg[14]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_TX_151 : entity is "TX";
end qsgmii_1218_TX_151;

architecture STRUCTURE of qsgmii_1218_TX_151 is
  signal \C1_OR_C2_i_1__0_n_0\ : STD_LOGIC;
  signal C1_OR_C2_reg_n_0 : STD_LOGIC;
  signal CODE_GRP : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal CODE_GRPISK : STD_LOGIC;
  signal \CODE_GRPISK_i_1__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP_CNT_reg_n_0_[1]\ : STD_LOGIC;
  signal CONFIG_DATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \CONFIG_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \INSERT_IDLE_i_1__0_n_0\ : STD_LOGIC;
  signal \INSERT_IDLE_i_2__0_n_0\ : STD_LOGIC;
  signal INSERT_IDLE_reg_n_0 : STD_LOGIC;
  signal R : STD_LOGIC;
  signal \R_i_1__2_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal T : STD_LOGIC;
  signal T0 : STD_LOGIC;
  signal TRIGGER_S : STD_LOGIC;
  signal TRIGGER_S0 : STD_LOGIC;
  signal TRIGGER_T : STD_LOGIC;
  signal TXCHARISK_INT : STD_LOGIC;
  signal TXD_REG1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TX_CONFIG : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal TX_EN_REG1 : STD_LOGIC;
  signal TX_ER_REG1 : STD_LOGIC;
  signal TX_EVEN : STD_LOGIC;
  signal TX_PACKET : STD_LOGIC;
  signal TX_PACKET_REG1 : STD_LOGIC;
  signal \TX_PACKET_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXCHARISK_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\ : STD_LOGIC;
  signal V : STD_LOGIC;
  signal \V_i_1__0_n_0\ : STD_LOGIC;
  signal \V_i_2__0_n_0\ : STD_LOGIC;
  signal \V_i_3__0_n_0\ : STD_LOGIC;
  signal \V_i_4__0_n_0\ : STD_LOGIC;
  signal \V_i_5__0_n_0\ : STD_LOGIC;
  signal \V_i_6__0_n_0\ : STD_LOGIC;
  signal XMIT_CONFIG_INT : STD_LOGIC;
  signal XMIT_DATA_INT : STD_LOGIC;
  signal XMIT_DATA_INT_reg_n_0 : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \C1_OR_C2_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \CODE_GRP[1]_i_2__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \CODE_GRP[2]_i_2__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \CODE_GRP[4]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \CODE_GRP[5]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \CODE_GRP[6]_i_3__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \CODE_GRP[7]_i_3__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \CODE_GRP_CNT[0]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \CODE_GRP_CNT[1]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \CONFIG_DATA[0]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \CONFIG_DATA[1]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \CONFIG_DATA[3]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \CONFIG_DATA[6]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \CONFIG_DATA[7]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \INSERT_IDLE_i_2__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \R_i_1__2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \TRIGGER_S_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \TRIGGER_T_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXCHARISK_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[0]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[2]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[6]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[7]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[0]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[1]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[2]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[3]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[4]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[5]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[6]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[7]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXCHARISK_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[0]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[1]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[2]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[3]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[4]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[6]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[7]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[7]_i_2__0\ : label is "soft_lutpair136";
begin
\C1_OR_C2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F80"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => TX_EVEN,
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => C1_OR_C2_reg_n_0,
      O => \C1_OR_C2_i_1__0_n_0\
    );
C1_OR_C2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \C1_OR_C2_i_1__0_n_0\,
      Q => C1_OR_C2_reg_n_0,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CODE_GRPISK_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I1 => TX_EVEN,
      I2 => XMIT_CONFIG_INT,
      O => \CODE_GRPISK_i_1__0_n_0\
    );
CODE_GRPISK_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRPISK_i_1__0_n_0\,
      Q => CODE_GRPISK,
      S => \CODE_GRP[7]_i_1__0_n_0\
    );
\CODE_GRP[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => S,
      I1 => XMIT_CONFIG_INT,
      I2 => \CONFIG_DATA_reg_n_0_[0]\,
      I3 => \CODE_GRP[0]_i_2__0_n_0\,
      O => \CODE_GRP[0]_i_1__0_n_0\
    );
\CODE_GRP[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111011101110"
    )
        port map (
      I0 => V,
      I1 => XMIT_CONFIG_INT,
      I2 => R,
      I3 => T,
      I4 => TXD_REG1(0),
      I5 => TX_PACKET,
      O => \CODE_GRP[0]_i_2__0_n_0\
    );
\CODE_GRP[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE0E"
    )
        port map (
      I0 => S,
      I1 => V,
      I2 => XMIT_CONFIG_INT,
      I3 => \CONFIG_DATA_reg_n_0_[1]\,
      I4 => \CODE_GRP[1]_i_2__0_n_0\,
      O => \CODE_GRP[1]_i_1__0_n_0\
    );
\CODE_GRP[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11101010"
    )
        port map (
      I0 => T,
      I1 => XMIT_CONFIG_INT,
      I2 => R,
      I3 => TXD_REG1(1),
      I4 => TX_PACKET,
      O => \CODE_GRP[1]_i_2__0_n_0\
    );
\CODE_GRP[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FE000000FE"
    )
        port map (
      I0 => V,
      I1 => TXD_REG1(2),
      I2 => \CODE_GRP[2]_i_2__0_n_0\,
      I3 => S,
      I4 => XMIT_CONFIG_INT,
      I5 => \CONFIG_DATA_reg_n_0_[7]\,
      O => \CODE_GRP[2]_i_1__0_n_0\
    );
\CODE_GRP[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => T,
      I1 => R,
      I2 => TX_PACKET,
      O => \CODE_GRP[2]_i_2__0_n_0\
    );
\CODE_GRP[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFEEFFEEFFEEFC"
    )
        port map (
      I0 => \CONFIG_DATA_reg_n_0_[3]\,
      I1 => \CODE_GRP[3]_i_2__0_n_0\,
      I2 => T,
      I3 => XMIT_CONFIG_INT,
      I4 => V,
      I5 => S,
      O => \CODE_GRP[3]_i_1__0_n_0\
    );
\CODE_GRP[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA00EF"
    )
        port map (
      I0 => Q(1),
      I1 => TXD_REG1(3),
      I2 => TX_PACKET,
      I3 => XMIT_CONFIG_INT,
      I4 => R,
      O => \CODE_GRP[3]_i_2__0_n_0\
    );
\CODE_GRP[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => \CODE_GRP[7]_i_3__0_n_0\,
      I1 => TXD_REG1(4),
      I2 => XMIT_CONFIG_INT,
      I3 => \CONFIG_DATA_reg_n_0_[7]\,
      O => \CODE_GRP[4]_i_1__0_n_0\
    );
\CODE_GRP[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => \CODE_GRP[7]_i_3__0_n_0\,
      I1 => TXD_REG1(5),
      I2 => XMIT_CONFIG_INT,
      I3 => \CONFIG_DATA_reg_n_0_[7]\,
      O => \CODE_GRP[5]_i_1__0_n_0\
    );
\CODE_GRP[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => XMIT_CONFIG_INT,
      O => \CODE_GRP[6]_i_1__0_n_0\
    );
\CODE_GRP[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA00EA"
    )
        port map (
      I0 => \CODE_GRP[6]_i_3__0_n_0\,
      I1 => TX_PACKET,
      I2 => TXD_REG1(6),
      I3 => XMIT_CONFIG_INT,
      I4 => \CONFIG_DATA_reg_n_0_[6]\,
      O => \CODE_GRP[6]_i_2__0_n_0\
    );
\CODE_GRP[6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => S,
      I1 => V,
      I2 => T,
      I3 => R,
      O => \CODE_GRP[6]_i_3__0_n_0\
    );
\CODE_GRP[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => Q(1),
      I1 => \CODE_GRP[7]_i_3__0_n_0\,
      I2 => XMIT_CONFIG_INT,
      O => \CODE_GRP[7]_i_1__0_n_0\
    );
\CODE_GRP[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => \CODE_GRP[7]_i_3__0_n_0\,
      I1 => TXD_REG1(7),
      I2 => XMIT_CONFIG_INT,
      I3 => \CONFIG_DATA_reg_n_0_[7]\,
      O => \CODE_GRP[7]_i_2__0_n_0\
    );
\CODE_GRP[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => TX_PACKET,
      I1 => R,
      I2 => T,
      I3 => S,
      I4 => V,
      O => \CODE_GRP[7]_i_3__0_n_0\
    );
\CODE_GRP_CNT[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => TX_EVEN,
      O => plusOp(0)
    );
\CODE_GRP_CNT[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => TX_EVEN,
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => plusOp(1)
    );
\CODE_GRP_CNT_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => plusOp(0),
      Q => TX_EVEN,
      S => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CODE_GRP_CNT_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => plusOp(1),
      Q => \CODE_GRP_CNT_reg_n_0_[1]\,
      S => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CODE_GRP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[0]_i_1__0_n_0\,
      Q => CODE_GRP(0),
      R => \CODE_GRP[6]_i_1__0_n_0\
    );
\CODE_GRP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[1]_i_1__0_n_0\,
      Q => CODE_GRP(1),
      R => \CODE_GRP[6]_i_1__0_n_0\
    );
\CODE_GRP_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[2]_i_1__0_n_0\,
      Q => CODE_GRP(2),
      S => \CODE_GRP[6]_i_1__0_n_0\
    );
\CODE_GRP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[3]_i_1__0_n_0\,
      Q => CODE_GRP(3),
      R => '0'
    );
\CODE_GRP_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[4]_i_1__0_n_0\,
      Q => CODE_GRP(4),
      S => \CODE_GRP[7]_i_1__0_n_0\
    );
\CODE_GRP_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[5]_i_1__0_n_0\,
      Q => CODE_GRP(5),
      S => \CODE_GRP[7]_i_1__0_n_0\
    );
\CODE_GRP_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[6]_i_2__0_n_0\,
      Q => CODE_GRP(6),
      R => \CODE_GRP[6]_i_1__0_n_0\
    );
\CODE_GRP_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[7]_i_2__0_n_0\,
      Q => CODE_GRP(7),
      S => \CODE_GRP[7]_i_1__0_n_0\
    );
\CONFIG_DATA[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"202C"
    )
        port map (
      I0 => TX_CONFIG(0),
      I1 => TX_EVEN,
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => C1_OR_C2_reg_n_0,
      O => CONFIG_DATA(0)
    );
\CONFIG_DATA[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => TX_EVEN,
      I1 => C1_OR_C2_reg_n_0,
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => CONFIG_DATA(1)
    );
\CONFIG_DATA[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"83"
    )
        port map (
      I0 => TX_CONFIG(11),
      I1 => TX_EVEN,
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => CONFIG_DATA(3)
    );
\CONFIG_DATA[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => TX_CONFIG(14),
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I2 => C1_OR_C2_reg_n_0,
      I3 => TX_EVEN,
      O => CONFIG_DATA(6)
    );
\CONFIG_DATA[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => TX_EVEN,
      I1 => C1_OR_C2_reg_n_0,
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => CONFIG_DATA(7)
    );
\CONFIG_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(0),
      Q => \CONFIG_DATA_reg_n_0_[0]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CONFIG_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(1),
      Q => \CONFIG_DATA_reg_n_0_[1]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CONFIG_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(3),
      Q => \CONFIG_DATA_reg_n_0_[3]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CONFIG_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(6),
      Q => \CONFIG_DATA_reg_n_0_[6]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CONFIG_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(7),
      Q => \CONFIG_DATA_reg_n_0_[7]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\INSERT_IDLE_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAB"
    )
        port map (
      I0 => Q(1),
      I1 => \INSERT_IDLE_i_2__0_n_0\,
      I2 => V,
      I3 => S,
      I4 => TX_PACKET,
      I5 => XMIT_CONFIG_INT,
      O => \INSERT_IDLE_i_1__0_n_0\
    );
\INSERT_IDLE_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => R,
      I1 => T,
      O => \INSERT_IDLE_i_2__0_n_0\
    );
INSERT_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \INSERT_IDLE_i_1__0_n_0\,
      Q => INSERT_IDLE_reg_n_0,
      R => '0'
    );
\R_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDCCCCC"
    )
        port map (
      I0 => S,
      I1 => T,
      I2 => TX_EVEN,
      I3 => TX_ER_REG1,
      I4 => R,
      O => \R_i_1__2_n_0\
    );
R_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \R_i_1__2_n_0\,
      Q => R,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\S_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAAA00000000"
    )
        port map (
      I0 => TRIGGER_S,
      I1 => TX_ER_REG1,
      I2 => TX_EVEN,
      I3 => TX_EN_REG1,
      I4 => gmii_tx_en_ch1,
      I5 => XMIT_DATA_INT_reg_n_0,
      O => S0
    );
S_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => S0,
      Q => S,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\TRIGGER_S_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => TX_EN_REG1,
      I1 => gmii_tx_en_ch1,
      I2 => TX_EVEN,
      I3 => TX_ER_REG1,
      O => TRIGGER_S0
    );
TRIGGER_S_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRIGGER_S0,
      Q => TRIGGER_S,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\TRIGGER_T_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TX_EN_REG1,
      I1 => gmii_tx_en_ch1,
      O => p_14_in
    );
TRIGGER_T_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_14_in,
      Q => TRIGGER_T,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\TXD_REG1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch1(0),
      Q => TXD_REG1(0),
      R => '0'
    );
\TXD_REG1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch1(1),
      Q => TXD_REG1(1),
      R => '0'
    );
\TXD_REG1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch1(2),
      Q => TXD_REG1(2),
      R => '0'
    );
\TXD_REG1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch1(3),
      Q => TXD_REG1(3),
      R => '0'
    );
\TXD_REG1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch1(4),
      Q => TXD_REG1(4),
      R => '0'
    );
\TXD_REG1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch1(5),
      Q => TXD_REG1(5),
      R => '0'
    );
\TXD_REG1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch1(6),
      Q => TXD_REG1(6),
      R => '0'
    );
\TXD_REG1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch1(7),
      Q => TXD_REG1(7),
      R => '0'
    );
\TX_CONFIG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_REG_INT_reg[14]\(0),
      Q => TX_CONFIG(0),
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\TX_CONFIG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_REG_INT_reg[14]\(1),
      Q => TX_CONFIG(11),
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\TX_CONFIG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_REG_INT_reg[14]\(2),
      Q => TX_CONFIG(14),
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
TX_EN_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_tx_en_ch1,
      Q => TX_EN_REG1,
      R => '0'
    );
TX_ER_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_tx_er_ch1,
      Q => TX_ER_REG1,
      R => '0'
    );
TX_PACKET_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TX_PACKET,
      Q => TX_PACKET_REG1,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\TX_PACKET_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => T,
      I1 => S,
      I2 => TX_PACKET,
      O => \TX_PACKET_i_1__0_n_0\
    );
TX_PACKET_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \TX_PACKET_i_1__0_n_0\,
      Q => TX_PACKET,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\T_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FFF88888"
    )
        port map (
      I0 => V,
      I1 => TRIGGER_T,
      I2 => TX_PACKET,
      I3 => S,
      I4 => TX_EN_REG1,
      I5 => gmii_tx_en_ch1,
      O => T0
    );
T_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => T0,
      Q => T,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_QSGMII_DATA.TXCHARISK_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I1 => CODE_GRPISK,
      I2 => TX_EVEN,
      I3 => INSERT_IDLE_reg_n_0,
      O => \USE_QSGMII_DATA.TXCHARISK_i_1__0_n_0\
    );
\USE_QSGMII_DATA.TXCHARISK_reg\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXCHARISK_i_1__0_n_0\,
      Q => TXCHARISK_INT,
      R => '0'
    );
\USE_QSGMII_DATA.TXDATA[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(0),
      I1 => TX_EVEN,
      I2 => INSERT_IDLE_reg_n_0,
      O => \USE_QSGMII_DATA.TXDATA[0]_i_1__0_n_0\
    );
\USE_QSGMII_DATA.TXDATA[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(2),
      I1 => TX_EVEN,
      I2 => INSERT_IDLE_reg_n_0,
      O => \USE_QSGMII_DATA.TXDATA[2]_i_1__0_n_0\
    );
\USE_QSGMII_DATA.TXDATA[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I1 => TX_EVEN,
      I2 => INSERT_IDLE_reg_n_0,
      O => \USE_QSGMII_DATA.TXDATA[5]_i_1__0_n_0\
    );
\USE_QSGMII_DATA.TXDATA[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(6),
      I1 => TX_EVEN,
      I2 => INSERT_IDLE_reg_n_0,
      O => \USE_QSGMII_DATA.TXDATA[6]_i_1__0_n_0\
    );
\USE_QSGMII_DATA.TXDATA[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(7),
      I1 => TX_EVEN,
      I2 => INSERT_IDLE_reg_n_0,
      O => \USE_QSGMII_DATA.TXDATA[7]_i_1__0_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[0]_i_1__0_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_QSGMII_DATA.TXDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(1),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1__0_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[2]_i_1__0_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_QSGMII_DATA.TXDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(3),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1__0_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(4),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1__0_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(5),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1__0_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[6]_i_1__0_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_QSGMII_DATA.TXDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[7]_i_1__0_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => TXCHARISK_INT,
      I1 => Q(0),
      I2 => RXCHARISCOMMA_USR,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => TXCHARISK_INT,
      I1 => Q(0),
      I2 => RXCHARISK_USR,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => RXDATA_USR(0),
      O => D(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\,
      I1 => Q(0),
      I2 => RXDATA_USR(1),
      O => D(1)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\,
      I1 => Q(0),
      I2 => RXDATA_USR(2),
      O => D(2)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\,
      I1 => Q(0),
      I2 => RXDATA_USR(3),
      O => D(3)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\,
      I1 => Q(0),
      I2 => RXDATA_USR(4),
      O => D(4)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\,
      I1 => Q(0),
      I2 => RXDATA_USR(5),
      O => D(5)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\,
      I1 => Q(0),
      I2 => RXDATA_USR(6),
      O => D(6)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\,
      I1 => Q(0),
      I2 => RXDATA_USR(7),
      O => D(7)
    );
\USE_ROCKET_IO.TXCHARISK_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => TX_EVEN,
      I1 => Q(0),
      I2 => TXCHARISK_INT,
      O => \USE_ROCKET_IO.TXCHARISK_reg\
    );
\USE_ROCKET_IO.TXDATA[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\,
      O => \USE_ROCKET_IO.TXDATA_reg[6]\(0)
    );
\USE_ROCKET_IO.TXDATA[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\,
      O => \USE_ROCKET_IO.TXDATA_reg[6]\(1)
    );
\USE_ROCKET_IO.TXDATA[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\,
      O => \USE_ROCKET_IO.TXDATA_reg[2]_0\
    );
\USE_ROCKET_IO.TXDATA[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\,
      O => \USE_ROCKET_IO.TXDATA_reg[3]\
    );
\USE_ROCKET_IO.TXDATA[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\,
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => Q(0),
      O => \USE_ROCKET_IO.TXDATA_reg[6]\(2)
    );
\USE_ROCKET_IO.TXDATA[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\,
      O => \USE_ROCKET_IO.TXDATA_reg[5]\
    );
\USE_ROCKET_IO.TXDATA[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"003A"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\,
      I1 => TX_EVEN,
      I2 => Q(0),
      I3 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      O => \USE_ROCKET_IO.TXDATA_reg[6]\(3)
    );
\USE_ROCKET_IO.TXDATA[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I1 => Q(0),
      I2 => TX_EVEN,
      O => \USE_ROCKET_IO.TXDATA_reg[2]\
    );
\USE_ROCKET_IO.TXDATA[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\,
      O => \USE_ROCKET_IO.TXDATA_reg[7]\
    );
\V_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFC"
    )
        port map (
      I0 => S,
      I1 => \V_i_2__0_n_0\,
      I2 => \V_i_3__0_n_0\,
      I3 => V,
      O => \V_i_1__0_n_0\
    );
\V_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => gmii_tx_en_ch1,
      I1 => TX_PACKET,
      I2 => XMIT_DATA_INT_reg_n_0,
      I3 => gmii_tx_er_ch1,
      O => \V_i_2__0_n_0\
    );
\V_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08080800"
    )
        port map (
      I0 => XMIT_DATA_INT_reg_n_0,
      I1 => gmii_tx_er_ch1,
      I2 => gmii_tx_en_ch1,
      I3 => \V_i_4__0_n_0\,
      I4 => \V_i_5__0_n_0\,
      I5 => \V_i_6__0_n_0\,
      O => \V_i_3__0_n_0\
    );
\V_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => gmii_txd_ch1(1),
      I1 => gmii_txd_ch1(0),
      I2 => gmii_txd_ch1(3),
      I3 => gmii_txd_ch1(2),
      O => \V_i_4__0_n_0\
    );
\V_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gmii_txd_ch1(5),
      I1 => gmii_txd_ch1(4),
      I2 => gmii_txd_ch1(7),
      I3 => gmii_txd_ch1(6),
      O => \V_i_5__0_n_0\
    );
\V_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => TX_PACKET_REG1,
      I1 => TX_ER_REG1,
      I2 => TX_EN_REG1,
      I3 => XMIT_DATA_INT_reg_n_0,
      O => \V_i_6__0_n_0\
    );
V_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \V_i_1__0_n_0\,
      Q => V,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\XMIT_CONFIG_INT_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => TX_EVEN,
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => XMIT_DATA_INT
    );
XMIT_CONFIG_INT_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => XMIT_CONFIG_INT_reg_0,
      Q => XMIT_CONFIG_INT,
      S => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
XMIT_DATA_INT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => XMIT_DATA,
      Q => XMIT_DATA_INT_reg_n_0,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_TX_159 is
  port (
    \USE_ROCKET_IO.TXCHARISK_reg\ : out STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ : out STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_ROCKET_IO.TXDATA_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \USE_ROCKET_IO.TXDATA_reg[2]\ : out STD_LOGIC;
    \USE_ROCKET_IO.TXDATA_reg[2]_0\ : out STD_LOGIC;
    \USE_ROCKET_IO.TXDATA_reg[3]\ : out STD_LOGIC;
    \USE_ROCKET_IO.TXDATA_reg[5]\ : out STD_LOGIC;
    \USE_ROCKET_IO.TXDATA_reg[7]\ : out STD_LOGIC;
    \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\ : in STD_LOGIC;
    userclk : in STD_LOGIC;
    XMIT_CONFIG_INT_reg_0 : in STD_LOGIC;
    gmii_tx_er_ch0 : in STD_LOGIC;
    gmii_tx_en_ch0 : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gmii_txd_ch0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RXCHARISK_USR : in STD_LOGIC;
    RXCHARISCOMMA_USR : in STD_LOGIC;
    RXDATA_USR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \TX_CONFIG_REG_INT_reg[14]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_TX_159 : entity is "TX";
end qsgmii_1218_TX_159;

architecture STRUCTURE of qsgmii_1218_TX_159 is
  signal C1_OR_C2_i_1_n_0 : STD_LOGIC;
  signal C1_OR_C2_reg_n_0 : STD_LOGIC;
  signal CODE_GRP : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal CODE_GRPISK : STD_LOGIC;
  signal CODE_GRPISK_i_1_n_0 : STD_LOGIC;
  signal \CODE_GRP[0]_i_1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[0]_i_2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[1]_i_1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[1]_i_2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[2]_i_1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[2]_i_2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[3]_i_1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[3]_i_2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[4]_i_1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[5]_i_1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[6]_i_1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[6]_i_2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[6]_i_3_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_3_n_0\ : STD_LOGIC;
  signal \CODE_GRP_CNT_reg_n_0_[1]\ : STD_LOGIC;
  signal CONFIG_DATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \CONFIG_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal INSERT_IDLE_i_1_n_0 : STD_LOGIC;
  signal INSERT_IDLE_i_2_n_0 : STD_LOGIC;
  signal INSERT_IDLE_reg_n_0 : STD_LOGIC;
  signal R : STD_LOGIC;
  signal \R_i_1__0_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal T : STD_LOGIC;
  signal T0 : STD_LOGIC;
  signal TRIGGER_S : STD_LOGIC;
  signal TRIGGER_S0 : STD_LOGIC;
  signal TRIGGER_T : STD_LOGIC;
  signal TXCHARISK_INT : STD_LOGIC;
  signal TXD_REG1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TX_CONFIG : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal TX_EN_REG1 : STD_LOGIC;
  signal TX_ER_REG1 : STD_LOGIC;
  signal TX_EVEN : STD_LOGIC;
  signal TX_PACKET : STD_LOGIC;
  signal TX_PACKET_REG1 : STD_LOGIC;
  signal TX_PACKET_i_1_n_0 : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXCHARISK_i_1_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[0]_i_1_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[2]_i_1_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[5]_i_1_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[6]_i_1_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[7]_i_1_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\ : STD_LOGIC;
  signal V : STD_LOGIC;
  signal V_i_1_n_0 : STD_LOGIC;
  signal V_i_2_n_0 : STD_LOGIC;
  signal V_i_3_n_0 : STD_LOGIC;
  signal V_i_4_n_0 : STD_LOGIC;
  signal V_i_5_n_0 : STD_LOGIC;
  signal V_i_6_n_0 : STD_LOGIC;
  signal XMIT_CONFIG_INT : STD_LOGIC;
  signal XMIT_DATA_INT : STD_LOGIC;
  signal XMIT_DATA_INT_reg_n_0 : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of C1_OR_C2_i_1 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \CODE_GRP[1]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \CODE_GRP[2]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \CODE_GRP[4]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \CODE_GRP[5]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \CODE_GRP[6]_i_3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \CODE_GRP[7]_i_3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \CODE_GRP_CNT[0]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \CODE_GRP_CNT[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \CONFIG_DATA[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \CONFIG_DATA[1]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \CONFIG_DATA[3]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \CONFIG_DATA[6]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \CONFIG_DATA[7]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of INSERT_IDLE_i_2 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \R_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of TRIGGER_T_i_1 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[0]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[6]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[7]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[1]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[4]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[5]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[6]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[7]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXCHARISK_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[1]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[4]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[5]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[6]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[7]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[7]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of V_i_6 : label is "soft_lutpair59";
begin
C1_OR_C2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F80"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => TX_EVEN,
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => C1_OR_C2_reg_n_0,
      O => C1_OR_C2_i_1_n_0
    );
C1_OR_C2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C1_OR_C2_i_1_n_0,
      Q => C1_OR_C2_reg_n_0,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
CODE_GRPISK_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I1 => TX_EVEN,
      I2 => XMIT_CONFIG_INT,
      O => CODE_GRPISK_i_1_n_0
    );
CODE_GRPISK_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRPISK_i_1_n_0,
      Q => CODE_GRPISK,
      S => \CODE_GRP[7]_i_1_n_0\
    );
\CODE_GRP[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => S,
      I1 => XMIT_CONFIG_INT,
      I2 => \CONFIG_DATA_reg_n_0_[0]\,
      I3 => \CODE_GRP[0]_i_2_n_0\,
      O => \CODE_GRP[0]_i_1_n_0\
    );
\CODE_GRP[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111011101110"
    )
        port map (
      I0 => V,
      I1 => XMIT_CONFIG_INT,
      I2 => R,
      I3 => T,
      I4 => TXD_REG1(0),
      I5 => TX_PACKET,
      O => \CODE_GRP[0]_i_2_n_0\
    );
\CODE_GRP[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE0E"
    )
        port map (
      I0 => S,
      I1 => V,
      I2 => XMIT_CONFIG_INT,
      I3 => \CONFIG_DATA_reg_n_0_[1]\,
      I4 => \CODE_GRP[1]_i_2_n_0\,
      O => \CODE_GRP[1]_i_1_n_0\
    );
\CODE_GRP[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11101010"
    )
        port map (
      I0 => T,
      I1 => XMIT_CONFIG_INT,
      I2 => R,
      I3 => TXD_REG1(1),
      I4 => TX_PACKET,
      O => \CODE_GRP[1]_i_2_n_0\
    );
\CODE_GRP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FE000000FE"
    )
        port map (
      I0 => V,
      I1 => TXD_REG1(2),
      I2 => \CODE_GRP[2]_i_2_n_0\,
      I3 => S,
      I4 => XMIT_CONFIG_INT,
      I5 => \CONFIG_DATA_reg_n_0_[7]\,
      O => \CODE_GRP[2]_i_1_n_0\
    );
\CODE_GRP[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => T,
      I1 => R,
      I2 => TX_PACKET,
      O => \CODE_GRP[2]_i_2_n_0\
    );
\CODE_GRP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFEEFFEEFFEEFC"
    )
        port map (
      I0 => \CONFIG_DATA_reg_n_0_[3]\,
      I1 => \CODE_GRP[3]_i_2_n_0\,
      I2 => T,
      I3 => XMIT_CONFIG_INT,
      I4 => V,
      I5 => S,
      O => \CODE_GRP[3]_i_1_n_0\
    );
\CODE_GRP[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA00EF"
    )
        port map (
      I0 => Q(1),
      I1 => TXD_REG1(3),
      I2 => TX_PACKET,
      I3 => XMIT_CONFIG_INT,
      I4 => R,
      O => \CODE_GRP[3]_i_2_n_0\
    );
\CODE_GRP[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => \CODE_GRP[7]_i_3_n_0\,
      I1 => TXD_REG1(4),
      I2 => XMIT_CONFIG_INT,
      I3 => \CONFIG_DATA_reg_n_0_[7]\,
      O => \CODE_GRP[4]_i_1_n_0\
    );
\CODE_GRP[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => \CODE_GRP[7]_i_3_n_0\,
      I1 => TXD_REG1(5),
      I2 => XMIT_CONFIG_INT,
      I3 => \CONFIG_DATA_reg_n_0_[7]\,
      O => \CODE_GRP[5]_i_1_n_0\
    );
\CODE_GRP[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => XMIT_CONFIG_INT,
      O => \CODE_GRP[6]_i_1_n_0\
    );
\CODE_GRP[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA00EA"
    )
        port map (
      I0 => \CODE_GRP[6]_i_3_n_0\,
      I1 => TX_PACKET,
      I2 => TXD_REG1(6),
      I3 => XMIT_CONFIG_INT,
      I4 => \CONFIG_DATA_reg_n_0_[6]\,
      O => \CODE_GRP[6]_i_2_n_0\
    );
\CODE_GRP[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => S,
      I1 => V,
      I2 => T,
      I3 => R,
      O => \CODE_GRP[6]_i_3_n_0\
    );
\CODE_GRP[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => Q(1),
      I1 => \CODE_GRP[7]_i_3_n_0\,
      I2 => XMIT_CONFIG_INT,
      O => \CODE_GRP[7]_i_1_n_0\
    );
\CODE_GRP[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => \CODE_GRP[7]_i_3_n_0\,
      I1 => TXD_REG1(7),
      I2 => XMIT_CONFIG_INT,
      I3 => \CONFIG_DATA_reg_n_0_[7]\,
      O => \CODE_GRP[7]_i_2_n_0\
    );
\CODE_GRP[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => TX_PACKET,
      I1 => R,
      I2 => T,
      I3 => S,
      I4 => V,
      O => \CODE_GRP[7]_i_3_n_0\
    );
\CODE_GRP_CNT[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => TX_EVEN,
      O => plusOp(0)
    );
\CODE_GRP_CNT[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => TX_EVEN,
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => plusOp(1)
    );
\CODE_GRP_CNT_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => plusOp(0),
      Q => TX_EVEN,
      S => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CODE_GRP_CNT_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => plusOp(1),
      Q => \CODE_GRP_CNT_reg_n_0_[1]\,
      S => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CODE_GRP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[0]_i_1_n_0\,
      Q => CODE_GRP(0),
      R => \CODE_GRP[6]_i_1_n_0\
    );
\CODE_GRP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[1]_i_1_n_0\,
      Q => CODE_GRP(1),
      R => \CODE_GRP[6]_i_1_n_0\
    );
\CODE_GRP_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[2]_i_1_n_0\,
      Q => CODE_GRP(2),
      S => \CODE_GRP[6]_i_1_n_0\
    );
\CODE_GRP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[3]_i_1_n_0\,
      Q => CODE_GRP(3),
      R => '0'
    );
\CODE_GRP_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[4]_i_1_n_0\,
      Q => CODE_GRP(4),
      S => \CODE_GRP[7]_i_1_n_0\
    );
\CODE_GRP_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[5]_i_1_n_0\,
      Q => CODE_GRP(5),
      S => \CODE_GRP[7]_i_1_n_0\
    );
\CODE_GRP_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[6]_i_2_n_0\,
      Q => CODE_GRP(6),
      R => \CODE_GRP[6]_i_1_n_0\
    );
\CODE_GRP_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[7]_i_2_n_0\,
      Q => CODE_GRP(7),
      S => \CODE_GRP[7]_i_1_n_0\
    );
\CONFIG_DATA[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"202C"
    )
        port map (
      I0 => TX_CONFIG(0),
      I1 => TX_EVEN,
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => C1_OR_C2_reg_n_0,
      O => CONFIG_DATA(0)
    );
\CONFIG_DATA[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => TX_EVEN,
      I1 => C1_OR_C2_reg_n_0,
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => CONFIG_DATA(1)
    );
\CONFIG_DATA[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"83"
    )
        port map (
      I0 => TX_CONFIG(11),
      I1 => TX_EVEN,
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => CONFIG_DATA(3)
    );
\CONFIG_DATA[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => TX_CONFIG(14),
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I2 => C1_OR_C2_reg_n_0,
      I3 => TX_EVEN,
      O => CONFIG_DATA(6)
    );
\CONFIG_DATA[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => TX_EVEN,
      I1 => C1_OR_C2_reg_n_0,
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => CONFIG_DATA(7)
    );
\CONFIG_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(0),
      Q => \CONFIG_DATA_reg_n_0_[0]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CONFIG_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(1),
      Q => \CONFIG_DATA_reg_n_0_[1]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CONFIG_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(3),
      Q => \CONFIG_DATA_reg_n_0_[3]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CONFIG_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(6),
      Q => \CONFIG_DATA_reg_n_0_[6]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\CONFIG_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(7),
      Q => \CONFIG_DATA_reg_n_0_[7]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
INSERT_IDLE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAB"
    )
        port map (
      I0 => Q(1),
      I1 => INSERT_IDLE_i_2_n_0,
      I2 => V,
      I3 => S,
      I4 => TX_PACKET,
      I5 => XMIT_CONFIG_INT,
      O => INSERT_IDLE_i_1_n_0
    );
INSERT_IDLE_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => R,
      I1 => T,
      O => INSERT_IDLE_i_2_n_0
    );
INSERT_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => INSERT_IDLE_i_1_n_0,
      Q => INSERT_IDLE_reg_n_0,
      R => '0'
    );
\R_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDCCCCC"
    )
        port map (
      I0 => S,
      I1 => T,
      I2 => TX_EVEN,
      I3 => TX_ER_REG1,
      I4 => R,
      O => \R_i_1__0_n_0\
    );
R_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \R_i_1__0_n_0\,
      Q => R,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\S_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAAA00000000"
    )
        port map (
      I0 => TRIGGER_S,
      I1 => TX_ER_REG1,
      I2 => TX_EVEN,
      I3 => TX_EN_REG1,
      I4 => gmii_tx_en_ch0,
      I5 => XMIT_DATA_INT_reg_n_0,
      O => S0
    );
S_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => S0,
      Q => S,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
TRIGGER_S_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => TX_EN_REG1,
      I1 => gmii_tx_en_ch0,
      I2 => TX_EVEN,
      I3 => TX_ER_REG1,
      O => TRIGGER_S0
    );
TRIGGER_S_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRIGGER_S0,
      Q => TRIGGER_S,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
TRIGGER_T_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TX_EN_REG1,
      I1 => gmii_tx_en_ch0,
      O => p_14_in
    );
TRIGGER_T_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_14_in,
      Q => TRIGGER_T,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\TXD_REG1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch0(0),
      Q => TXD_REG1(0),
      R => '0'
    );
\TXD_REG1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch0(1),
      Q => TXD_REG1(1),
      R => '0'
    );
\TXD_REG1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch0(2),
      Q => TXD_REG1(2),
      R => '0'
    );
\TXD_REG1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch0(3),
      Q => TXD_REG1(3),
      R => '0'
    );
\TXD_REG1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch0(4),
      Q => TXD_REG1(4),
      R => '0'
    );
\TXD_REG1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch0(5),
      Q => TXD_REG1(5),
      R => '0'
    );
\TXD_REG1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch0(6),
      Q => TXD_REG1(6),
      R => '0'
    );
\TXD_REG1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch0(7),
      Q => TXD_REG1(7),
      R => '0'
    );
\TX_CONFIG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_REG_INT_reg[14]\(0),
      Q => TX_CONFIG(0),
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\TX_CONFIG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_REG_INT_reg[14]\(1),
      Q => TX_CONFIG(11),
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\TX_CONFIG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_REG_INT_reg[14]\(2),
      Q => TX_CONFIG(14),
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
TX_EN_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_tx_en_ch0,
      Q => TX_EN_REG1,
      R => '0'
    );
TX_ER_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_tx_er_ch0,
      Q => TX_ER_REG1,
      R => '0'
    );
TX_PACKET_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TX_PACKET,
      Q => TX_PACKET_REG1,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
TX_PACKET_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => T,
      I1 => S,
      I2 => TX_PACKET,
      O => TX_PACKET_i_1_n_0
    );
TX_PACKET_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TX_PACKET_i_1_n_0,
      Q => TX_PACKET,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\T_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FFF88888"
    )
        port map (
      I0 => V,
      I1 => TRIGGER_T,
      I2 => TX_PACKET,
      I3 => S,
      I4 => TX_EN_REG1,
      I5 => gmii_tx_en_ch0,
      O => T0
    );
T_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => T0,
      Q => T,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_QSGMII_DATA.TXCHARISK_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I1 => CODE_GRPISK,
      I2 => TX_EVEN,
      I3 => INSERT_IDLE_reg_n_0,
      O => \USE_QSGMII_DATA.TXCHARISK_i_1_n_0\
    );
\USE_QSGMII_DATA.TXCHARISK_reg\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXCHARISK_i_1_n_0\,
      Q => TXCHARISK_INT,
      R => '0'
    );
\USE_QSGMII_DATA.TXDATA[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(0),
      I1 => TX_EVEN,
      I2 => INSERT_IDLE_reg_n_0,
      O => \USE_QSGMII_DATA.TXDATA[0]_i_1_n_0\
    );
\USE_QSGMII_DATA.TXDATA[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(2),
      I1 => TX_EVEN,
      I2 => INSERT_IDLE_reg_n_0,
      O => \USE_QSGMII_DATA.TXDATA[2]_i_1_n_0\
    );
\USE_QSGMII_DATA.TXDATA[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I1 => TX_EVEN,
      I2 => INSERT_IDLE_reg_n_0,
      O => \USE_QSGMII_DATA.TXDATA[5]_i_1_n_0\
    );
\USE_QSGMII_DATA.TXDATA[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(6),
      I1 => TX_EVEN,
      I2 => INSERT_IDLE_reg_n_0,
      O => \USE_QSGMII_DATA.TXDATA[6]_i_1_n_0\
    );
\USE_QSGMII_DATA.TXDATA[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(7),
      I1 => TX_EVEN,
      I2 => INSERT_IDLE_reg_n_0,
      O => \USE_QSGMII_DATA.TXDATA[7]_i_1_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[0]_i_1_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_QSGMII_DATA.TXDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(1),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[2]_i_1_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_QSGMII_DATA.TXDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(3),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(4),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(5),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[6]_i_1_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_QSGMII_DATA.TXDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[7]_i_1_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => TXCHARISK_INT,
      I1 => Q(0),
      I2 => RXCHARISCOMMA_USR,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => TXCHARISK_INT,
      I1 => Q(0),
      I2 => RXCHARISK_USR,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => RXDATA_USR(0),
      O => D(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\,
      I1 => Q(0),
      I2 => RXDATA_USR(1),
      O => D(1)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\,
      I1 => Q(0),
      I2 => RXDATA_USR(2),
      O => D(2)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\,
      I1 => Q(0),
      I2 => RXDATA_USR(3),
      O => D(3)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\,
      I1 => Q(0),
      I2 => RXDATA_USR(4),
      O => D(4)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\,
      I1 => Q(0),
      I2 => RXDATA_USR(5),
      O => D(5)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\,
      I1 => Q(0),
      I2 => RXDATA_USR(6),
      O => D(6)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\,
      I1 => Q(0),
      I2 => RXDATA_USR(7),
      O => D(7)
    );
\USE_ROCKET_IO.TXCHARISK_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => TX_EVEN,
      I1 => Q(0),
      I2 => TXCHARISK_INT,
      O => \USE_ROCKET_IO.TXCHARISK_reg\
    );
\USE_ROCKET_IO.TXDATA[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\,
      O => \USE_ROCKET_IO.TXDATA_reg[6]\(0)
    );
\USE_ROCKET_IO.TXDATA[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\,
      O => \USE_ROCKET_IO.TXDATA_reg[6]\(1)
    );
\USE_ROCKET_IO.TXDATA[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\,
      O => \USE_ROCKET_IO.TXDATA_reg[2]_0\
    );
\USE_ROCKET_IO.TXDATA[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\,
      O => \USE_ROCKET_IO.TXDATA_reg[3]\
    );
\USE_ROCKET_IO.TXDATA[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\,
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => Q(0),
      O => \USE_ROCKET_IO.TXDATA_reg[6]\(2)
    );
\USE_ROCKET_IO.TXDATA[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\,
      O => \USE_ROCKET_IO.TXDATA_reg[5]\
    );
\USE_ROCKET_IO.TXDATA[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"003A"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\,
      I1 => TX_EVEN,
      I2 => Q(0),
      I3 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      O => \USE_ROCKET_IO.TXDATA_reg[6]\(3)
    );
\USE_ROCKET_IO.TXDATA[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I1 => Q(0),
      I2 => TX_EVEN,
      O => \USE_ROCKET_IO.TXDATA_reg[2]\
    );
\USE_ROCKET_IO.TXDATA[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\,
      O => \USE_ROCKET_IO.TXDATA_reg[7]\
    );
V_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFC"
    )
        port map (
      I0 => S,
      I1 => V_i_2_n_0,
      I2 => V_i_3_n_0,
      I3 => V,
      O => V_i_1_n_0
    );
V_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => gmii_tx_en_ch0,
      I1 => TX_PACKET,
      I2 => XMIT_DATA_INT_reg_n_0,
      I3 => gmii_tx_er_ch0,
      O => V_i_2_n_0
    );
V_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08080800"
    )
        port map (
      I0 => XMIT_DATA_INT_reg_n_0,
      I1 => gmii_tx_er_ch0,
      I2 => gmii_tx_en_ch0,
      I3 => V_i_4_n_0,
      I4 => V_i_5_n_0,
      I5 => V_i_6_n_0,
      O => V_i_3_n_0
    );
V_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => gmii_txd_ch0(1),
      I1 => gmii_txd_ch0(0),
      I2 => gmii_txd_ch0(3),
      I3 => gmii_txd_ch0(2),
      O => V_i_4_n_0
    );
V_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gmii_txd_ch0(5),
      I1 => gmii_txd_ch0(4),
      I2 => gmii_txd_ch0(7),
      I3 => gmii_txd_ch0(6),
      O => V_i_5_n_0
    );
V_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => TX_PACKET_REG1,
      I1 => TX_ER_REG1,
      I2 => TX_EN_REG1,
      I3 => XMIT_DATA_INT_reg_n_0,
      O => V_i_6_n_0
    );
V_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => V_i_1_n_0,
      Q => V,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\XMIT_CONFIG_INT_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => TX_EVEN,
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => XMIT_DATA_INT
    );
XMIT_CONFIG_INT_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => XMIT_CONFIG_INT_reg_0,
      Q => XMIT_CONFIG_INT,
      S => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
XMIT_DATA_INT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => XMIT_DATA,
      Q => XMIT_DATA_INT_reg_n_0,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_reset_sync is
  port (
    RESET_OUT : out STD_LOGIC;
    userclk : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_reset_sync : entity is "qsgmii_reset_sync";
end qsgmii_1218_qsgmii_reset_sync;

architecture STRUCTURE of qsgmii_1218_qsgmii_reset_sync is
  signal RESET_SYNC_REG1 : STD_LOGIC;
  signal RESET_SYNC_REG2 : STD_LOGIC;
  signal RESET_SYNC_REG3 : STD_LOGIC;
  signal RESET_SYNC_REG4 : STD_LOGIC;
  signal RESET_SYNC_REG5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of RESET_SYNC1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of RESET_SYNC1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of RESET_SYNC1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of RESET_SYNC1 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC2 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC2 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC2 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC3 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC3 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC3 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC4 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC4 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC4 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC5 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC5 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC5 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC6 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC6 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC6 : label is "FD";
begin
RESET_SYNC1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      PRE => reset,
      Q => RESET_SYNC_REG1
    );
RESET_SYNC2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESET_SYNC_REG1,
      PRE => reset,
      Q => RESET_SYNC_REG2
    );
RESET_SYNC3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESET_SYNC_REG2,
      PRE => reset,
      Q => RESET_SYNC_REG3
    );
RESET_SYNC4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESET_SYNC_REG3,
      PRE => reset,
      Q => RESET_SYNC_REG4
    );
RESET_SYNC5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESET_SYNC_REG4,
      PRE => reset,
      Q => RESET_SYNC_REG5
    );
RESET_SYNC6: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESET_SYNC_REG5,
      Q => RESET_OUT,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_reset_sync_75 is
  port (
    RESET_OUT : out STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_reset_sync_75 : entity is "qsgmii_reset_sync";
end qsgmii_1218_qsgmii_reset_sync_75;

architecture STRUCTURE of qsgmii_1218_qsgmii_reset_sync_75 is
  signal RESET_SYNC_REG1 : STD_LOGIC;
  signal RESET_SYNC_REG2 : STD_LOGIC;
  signal RESET_SYNC_REG3 : STD_LOGIC;
  signal RESET_SYNC_REG4 : STD_LOGIC;
  signal RESET_SYNC_REG5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of RESET_SYNC1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of RESET_SYNC1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of RESET_SYNC1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of RESET_SYNC1 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC2 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC2 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC2 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC3 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC3 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC3 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC4 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC4 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC4 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC5 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC5 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC5 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC6 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC6 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC6 : label is "FD";
begin
RESET_SYNC1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => RESET_SYNC_REG1
    );
RESET_SYNC2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG1,
      PRE => SR(0),
      Q => RESET_SYNC_REG2
    );
RESET_SYNC3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG2,
      PRE => SR(0),
      Q => RESET_SYNC_REG3
    );
RESET_SYNC4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG3,
      PRE => SR(0),
      Q => RESET_SYNC_REG4
    );
RESET_SYNC5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG4,
      PRE => SR(0),
      Q => RESET_SYNC_REG5
    );
RESET_SYNC6: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG5,
      Q => RESET_OUT,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_reset_sync_76 is
  port (
    RESET_OUT : out STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_reset_sync_76 : entity is "qsgmii_reset_sync";
end qsgmii_1218_qsgmii_reset_sync_76;

architecture STRUCTURE of qsgmii_1218_qsgmii_reset_sync_76 is
  signal RESET_SYNC_REG1 : STD_LOGIC;
  signal RESET_SYNC_REG2 : STD_LOGIC;
  signal RESET_SYNC_REG3 : STD_LOGIC;
  signal RESET_SYNC_REG4 : STD_LOGIC;
  signal RESET_SYNC_REG5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of RESET_SYNC1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of RESET_SYNC1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of RESET_SYNC1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of RESET_SYNC1 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC2 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC2 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC2 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC3 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC3 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC3 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC4 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC4 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC4 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC5 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC5 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC5 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC6 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC6 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC6 : label is "FD";
begin
RESET_SYNC1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => SS(0),
      Q => RESET_SYNC_REG1
    );
RESET_SYNC2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG1,
      PRE => SS(0),
      Q => RESET_SYNC_REG2
    );
RESET_SYNC3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG2,
      PRE => SS(0),
      Q => RESET_SYNC_REG3
    );
RESET_SYNC4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG3,
      PRE => SS(0),
      Q => RESET_SYNC_REG4
    );
RESET_SYNC5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG4,
      PRE => SS(0),
      Q => RESET_SYNC_REG5
    );
RESET_SYNC6: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG5,
      Q => RESET_OUT,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_reset_sync_77 is
  port (
    RESET_OUT : out STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_reset_sync_77 : entity is "qsgmii_reset_sync";
end qsgmii_1218_qsgmii_reset_sync_77;

architecture STRUCTURE of qsgmii_1218_qsgmii_reset_sync_77 is
  signal RESET_SYNC_REG1 : STD_LOGIC;
  signal RESET_SYNC_REG2 : STD_LOGIC;
  signal RESET_SYNC_REG3 : STD_LOGIC;
  signal RESET_SYNC_REG4 : STD_LOGIC;
  signal RESET_SYNC_REG5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of RESET_SYNC1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of RESET_SYNC1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of RESET_SYNC1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of RESET_SYNC1 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC2 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC2 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC2 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC3 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC3 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC3 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC4 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC4 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC4 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC5 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC5 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC5 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC6 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC6 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC6 : label is "FD";
begin
RESET_SYNC1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\(0),
      Q => RESET_SYNC_REG1
    );
RESET_SYNC2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG1,
      PRE => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\(0),
      Q => RESET_SYNC_REG2
    );
RESET_SYNC3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG2,
      PRE => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\(0),
      Q => RESET_SYNC_REG3
    );
RESET_SYNC4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG3,
      PRE => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\(0),
      Q => RESET_SYNC_REG4
    );
RESET_SYNC5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG4,
      PRE => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\(0),
      Q => RESET_SYNC_REG5
    );
RESET_SYNC6: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG5,
      Q => RESET_OUT,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_reset_sync_78 is
  port (
    RESET_OUT : out STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_reset_sync_78 : entity is "qsgmii_reset_sync";
end qsgmii_1218_qsgmii_reset_sync_78;

architecture STRUCTURE of qsgmii_1218_qsgmii_reset_sync_78 is
  signal RESET_SYNC_REG1 : STD_LOGIC;
  signal RESET_SYNC_REG2 : STD_LOGIC;
  signal RESET_SYNC_REG3 : STD_LOGIC;
  signal RESET_SYNC_REG4 : STD_LOGIC;
  signal RESET_SYNC_REG5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of RESET_SYNC1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of RESET_SYNC1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of RESET_SYNC1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of RESET_SYNC1 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC2 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC2 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC2 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC3 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC3 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC3 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC4 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC4 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC4 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC5 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC5 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC5 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC6 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC6 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC6 : label is "FD";
begin
RESET_SYNC1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\(0),
      Q => RESET_SYNC_REG1
    );
RESET_SYNC2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG1,
      PRE => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\(0),
      Q => RESET_SYNC_REG2
    );
RESET_SYNC3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG2,
      PRE => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\(0),
      Q => RESET_SYNC_REG3
    );
RESET_SYNC4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG3,
      PRE => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\(0),
      Q => RESET_SYNC_REG4
    );
RESET_SYNC5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG4,
      PRE => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\(0),
      Q => RESET_SYNC_REG5
    );
RESET_SYNC6: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG5,
      Q => RESET_OUT,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_100 is
  port (
    GRAY_TO_BIN : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : in STD_LOGIC;
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    data_sync_reg6_3 : in STD_LOGIC;
    data_sync_reg6_4 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WR_ADDR_GRAY_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_100 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_100;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_100 is
  signal \^gray_to_bin\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RD_OCCUPANCY[3]_i_8__1_n_0\ : STD_LOGIC;
  signal \RD_OCCUPANCY[3]_i_9__1_n_0\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  GRAY_TO_BIN(0) <= \^gray_to_bin\(0);
\RD_OCCUPANCY[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_1_out,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      I3 => data_sync_reg6_2,
      I4 => data_sync_reg6_3,
      I5 => data_sync_reg6_4,
      O => \^gray_to_bin\(0)
    );
\RD_OCCUPANCY[3]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gray_to_bin\(0),
      I1 => Q(1),
      O => \RD_OCCUPANCY[3]_i_8__1_n_0\
    );
\RD_OCCUPANCY[3]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^gray_to_bin\(0),
      I1 => data_out,
      I2 => Q(0),
      O => \RD_OCCUPANCY[3]_i_9__1_n_0\
    );
\RD_OCCUPANCY_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \RD_OCCUPANCY_reg[3]_i_1__1_n_1\,
      CO(1) => \RD_OCCUPANCY_reg[3]_i_1__1_n_2\,
      CO(0) => \RD_OCCUPANCY_reg[3]_i_1__1_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => DI(2 downto 1),
      DI(1) => \^gray_to_bin\(0),
      DI(0) => DI(0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \RD_OCCUPANCY[3]_i_8__1_n_0\,
      S(0) => \RD_OCCUPANCY[3]_i_9__1_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \WR_ADDR_GRAY_reg[1]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => p_1_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_101 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    data_sync_reg6_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_101 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_101;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_101 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      I3 => data_sync_reg6_2,
      I4 => data_sync_reg6_3,
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_102 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    data_sync_reg6_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WR_ADDR_GRAY_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_102 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_102;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_102 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      I3 => data_sync_reg6_2,
      O => DI(0)
    );
\RD_OCCUPANCY[3]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      I3 => data_sync_reg6_2,
      I4 => data_sync_reg6_3,
      I5 => Q(0),
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \WR_ADDR_GRAY_reg[3]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_103 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WR_ADDR_GRAY_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_103 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_103;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_103 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[3]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      I3 => data_sync_reg6_2,
      I4 => Q(0),
      O => S(0)
    );
\RD_OCCUPANCY[6]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \WR_ADDR_GRAY_reg[4]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_104 is
  port (
    data_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WR_ADDR_GRAY_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_104 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_104;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_104 is
  signal GRAY_TO_BIN : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \RD_OCCUPANCY[6]_i_6__1_n_0\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1__1_n_2\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1__1_n_3\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \NLW_RD_OCCUPANCY_reg[6]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RD_OCCUPANCY_reg[6]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      O => GRAY_TO_BIN(5)
    );
\RD_OCCUPANCY[6]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      I3 => Q(0),
      O => \RD_OCCUPANCY[6]_i_6__1_n_0\
    );
\RD_OCCUPANCY_reg[6]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3 downto 2) => \NLW_RD_OCCUPANCY_reg[6]_i_1__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RD_OCCUPANCY_reg[6]_i_1__1_n_2\,
      CO(0) => \RD_OCCUPANCY_reg[6]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => GRAY_TO_BIN(5),
      DI(0) => DI(0),
      O(3) => \NLW_RD_OCCUPANCY_reg[6]_i_1__1_O_UNCONNECTED\(3),
      O(2 downto 0) => D(2 downto 0),
      S(3) => '0',
      S(2 downto 1) => S(1 downto 0),
      S(0) => \RD_OCCUPANCY[6]_i_6__1_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \WR_ADDR_GRAY_reg[5]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_105 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    data_sync_reg6_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WR_ADDR_GRAY_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_105 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_105;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_105 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^data_out\,
      I1 => Q(1),
      O => S(1)
    );
\RD_OCCUPANCY[6]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => Q(0),
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \WR_ADDR_GRAY_reg[6]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_106 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_106 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_106;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_106 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_107 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_out : in STD_LOGIC;
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    data_sync_reg6_3 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_sync_reg6_4 : in STD_LOGIC;
    \RD_ADDR_GRAY_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_107 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_107;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_107 is
  signal \WR_OCCUPANCY[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \WR_OCCUPANCY[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal p_31_in : STD_LOGIC;
  signal p_4_in27_in : STD_LOGIC;
  signal \NLW_WR_OCCUPANCY_reg[3]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
\WR_OCCUPANCY[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => p_31_in,
      O => \WR_OCCUPANCY[3]_i_4__0_n_0\
    );
\WR_OCCUPANCY[3]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => p_31_in,
      I2 => data_sync_reg6_4,
      O => \WR_OCCUPANCY[3]_i_5__0_n_0\
    );
\WR_OCCUPANCY[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_4_in27_in,
      I1 => data_out,
      I2 => data_sync_reg6_0,
      I3 => data_sync_reg6_1,
      I4 => data_sync_reg6_2,
      I5 => data_sync_reg6_3,
      O => p_31_in
    );
\WR_OCCUPANCY_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \WR_OCCUPANCY_reg[3]_i_1__0_n_1\,
      CO(1) => \WR_OCCUPANCY_reg[3]_i_1__0_n_2\,
      CO(0) => \WR_OCCUPANCY_reg[3]_i_1__0_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_WR_OCCUPANCY_reg[3]_i_1__0_O_UNCONNECTED\(0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \WR_OCCUPANCY[3]_i_4__0_n_0\,
      S(0) => \WR_OCCUPANCY[3]_i_5__0_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => \RD_ADDR_GRAY_reg[1]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => p_4_in27_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_108 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_108 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_108;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_108 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_109 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    data_sync_reg6_3 : in STD_LOGIC;
    \RD_ADDR_GRAY_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_109 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_109;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_109 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => data_sync_reg6_0,
      I3 => data_sync_reg6_1,
      I4 => data_sync_reg6_2,
      I5 => data_sync_reg6_3,
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => \RD_ADDR_GRAY_reg[3]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_110 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    \RD_ADDR_GRAY_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_110 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_110;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_110 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => data_sync_reg6_0,
      I3 => data_sync_reg6_1,
      I4 => data_sync_reg6_2,
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => \RD_ADDR_GRAY_reg[4]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_111 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    \RD_ADDR_GRAY_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_111 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_111;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_111 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[6]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => data_sync_reg6_0,
      I3 => data_sync_reg6_1,
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => \RD_ADDR_GRAY_reg[5]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_112 is
  port (
    data_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_ADDR_GRAY_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_112 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_112;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_112 is
  signal \WR_OCCUPANCY[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \WR_OCCUPANCY[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \NLW_WR_OCCUPANCY_reg[6]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_WR_OCCUPANCY_reg[6]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \^data_out\,
      O => \WR_OCCUPANCY[6]_i_2__0_n_0\
    );
\WR_OCCUPANCY[6]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(1),
      I1 => \^data_out\,
      I2 => data_sync_reg6_0,
      O => \WR_OCCUPANCY[6]_i_3__0_n_0\
    );
\WR_OCCUPANCY_reg[6]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3 downto 2) => \NLW_WR_OCCUPANCY_reg[6]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \WR_OCCUPANCY_reg[6]_i_1__0_n_2\,
      CO(0) => \WR_OCCUPANCY_reg[6]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(1 downto 0),
      O(3) => \NLW_WR_OCCUPANCY_reg[6]_i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => D(2 downto 0),
      S(3) => '0',
      S(2) => \WR_OCCUPANCY[6]_i_2__0_n_0\,
      S(1) => \WR_OCCUPANCY[6]_i_3__0_n_0\,
      S(0) => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => \RD_ADDR_GRAY_reg[6]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_113 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    GRAY_TO_BIN : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_113 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_113;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_113 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out\,
      I1 => GRAY_TO_BIN(0),
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_114 is
  port (
    GRAY_TO_BIN : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : in STD_LOGIC;
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    data_sync_reg6_3 : in STD_LOGIC;
    data_sync_reg6_4 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WR_ADDR_GRAY_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_114 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_114;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_114 is
  signal \^gray_to_bin\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RD_OCCUPANCY[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \RD_OCCUPANCY[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  GRAY_TO_BIN(0) <= \^gray_to_bin\(0);
\RD_OCCUPANCY[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_1_out,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      I3 => data_sync_reg6_2,
      I4 => data_sync_reg6_3,
      I5 => data_sync_reg6_4,
      O => \^gray_to_bin\(0)
    );
\RD_OCCUPANCY[3]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gray_to_bin\(0),
      I1 => Q(1),
      O => \RD_OCCUPANCY[3]_i_8__0_n_0\
    );
\RD_OCCUPANCY[3]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^gray_to_bin\(0),
      I1 => data_out,
      I2 => Q(0),
      O => \RD_OCCUPANCY[3]_i_9__0_n_0\
    );
\RD_OCCUPANCY_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \RD_OCCUPANCY_reg[3]_i_1__0_n_1\,
      CO(1) => \RD_OCCUPANCY_reg[3]_i_1__0_n_2\,
      CO(0) => \RD_OCCUPANCY_reg[3]_i_1__0_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => DI(2 downto 1),
      DI(1) => \^gray_to_bin\(0),
      DI(0) => DI(0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \RD_OCCUPANCY[3]_i_8__0_n_0\,
      S(0) => \RD_OCCUPANCY[3]_i_9__0_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \WR_ADDR_GRAY_reg[1]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => p_1_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_115 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    data_sync_reg6_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_115 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_115;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_115 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      I3 => data_sync_reg6_2,
      I4 => data_sync_reg6_3,
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_116 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    data_sync_reg6_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WR_ADDR_GRAY_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_116 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_116;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_116 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      I3 => data_sync_reg6_2,
      O => DI(0)
    );
\RD_OCCUPANCY[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      I3 => data_sync_reg6_2,
      I4 => data_sync_reg6_3,
      I5 => Q(0),
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \WR_ADDR_GRAY_reg[3]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_117 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WR_ADDR_GRAY_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_117 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_117;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_117 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[3]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      I3 => data_sync_reg6_2,
      I4 => Q(0),
      O => S(0)
    );
\RD_OCCUPANCY[6]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \WR_ADDR_GRAY_reg[4]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_118 is
  port (
    data_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WR_ADDR_GRAY_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_118 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_118;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_118 is
  signal GRAY_TO_BIN : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \RD_OCCUPANCY[6]_i_6__0_n_0\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \NLW_RD_OCCUPANCY_reg[6]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RD_OCCUPANCY_reg[6]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      O => GRAY_TO_BIN(5)
    );
\RD_OCCUPANCY[6]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      I3 => Q(0),
      O => \RD_OCCUPANCY[6]_i_6__0_n_0\
    );
\RD_OCCUPANCY_reg[6]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3 downto 2) => \NLW_RD_OCCUPANCY_reg[6]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RD_OCCUPANCY_reg[6]_i_1__0_n_2\,
      CO(0) => \RD_OCCUPANCY_reg[6]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => GRAY_TO_BIN(5),
      DI(0) => DI(0),
      O(3) => \NLW_RD_OCCUPANCY_reg[6]_i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => D(2 downto 0),
      S(3) => '0',
      S(2 downto 1) => S(1 downto 0),
      S(0) => \RD_OCCUPANCY[6]_i_6__0_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \WR_ADDR_GRAY_reg[5]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_119 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    data_sync_reg6_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WR_ADDR_GRAY_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_119 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_119;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_119 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^data_out\,
      I1 => Q(1),
      O => S(1)
    );
\RD_OCCUPANCY[6]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => Q(0),
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \WR_ADDR_GRAY_reg[6]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_120 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_120 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_120;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_120 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_121 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_out : in STD_LOGIC;
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    data_sync_reg6_3 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_sync_reg6_4 : in STD_LOGIC;
    \RD_ADDR_GRAY_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_121 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_121;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_121 is
  signal \WR_OCCUPANCY[3]_i_4_n_0\ : STD_LOGIC;
  signal \WR_OCCUPANCY[3]_i_5_n_0\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal p_31_in : STD_LOGIC;
  signal p_4_in27_in : STD_LOGIC;
  signal \NLW_WR_OCCUPANCY_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
\WR_OCCUPANCY[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => p_31_in,
      O => \WR_OCCUPANCY[3]_i_4_n_0\
    );
\WR_OCCUPANCY[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => p_31_in,
      I2 => data_sync_reg6_4,
      O => \WR_OCCUPANCY[3]_i_5_n_0\
    );
\WR_OCCUPANCY[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_4_in27_in,
      I1 => data_out,
      I2 => data_sync_reg6_0,
      I3 => data_sync_reg6_1,
      I4 => data_sync_reg6_2,
      I5 => data_sync_reg6_3,
      O => p_31_in
    );
\WR_OCCUPANCY_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \WR_OCCUPANCY_reg[3]_i_1_n_1\,
      CO(1) => \WR_OCCUPANCY_reg[3]_i_1_n_2\,
      CO(0) => \WR_OCCUPANCY_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_WR_OCCUPANCY_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \WR_OCCUPANCY[3]_i_4_n_0\,
      S(0) => \WR_OCCUPANCY[3]_i_5_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => \RD_ADDR_GRAY_reg[1]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => p_4_in27_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_122 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_122 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_122;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_122 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_123 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    data_sync_reg6_3 : in STD_LOGIC;
    \RD_ADDR_GRAY_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_123 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_123;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_123 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => data_sync_reg6_0,
      I3 => data_sync_reg6_1,
      I4 => data_sync_reg6_2,
      I5 => data_sync_reg6_3,
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => \RD_ADDR_GRAY_reg[3]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_124 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    \RD_ADDR_GRAY_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_124 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_124;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_124 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => data_sync_reg6_0,
      I3 => data_sync_reg6_1,
      I4 => data_sync_reg6_2,
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => \RD_ADDR_GRAY_reg[4]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_125 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    \RD_ADDR_GRAY_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_125 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_125;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_125 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => data_sync_reg6_0,
      I3 => data_sync_reg6_1,
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => \RD_ADDR_GRAY_reg[5]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_126 is
  port (
    data_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_ADDR_GRAY_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_126 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_126;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_126 is
  signal \WR_OCCUPANCY[6]_i_2_n_0\ : STD_LOGIC;
  signal \WR_OCCUPANCY[6]_i_3_n_0\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \NLW_WR_OCCUPANCY_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_WR_OCCUPANCY_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \^data_out\,
      O => \WR_OCCUPANCY[6]_i_2_n_0\
    );
\WR_OCCUPANCY[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(1),
      I1 => \^data_out\,
      I2 => data_sync_reg6_0,
      O => \WR_OCCUPANCY[6]_i_3_n_0\
    );
\WR_OCCUPANCY_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3 downto 2) => \NLW_WR_OCCUPANCY_reg[6]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \WR_OCCUPANCY_reg[6]_i_1_n_2\,
      CO(0) => \WR_OCCUPANCY_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(1 downto 0),
      O(3) => \NLW_WR_OCCUPANCY_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => D(2 downto 0),
      S(3) => '0',
      S(2) => \WR_OCCUPANCY[6]_i_2_n_0\,
      S(1) => \WR_OCCUPANCY[6]_i_3_n_0\,
      S(0) => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => \RD_ADDR_GRAY_reg[6]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_127 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    GRAY_TO_BIN : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_127 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_127;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_127 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out\,
      I1 => GRAY_TO_BIN(0),
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_128 is
  port (
    GRAY_TO_BIN : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : in STD_LOGIC;
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    data_sync_reg6_3 : in STD_LOGIC;
    data_sync_reg6_4 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WR_ADDR_GRAY_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_128 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_128;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_128 is
  signal \^gray_to_bin\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RD_OCCUPANCY[3]_i_8_n_0\ : STD_LOGIC;
  signal \RD_OCCUPANCY[3]_i_9_n_0\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  GRAY_TO_BIN(0) <= \^gray_to_bin\(0);
\RD_OCCUPANCY[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_1_out,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      I3 => data_sync_reg6_2,
      I4 => data_sync_reg6_3,
      I5 => data_sync_reg6_4,
      O => \^gray_to_bin\(0)
    );
\RD_OCCUPANCY[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gray_to_bin\(0),
      I1 => Q(1),
      O => \RD_OCCUPANCY[3]_i_8_n_0\
    );
\RD_OCCUPANCY[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^gray_to_bin\(0),
      I1 => data_out,
      I2 => Q(0),
      O => \RD_OCCUPANCY[3]_i_9_n_0\
    );
\RD_OCCUPANCY_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \RD_OCCUPANCY_reg[3]_i_1_n_1\,
      CO(1) => \RD_OCCUPANCY_reg[3]_i_1_n_2\,
      CO(0) => \RD_OCCUPANCY_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => DI(2 downto 1),
      DI(1) => \^gray_to_bin\(0),
      DI(0) => DI(0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \RD_OCCUPANCY[3]_i_8_n_0\,
      S(0) => \RD_OCCUPANCY[3]_i_9_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \WR_ADDR_GRAY_reg[1]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => p_1_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_129 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    data_sync_reg6_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_129 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_129;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_129 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      I3 => data_sync_reg6_2,
      I4 => data_sync_reg6_3,
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_130 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    data_sync_reg6_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WR_ADDR_GRAY_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_130 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_130;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_130 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      I3 => data_sync_reg6_2,
      O => DI(0)
    );
\RD_OCCUPANCY[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      I3 => data_sync_reg6_2,
      I4 => data_sync_reg6_3,
      I5 => Q(0),
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \WR_ADDR_GRAY_reg[3]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_131 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WR_ADDR_GRAY_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_131 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_131;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_131 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      I3 => data_sync_reg6_2,
      I4 => Q(0),
      O => S(0)
    );
\RD_OCCUPANCY[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \WR_ADDR_GRAY_reg[4]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_132 is
  port (
    data_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WR_ADDR_GRAY_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_132 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_132;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_132 is
  signal GRAY_TO_BIN : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \RD_OCCUPANCY[6]_i_6_n_0\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \NLW_RD_OCCUPANCY_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RD_OCCUPANCY_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      O => GRAY_TO_BIN(5)
    );
\RD_OCCUPANCY[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      I3 => Q(0),
      O => \RD_OCCUPANCY[6]_i_6_n_0\
    );
\RD_OCCUPANCY_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3 downto 2) => \NLW_RD_OCCUPANCY_reg[6]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RD_OCCUPANCY_reg[6]_i_1_n_2\,
      CO(0) => \RD_OCCUPANCY_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => GRAY_TO_BIN(5),
      DI(0) => DI(0),
      O(3) => \NLW_RD_OCCUPANCY_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => D(2 downto 0),
      S(3) => '0',
      S(2 downto 1) => S(1 downto 0),
      S(0) => \RD_OCCUPANCY[6]_i_6_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \WR_ADDR_GRAY_reg[5]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_133 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    data_sync_reg6_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WR_ADDR_GRAY_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_133 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_133;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_133 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^data_out\,
      I1 => Q(1),
      O => S(1)
    );
\RD_OCCUPANCY[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => Q(0),
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \WR_ADDR_GRAY_reg[6]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_79 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_out : in STD_LOGIC;
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    data_sync_reg6_3 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_sync_reg6_4 : in STD_LOGIC;
    \RD_ADDR_GRAY_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_79 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_79;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_79 is
  signal \WR_OCCUPANCY[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \WR_OCCUPANCY[3]_i_5__2_n_0\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[3]_i_1__2_n_3\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal p_31_in : STD_LOGIC;
  signal p_4_in27_in : STD_LOGIC;
  signal \NLW_WR_OCCUPANCY_reg[3]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
\WR_OCCUPANCY[3]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => p_31_in,
      O => \WR_OCCUPANCY[3]_i_4__2_n_0\
    );
\WR_OCCUPANCY[3]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => p_31_in,
      I2 => data_sync_reg6_4,
      O => \WR_OCCUPANCY[3]_i_5__2_n_0\
    );
\WR_OCCUPANCY[3]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_4_in27_in,
      I1 => data_out,
      I2 => data_sync_reg6_0,
      I3 => data_sync_reg6_1,
      I4 => data_sync_reg6_2,
      I5 => data_sync_reg6_3,
      O => p_31_in
    );
\WR_OCCUPANCY_reg[3]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \WR_OCCUPANCY_reg[3]_i_1__2_n_1\,
      CO(1) => \WR_OCCUPANCY_reg[3]_i_1__2_n_2\,
      CO(0) => \WR_OCCUPANCY_reg[3]_i_1__2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_WR_OCCUPANCY_reg[3]_i_1__2_O_UNCONNECTED\(0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \WR_OCCUPANCY[3]_i_4__2_n_0\,
      S(0) => \WR_OCCUPANCY[3]_i_5__2_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => \RD_ADDR_GRAY_reg[1]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => p_4_in27_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_80 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_80 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_80;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_80 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_81 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    data_sync_reg6_3 : in STD_LOGIC;
    \RD_ADDR_GRAY_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_81 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_81;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_81 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => data_sync_reg6_0,
      I3 => data_sync_reg6_1,
      I4 => data_sync_reg6_2,
      I5 => data_sync_reg6_3,
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => \RD_ADDR_GRAY_reg[3]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_82 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    \RD_ADDR_GRAY_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_82 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_82;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_82 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => data_sync_reg6_0,
      I3 => data_sync_reg6_1,
      I4 => data_sync_reg6_2,
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => \RD_ADDR_GRAY_reg[4]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_83 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    \RD_ADDR_GRAY_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_83 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_83;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_83 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[6]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => data_sync_reg6_0,
      I3 => data_sync_reg6_1,
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => \RD_ADDR_GRAY_reg[5]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_84 is
  port (
    data_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_ADDR_GRAY_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_84 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_84;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_84 is
  signal \WR_OCCUPANCY[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \WR_OCCUPANCY[6]_i_3__2_n_0\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1__2_n_2\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1__2_n_3\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \NLW_WR_OCCUPANCY_reg[6]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_WR_OCCUPANCY_reg[6]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[6]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \^data_out\,
      O => \WR_OCCUPANCY[6]_i_2__2_n_0\
    );
\WR_OCCUPANCY[6]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(1),
      I1 => \^data_out\,
      I2 => data_sync_reg6_0,
      O => \WR_OCCUPANCY[6]_i_3__2_n_0\
    );
\WR_OCCUPANCY_reg[6]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3 downto 2) => \NLW_WR_OCCUPANCY_reg[6]_i_1__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \WR_OCCUPANCY_reg[6]_i_1__2_n_2\,
      CO(0) => \WR_OCCUPANCY_reg[6]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(1 downto 0),
      O(3) => \NLW_WR_OCCUPANCY_reg[6]_i_1__2_O_UNCONNECTED\(3),
      O(2 downto 0) => D(2 downto 0),
      S(3) => '0',
      S(2) => \WR_OCCUPANCY[6]_i_2__2_n_0\,
      S(1) => \WR_OCCUPANCY[6]_i_3__2_n_0\,
      S(0) => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => \RD_ADDR_GRAY_reg[6]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_85 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    GRAY_TO_BIN : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_85 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_85;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_85 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[3]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out\,
      I1 => GRAY_TO_BIN(0),
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_86 is
  port (
    GRAY_TO_BIN : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : in STD_LOGIC;
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    data_sync_reg6_3 : in STD_LOGIC;
    data_sync_reg6_4 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WR_ADDR_GRAY_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_86 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_86;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_86 is
  signal \^gray_to_bin\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RD_OCCUPANCY[3]_i_8__2_n_0\ : STD_LOGIC;
  signal \RD_OCCUPANCY[3]_i_9__2_n_0\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[3]_i_1__2_n_3\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  GRAY_TO_BIN(0) <= \^gray_to_bin\(0);
\RD_OCCUPANCY[3]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_1_out,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      I3 => data_sync_reg6_2,
      I4 => data_sync_reg6_3,
      I5 => data_sync_reg6_4,
      O => \^gray_to_bin\(0)
    );
\RD_OCCUPANCY[3]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gray_to_bin\(0),
      I1 => Q(1),
      O => \RD_OCCUPANCY[3]_i_8__2_n_0\
    );
\RD_OCCUPANCY[3]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^gray_to_bin\(0),
      I1 => data_out,
      I2 => Q(0),
      O => \RD_OCCUPANCY[3]_i_9__2_n_0\
    );
\RD_OCCUPANCY_reg[3]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \RD_OCCUPANCY_reg[3]_i_1__2_n_1\,
      CO(1) => \RD_OCCUPANCY_reg[3]_i_1__2_n_2\,
      CO(0) => \RD_OCCUPANCY_reg[3]_i_1__2_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => DI(2 downto 1),
      DI(1) => \^gray_to_bin\(0),
      DI(0) => DI(0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \RD_OCCUPANCY[3]_i_8__2_n_0\,
      S(0) => \RD_OCCUPANCY[3]_i_9__2_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \WR_ADDR_GRAY_reg[1]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => p_1_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_87 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    data_sync_reg6_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_87 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_87;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_87 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[3]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      I3 => data_sync_reg6_2,
      I4 => data_sync_reg6_3,
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_88 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    data_sync_reg6_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WR_ADDR_GRAY_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_88 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_88;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_88 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      I3 => data_sync_reg6_2,
      O => DI(0)
    );
\RD_OCCUPANCY[3]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      I3 => data_sync_reg6_2,
      I4 => data_sync_reg6_3,
      I5 => Q(0),
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \WR_ADDR_GRAY_reg[3]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_89 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WR_ADDR_GRAY_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_89 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_89;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_89 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[3]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      I3 => data_sync_reg6_2,
      I4 => Q(0),
      O => S(0)
    );
\RD_OCCUPANCY[6]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \WR_ADDR_GRAY_reg[4]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_90 is
  port (
    data_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WR_ADDR_GRAY_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_90 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_90;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_90 is
  signal GRAY_TO_BIN : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \RD_OCCUPANCY[6]_i_6__2_n_0\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1__2_n_2\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1__2_n_3\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \NLW_RD_OCCUPANCY_reg[6]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RD_OCCUPANCY_reg[6]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      O => GRAY_TO_BIN(5)
    );
\RD_OCCUPANCY[6]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => data_sync_reg6_1,
      I3 => Q(0),
      O => \RD_OCCUPANCY[6]_i_6__2_n_0\
    );
\RD_OCCUPANCY_reg[6]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3 downto 2) => \NLW_RD_OCCUPANCY_reg[6]_i_1__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RD_OCCUPANCY_reg[6]_i_1__2_n_2\,
      CO(0) => \RD_OCCUPANCY_reg[6]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => GRAY_TO_BIN(5),
      DI(0) => DI(0),
      O(3) => \NLW_RD_OCCUPANCY_reg[6]_i_1__2_O_UNCONNECTED\(3),
      O(2 downto 0) => D(2 downto 0),
      S(3) => '0',
      S(2 downto 1) => S(1 downto 0),
      S(0) => \RD_OCCUPANCY[6]_i_6__2_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \WR_ADDR_GRAY_reg[5]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_91 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    data_sync_reg6_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WR_ADDR_GRAY_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_91 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_91;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_91 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^data_out\,
      I1 => Q(1),
      O => S(1)
    );
\RD_OCCUPANCY[6]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^data_out\,
      I1 => data_sync_reg6_0,
      I2 => Q(0),
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \WR_ADDR_GRAY_reg[6]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_92 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_92 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_92;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_92 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_93 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_out : in STD_LOGIC;
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    data_sync_reg6_3 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_sync_reg6_4 : in STD_LOGIC;
    \RD_ADDR_GRAY_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_93 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_93;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_93 is
  signal \WR_OCCUPANCY[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \WR_OCCUPANCY[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal p_31_in : STD_LOGIC;
  signal p_4_in27_in : STD_LOGIC;
  signal \NLW_WR_OCCUPANCY_reg[3]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
\WR_OCCUPANCY[3]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => p_31_in,
      O => \WR_OCCUPANCY[3]_i_4__1_n_0\
    );
\WR_OCCUPANCY[3]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => p_31_in,
      I2 => data_sync_reg6_4,
      O => \WR_OCCUPANCY[3]_i_5__1_n_0\
    );
\WR_OCCUPANCY[3]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_4_in27_in,
      I1 => data_out,
      I2 => data_sync_reg6_0,
      I3 => data_sync_reg6_1,
      I4 => data_sync_reg6_2,
      I5 => data_sync_reg6_3,
      O => p_31_in
    );
\WR_OCCUPANCY_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \WR_OCCUPANCY_reg[3]_i_1__1_n_1\,
      CO(1) => \WR_OCCUPANCY_reg[3]_i_1__1_n_2\,
      CO(0) => \WR_OCCUPANCY_reg[3]_i_1__1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_WR_OCCUPANCY_reg[3]_i_1__1_O_UNCONNECTED\(0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \WR_OCCUPANCY[3]_i_4__1_n_0\,
      S(0) => \WR_OCCUPANCY[3]_i_5__1_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => \RD_ADDR_GRAY_reg[1]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => p_4_in27_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_94 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_94 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_94;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_94 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_95 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    data_sync_reg6_3 : in STD_LOGIC;
    \RD_ADDR_GRAY_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_95 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_95;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_95 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => data_sync_reg6_0,
      I3 => data_sync_reg6_1,
      I4 => data_sync_reg6_2,
      I5 => data_sync_reg6_3,
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => \RD_ADDR_GRAY_reg[3]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_96 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    data_sync_reg6_2 : in STD_LOGIC;
    \RD_ADDR_GRAY_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_96 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_96;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_96 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => data_sync_reg6_0,
      I3 => data_sync_reg6_1,
      I4 => data_sync_reg6_2,
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => \RD_ADDR_GRAY_reg[4]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_97 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    data_sync_reg6_1 : in STD_LOGIC;
    \RD_ADDR_GRAY_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_97 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_97;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_97 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[6]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => data_sync_reg6_0,
      I3 => data_sync_reg6_1,
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => \RD_ADDR_GRAY_reg[5]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_98 is
  port (
    data_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    data_sync_reg6_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_ADDR_GRAY_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_98 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_98;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_98 is
  signal \WR_OCCUPANCY[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \WR_OCCUPANCY[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1__1_n_2\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1__1_n_3\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \NLW_WR_OCCUPANCY_reg[6]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_WR_OCCUPANCY_reg[6]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \^data_out\,
      O => \WR_OCCUPANCY[6]_i_2__1_n_0\
    );
\WR_OCCUPANCY[6]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(1),
      I1 => \^data_out\,
      I2 => data_sync_reg6_0,
      O => \WR_OCCUPANCY[6]_i_3__1_n_0\
    );
\WR_OCCUPANCY_reg[6]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3 downto 2) => \NLW_WR_OCCUPANCY_reg[6]_i_1__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \WR_OCCUPANCY_reg[6]_i_1__1_n_2\,
      CO(0) => \WR_OCCUPANCY_reg[6]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(1 downto 0),
      O(3) => \NLW_WR_OCCUPANCY_reg[6]_i_1__1_O_UNCONNECTED\(3),
      O(2 downto 0) => D(2 downto 0),
      S(3) => '0',
      S(2) => \WR_OCCUPANCY[6]_i_2__1_n_0\,
      S(1) => \WR_OCCUPANCY[6]_i_3__1_n_0\,
      S(0) => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => \RD_ADDR_GRAY_reg[6]\(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_sync_block_99 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    GRAY_TO_BIN : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_sync_block_99 : entity is "qsgmii_sync_block";
end qsgmii_1218_qsgmii_sync_block_99;

architecture STRUCTURE of qsgmii_1218_qsgmii_sync_block_99 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[3]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out\,
      I1 => GRAY_TO_BIN(0),
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_reset_sync_block is
  port (
    \MGT_RESET.RESET_INT_PIPE_reg\ : out STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    userclk : in STD_LOGIC;
    RESET_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_reset_sync_block : entity is "reset_sync_block";
end qsgmii_1218_reset_sync_block;

architecture STRUCTURE of qsgmii_1218_reset_sync_block is
  signal \^reset_out\ : STD_LOGIC;
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
begin
\MGT_RESET.RESET_INT_PIPE_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reset_out\,
      I1 => dcm_locked,
      O => \MGT_RESET.RESET_INT_PIPE_reg\
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      PRE => RESET_OUT,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => RESET_OUT,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => RESET_OUT,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => RESET_OUT,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => RESET_OUT,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => \^reset_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_reset_sync_block_134 is
  port (
    p_6_out : out STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    \^reset_out\ : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    RESET_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_reset_sync_block_134 : entity is "reset_sync_block";
end qsgmii_1218_reset_sync_block_134;

architecture STRUCTURE of qsgmii_1218_reset_sync_block_134 is
  signal RESET_REG_RXRECCLK : STD_LOGIC;
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
begin
\MGT_RESET.RESET_INT_PIPE_RXRECCLK_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => dcm_locked,
      I1 => RESET_REG_RXRECCLK,
      I2 => \^reset_out\,
      O => p_6_out
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => RESET_OUT,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => RESET_OUT,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => RESET_OUT,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => RESET_OUT,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => RESET_OUT,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => RESET_REG_RXRECCLK
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_reset_sync_block_135 is
  port (
    reset_out : out STD_LOGIC;
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_reset_sync_block_135 : entity is "reset_sync_block";
end qsgmii_1218_reset_sync_block_135;

architecture STRUCTURE of qsgmii_1218_reset_sync_block_135 is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => '0',
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => '0',
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => '0',
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => '0',
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => '0',
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_reset_sync_block_137 is
  port (
    \MGT_RESET.RESET_INT_PIPE_reg\ : out STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    userclk : in STD_LOGIC;
    RESET_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_reset_sync_block_137 : entity is "reset_sync_block";
end qsgmii_1218_reset_sync_block_137;

architecture STRUCTURE of qsgmii_1218_reset_sync_block_137 is
  signal \^reset_out\ : STD_LOGIC;
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
begin
\MGT_RESET.RESET_INT_PIPE_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reset_out\,
      I1 => dcm_locked,
      O => \MGT_RESET.RESET_INT_PIPE_reg\
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      PRE => RESET_OUT,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => RESET_OUT,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => RESET_OUT,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => RESET_OUT,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => RESET_OUT,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => \^reset_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_reset_sync_block_138 is
  port (
    p_6_out : out STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    \^reset_out\ : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    RESET_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_reset_sync_block_138 : entity is "reset_sync_block";
end qsgmii_1218_reset_sync_block_138;

architecture STRUCTURE of qsgmii_1218_reset_sync_block_138 is
  signal RESET_REG_RXRECCLK : STD_LOGIC;
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
begin
\MGT_RESET.RESET_INT_PIPE_RXRECCLK_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => dcm_locked,
      I1 => RESET_REG_RXRECCLK,
      I2 => \^reset_out\,
      O => p_6_out
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => RESET_OUT,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => RESET_OUT,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => RESET_OUT,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => RESET_OUT,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => RESET_OUT,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => RESET_REG_RXRECCLK
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_reset_sync_block_139 is
  port (
    reset_out : out STD_LOGIC;
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_reset_sync_block_139 : entity is "reset_sync_block";
end qsgmii_1218_reset_sync_block_139;

architecture STRUCTURE of qsgmii_1218_reset_sync_block_139 is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => '0',
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => '0',
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => '0',
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => '0',
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => '0',
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_reset_sync_block_145 is
  port (
    \MGT_RESET.RESET_INT_PIPE_reg\ : out STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    userclk : in STD_LOGIC;
    RESET_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_reset_sync_block_145 : entity is "reset_sync_block";
end qsgmii_1218_reset_sync_block_145;

architecture STRUCTURE of qsgmii_1218_reset_sync_block_145 is
  signal \^reset_out\ : STD_LOGIC;
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
begin
\MGT_RESET.RESET_INT_PIPE_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reset_out\,
      I1 => dcm_locked,
      O => \MGT_RESET.RESET_INT_PIPE_reg\
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      PRE => RESET_OUT,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => RESET_OUT,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => RESET_OUT,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => RESET_OUT,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => RESET_OUT,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => \^reset_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_reset_sync_block_146 is
  port (
    p_6_out : out STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    \^reset_out\ : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    RESET_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_reset_sync_block_146 : entity is "reset_sync_block";
end qsgmii_1218_reset_sync_block_146;

architecture STRUCTURE of qsgmii_1218_reset_sync_block_146 is
  signal RESET_REG_RXRECCLK : STD_LOGIC;
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
begin
\MGT_RESET.RESET_INT_PIPE_RXRECCLK_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => dcm_locked,
      I1 => RESET_REG_RXRECCLK,
      I2 => \^reset_out\,
      O => p_6_out
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => RESET_OUT,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => RESET_OUT,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => RESET_OUT,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => RESET_OUT,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => RESET_OUT,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => RESET_REG_RXRECCLK
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_reset_sync_block_147 is
  port (
    reset_out : out STD_LOGIC;
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_reset_sync_block_147 : entity is "reset_sync_block";
end qsgmii_1218_reset_sync_block_147;

architecture STRUCTURE of qsgmii_1218_reset_sync_block_147 is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => '0',
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => '0',
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => '0',
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => '0',
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => '0',
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_reset_sync_block_153 is
  port (
    \MGT_RESET.RESET_INT_PIPE_reg\ : out STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    userclk : in STD_LOGIC;
    RESET_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_reset_sync_block_153 : entity is "reset_sync_block";
end qsgmii_1218_reset_sync_block_153;

architecture STRUCTURE of qsgmii_1218_reset_sync_block_153 is
  signal \^reset_out\ : STD_LOGIC;
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
begin
\MGT_RESET.RESET_INT_PIPE_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reset_out\,
      I1 => dcm_locked,
      O => \MGT_RESET.RESET_INT_PIPE_reg\
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      PRE => RESET_OUT,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => RESET_OUT,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => RESET_OUT,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => RESET_OUT,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => RESET_OUT,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => \^reset_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_reset_sync_block_154 is
  port (
    p_6_out : out STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    \^reset_out\ : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    RESET_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_reset_sync_block_154 : entity is "reset_sync_block";
end qsgmii_1218_reset_sync_block_154;

architecture STRUCTURE of qsgmii_1218_reset_sync_block_154 is
  signal RESET_REG_RXRECCLK : STD_LOGIC;
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
begin
\MGT_RESET.RESET_INT_PIPE_RXRECCLK_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => dcm_locked,
      I1 => RESET_REG_RXRECCLK,
      I2 => \^reset_out\,
      O => p_6_out
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => RESET_OUT,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => RESET_OUT,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => RESET_OUT,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => RESET_OUT,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => RESET_OUT,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => RESET_REG_RXRECCLK
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_reset_sync_block_155 is
  port (
    reset_out : out STD_LOGIC;
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_reset_sync_block_155 : entity is "reset_sync_block";
end qsgmii_1218_reset_sync_block_155;

architecture STRUCTURE of qsgmii_1218_reset_sync_block_155 is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => '0',
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => '0',
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => '0',
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => '0',
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => '0',
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_sync_block is
  port (
    SIGNAL_DETECT_REG_reg : out STD_LOGIC;
    data_out : out STD_LOGIC;
    MASK_RUDI_BUFERR_TIMER0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_sync_block : entity is "sync_block";
end qsgmii_1218_sync_block;

architecture STRUCTURE of qsgmii_1218_sync_block is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_i_4__2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \SIGNAL_DETECT_REG_i_1__2\ : label is "soft_lutpair258";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
\MASK_RUDI_BUFERR_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => \^data_out\,
      O => MASK_RUDI_BUFERR_TIMER0
    );
\SIGNAL_DETECT_REG_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_out\,
      I1 => Q(0),
      O => SIGNAL_DETECT_REG_reg
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => signal_detect,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_sync_block_142 is
  port (
    SIGNAL_DETECT_REG_reg : out STD_LOGIC;
    data_out : out STD_LOGIC;
    MASK_RUDI_BUFERR_TIMER0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_sync_block_142 : entity is "sync_block";
end qsgmii_1218_sync_block_142;

architecture STRUCTURE of qsgmii_1218_sync_block_142 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_i_4__1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \SIGNAL_DETECT_REG_i_1__1\ : label is "soft_lutpair190";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
\MASK_RUDI_BUFERR_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => \^data_out\,
      O => MASK_RUDI_BUFERR_TIMER0
    );
\SIGNAL_DETECT_REG_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_out\,
      I1 => Q(0),
      O => SIGNAL_DETECT_REG_reg
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => signal_detect,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_sync_block_150 is
  port (
    SIGNAL_DETECT_REG_reg : out STD_LOGIC;
    data_out : out STD_LOGIC;
    MASK_RUDI_BUFERR_TIMER0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_sync_block_150 : entity is "sync_block";
end qsgmii_1218_sync_block_150;

architecture STRUCTURE of qsgmii_1218_sync_block_150 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_i_4__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \SIGNAL_DETECT_REG_i_1__0\ : label is "soft_lutpair122";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
\MASK_RUDI_BUFERR_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => \^data_out\,
      O => MASK_RUDI_BUFERR_TIMER0
    );
\SIGNAL_DETECT_REG_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_out\,
      I1 => Q(0),
      O => SIGNAL_DETECT_REG_reg
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => signal_detect,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_sync_block_158 is
  port (
    SIGNAL_DETECT_REG_reg : out STD_LOGIC;
    data_out : out STD_LOGIC;
    MASK_RUDI_BUFERR_TIMER0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_sync_block_158 : entity is "sync_block";
end qsgmii_1218_sync_block_158;

architecture STRUCTURE of qsgmii_1218_sync_block_158 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of MASK_RUDI_BUFERR_i_4 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of SIGNAL_DETECT_REG_i_1 : label is "soft_lutpair53";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
MASK_RUDI_BUFERR_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => \^data_out\,
      O => MASK_RUDI_BUFERR_TIMER0
    );
SIGNAL_DETECT_REG_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_out\,
      I1 => Q(0),
      O => SIGNAL_DETECT_REG_reg
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => signal_detect,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_GTWIZARD_RX_STARTUP_FSM is
  port (
    data_in : out STD_LOGIC;
    gt0_rxuserrdy_i : out STD_LOGIC;
    gt0_gtrxreset_i : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    gt0_rx_cdrlocked_reg : in STD_LOGIC;
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_gtrxreset_in : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC;
    \cpllpd_wait_reg[95]\ : in STD_LOGIC;
    data_out : in STD_LOGIC;
    gt0_cplllock_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_GTWIZARD_RX_STARTUP_FSM : entity is "qsgmii_1218_GTWIZARD_RX_STARTUP_FSM";
end qsgmii_1218_qsgmii_1218_GTWIZARD_RX_STARTUP_FSM;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_GTWIZARD_RX_STARTUP_FSM is
  signal \FSM_sequential_rx_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_9_n_0\ : STD_LOGIC;
  signal RXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal check_tlock_max_i_1_n_0 : STD_LOGIC;
  signal check_tlock_max_reg_n_0 : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal \^data_in\ : STD_LOGIC;
  signal gt0_gtrxreset_t : STD_LOGIC;
  signal \^gt0_rxuserrdy_i\ : STD_LOGIC;
  signal gtrxreset_i_i_1_n_0 : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__0_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \reset_time_out_i_3__0_n_0\ : STD_LOGIC;
  signal reset_time_out_i_5_n_0 : STD_LOGIC;
  signal reset_time_out_i_6_n_0 : STD_LOGIC;
  signal reset_time_out_i_7_n_0 : STD_LOGIC;
  signal reset_time_out_reg_n_0 : STD_LOGIC;
  signal \run_phase_alignment_int_i_1__0_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3_reg_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rx_state : signal is "yes";
  signal rxresetdone_s2 : STD_LOGIC;
  signal rxresetdone_s3 : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_data_valid_n_0 : STD_LOGIC;
  signal sync_data_valid_n_1 : STD_LOGIC;
  signal sync_data_valid_n_2 : STD_LOGIC;
  signal sync_data_valid_n_3 : STD_LOGIC;
  signal sync_data_valid_n_4 : STD_LOGIC;
  signal sync_data_valid_n_5 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_1 : STD_LOGIC;
  signal time_out_100us_i_1_n_0 : STD_LOGIC;
  signal time_out_100us_i_2_n_0 : STD_LOGIC;
  signal time_out_100us_reg_n_0 : STD_LOGIC;
  signal time_out_1us_i_1_n_0 : STD_LOGIC;
  signal time_out_1us_i_2_n_0 : STD_LOGIC;
  signal time_out_1us_i_3_n_0 : STD_LOGIC;
  signal time_out_1us_i_4_n_0 : STD_LOGIC;
  signal time_out_1us_i_5_n_0 : STD_LOGIC;
  signal time_out_1us_reg_n_0 : STD_LOGIC;
  signal time_out_2ms : STD_LOGIC;
  signal time_out_2ms_i_1_n_0 : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_7_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_8_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \time_out_counter_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_1__0_n_0\ : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal time_tlock_max_i_1_n_0 : STD_LOGIC;
  signal time_tlock_max_i_2_n_0 : STD_LOGIC;
  signal time_tlock_max_i_3_n_0 : STD_LOGIC;
  signal time_tlock_max_i_4_n_0 : STD_LOGIC;
  signal time_tlock_max_i_5_n_0 : STD_LOGIC;
  signal time_tlock_max_i_6_n_0 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_7__0_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5__0_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[0]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_rx_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[1]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute KEEP of \FSM_sequential_rx_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[2]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute KEEP of \FSM_sequential_rx_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[3]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute KEEP of \FSM_sequential_rx_state_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__0\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__0\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__0\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__0\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_1__0\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_2__0\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3__0\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4__0\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1__0\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__0\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__0\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_4__0\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of time_out_100us_i_2 : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of time_out_1us_i_2 : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of time_out_1us_i_3 : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of time_out_1us_i_5 : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_6__0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_8\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of time_tlock_max_i_2 : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of time_tlock_max_i_6 : label is "soft_lutpair395";
begin
  data_in <= \^data_in\;
  gt0_rxuserrdy_i <= \^gt0_rxuserrdy_i\;
\FSM_sequential_rx_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFB000FFFFFF"
    )
        port map (
      I0 => reset_time_out_reg_n_0,
      I1 => time_tlock_max,
      I2 => rx_state(0),
      I3 => rx_state(3),
      I4 => rx_state(1),
      I5 => rx_state(2),
      O => \FSM_sequential_rx_state[0]_i_3_n_0\
    );
\FSM_sequential_rx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FAF3000"
    )
        port map (
      I0 => \FSM_sequential_rx_state[2]_i_2_n_0\,
      I1 => time_out_2ms_reg_n_0,
      I2 => rx_state(0),
      I3 => rx_state(1),
      I4 => rx_state(2),
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[2]_i_1_n_0\
    );
\FSM_sequential_rx_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset_time_out_reg_n_0,
      I1 => time_tlock_max,
      O => \FSM_sequential_rx_state[2]_i_2_n_0\
    );
\FSM_sequential_rx_state[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(0),
      I3 => init_wait_done_reg_n_0,
      I4 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_10_n_0\
    );
\FSM_sequential_rx_state[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040FF4040FFFFFF"
    )
        port map (
      I0 => reset_time_out_reg_n_0,
      I1 => time_tlock_max,
      I2 => rx_state(0),
      I3 => rx_state(3),
      I4 => rx_state(1),
      I5 => rx_state(2),
      O => \FSM_sequential_rx_state[3]_i_11_n_0\
    );
\FSM_sequential_rx_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABABABAAAB"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_10_n_0\,
      I1 => \FSM_sequential_rx_state[3]_i_11_n_0\,
      I2 => rx_state(1),
      I3 => gt0_rx_cdrlocked_reg,
      I4 => rx_state(0),
      I5 => mmcm_lock_reclocked,
      O => \FSM_sequential_rx_state[3]_i_3_n_0\
    );
\FSM_sequential_rx_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABAFFFFBAFFFFFF"
    )
        port map (
      I0 => rxresetdone_s3,
      I1 => reset_time_out_reg_n_0,
      I2 => time_out_2ms_reg_n_0,
      I3 => rx_state(3),
      I4 => rx_state(1),
      I5 => rx_state(2),
      O => \FSM_sequential_rx_state[3]_i_5_n_0\
    );
\FSM_sequential_rx_state[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DFF"
    )
        port map (
      I0 => rx_state(1),
      I1 => time_out_2ms_reg_n_0,
      I2 => reset_time_out_reg_n_0,
      I3 => rx_state(0),
      O => \FSM_sequential_rx_state[3]_i_8_n_0\
    );
\FSM_sequential_rx_state[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_9_n_0\
    );
\FSM_sequential_rx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_0,
      D => sync_data_valid_n_4,
      Q => rx_state(0),
      R => pma_reset
    );
\FSM_sequential_rx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_0,
      D => sync_data_valid_n_3,
      Q => rx_state(1),
      R => pma_reset
    );
\FSM_sequential_rx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_rx_state[2]_i_1_n_0\,
      Q => rx_state(2),
      R => pma_reset
    );
\FSM_sequential_rx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_0,
      D => sync_data_valid_n_2,
      Q => rx_state(3),
      R => pma_reset
    );
RXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD2000"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(3),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => \^gt0_rxuserrdy_i\,
      O => RXUSERRDY_i_1_n_0
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => RXUSERRDY_i_1_n_0,
      Q => \^gt0_rxuserrdy_i\,
      R => pma_reset
    );
check_tlock_max_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(0),
      I3 => rx_state(3),
      I4 => check_tlock_max_reg_n_0,
      O => check_tlock_max_i_1_n_0
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => check_tlock_max_i_1_n_0,
      Q => check_tlock_max_reg_n_0,
      R => pma_reset
    );
gtrxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0010"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(1),
      I2 => rx_state(0),
      I3 => rx_state(2),
      I4 => gt0_gtrxreset_t,
      O => gtrxreset_i_i_1_n_0
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gtrxreset_i_i_1_n_0,
      Q => gt0_gtrxreset_t,
      R => pma_reset
    );
gtxe2_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => gt0_gtrxreset_t,
      I1 => gt0_gtrxreset_in,
      I2 => mgt_rx_reset,
      I3 => \^data_in\,
      O => gt0_gtrxreset_i
    );
\init_wait_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \init_wait_count[0]_i_1__0_n_0\
    );
\init_wait_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      O => \p_0_in__3\(1)
    );
\init_wait_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      O => \p_0_in__3\(2)
    );
\init_wait_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(3),
      O => \p_0_in__3\(3)
    );
\init_wait_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(2),
      I4 => \init_wait_count_reg__0\(3),
      O => \p_0_in__3\(4)
    );
\init_wait_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(0),
      I5 => \init_wait_count_reg__0\(4),
      O => \p_0_in__3\(5)
    );
\init_wait_count[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \init_wait_count_reg__0\(4),
      I2 => \init_wait_count[7]_i_4__0_n_0\,
      I3 => \init_wait_count_reg__0\(5),
      O => \p_0_in__3\(6)
    );
\init_wait_count[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__0_n_0\,
      I1 => \init_wait_count_reg__0\(7),
      I2 => \init_wait_count_reg__0\(6),
      I3 => \init_wait_count_reg__0\(4),
      I4 => \init_wait_count_reg__0\(5),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(7),
      I1 => \init_wait_count_reg__0\(5),
      I2 => \init_wait_count[7]_i_4__0_n_0\,
      I3 => \init_wait_count_reg__0\(4),
      I4 => \init_wait_count_reg__0\(6),
      O => \p_0_in__3\(7)
    );
\init_wait_count[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(3),
      I3 => \init_wait_count_reg__0\(2),
      O => \init_wait_count[7]_i_3__0_n_0\
    );
\init_wait_count[7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(0),
      O => \init_wait_count[7]_i_4__0_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \init_wait_count[0]_i_1__0_n_0\,
      Q => \init_wait_count_reg__0\(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__3\(1),
      Q => \init_wait_count_reg__0\(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__3\(2),
      Q => \init_wait_count_reg__0\(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__3\(3),
      Q => \init_wait_count_reg__0\(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__3\(4),
      Q => \init_wait_count_reg__0\(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__3\(5),
      Q => \init_wait_count_reg__0\(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__3\(6),
      Q => \init_wait_count_reg__0\(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__3\(7),
      Q => \init_wait_count_reg__0\(7)
    );
\init_wait_done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__0_n_0\,
      I1 => \init_wait_count_reg__0\(7),
      I2 => \init_wait_count_reg__0\(6),
      I3 => \init_wait_count_reg__0\(4),
      I4 => \init_wait_count_reg__0\(5),
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__0_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      CLR => pma_reset,
      D => \init_wait_done_i_1__0_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__4\(0)
    );
\mmcm_lock_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__4\(1)
    );
\mmcm_lock_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(2),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__4\(2)
    );
\mmcm_lock_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(3),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__4\(3)
    );
\mmcm_lock_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(3),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(2),
      O => \p_0_in__4\(4)
    );
\mmcm_lock_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(3),
      I5 => \mmcm_lock_count_reg__0\(4),
      O => \p_0_in__4\(5)
    );
\mmcm_lock_count[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count[7]_i_4__0_n_0\,
      I2 => \mmcm_lock_count_reg__0\(5),
      O => \p_0_in__4\(6)
    );
\mmcm_lock_count[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count[7]_i_4__0_n_0\,
      I2 => \mmcm_lock_count_reg__0\(5),
      I3 => \mmcm_lock_count_reg__0\(7),
      O => \mmcm_lock_count[7]_i_2__0_n_0\
    );
\mmcm_lock_count[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \mmcm_lock_count_reg__0\(5),
      I2 => \mmcm_lock_count[7]_i_4__0_n_0\,
      I3 => \mmcm_lock_count_reg__0\(6),
      O => \p_0_in__4\(7)
    );
\mmcm_lock_count[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(3),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(2),
      O => \mmcm_lock_count[7]_i_4__0_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__4\(0),
      Q => \mmcm_lock_count_reg__0\(0),
      R => sync_mmcm_lock_reclocked_n_1
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__4\(1),
      Q => \mmcm_lock_count_reg__0\(1),
      R => sync_mmcm_lock_reclocked_n_1
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__4\(2),
      Q => \mmcm_lock_count_reg__0\(2),
      R => sync_mmcm_lock_reclocked_n_1
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__4\(3),
      Q => \mmcm_lock_count_reg__0\(3),
      R => sync_mmcm_lock_reclocked_n_1
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__4\(4),
      Q => \mmcm_lock_count_reg__0\(4),
      R => sync_mmcm_lock_reclocked_n_1
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__4\(5),
      Q => \mmcm_lock_count_reg__0\(5),
      R => sync_mmcm_lock_reclocked_n_1
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__4\(6),
      Q => \mmcm_lock_count_reg__0\(6),
      R => sync_mmcm_lock_reclocked_n_1
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__4\(7),
      Q => \mmcm_lock_count_reg__0\(7),
      R => sync_mmcm_lock_reclocked_n_1
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_mmcm_lock_reclocked_n_0,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
\reset_time_out_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00B8000000B8"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => rx_state(0),
      I2 => gt0_rx_cdrlocked_reg,
      I3 => reset_time_out_i_7_n_0,
      I4 => rx_state(1),
      I5 => rxresetdone_s3,
      O => \reset_time_out_i_3__0_n_0\
    );
reset_time_out_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(1),
      O => reset_time_out_i_5_n_0
    );
reset_time_out_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"37371C0C"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(3),
      I2 => rx_state(2),
      I3 => gt0_rx_cdrlocked_reg,
      I4 => rx_state(0),
      O => reset_time_out_i_6_n_0
    );
reset_time_out_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      O => reset_time_out_i_7_n_0
    );
reset_time_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_data_valid_n_0,
      Q => reset_time_out_reg_n_0,
      S => pma_reset
    );
\run_phase_alignment_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0100"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(0),
      I3 => rx_state(3),
      I4 => run_phase_alignment_int_reg_n_0,
      O => \run_phase_alignment_int_i_1__0_n_0\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \run_phase_alignment_int_i_1__0_n_0\,
      Q => run_phase_alignment_int_reg_n_0,
      R => pma_reset
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3_reg_n_0,
      R => '0'
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_data_valid_n_1,
      Q => \^data_in\,
      R => pma_reset
    );
rx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => rx_fsm_reset_done_int_s2,
      Q => rx_fsm_reset_done_int_s3,
      R => '0'
    );
rxresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => rxresetdone_s2,
      Q => rxresetdone_s3,
      R => '0'
    );
sync_RXRESETDONE: entity work.qsgmii_1218_qsgmii_1218_sync_block_10
     port map (
      \cpllpd_wait_reg[95]\ => \cpllpd_wait_reg[95]\,
      data_out => rxresetdone_s2,
      independent_clock_bufg => independent_clock_bufg
    );
sync_cplllock: entity work.qsgmii_1218_qsgmii_1218_sync_block_11
     port map (
      E(0) => sync_cplllock_n_0,
      \FSM_sequential_rx_state_reg[1]\ => \FSM_sequential_rx_state[3]_i_3_n_0\,
      \FSM_sequential_rx_state_reg[3]\ => sync_data_valid_n_5,
      data_out => cplllock_sync,
      gt0_cplllock_out => gt0_cplllock_out,
      independent_clock_bufg => independent_clock_bufg,
      \out\(3 downto 0) => rx_state(3 downto 0),
      rxresetdone_s3_reg => \FSM_sequential_rx_state[3]_i_5_n_0\,
      time_out_2ms_reg => time_out_2ms_reg_n_0,
      \wait_time_cnt_reg[7]\ => \wait_time_cnt[0]_i_2__0_n_0\
    );
sync_data_valid: entity work.qsgmii_1218_qsgmii_1218_sync_block_12
     port map (
      D(2) => sync_data_valid_n_2,
      D(1) => sync_data_valid_n_3,
      D(0) => sync_data_valid_n_4,
      \FSM_sequential_rx_state_reg[0]\ => sync_data_valid_n_5,
      \FSM_sequential_rx_state_reg[0]_0\ => reset_time_out_i_5_n_0,
      \FSM_sequential_rx_state_reg[1]\ => reset_time_out_i_6_n_0,
      \FSM_sequential_rx_state_reg[1]_0\ => \FSM_sequential_rx_state[3]_i_8_n_0\,
      \FSM_sequential_rx_state_reg[2]\ => \FSM_sequential_rx_state[3]_i_9_n_0\,
      data_in => \^data_in\,
      data_out => cplllock_sync,
      data_sync_reg6_0 => data_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      independent_clock_bufg => independent_clock_bufg,
      mmcm_lock_reclocked_reg => \reset_time_out_i_3__0_n_0\,
      \out\(3 downto 0) => rx_state(3 downto 0),
      reset_time_out_reg => sync_data_valid_n_0,
      reset_time_out_reg_0 => reset_time_out_reg_n_0,
      reset_time_out_reg_1 => \FSM_sequential_rx_state[0]_i_3_n_0\,
      reset_time_out_reg_2 => \FSM_sequential_rx_state[2]_i_2_n_0\,
      rx_fsm_reset_done_int_reg => sync_data_valid_n_1,
      time_out_100us_reg => time_out_100us_reg_n_0,
      time_out_1us_reg => time_out_1us_reg_n_0,
      time_out_2ms_reg => time_out_2ms_reg_n_0,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3
    );
sync_mmcm_lock_reclocked: entity work.qsgmii_1218_qsgmii_1218_sync_block_13
     port map (
      Q(2 downto 0) => \mmcm_lock_count_reg__0\(7 downto 5),
      SR(0) => sync_mmcm_lock_reclocked_n_1,
      independent_clock_bufg => independent_clock_bufg,
      \mmcm_lock_count_reg[4]\ => \mmcm_lock_count[7]_i_4__0_n_0\,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      mmcm_lock_reclocked_reg => sync_mmcm_lock_reclocked_n_0
    );
sync_run_phase_alignment_int: entity work.qsgmii_1218_qsgmii_1218_sync_block_14
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => run_phase_alignment_int_s2,
      rxuserclk => rxuserclk
    );
sync_rx_fsm_reset_done_int: entity work.qsgmii_1218_qsgmii_1218_sync_block_15
     port map (
      data_in => \^data_in\,
      data_out => rx_fsm_reset_done_int_s2,
      rxuserclk => rxuserclk
    );
sync_time_out_wait_bypass: entity work.qsgmii_1218_qsgmii_1218_sync_block_16
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      independent_clock_bufg => independent_clock_bufg
    );
time_out_100us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => time_tlock_max_i_2_n_0,
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(14),
      I3 => time_out_100us_i_2_n_0,
      I4 => time_tlock_max_i_5_n_0,
      I5 => time_out_100us_reg_n_0,
      O => time_out_100us_i_1_n_0
    );
time_out_100us_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(9),
      O => time_out_100us_i_2_n_0
    );
time_out_100us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_100us_i_1_n_0,
      Q => time_out_100us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_1us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => time_out_1us_i_2_n_0,
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(12),
      I3 => time_out_1us_i_3_n_0,
      I4 => time_out_1us_i_4_n_0,
      I5 => time_out_1us_reg_n_0,
      O => time_out_1us_i_1_n_0
    );
time_out_1us_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(18),
      I1 => time_out_counter_reg(17),
      O => time_out_1us_i_2_n_0
    );
time_out_1us_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(7),
      O => time_out_1us_i_3_n_0
    );
time_out_1us_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => time_out_1us_i_5_n_0,
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(5),
      I4 => time_out_counter_reg(6),
      I5 => \time_out_counter[0]_i_7_n_0\,
      O => time_out_1us_i_4_n_0
    );
time_out_1us_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(2),
      O => time_out_1us_i_5_n_0
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_1us_i_1_n_0,
      Q => time_out_1us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_2ms_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_2ms,
      I1 => time_out_2ms_reg_n_0,
      O => time_out_2ms_i_1_n_0
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_2ms_i_1_n_0,
      Q => time_out_2ms_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_2ms,
      O => time_out_counter
    );
\time_out_counter[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \time_out_counter[0]_i_5__0_n_0\,
      I1 => \time_out_counter[0]_i_6__0_n_0\,
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(6),
      I4 => \time_out_counter[0]_i_7_n_0\,
      I5 => \time_out_counter[0]_i_8_n_0\,
      O => time_out_2ms
    );
\time_out_counter[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_4__0_n_0\
    );
\time_out_counter[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(12),
      I4 => time_out_counter_reg(18),
      I5 => time_out_counter_reg(17),
      O => \time_out_counter[0]_i_5__0_n_0\
    );
\time_out_counter[0]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(8),
      O => \time_out_counter[0]_i_6__0_n_0\
    );
\time_out_counter[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(13),
      O => \time_out_counter[0]_i_7_n_0\
    );
\time_out_counter[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(0),
      I4 => time_out_counter_reg(1),
      O => \time_out_counter[0]_i_8_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__0_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__0_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__0_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__0_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__0_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_4__0_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \time_out_counter_reg[16]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \time_out_counter_reg[16]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[16]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__0_n_7\,
      S(3) => '0',
      S(2 downto 0) => time_out_counter_reg(18 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_5\,
      Q => time_out_counter_reg(18),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out_reg_n_0
    );
\time_out_wait_bypass_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => rx_fsm_reset_done_int_s3,
      I2 => \wait_bypass_count[0]_i_4__0_n_0\,
      I3 => run_phase_alignment_int_s3_reg_n_0,
      O => \time_out_wait_bypass_i_1__0_n_0\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => \time_out_wait_bypass_i_1__0_n_0\,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
time_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8888888A"
    )
        port map (
      I0 => check_tlock_max_reg_n_0,
      I1 => time_tlock_max_i_2_n_0,
      I2 => time_tlock_max_i_3_n_0,
      I3 => time_tlock_max_i_4_n_0,
      I4 => time_tlock_max_i_5_n_0,
      I5 => time_tlock_max,
      O => time_tlock_max_i_1_n_0
    );
time_tlock_max_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(18),
      I2 => time_out_counter_reg(16),
      I3 => time_out_counter_reg(15),
      O => time_tlock_max_i_2_n_0
    );
time_tlock_max_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007FFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(13),
      I4 => time_out_counter_reg(12),
      I5 => time_out_counter_reg(14),
      O => time_tlock_max_i_3_n_0
    );
time_tlock_max_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(12),
      I3 => time_out_counter_reg(13),
      I4 => time_out_counter_reg(8),
      I5 => time_out_counter_reg(5),
      O => time_tlock_max_i_4_n_0
    );
time_tlock_max_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(3),
      I4 => time_out_counter_reg(4),
      I5 => time_tlock_max_i_6_n_0,
      O => time_tlock_max_i_5_n_0
    );
time_tlock_max_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(12),
      I3 => time_out_counter_reg(6),
      I4 => time_out_counter_reg(7),
      O => time_tlock_max_i_6_n_0
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_tlock_max_i_1_n_0,
      Q => time_tlock_max,
      R => reset_time_out_reg_n_0
    );
\wait_bypass_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3_reg_n_0,
      O => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_4__0_n_0\,
      I1 => rx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2__0_n_0\
    );
\wait_bypass_count[0]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_6__0_n_0\,
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(8),
      I3 => wait_bypass_count_reg(0),
      I4 => \wait_bypass_count[0]_i_7__0_n_0\,
      O => \wait_bypass_count[0]_i_4__0_n_0\
    );
\wait_bypass_count[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_5__0_n_0\
    );
\wait_bypass_count[0]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(3),
      I1 => wait_bypass_count_reg(5),
      I2 => wait_bypass_count_reg(9),
      I3 => wait_bypass_count_reg(7),
      O => \wait_bypass_count[0]_i_6__0_n_0\
    );
\wait_bypass_count[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => wait_bypass_count_reg(2),
      I1 => wait_bypass_count_reg(12),
      I2 => wait_bypass_count_reg(4),
      I3 => wait_bypass_count_reg(10),
      I4 => wait_bypass_count_reg(6),
      I5 => wait_bypass_count_reg(11),
      O => \wait_bypass_count[0]_i_7__0_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      Q => wait_bypass_count_reg(0),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3__0_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3__0_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_5__0_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(10),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(11),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(12),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(12)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      Q => wait_bypass_count_reg(1),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      Q => wait_bypass_count_reg(2),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      Q => wait_bypass_count_reg(3),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(4),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(5),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(6),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(7),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(8),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(9),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_time_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      I2 => rx_state(3),
      O => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt[0]_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10__0_n_0\
    );
\wait_time_cnt[0]_i_11__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11__0_n_0\
    );
\wait_time_cnt[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4__0_n_0\,
      I1 => \wait_time_cnt[0]_i_5__0_n_0\,
      I2 => \wait_time_cnt[0]_i_6__0_n_0\,
      I3 => \wait_time_cnt[0]_i_7__0_n_0\,
      O => \wait_time_cnt[0]_i_2__0_n_0\
    );
\wait_time_cnt[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      I1 => wait_time_cnt_reg(4),
      I2 => wait_time_cnt_reg(6),
      I3 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[0]_i_4__0_n_0\
    );
\wait_time_cnt[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      I1 => wait_time_cnt_reg(11),
      I2 => wait_time_cnt_reg(1),
      I3 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_5__0_n_0\
    );
\wait_time_cnt[0]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      I1 => wait_time_cnt_reg(12),
      I2 => wait_time_cnt_reg(9),
      I3 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[0]_i_6__0_n_0\
    );
\wait_time_cnt[0]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      I1 => wait_time_cnt_reg(13),
      I2 => wait_time_cnt_reg(0),
      I3 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_7__0_n_0\
    );
\wait_time_cnt[0]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8__0_n_0\
    );
\wait_time_cnt[0]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9__0_n_0\
    );
\wait_time_cnt[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2__0_n_0\
    );
\wait_time_cnt[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3__0_n_0\
    );
\wait_time_cnt[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4__0_n_0\
    );
\wait_time_cnt[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5__0_n_0\
    );
\wait_time_cnt[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2__0_n_0\
    );
\wait_time_cnt[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3__0_n_0\
    );
\wait_time_cnt[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4__0_n_0\
    );
\wait_time_cnt[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5__0_n_0\
    );
\wait_time_cnt[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2__0_n_0\
    );
\wait_time_cnt[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3__0_n_0\
    );
\wait_time_cnt[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4__0_n_0\
    );
\wait_time_cnt[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5__0_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3__0_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3__0_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3__0_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3__0_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3__0_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3__0_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3__0_n_7\,
      S(3) => \wait_time_cnt[0]_i_8__0_n_0\,
      S(2) => \wait_time_cnt[0]_i_9__0_n_0\,
      S(1) => \wait_time_cnt[0]_i_10__0_n_0\,
      S(0) => \wait_time_cnt[0]_i_11__0_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(10),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[12]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[12]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[12]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[12]_i_5__0_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_4\,
      Q => wait_time_cnt_reg(3),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(4),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3__0_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[4]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[4]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[4]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[4]_i_5__0_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(5),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[8]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[8]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[8]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[8]_i_5__0_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_GTWIZARD_TX_STARTUP_FSM is
  port (
    gt0_cpllreset_i : out STD_LOGIC;
    data_in : out STD_LOGIC;
    gt0_txuserrdy_i : out STD_LOGIC;
    gt0_gttxreset_i : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    userclk : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    gt0_gttxreset_in : in STD_LOGIC;
    mgt_tx_reset : in STD_LOGIC;
    rx_fsm_reset_done_int_reg : in STD_LOGIC;
    \cpllpd_wait_reg[95]\ : in STD_LOGIC;
    gt0_cplllock_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_GTWIZARD_TX_STARTUP_FSM : entity is "qsgmii_1218_GTWIZARD_TX_STARTUP_FSM";
end qsgmii_1218_qsgmii_1218_GTWIZARD_TX_STARTUP_FSM;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_GTWIZARD_TX_STARTUP_FSM is
  signal CPLL_RESET_i_1_n_0 : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal TXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^data_in\ : STD_LOGIC;
  signal \^gt0_cpllreset_i\ : STD_LOGIC;
  signal gt0_gttxreset_t : STD_LOGIC;
  signal \^gt0_txuserrdy_i\ : STD_LOGIC;
  signal gttxreset_i_i_1_n_0 : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal init_wait_done_i_1_n_0 : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pll_reset_asserted_i_1_n_0 : STD_LOGIC;
  signal pll_reset_asserted_reg_n_0 : STD_LOGIC;
  signal reset_time_out : STD_LOGIC;
  signal reset_time_out_i_3_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_i_1_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_cplllock_n_1 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_1 : STD_LOGIC;
  signal time_out_2ms : STD_LOGIC;
  signal \time_out_2ms_i_1__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_500us_i_1_n_0 : STD_LOGIC;
  signal time_out_500us_i_2_n_0 : STD_LOGIC;
  signal time_out_500us_i_3_n_0 : STD_LOGIC;
  signal time_out_500us_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_6_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_8__0_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \time_out_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass_i_1_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal \time_tlock_max_i_1__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_2__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_3__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_4__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_5__0_n_0\ : STD_LOGIC;
  signal time_tlock_max_reg_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int_i_1_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of tx_state : signal is "yes";
  signal txresetdone_s2 : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_8_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_9_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[2]_i_2\ : label is "soft_lutpair406";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[0]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_tx_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[1]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute KEEP of \FSM_sequential_tx_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[2]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute KEEP of \FSM_sequential_tx_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[3]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute KEEP of \FSM_sequential_tx_state_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of gtxe2_i_i_3 : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_2\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_4\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of resetdone_INST_0 : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_6\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \time_tlock_max_i_1__0\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \time_tlock_max_i_4__0\ : label is "soft_lutpair407";
begin
  data_in <= \^data_in\;
  gt0_cpllreset_i <= \^gt0_cpllreset_i\;
  gt0_txuserrdy_i <= \^gt0_txuserrdy_i\;
CPLL_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000010"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => tx_state(3),
      I2 => tx_state(0),
      I3 => tx_state(2),
      I4 => tx_state(1),
      I5 => \^gt0_cpllreset_i\,
      O => CPLL_RESET_i_1_n_0
    );
CPLL_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => CPLL_RESET_i_1_n_0,
      Q => \^gt0_cpllreset_i\,
      R => pma_reset
    );
\FSM_sequential_tx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4505450545004505"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_5_n_0\,
      I1 => time_out_2ms_reg_n_0,
      I2 => \FSM_sequential_tx_state[0]_i_2_n_0\,
      I3 => tx_state(1),
      I4 => tx_state(0),
      I5 => \FSM_sequential_tx_state[0]_i_3_n_0\,
      O => \FSM_sequential_tx_state[0]_i_1_n_0\
    );
\FSM_sequential_tx_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      I2 => tx_state(2),
      O => \FSM_sequential_tx_state[0]_i_2_n_0\
    );
\FSM_sequential_tx_state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04FF"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => time_tlock_max_reg_n_0,
      I2 => reset_time_out,
      I3 => tx_state(2),
      I4 => tx_state(3),
      O => \FSM_sequential_tx_state[0]_i_3_n_0\
    );
\FSM_sequential_tx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00070F00"
    )
        port map (
      I0 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => tx_state(1),
      I4 => tx_state(0),
      O => \FSM_sequential_tx_state[1]_i_1_n_0\
    );
\FSM_sequential_tx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C003C004C004C"
    )
        port map (
      I0 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => time_out_2ms_reg_n_0,
      I5 => tx_state(1),
      O => \FSM_sequential_tx_state[2]_i_1_n_0\
    );
\FSM_sequential_tx_state[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => reset_time_out,
      I1 => time_tlock_max_reg_n_0,
      I2 => mmcm_lock_reclocked,
      O => \FSM_sequential_tx_state[2]_i_2_n_0\
    );
\FSM_sequential_tx_state[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => time_out_wait_bypass_s3,
      I1 => tx_state(3),
      I2 => \FSM_sequential_tx_state[3]_i_5_n_0\,
      O => \FSM_sequential_tx_state[3]_i_2_n_0\
    );
\FSM_sequential_tx_state[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      O => \FSM_sequential_tx_state[3]_i_4_n_0\
    );
\FSM_sequential_tx_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D0000000"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => reset_time_out,
      I2 => tx_state(0),
      I3 => tx_state(1),
      I4 => tx_state(2),
      I5 => tx_state(3),
      O => \FSM_sequential_tx_state[3]_i_5_n_0\
    );
\FSM_sequential_tx_state[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004040"
    )
        port map (
      I0 => txresetdone_s3,
      I1 => tx_state(1),
      I2 => tx_state(2),
      I3 => reset_time_out,
      I4 => time_out_500us_reg_n_0,
      O => \FSM_sequential_tx_state[3]_i_7_n_0\
    );
\FSM_sequential_tx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \FSM_sequential_tx_state[0]_i_1_n_0\,
      Q => tx_state(0),
      R => pma_reset
    );
\FSM_sequential_tx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \FSM_sequential_tx_state[1]_i_1_n_0\,
      Q => tx_state(1),
      R => pma_reset
    );
\FSM_sequential_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \FSM_sequential_tx_state[2]_i_1_n_0\,
      Q => tx_state(2),
      R => pma_reset
    );
\FSM_sequential_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \FSM_sequential_tx_state[3]_i_2_n_0\,
      Q => tx_state(3),
      R => pma_reset
    );
TXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD2000"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      I2 => tx_state(1),
      I3 => tx_state(2),
      I4 => \^gt0_txuserrdy_i\,
      O => TXUSERRDY_i_1_n_0
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => TXUSERRDY_i_1_n_0,
      Q => \^gt0_txuserrdy_i\,
      R => pma_reset
    );
gttxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0010"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => tx_state(2),
      I4 => gt0_gttxreset_t,
      O => gttxreset_i_i_1_n_0
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gttxreset_i_i_1_n_0,
      Q => gt0_gttxreset_t,
      R => pma_reset
    );
gtxe2_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => gt0_gttxreset_t,
      I1 => gt0_gttxreset_in,
      I2 => mgt_tx_reset,
      I3 => \^data_in\,
      O => gt0_gttxreset_i
    );
\init_wait_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \init_wait_count[0]_i_1_n_0\
    );
\init_wait_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      O => \p_0_in__1\(1)
    );
\init_wait_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      O => \p_0_in__1\(2)
    );
\init_wait_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(3),
      O => \p_0_in__1\(3)
    );
\init_wait_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(2),
      I4 => \init_wait_count_reg__0\(3),
      O => \p_0_in__1\(4)
    );
\init_wait_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(0),
      I5 => \init_wait_count_reg__0\(4),
      O => \p_0_in__1\(5)
    );
\init_wait_count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \init_wait_count_reg__0\(4),
      I2 => \init_wait_count[7]_i_4_n_0\,
      I3 => \init_wait_count_reg__0\(5),
      O => \p_0_in__1\(6)
    );
\init_wait_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3_n_0\,
      I1 => \init_wait_count_reg__0\(7),
      I2 => \init_wait_count_reg__0\(6),
      I3 => \init_wait_count_reg__0\(4),
      I4 => \init_wait_count_reg__0\(5),
      O => init_wait_count
    );
\init_wait_count[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(7),
      I1 => \init_wait_count_reg__0\(5),
      I2 => \init_wait_count[7]_i_4_n_0\,
      I3 => \init_wait_count_reg__0\(4),
      I4 => \init_wait_count_reg__0\(6),
      O => \p_0_in__1\(7)
    );
\init_wait_count[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(3),
      I3 => \init_wait_count_reg__0\(2),
      O => \init_wait_count[7]_i_3_n_0\
    );
\init_wait_count[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(0),
      O => \init_wait_count[7]_i_4_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \init_wait_count[0]_i_1_n_0\,
      Q => \init_wait_count_reg__0\(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__1\(1),
      Q => \init_wait_count_reg__0\(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__1\(2),
      Q => \init_wait_count_reg__0\(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__1\(3),
      Q => \init_wait_count_reg__0\(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__1\(4),
      Q => \init_wait_count_reg__0\(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__1\(5),
      Q => \init_wait_count_reg__0\(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__1\(6),
      Q => \init_wait_count_reg__0\(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__1\(7),
      Q => \init_wait_count_reg__0\(7)
    );
init_wait_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3_n_0\,
      I1 => \init_wait_count_reg__0\(7),
      I2 => \init_wait_count_reg__0\(6),
      I3 => \init_wait_count_reg__0\(4),
      I4 => \init_wait_count_reg__0\(5),
      I5 => init_wait_done_reg_n_0,
      O => init_wait_done_i_1_n_0
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      CLR => pma_reset,
      D => init_wait_done_i_1_n_0,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__2\(0)
    );
\mmcm_lock_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__2\(1)
    );
\mmcm_lock_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(2),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__2\(2)
    );
\mmcm_lock_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(3),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__2\(3)
    );
\mmcm_lock_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(3),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(2),
      O => \p_0_in__2\(4)
    );
\mmcm_lock_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(3),
      I5 => \mmcm_lock_count_reg__0\(4),
      O => \p_0_in__2\(5)
    );
\mmcm_lock_count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count[7]_i_4_n_0\,
      I2 => \mmcm_lock_count_reg__0\(5),
      O => \p_0_in__2\(6)
    );
\mmcm_lock_count[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count[7]_i_4_n_0\,
      I2 => \mmcm_lock_count_reg__0\(5),
      I3 => \mmcm_lock_count_reg__0\(7),
      O => \mmcm_lock_count[7]_i_2_n_0\
    );
\mmcm_lock_count[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \mmcm_lock_count_reg__0\(5),
      I2 => \mmcm_lock_count[7]_i_4_n_0\,
      I3 => \mmcm_lock_count_reg__0\(6),
      O => \p_0_in__2\(7)
    );
\mmcm_lock_count[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(3),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(2),
      O => \mmcm_lock_count[7]_i_4_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__2\(0),
      Q => \mmcm_lock_count_reg__0\(0),
      R => sync_mmcm_lock_reclocked_n_1
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__2\(1),
      Q => \mmcm_lock_count_reg__0\(1),
      R => sync_mmcm_lock_reclocked_n_1
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__2\(2),
      Q => \mmcm_lock_count_reg__0\(2),
      R => sync_mmcm_lock_reclocked_n_1
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__2\(3),
      Q => \mmcm_lock_count_reg__0\(3),
      R => sync_mmcm_lock_reclocked_n_1
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__2\(4),
      Q => \mmcm_lock_count_reg__0\(4),
      R => sync_mmcm_lock_reclocked_n_1
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__2\(5),
      Q => \mmcm_lock_count_reg__0\(5),
      R => sync_mmcm_lock_reclocked_n_1
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__2\(6),
      Q => \mmcm_lock_count_reg__0\(6),
      R => sync_mmcm_lock_reclocked_n_1
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__2\(7),
      Q => \mmcm_lock_count_reg__0\(7),
      R => sync_mmcm_lock_reclocked_n_1
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_mmcm_lock_reclocked_n_0,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
pll_reset_asserted_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA3A"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => tx_state(2),
      O => pll_reset_asserted_i_1_n_0
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pll_reset_asserted_i_1_n_0,
      Q => pll_reset_asserted_reg_n_0,
      R => pma_reset
    );
reset_time_out_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50505D0D00005D0D"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => mmcm_lock_reclocked,
      I4 => tx_state(1),
      I5 => txresetdone_s3,
      O => reset_time_out_i_3_n_0
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_cplllock_n_0,
      Q => reset_time_out,
      R => pma_reset
    );
resetdone_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_in\,
      I1 => rx_fsm_reset_done_int_reg,
      O => resetdone
    );
run_phase_alignment_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0100"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => run_phase_alignment_int_reg_n_0,
      O => run_phase_alignment_int_i_1_n_0
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => run_phase_alignment_int_i_1_n_0,
      Q => run_phase_alignment_int_reg_n_0,
      R => pma_reset
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3,
      R => '0'
    );
sync_TXRESETDONE: entity work.qsgmii_1218_qsgmii_1218_sync_block_4
     port map (
      \cpllpd_wait_reg[95]\ => \cpllpd_wait_reg[95]\,
      data_out => txresetdone_s2,
      independent_clock_bufg => independent_clock_bufg
    );
sync_cplllock: entity work.qsgmii_1218_qsgmii_1218_sync_block_5
     port map (
      E(0) => sync_cplllock_n_1,
      \FSM_sequential_tx_state_reg[1]\ => \FSM_sequential_tx_state[3]_i_4_n_0\,
      \FSM_sequential_tx_state_reg[3]\ => reset_time_out_i_3_n_0,
      gt0_cplllock_out => gt0_cplllock_out,
      independent_clock_bufg => independent_clock_bufg,
      init_wait_done_reg => init_wait_done_reg_n_0,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      \out\(3 downto 0) => tx_state(3 downto 0),
      pll_reset_asserted_reg => pll_reset_asserted_reg_n_0,
      reset_time_out => reset_time_out,
      reset_time_out_reg => sync_cplllock_n_0,
      sel => sel,
      time_out_2ms_reg => time_out_2ms_reg_n_0,
      time_tlock_max_reg => time_tlock_max_reg_n_0,
      txresetdone_s3_reg => \FSM_sequential_tx_state[3]_i_7_n_0\
    );
sync_mmcm_lock_reclocked: entity work.qsgmii_1218_qsgmii_1218_sync_block_6
     port map (
      Q(2 downto 0) => \mmcm_lock_count_reg__0\(7 downto 5),
      SR(0) => sync_mmcm_lock_reclocked_n_1,
      independent_clock_bufg => independent_clock_bufg,
      \mmcm_lock_count_reg[4]\ => \mmcm_lock_count[7]_i_4_n_0\,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      mmcm_lock_reclocked_reg => sync_mmcm_lock_reclocked_n_0
    );
sync_run_phase_alignment_int: entity work.qsgmii_1218_qsgmii_1218_sync_block_7
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => run_phase_alignment_int_s2,
      userclk => userclk
    );
sync_time_out_wait_bypass: entity work.qsgmii_1218_qsgmii_1218_sync_block_8
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      independent_clock_bufg => independent_clock_bufg
    );
sync_tx_fsm_reset_done_int: entity work.qsgmii_1218_qsgmii_1218_sync_block_9
     port map (
      data_out => tx_fsm_reset_done_int_s2,
      tx_fsm_reset_done_int_reg => \^data_in\,
      userclk => userclk
    );
\time_out_2ms_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => time_out_2ms,
      I2 => reset_time_out,
      O => \time_out_2ms_i_1__0_n_0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \time_out_2ms_i_1__0_n_0\,
      Q => time_out_2ms_reg_n_0,
      R => '0'
    );
time_out_500us_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BAAA"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => time_out_500us_i_2_n_0,
      I2 => time_out_500us_i_3_n_0,
      I3 => \time_tlock_max_i_3__0_n_0\,
      I4 => reset_time_out,
      O => time_out_500us_i_1_n_0
    );
time_out_500us_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(0),
      O => time_out_500us_i_2_n_0
    );
time_out_500us_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(15),
      I3 => time_out_counter_reg(16),
      I4 => time_out_counter_reg(5),
      I5 => \time_out_counter[0]_i_6_n_0\,
      O => time_out_500us_i_3_n_0
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_500us_i_1_n_0,
      Q => time_out_500us_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_2ms,
      O => time_out_counter
    );
\time_out_counter[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \time_out_counter[0]_i_5_n_0\,
      I1 => time_out_counter_reg(5),
      I2 => \time_out_counter[0]_i_6_n_0\,
      I3 => time_out_500us_i_2_n_0,
      I4 => \time_out_counter[0]_i_7__0_n_0\,
      I5 => \time_out_counter[0]_i_8__0_n_0\,
      O => time_out_2ms
    );
\time_out_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_4_n_0\
    );
\time_out_counter[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(3),
      O => \time_out_counter[0]_i_5_n_0\
    );
\time_out_counter[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(6),
      O => \time_out_counter[0]_i_6_n_0\
    );
\time_out_counter[0]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(9),
      O => \time_out_counter[0]_i_7__0_n_0\
    );
\time_out_counter[0]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => time_out_counter_reg(18),
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(16),
      I3 => time_out_counter_reg(15),
      O => \time_out_counter[0]_i_8__0_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out
    );
\time_out_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_4_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out
    );
\time_out_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out
    );
\time_out_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \time_out_counter_reg[16]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\(3),
      O(2) => \time_out_counter_reg[16]_i_1_n_5\,
      O(1) => \time_out_counter_reg[16]_i_1_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => time_out_counter_reg(18 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_5\,
      Q => time_out_counter_reg(18),
      R => reset_time_out
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out
    );
\time_out_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out
    );
\time_out_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => \wait_bypass_count[0]_i_4_n_0\,
      I2 => tx_fsm_reset_done_int_s3,
      I3 => run_phase_alignment_int_s3,
      O => time_out_wait_bypass_i_1_n_0
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => time_out_wait_bypass_i_1_n_0,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
\time_tlock_max_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => \time_tlock_max_i_2__0_n_0\,
      I2 => \time_tlock_max_i_3__0_n_0\,
      I3 => reset_time_out,
      O => \time_tlock_max_i_1__0_n_0\
    );
\time_tlock_max_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \time_tlock_max_i_4__0_n_0\,
      I1 => \time_tlock_max_i_5__0_n_0\,
      I2 => time_out_counter_reg(0),
      I3 => time_out_counter_reg(5),
      I4 => time_out_counter_reg(4),
      O => \time_tlock_max_i_2__0_n_0\
    );
\time_tlock_max_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(18),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(10),
      I4 => \time_out_counter[0]_i_5_n_0\,
      O => \time_tlock_max_i_3__0_n_0\
    );
\time_tlock_max_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(6),
      O => \time_tlock_max_i_4__0_n_0\
    );
\time_tlock_max_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(14),
      O => \time_tlock_max_i_5__0_n_0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \time_tlock_max_i_1__0_n_0\,
      Q => time_tlock_max_reg_n_0,
      R => '0'
    );
tx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(2),
      I2 => tx_state(1),
      I3 => tx_state(3),
      I4 => \^data_in\,
      O => tx_fsm_reset_done_int_i_1_n_0
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => tx_fsm_reset_done_int_i_1_n_0,
      Q => \^data_in\,
      R => pma_reset
    );
tx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => tx_fsm_reset_done_int_s2,
      Q => tx_fsm_reset_done_int_s3,
      R => '0'
    );
txresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => txresetdone_s2,
      Q => txresetdone_s3,
      R => '0'
    );
\wait_bypass_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3,
      O => clear
    );
\wait_bypass_count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_4_n_0\,
      I1 => tx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2_n_0\
    );
\wait_bypass_count[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_6_n_0\,
      I1 => \wait_bypass_count[0]_i_7_n_0\,
      I2 => \wait_bypass_count[0]_i_8_n_0\,
      I3 => \wait_bypass_count[0]_i_9_n_0\,
      O => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_5_n_0\
    );
\wait_bypass_count[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => wait_bypass_count_reg(4),
      I1 => wait_bypass_count_reg(3),
      I2 => wait_bypass_count_reg(6),
      I3 => wait_bypass_count_reg(5),
      O => \wait_bypass_count[0]_i_6_n_0\
    );
\wait_bypass_count[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      I1 => wait_bypass_count_reg(16),
      I2 => wait_bypass_count_reg(15),
      I3 => wait_bypass_count_reg(2),
      I4 => wait_bypass_count_reg(1),
      O => \wait_bypass_count[0]_i_7_n_0\
    );
\wait_bypass_count[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => wait_bypass_count_reg(12),
      I1 => wait_bypass_count_reg(11),
      I2 => wait_bypass_count_reg(13),
      I3 => wait_bypass_count_reg(14),
      O => \wait_bypass_count[0]_i_8_n_0\
    );
\wait_bypass_count[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => wait_bypass_count_reg(7),
      I1 => wait_bypass_count_reg(8),
      I2 => wait_bypass_count_reg(9),
      I3 => wait_bypass_count_reg(10),
      O => \wait_bypass_count[0]_i_9_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_7\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_5_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_5\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_4\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_7\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[12]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[12]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[12]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[12]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[12]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(15 downto 12)
    );
\wait_bypass_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_6\,
      Q => wait_bypass_count_reg(13),
      R => clear
    );
\wait_bypass_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_5\,
      Q => wait_bypass_count_reg(14),
      R => clear
    );
\wait_bypass_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_4\,
      Q => wait_bypass_count_reg(15),
      R => clear
    );
\wait_bypass_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[16]_i_1_n_7\,
      Q => wait_bypass_count_reg(16),
      R => clear
    );
\wait_bypass_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(16)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_6\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_5\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_4\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_7\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_6\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_5\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_4\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_7\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_6\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
\wait_time_cnt[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10_n_0\
    );
\wait_time_cnt[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11_n_0\
    );
\wait_time_cnt[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      I2 => tx_state(3),
      I3 => tx_state(0),
      O => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4_n_0\,
      I1 => \wait_time_cnt[0]_i_5_n_0\,
      I2 => \wait_time_cnt[0]_i_6_n_0\,
      I3 => \wait_time_cnt[0]_i_7_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      I1 => wait_time_cnt_reg(12),
      I2 => wait_time_cnt_reg(9),
      I3 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[0]_i_4_n_0\
    );
\wait_time_cnt[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      I1 => wait_time_cnt_reg(1),
      I2 => wait_time_cnt_reg(11),
      I3 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_5_n_0\
    );
\wait_time_cnt[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      I1 => wait_time_cnt_reg(3),
      I2 => wait_time_cnt_reg(14),
      I3 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[0]_i_6_n_0\
    );
\wait_time_cnt[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      I1 => wait_time_cnt_reg(5),
      I2 => wait_time_cnt_reg(13),
      I3 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[0]_i_7_n_0\
    );
\wait_time_cnt[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8_n_0\
    );
\wait_time_cnt[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9_n_0\
    );
\wait_time_cnt[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2_n_0\
    );
\wait_time_cnt[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3_n_0\
    );
\wait_time_cnt[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4_n_0\
    );
\wait_time_cnt[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2_n_0\
    );
\wait_time_cnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3_n_0\
    );
\wait_time_cnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4_n_0\
    );
\wait_time_cnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2_n_0\
    );
\wait_time_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3_n_0\
    );
\wait_time_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4_n_0\
    );
\wait_time_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3_n_7\,
      S(3) => \wait_time_cnt[0]_i_8_n_0\,
      S(2) => \wait_time_cnt[0]_i_9_n_0\,
      S(1) => \wait_time_cnt[0]_i_10_n_0\,
      S(0) => \wait_time_cnt[0]_i_11_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_5\,
      Q => wait_time_cnt_reg(10),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1_n_7\,
      S(3) => \wait_time_cnt[12]_i_2_n_0\,
      S(2) => \wait_time_cnt[12]_i_3_n_0\,
      S(1) => \wait_time_cnt[12]_i_4_n_0\,
      S(0) => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_4\,
      Q => wait_time_cnt_reg(3),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_7\,
      Q => wait_time_cnt_reg(4),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1_n_7\,
      S(3) => \wait_time_cnt[4]_i_2_n_0\,
      S(2) => \wait_time_cnt[4]_i_3_n_0\,
      S(1) => \wait_time_cnt[4]_i_4_n_0\,
      S(0) => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_6\,
      Q => wait_time_cnt_reg(5),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1_n_7\,
      S(3) => \wait_time_cnt[8]_i_2_n_0\,
      S(2) => \wait_time_cnt[8]_i_3_n_0\,
      S(1) => \wait_time_cnt[8]_i_4_n_0\,
      S(0) => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_GTWIZARD_multi_gt is
  port (
    gt0_cplllock_out : out STD_LOGIC;
    gt0_drprdy_out : out STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gt0_rxbyteisaligned_out : out STD_LOGIC;
    gt0_rxbyterealign_out : out STD_LOGIC;
    gt0_rxcommadet_out : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxratedone_out : out STD_LOGIC;
    data_in : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    data_sync_reg1 : out STD_LOGIC;
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpen_in : in STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    gt0_gtrxreset_i : in STD_LOGIC;
    gt0_gttxreset_i : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt0_rxdfeagcovrden_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxlpmen_in : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    rxpcsreset_comb : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxpolarity_in : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt0_rxuserrdy_i : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    powerdown : in STD_LOGIC;
    gt0_txinhibit_in : in STD_LOGIC;
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    gt0_txuserrdy_i : in STD_LOGIC;
    userclk : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt0_cpllreset_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_GTWIZARD_multi_gt : entity is "qsgmii_1218_GTWIZARD_multi_gt";
end qsgmii_1218_qsgmii_1218_GTWIZARD_multi_gt;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_GTWIZARD_multi_gt is
  signal gt0_cpllpd_i : STD_LOGIC;
  signal gt0_cpllreset_i_0 : STD_LOGIC;
begin
cpll_railing0_i: entity work.qsgmii_1218_qsgmii_1218_GTWIZARD_cpll_railing
     port map (
      gt0_cpllpd_i => gt0_cpllpd_i,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_cpllreset_i_0 => gt0_cpllreset_i_0,
      gtrefclk => gtrefclk
    );
gt0_GTWIZARD_i: entity work.qsgmii_1218_qsgmii_1218_GTWIZARD_GT
     port map (
      data_in => data_in,
      data_sync_reg1 => data_sync_reg1,
      gt0_cplllock_out => gt0_cplllock_out,
      gt0_cpllpd_i => gt0_cpllpd_i,
      gt0_cpllreset_i_0 => gt0_cpllreset_i_0,
      gt0_dmonitorout_out(7 downto 0) => gt0_dmonitorout_out(7 downto 0),
      gt0_drpaddr_in(8 downto 0) => gt0_drpaddr_in(8 downto 0),
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_drpdi_in(15 downto 0) => gt0_drpdi_in(15 downto 0),
      gt0_drpdo_out(15 downto 0) => gt0_drpdo_out(15 downto 0),
      gt0_drpen_in => gt0_drpen_in,
      gt0_drprdy_out => gt0_drprdy_out,
      gt0_drpwe_in => gt0_drpwe_in,
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_eyescanreset_in => gt0_eyescanreset_in,
      gt0_eyescantrigger_in => gt0_eyescantrigger_in,
      gt0_gtrxreset_i => gt0_gtrxreset_i,
      gt0_gttxreset_i => gt0_gttxreset_i,
      gt0_loopback_in(2 downto 0) => gt0_loopback_in(2 downto 0),
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxbufreset_in => gt0_rxbufreset_in,
      gt0_rxbufstatus_out(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      gt0_rxbyteisaligned_out => gt0_rxbyteisaligned_out,
      gt0_rxbyterealign_out => gt0_rxbyterealign_out,
      gt0_rxcdrhold_in => gt0_rxcdrhold_in,
      gt0_rxchariscomma_out(3 downto 0) => gt0_rxchariscomma_out(3 downto 0),
      gt0_rxcharisk_out(3 downto 0) => gt0_rxcharisk_out(3 downto 0),
      gt0_rxcommadet_out => gt0_rxcommadet_out,
      gt0_rxdfeagcovrden_in => gt0_rxdfeagcovrden_in,
      gt0_rxdfelpmreset_in => gt0_rxdfelpmreset_in,
      gt0_rxdisperr_out(3 downto 0) => gt0_rxdisperr_out(3 downto 0),
      gt0_rxlpmen_in => gt0_rxlpmen_in,
      gt0_rxmonitorout_out(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      gt0_rxnotintable_out(3 downto 0) => gt0_rxnotintable_out(3 downto 0),
      gt0_rxpmareset_in => gt0_rxpmareset_in,
      gt0_rxpolarity_in => gt0_rxpolarity_in,
      gt0_rxprbscntreset_in => gt0_rxprbscntreset_in,
      gt0_rxprbserr_out => gt0_rxprbserr_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxrate_in(2 downto 0) => gt0_rxrate_in(2 downto 0),
      gt0_rxratedone_out => gt0_rxratedone_out,
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      gt0_txbufstatus_out(1 downto 0) => gt0_txbufstatus_out(1 downto 0),
      gt0_txdiffctrl_in(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      gt0_txinhibit_in => gt0_txinhibit_in,
      gt0_txpcsreset_in => gt0_txpcsreset_in,
      gt0_txpmareset_in => gt0_txpmareset_in,
      gt0_txpolarity_in => gt0_txpolarity_in,
      gt0_txpostcursor_in(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      gt0_txprbsforceerr_in => gt0_txprbsforceerr_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txprecursor_in(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      gt0_txuserrdy_i => gt0_txuserrdy_i,
      gtrefclk => gtrefclk,
      independent_clock_bufg => independent_clock_bufg,
      powerdown => powerdown,
      reset_out => reset_out,
      rxdata(31 downto 0) => rxdata(31 downto 0),
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxpcsreset_comb => rxpcsreset_comb,
      rxuserclk => rxuserclk,
      rxuserclk2 => rxuserclk2,
      txcharisk(3 downto 0) => txcharisk(3 downto 0),
      txdata(31 downto 0) => txdata(31 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_clk_gen is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : in STD_LOGIC;
    data_sync_reg6 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_clk_gen : entity is "qsgmii_1218_clk_gen";
end qsgmii_1218_qsgmii_1218_clk_gen;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_clk_gen is
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div10_plse_fall : STD_LOGIC;
  signal clk_div10_plse_rise : STD_LOGIC;
  signal clk_div1_25_n_1 : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal sgmii_clk_en_n_0 : STD_LOGIC;
begin
clk1_25_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk1_25,
      Q => clk1_25_reg,
      R => reset_out
    );
clk_div1_25: entity work.qsgmii_1218_qsgmii_1218_johnson_cntr
     port map (
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk_div10_plse_rise => clk_div10_plse_rise,
      clk_en_1_25_fall_reg => clk_div1_25_n_1,
      reset_out => reset_out,
      userclk2 => userclk2
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div1_25_n_1,
      Q => clk_en_1_25_fall,
      R => reset_out
    );
clock_div_stg1: entity work.qsgmii_1218_qsgmii_1218_clock_div
     port map (
      clk_div10_plse_fall => clk_div10_plse_fall,
      clk_div10_plse_rise => clk_div10_plse_rise,
      reset_out => reset_out,
      userclk2 => userclk2
    );
sgmii_clk_en: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => clk_en_1_25_fall,
      I1 => data_out,
      I2 => clk_div10_plse_fall,
      I3 => data_sync_reg6,
      O => sgmii_clk_en_n_0
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_n_0,
      Q => E(0),
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_clk_gen_23 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : in STD_LOGIC;
    data_sync_reg6 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_clk_gen_23 : entity is "qsgmii_1218_clk_gen";
end qsgmii_1218_qsgmii_1218_clk_gen_23;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_clk_gen_23 is
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div10_plse_fall : STD_LOGIC;
  signal clk_div10_plse_rise : STD_LOGIC;
  signal clk_div1_25_n_1 : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal sgmii_clk_en_n_0 : STD_LOGIC;
begin
clk1_25_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk1_25,
      Q => clk1_25_reg,
      R => reset_out
    );
clk_div1_25: entity work.qsgmii_1218_qsgmii_1218_johnson_cntr_27
     port map (
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk_div10_plse_rise => clk_div10_plse_rise,
      clk_en_1_25_fall_reg => clk_div1_25_n_1,
      reset_out => reset_out,
      userclk2 => userclk2
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div1_25_n_1,
      Q => clk_en_1_25_fall,
      R => reset_out
    );
clock_div_stg1: entity work.qsgmii_1218_qsgmii_1218_clock_div_28
     port map (
      clk_div10_plse_fall => clk_div10_plse_fall,
      clk_div10_plse_rise => clk_div10_plse_rise,
      reset_out => reset_out,
      userclk2 => userclk2
    );
sgmii_clk_en: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => clk_en_1_25_fall,
      I1 => data_out,
      I2 => clk_div10_plse_fall,
      I3 => data_sync_reg6,
      O => sgmii_clk_en_n_0
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_n_0,
      Q => E(0),
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_clk_gen_29 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : in STD_LOGIC;
    data_sync_reg6 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_clk_gen_29 : entity is "qsgmii_1218_clk_gen";
end qsgmii_1218_qsgmii_1218_clk_gen_29;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_clk_gen_29 is
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div10_plse_fall : STD_LOGIC;
  signal clk_div10_plse_rise : STD_LOGIC;
  signal clk_div1_25_n_1 : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal sgmii_clk_en_n_0 : STD_LOGIC;
begin
clk1_25_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk1_25,
      Q => clk1_25_reg,
      R => reset_out
    );
clk_div1_25: entity work.qsgmii_1218_qsgmii_1218_johnson_cntr_33
     port map (
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk_div10_plse_rise => clk_div10_plse_rise,
      clk_en_1_25_fall_reg => clk_div1_25_n_1,
      reset_out => reset_out,
      userclk2 => userclk2
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div1_25_n_1,
      Q => clk_en_1_25_fall,
      R => reset_out
    );
clock_div_stg1: entity work.qsgmii_1218_qsgmii_1218_clock_div_34
     port map (
      clk_div10_plse_fall => clk_div10_plse_fall,
      clk_div10_plse_rise => clk_div10_plse_rise,
      reset_out => reset_out,
      userclk2 => userclk2
    );
sgmii_clk_en: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => clk_en_1_25_fall,
      I1 => data_out,
      I2 => clk_div10_plse_fall,
      I3 => data_sync_reg6,
      O => sgmii_clk_en_n_0
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_n_0,
      Q => E(0),
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_clk_gen_35 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : in STD_LOGIC;
    data_sync_reg6 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_clk_gen_35 : entity is "qsgmii_1218_clk_gen";
end qsgmii_1218_qsgmii_1218_clk_gen_35;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_clk_gen_35 is
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div10_plse_fall : STD_LOGIC;
  signal clk_div10_plse_rise : STD_LOGIC;
  signal clk_div1_25_n_1 : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal sgmii_clk_en_n_0 : STD_LOGIC;
begin
clk1_25_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk1_25,
      Q => clk1_25_reg,
      R => reset_out
    );
clk_div1_25: entity work.qsgmii_1218_qsgmii_1218_johnson_cntr_39
     port map (
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk_div10_plse_rise => clk_div10_plse_rise,
      clk_en_1_25_fall_reg => clk_div1_25_n_1,
      reset_out => reset_out,
      userclk2 => userclk2
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div1_25_n_1,
      Q => clk_en_1_25_fall,
      R => reset_out
    );
clock_div_stg1: entity work.qsgmii_1218_qsgmii_1218_clock_div_40
     port map (
      clk_div10_plse_fall => clk_div10_plse_fall,
      clk_div10_plse_rise => clk_div10_plse_rise,
      reset_out => reset_out,
      userclk2 => userclk2
    );
sgmii_clk_en: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => clk_en_1_25_fall,
      I1 => data_out,
      I2 => clk_div10_plse_fall,
      I3 => data_sync_reg6,
      O => sgmii_clk_en_n_0
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_n_0,
      Q => E(0),
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_clk_gen_46 is
  port (
    rx_er_aligned_reg : out STD_LOGIC;
    data_out : in STD_LOGIC;
    data_sync_reg6 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_clk_gen_46 : entity is "qsgmii_1218_clk_gen";
end qsgmii_1218_qsgmii_1218_clk_gen_46;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_clk_gen_46 is
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div10_plse_fall : STD_LOGIC;
  signal clk_div10_plse_rise : STD_LOGIC;
  signal clk_div1_25_n_1 : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal sgmii_clk_en_n_0 : STD_LOGIC;
begin
clk1_25_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk1_25,
      Q => clk1_25_reg,
      R => reset_out
    );
clk_div1_25: entity work.qsgmii_1218_qsgmii_1218_johnson_cntr_49
     port map (
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk_div10_plse_rise => clk_div10_plse_rise,
      clk_en_1_25_fall_reg => clk_div1_25_n_1,
      reset_out => reset_out,
      userclk2 => userclk2
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div1_25_n_1,
      Q => clk_en_1_25_fall,
      R => reset_out
    );
clock_div_stg1: entity work.qsgmii_1218_qsgmii_1218_clock_div_50
     port map (
      clk_div10_plse_fall => clk_div10_plse_fall,
      clk_div10_plse_rise => clk_div10_plse_rise,
      reset_out => reset_out,
      userclk2 => userclk2
    );
sgmii_clk_en: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => clk_en_1_25_fall,
      I1 => data_out,
      I2 => clk_div10_plse_fall,
      I3 => data_sync_reg6,
      O => sgmii_clk_en_n_0
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_n_0,
      Q => rx_er_aligned_reg,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_clk_gen_51 is
  port (
    rx_er_aligned_reg : out STD_LOGIC;
    data_out : in STD_LOGIC;
    data_sync_reg6 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_clk_gen_51 : entity is "qsgmii_1218_clk_gen";
end qsgmii_1218_qsgmii_1218_clk_gen_51;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_clk_gen_51 is
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div10_plse_fall : STD_LOGIC;
  signal clk_div10_plse_rise : STD_LOGIC;
  signal clk_div1_25_n_1 : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal sgmii_clk_en_n_0 : STD_LOGIC;
begin
clk1_25_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk1_25,
      Q => clk1_25_reg,
      R => reset_out
    );
clk_div1_25: entity work.qsgmii_1218_qsgmii_1218_johnson_cntr_55
     port map (
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk_div10_plse_rise => clk_div10_plse_rise,
      clk_en_1_25_fall_reg => clk_div1_25_n_1,
      reset_out => reset_out,
      userclk2 => userclk2
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div1_25_n_1,
      Q => clk_en_1_25_fall,
      R => reset_out
    );
clock_div_stg1: entity work.qsgmii_1218_qsgmii_1218_clock_div_56
     port map (
      clk_div10_plse_fall => clk_div10_plse_fall,
      clk_div10_plse_rise => clk_div10_plse_rise,
      reset_out => reset_out,
      userclk2 => userclk2
    );
sgmii_clk_en: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => clk_en_1_25_fall,
      I1 => data_out,
      I2 => clk_div10_plse_fall,
      I3 => data_sync_reg6,
      O => sgmii_clk_en_n_0
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_n_0,
      Q => rx_er_aligned_reg,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_clk_gen_57 is
  port (
    rx_er_aligned_reg : out STD_LOGIC;
    data_out : in STD_LOGIC;
    data_sync_reg6 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_clk_gen_57 : entity is "qsgmii_1218_clk_gen";
end qsgmii_1218_qsgmii_1218_clk_gen_57;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_clk_gen_57 is
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div10_plse_fall : STD_LOGIC;
  signal clk_div10_plse_rise : STD_LOGIC;
  signal clk_div1_25_n_1 : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal sgmii_clk_en_n_0 : STD_LOGIC;
begin
clk1_25_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk1_25,
      Q => clk1_25_reg,
      R => reset_out
    );
clk_div1_25: entity work.qsgmii_1218_qsgmii_1218_johnson_cntr_61
     port map (
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk_div10_plse_rise => clk_div10_plse_rise,
      clk_en_1_25_fall_reg => clk_div1_25_n_1,
      reset_out => reset_out,
      userclk2 => userclk2
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div1_25_n_1,
      Q => clk_en_1_25_fall,
      R => reset_out
    );
clock_div_stg1: entity work.qsgmii_1218_qsgmii_1218_clock_div_62
     port map (
      clk_div10_plse_fall => clk_div10_plse_fall,
      clk_div10_plse_rise => clk_div10_plse_rise,
      reset_out => reset_out,
      userclk2 => userclk2
    );
sgmii_clk_en: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => clk_en_1_25_fall,
      I1 => data_out,
      I2 => clk_div10_plse_fall,
      I3 => data_sync_reg6,
      O => sgmii_clk_en_n_0
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_n_0,
      Q => rx_er_aligned_reg,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_clk_gen_63 is
  port (
    rx_er_aligned_reg : out STD_LOGIC;
    data_out : in STD_LOGIC;
    data_sync_reg6 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_clk_gen_63 : entity is "qsgmii_1218_clk_gen";
end qsgmii_1218_qsgmii_1218_clk_gen_63;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_clk_gen_63 is
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div10_plse_fall : STD_LOGIC;
  signal clk_div10_plse_rise : STD_LOGIC;
  signal clk_div1_25_n_1 : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal sgmii_clk_en_n_0 : STD_LOGIC;
begin
clk1_25_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk1_25,
      Q => clk1_25_reg,
      R => reset_out
    );
clk_div1_25: entity work.qsgmii_1218_qsgmii_1218_johnson_cntr_67
     port map (
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk_div10_plse_rise => clk_div10_plse_rise,
      clk_en_1_25_fall_reg => clk_div1_25_n_1,
      reset_out => reset_out,
      userclk2 => userclk2
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div1_25_n_1,
      Q => clk_en_1_25_fall,
      R => reset_out
    );
clock_div_stg1: entity work.qsgmii_1218_qsgmii_1218_clock_div_68
     port map (
      clk_div10_plse_fall => clk_div10_plse_fall,
      clk_div10_plse_rise => clk_div10_plse_rise,
      reset_out => reset_out,
      userclk2 => userclk2
    );
sgmii_clk_en: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => clk_en_1_25_fall,
      I1 => data_out,
      I2 => clk_div10_plse_fall,
      I3 => data_sync_reg6,
      O => sgmii_clk_en_n_0
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_n_0,
      Q => rx_er_aligned_reg,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_GPCS_PMA_GEN is
  port (
    MGT_TX_RESET : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_rx_er_ch0 : out STD_LOGIC;
    status_vector_ch0 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENABLEALIGN_CH0 : out STD_LOGIC;
    gmii_rx_dv_ch0 : out STD_LOGIC;
    an_interrupt_ch0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_rxd_ch0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \TXDATA_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \TXDATA_reg[7]\ : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_SYNC1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_SYNC1_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC;
    gmii_tx_er_ch0 : in STD_LOGIC;
    gmii_tx_en_ch0 : in STD_LOGIC;
    txbuferr : in STD_LOGIC;
    an_restart_config_ch0 : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    data_sync_reg6 : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    an_adv_config_vector_ch0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RXBUFERR : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    RESET_OUT : in STD_LOGIC;
    configuration_vector_ch0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gmii_txd_ch0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RXCLKCORCNT_CH0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    MGT_RX_RESET : in STD_LOGIC;
    \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\ : in STD_LOGIC;
    \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_1\ : in STD_LOGIC;
    RXNOTINTABLE_USR : in STD_LOGIC;
    RXCHARISK_USR : in STD_LOGIC;
    RXCHARISCOMMA_USR : in STD_LOGIC;
    link_timer_value_ch0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    RXDATA_USR : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_GPCS_PMA_GEN : entity is "GPCS_PMA_GEN";
end qsgmii_1218_GPCS_PMA_GEN;

architecture STRUCTURE of qsgmii_1218_GPCS_PMA_GEN is
  signal ACKNOWLEDGE_MATCH_3 : STD_LOGIC;
  signal AN_ENABLE_INT : STD_LOGIC;
  signal BASEX_REMOTE_FAULT_RSLVD : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal DUPLEX_MODE_RSLVD_REG : STD_LOGIC;
  signal D_0 : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[14]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[14]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[14]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[14]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\ : signal is "yes";
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_10\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_11\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_13\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_16\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_17\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_18\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_19\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_20\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_21\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_22\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_8\ : STD_LOGIC;
  signal I0 : STD_LOGIC;
  signal K28p5_REG1 : STD_LOGIC;
  signal LOOPBACK_INT : STD_LOGIC;
  signal LP_ADV_ABILITY : STD_LOGIC_VECTOR ( 12 to 12 );
  signal MASK_RUDI_BUFERR : STD_LOGIC;
  signal MASK_RUDI_BUFERR_TIMER0 : STD_LOGIC;
  signal \MGT_RESET.SYNC_ASYNC_RESET_n_0\ : STD_LOGIC;
  signal MGT_RX_RESET_INT : STD_LOGIC;
  signal \^mgt_tx_reset\ : STD_LOGIC;
  signal MGT_TX_RESET_INT : STD_LOGIC;
  signal \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal \NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_EN_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RECEIVED_IDLE : STD_LOGIC;
  signal RESET_INT : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of RESET_INT : signal is "true";
  signal RESET_INT_PIPE : STD_LOGIC;
  attribute async_reg of RESET_INT_PIPE : signal is "true";
  signal RESET_INT_PIPE_RXRECCLK : STD_LOGIC;
  attribute async_reg of RESET_INT_PIPE_RXRECCLK : signal is "true";
  signal RESET_INT_RXRECCLK : STD_LOGIC;
  attribute async_reg of RESET_INT_RXRECCLK : signal is "true";
  signal RESTART_AN_EN : STD_LOGIC;
  signal RESTART_AN_EN_REG : STD_LOGIC;
  signal RESTART_AN_SET : STD_LOGIC;
  signal RXDISPERR_SRL1_out : STD_LOGIC;
  signal RXEVEN0_out : STD_LOGIC;
  signal RXNOTINTABLE_SRL0_out : STD_LOGIC;
  signal RXRECRESET : STD_LOGIC;
  attribute async_reg of RXRECRESET : signal is "true";
  signal RXRECRESET_PIPE : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE : signal is "true";
  signal RXRECRESET_PIPE_1 : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE_1 : signal is "true";
  signal RXRECRESET_PIPE_2 : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE_2 : signal is "true";
  signal RXRECRESET_PIPE_3 : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE_3 : signal is "true";
  signal RXSYNC_STATUS : STD_LOGIC;
  signal RX_CONFIG_REG : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal RX_CONFIG_REG_REG0 : STD_LOGIC;
  signal RX_CONFIG_VALID : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_10\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_11\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_12\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_13\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_19\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_23\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_24\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_25\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_26\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_27\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_28\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_29\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_30\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_31\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_32\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_33\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_34\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_9\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_3\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\ : STD_LOGIC;
  signal RX_IDLE : STD_LOGIC;
  signal RX_INVALID : STD_LOGIC;
  signal S2 : STD_LOGIC;
  signal SOFT_RESET_RXRECCLK : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SRESET : STD_LOGIC;
  attribute async_reg of SRESET : signal is "true";
  signal SRESET_PIPE : STD_LOGIC;
  attribute async_reg of SRESET_PIPE : signal is "true";
  signal STATUS_VECTOR_0_PRE : STD_LOGIC;
  signal SYNC_SIGNAL_DETECT_n_0 : STD_LOGIC;
  signal SYNC_STATUS_REG : STD_LOGIC;
  signal TRANSMITTER_n_0 : STD_LOGIC;
  signal TRANSMITTER_n_1 : STD_LOGIC;
  signal TRANSMITTER_n_10 : STD_LOGIC;
  signal TRANSMITTER_n_11 : STD_LOGIC;
  signal TRANSMITTER_n_12 : STD_LOGIC;
  signal TRANSMITTER_n_13 : STD_LOGIC;
  signal TRANSMITTER_n_14 : STD_LOGIC;
  signal TRANSMITTER_n_15 : STD_LOGIC;
  signal TRANSMITTER_n_16 : STD_LOGIC;
  signal TRANSMITTER_n_17 : STD_LOGIC;
  signal TRANSMITTER_n_18 : STD_LOGIC;
  signal TRANSMITTER_n_19 : STD_LOGIC;
  signal TRANSMITTER_n_2 : STD_LOGIC;
  signal TRANSMITTER_n_3 : STD_LOGIC;
  signal TRANSMITTER_n_4 : STD_LOGIC;
  signal TRANSMITTER_n_5 : STD_LOGIC;
  signal TRANSMITTER_n_6 : STD_LOGIC;
  signal TRANSMITTER_n_7 : STD_LOGIC;
  signal TRANSMITTER_n_8 : STD_LOGIC;
  signal TRANSMITTER_n_9 : STD_LOGIC;
  signal TXBUFERR_INT : STD_LOGIC;
  signal \TXDATA[7]_i_2_n_0\ : STD_LOGIC;
  signal TXDATA_CH0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^txdata_reg[6]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \USE_ROCKET_IO.MGT_TX_RESET_INT_i_3_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.MGT_TX_RESET_INT_i_4_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.MGT_TX_RESET_INT_i_5_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT[1]_i_1_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[0]_i_1_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[2]_i_1_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[4]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[5]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[6]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_3_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_4_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_5_n_0\ : STD_LOGIC;
  signal XMIT_DATA : STD_LOGIC;
  signal data_out : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\ : label is "SRL16";
  attribute srl_name : string;
  attribute srl_name of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i0/DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR ";
  attribute BOX_TYPE of \DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\ : label is "SRL16";
  attribute srl_name of \DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i0/DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE ";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[0]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[10]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[10]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[11]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[11]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[12]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[12]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[13]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[13]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[14]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[14]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[1]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[2]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[3]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[4]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[5]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[5]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[6]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[6]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[7]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[7]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[8]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[8]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[9]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[9]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_PIPE_RXRECCLK_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_PIPE_RXRECCLK_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_PIPE_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_PIPE_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_RXRECCLK_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_RXRECCLK_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.SRESET_PIPE_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.SRESET_PIPE_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.SRESET_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.SRESET_reg\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of RESET_SYNC1_i_1 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \RESET_SYNC1_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[0]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[2]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1\ : label is "soft_lutpair76";
begin
  D(0) <= \^d\(0);
  MGT_TX_RESET <= \^mgt_tx_reset\;
  Q(0) <= \^q\(0);
  SR(0) <= \^sr\(0);
  \TXDATA_reg[6]\(6 downto 0) <= \^txdata_reg[6]\(6 downto 0);
\DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => '0',
      Q => RXDISPERR_SRL1_out
    );
\DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => D_0,
      Q => RXNOTINTABLE_SRL0_out
    );
\DELAY_ERROR_TXOUTCLK.RXDISPERR_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXDISPERR_SRL1_out,
      Q => status_vector_ch0(5),
      R => '0'
    );
\DELAY_ERROR_TXOUTCLK.RXNOTINTABLE_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXNOTINTABLE_SRL0_out,
      Q => status_vector_ch0(6),
      R => '0'
    );
DUPLEX_MODE_RSLVD_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => LP_ADV_ABILITY(12),
      Q => DUPLEX_MODE_RSLVD_REG,
      R => '0'
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\,
      I1 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_3_n_0\,
      O => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_1_n_0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\,
      S => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_1_n_0\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[14]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\,
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_i_3_n_0\,
      O => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_1_n_0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\,
      S => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_1_n_0\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[14]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\,
      R => p_1_out
    );
\HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION\: entity work.qsgmii_1218_AUTO_NEG_152
     port map (
      ACKNOWLEDGE_MATCH_3 => ACKNOWLEDGE_MATCH_3,
      BASEX_REMOTE_FAULT_RSLVD(0) => BASEX_REMOTE_FAULT_RSLVD(1),
      CONFIG_REG_MATCH_reg_0(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_19\,
      CONFIG_REG_MATCH_reg_0(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_20\,
      CONSISTENCY_MATCH_reg_0(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_21\,
      CONSISTENCY_MATCH_reg_0(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_22\,
      D(2) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_16\,
      D(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_17\,
      D(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_18\,
      EVEN_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_13\,
      EVEN_reg_0 => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\,
      I0 => I0,
      LP_ADV_ABILITY(0) => LP_ADV_ABILITY(12),
      MASK_RUDI_BUFERR => MASK_RUDI_BUFERR,
      MASK_RUDI_BUFERR_TIMER0 => MASK_RUDI_BUFERR_TIMER0,
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2) => AN_ENABLE_INT,
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1) => \^q\(0),
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0) => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[0]\,
      Q(15 downto 14) => RX_CONFIG_REG(15 downto 14),
      Q(13) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_19\,
      Q(12 downto 10) => RX_CONFIG_REG(12 downto 10),
      Q(9) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_23\,
      Q(8) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_24\,
      Q(7) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_25\,
      Q(6) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_26\,
      Q(5) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_27\,
      Q(4) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_28\,
      Q(3) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_29\,
      Q(2) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_30\,
      Q(1) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_31\,
      Q(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_32\,
      RECEIVED_IDLE => RECEIVED_IDLE,
      RESTART_AN_SET => RESTART_AN_SET,
      RXSYNC_STATUS => RXSYNC_STATUS,
      \RX_CONFIG_REG_reg[13]\(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_34\,
      RX_CONFIG_VALID => RX_CONFIG_VALID,
      RX_CONFIG_VALID_INT_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_9\,
      RX_CONFIG_VALID_INT_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_10\,
      RX_IDLE => RX_IDLE,
      RX_INVALID => RX_INVALID,
      RX_INVALID_reg => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_11\,
      RX_INVALID_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_11\,
      S(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_33\,
      SR(0) => RX_CONFIG_REG_REG0,
      \STATE_reg[1]_0\ => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_8\,
      STATUS_VECTOR_0_PRE_reg => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_13\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[1]\ => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_12\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\(0) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\,
      XMIT_CONFIG_INT_reg_0 => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_10\,
      XMIT_DATA => XMIT_DATA,
      an_adv_config_vector_ch0(0) => an_adv_config_vector_ch0(0),
      an_interrupt_ch0 => an_interrupt_ch0,
      data_out => data_out,
      link_timer_value_ch0(8 downto 0) => link_timer_value_ch0(8 downto 0),
      \out\ => SRESET,
      p_0_in => p_0_in,
      status_vector_ch0(5) => status_vector_ch0(12),
      status_vector_ch0(4 downto 1) => status_vector_ch0(10 downto 7),
      status_vector_ch0(0) => status_vector_ch0(4),
      userclk => userclk
    );
\MGT_RESET.RESET_INT_PIPE_RXRECCLK_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => p_6_out,
      Q => RESET_INT_PIPE_RXRECCLK
    );
\MGT_RESET.RESET_INT_PIPE_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      PRE => \MGT_RESET.SYNC_ASYNC_RESET_n_0\,
      Q => RESET_INT_PIPE
    );
\MGT_RESET.RESET_INT_RXRECCLK_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_INT_PIPE_RXRECCLK,
      PRE => p_6_out,
      Q => RESET_INT_RXRECCLK
    );
\MGT_RESET.RESET_INT_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESET_INT_PIPE,
      PRE => \MGT_RESET.SYNC_ASYNC_RESET_n_0\,
      Q => RESET_INT
    );
\MGT_RESET.SRESET_PIPE_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESET_INT,
      Q => SRESET_PIPE,
      R => '0'
    );
\MGT_RESET.SRESET_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => SRESET_PIPE,
      Q => SRESET,
      S => RESET_INT
    );
\MGT_RESET.SYNC_ASYNC_RESET\: entity work.qsgmii_1218_reset_sync_block_153
     port map (
      \MGT_RESET.RESET_INT_PIPE_reg\ => \MGT_RESET.SYNC_ASYNC_RESET_n_0\,
      RESET_OUT => RESET_OUT,
      dcm_locked => dcm_locked,
      userclk => userclk
    );
\MGT_RESET.SYNC_ASYNC_RESET_RECCLK\: entity work.qsgmii_1218_reset_sync_block_154
     port map (
      RESET_OUT => RESET_OUT,
      dcm_locked => dcm_locked,
      p_6_out => p_6_out,
      \^reset_out\ => SOFT_RESET_RXRECCLK,
      rxrecclk => rxrecclk
    );
\MGT_RESET.SYNC_SOFT_RESET_RECCLK\: entity work.qsgmii_1218_reset_sync_block_155
     port map (
      reset_out => SOFT_RESET_RXRECCLK,
      rxrecclk => rxrecclk
    );
\NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => configuration_vector_ch0(0),
      Q => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[0]\,
      R => SRESET
    );
\NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => configuration_vector_ch0(1),
      Q => LOOPBACK_INT,
      R => SRESET
    );
\NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => configuration_vector_ch0(2),
      Q => \^q\(0),
      R => SRESET
    );
\NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => configuration_vector_ch0(3),
      Q => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[3]\,
      R => SRESET
    );
\NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => configuration_vector_ch0(4),
      Q => AN_ENABLE_INT,
      R => SRESET
    );
\NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_EN_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => an_restart_config_ch0,
      Q => RESTART_AN_EN_REG,
      R => SRESET
    );
\NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_EN_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => an_restart_config_ch0,
      I1 => RESTART_AN_EN_REG,
      O => \NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_EN_i_1_n_0\
    );
\NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_EN_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_EN_i_1_n_0\,
      Q => RESTART_AN_EN,
      R => SRESET
    );
\NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_SET_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESTART_AN_EN,
      Q => RESTART_AN_SET,
      R => SRESET
    );
RESET_SYNC1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sr\(0),
      I1 => MGT_RX_RESET,
      O => SS(0)
    );
\RESET_SYNC1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sr\(0),
      I1 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\,
      O => RESET_SYNC1(0)
    );
\RESET_SYNC1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sr\(0),
      I1 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_1\,
      O => RESET_SYNC1_0(0)
    );
\RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK\: entity work.qsgmii_1218_RX_156
     port map (
      ACKNOWLEDGE_MATCH_3 => ACKNOWLEDGE_MATCH_3,
      BASEX_REMOTE_FAULT_RSLVD(0) => BASEX_REMOTE_FAULT_RSLVD(1),
      CONSISTENCY_MATCH_reg(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_34\,
      D_0 => D_0,
      EVEN_reg => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\,
      I0 => I0,
      I_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_12\,
      I_reg_1 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_13\,
      K28p5_REG1 => K28p5_REG1,
      MASK_RUDI_BUFERR => MASK_RUDI_BUFERR,
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1) => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[3]\,
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(0) => \^q\(0),
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\ => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_11\,
      Q(7) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\,
      Q(6) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[6]\,
      Q(5) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[5]\,
      Q(4) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[4]\,
      Q(3) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\,
      Q(2) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\,
      Q(1) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\,
      Q(0) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\,
      RECEIVED_IDLE => RECEIVED_IDLE,
      RECEIVED_IDLE_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_9\,
      RXEVEN0_out => RXEVEN0_out,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_CONFIG_REG_NULL_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_10\,
      RX_CONFIG_REG_NULL_reg_0 => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_8\,
      \RX_CONFIG_REG_REG_reg[13]\(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_19\,
      \RX_CONFIG_REG_REG_reg[13]\(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_20\,
      \RX_CONFIG_SNAPSHOT_reg[13]\(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_21\,
      \RX_CONFIG_SNAPSHOT_reg[13]\(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_22\,
      RX_CONFIG_VALID => RX_CONFIG_VALID,
      RX_IDLE => RX_IDLE,
      RX_INVALID => RX_INVALID,
      RX_RUDI_INVALID_REG_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_11\,
      S(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_33\,
      S2 => S2,
      SGMII_PHY_STATUS_reg(15 downto 14) => RX_CONFIG_REG(15 downto 14),
      SGMII_PHY_STATUS_reg(13) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_19\,
      SGMII_PHY_STATUS_reg(12 downto 10) => RX_CONFIG_REG(12 downto 10),
      SGMII_PHY_STATUS_reg(9) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_23\,
      SGMII_PHY_STATUS_reg(8) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_24\,
      SGMII_PHY_STATUS_reg(7) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_25\,
      SGMII_PHY_STATUS_reg(6) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_26\,
      SGMII_PHY_STATUS_reg(5) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_27\,
      SGMII_PHY_STATUS_reg(4) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_28\,
      SGMII_PHY_STATUS_reg(3) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_29\,
      SGMII_PHY_STATUS_reg(2) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_30\,
      SGMII_PHY_STATUS_reg(1) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_31\,
      SGMII_PHY_STATUS_reg(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_32\,
      SR(0) => RX_CONFIG_REG_REG0,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\,
      \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\ => \^sr\(0),
      \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\ => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_3\,
      XMIT_DATA => XMIT_DATA,
      XMIT_DATA_INT_reg => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_13\,
      gmii_rx_dv_ch0 => gmii_rx_dv_ch0,
      gmii_rx_er_ch0 => gmii_rx_er_ch0,
      gmii_rxd_ch0(7 downto 0) => gmii_rxd_ch0(7 downto 0),
      \out\ => SRESET,
      p_0_in => p_0_in,
      status_vector_ch0(1 downto 0) => status_vector_ch0(3 downto 2),
      userclk => userclk
    );
\RX_GMII_AT_TXOUTCLK.SYNCHRONISATION\: entity work.qsgmii_1218_SYNCHRONISE_157
     port map (
      D_0 => D_0,
      ENABLEALIGN_CH0 => ENABLEALIGN_CH0,
      EXTEND_reg => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\,
      K28p5_REG1 => K28p5_REG1,
      Q(0) => LOOPBACK_INT,
      RXEVEN0_out => RXEVEN0_out,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_INVALID_reg => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_3\,
      S2 => S2,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\ => \^sr\(0),
      data_sync_reg6 => SYNC_SIGNAL_DETECT_n_0,
      p_0_in => p_0_in,
      userclk => userclk
    );
STATUS_VECTOR_0_PRE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_13\,
      Q => STATUS_VECTOR_0_PRE,
      R => data_sync_reg6
    );
\STATUS_VECTOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATUS_VECTOR_0_PRE,
      Q => status_vector_ch0(0),
      R => '0'
    );
\STATUS_VECTOR_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => DUPLEX_MODE_RSLVD_REG,
      Q => status_vector_ch0(11),
      R => '0'
    );
\STATUS_VECTOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SYNC_STATUS_REG,
      Q => status_vector_ch0(1),
      R => '0'
    );
SYNC_SIGNAL_DETECT: entity work.qsgmii_1218_sync_block_158
     port map (
      MASK_RUDI_BUFERR_TIMER0 => MASK_RUDI_BUFERR_TIMER0,
      Q(0) => \^q\(0),
      SIGNAL_DETECT_REG_reg => SYNC_SIGNAL_DETECT_n_0,
      data_out => data_out,
      p_0_in => p_0_in,
      signal_detect => signal_detect,
      userclk => userclk
    );
SYNC_STATUS_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXSYNC_STATUS,
      Q => SYNC_STATUS_REG,
      R => '0'
    );
TRANSMITTER: entity work.qsgmii_1218_TX_159
     port map (
      D(7) => TRANSMITTER_n_3,
      D(6) => TRANSMITTER_n_4,
      D(5) => TRANSMITTER_n_5,
      D(4) => TRANSMITTER_n_6,
      D(3) => TRANSMITTER_n_7,
      D(2) => TRANSMITTER_n_8,
      D(1) => TRANSMITTER_n_9,
      D(0) => TRANSMITTER_n_10,
      Q(1) => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[3]\,
      Q(0) => LOOPBACK_INT,
      RXCHARISCOMMA_USR => RXCHARISCOMMA_USR,
      RXCHARISK_USR => RXCHARISK_USR,
      RXDATA_USR(7 downto 0) => RXDATA_USR(7 downto 0),
      \TX_CONFIG_REG_INT_reg[14]\(2) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_16\,
      \TX_CONFIG_REG_INT_reg[14]\(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_17\,
      \TX_CONFIG_REG_INT_reg[14]\(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_18\,
      \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\ => \^mgt_tx_reset\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\ => TRANSMITTER_n_2,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ => TRANSMITTER_n_1,
      \USE_ROCKET_IO.TXCHARISK_reg\ => TRANSMITTER_n_0,
      \USE_ROCKET_IO.TXDATA_reg[2]\ => TRANSMITTER_n_15,
      \USE_ROCKET_IO.TXDATA_reg[2]_0\ => TRANSMITTER_n_16,
      \USE_ROCKET_IO.TXDATA_reg[3]\ => TRANSMITTER_n_17,
      \USE_ROCKET_IO.TXDATA_reg[5]\ => TRANSMITTER_n_18,
      \USE_ROCKET_IO.TXDATA_reg[6]\(3) => TRANSMITTER_n_11,
      \USE_ROCKET_IO.TXDATA_reg[6]\(2) => TRANSMITTER_n_12,
      \USE_ROCKET_IO.TXDATA_reg[6]\(1) => TRANSMITTER_n_13,
      \USE_ROCKET_IO.TXDATA_reg[6]\(0) => TRANSMITTER_n_14,
      \USE_ROCKET_IO.TXDATA_reg[7]\ => TRANSMITTER_n_19,
      XMIT_CONFIG_INT_reg_0 => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_10\,
      XMIT_DATA => XMIT_DATA,
      gmii_tx_en_ch0 => gmii_tx_en_ch0,
      gmii_tx_er_ch0 => gmii_tx_er_ch0,
      gmii_txd_ch0(7 downto 0) => gmii_txd_ch0(7 downto 0),
      userclk => userclk
    );
\TXDATA[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^d\(0),
      I1 => \TXDATA[7]_i_2_n_0\,
      I2 => \^txdata_reg[6]\(5),
      I3 => TXDATA_CH0(7),
      O => \TXDATA_reg[7]\
    );
\TXDATA[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => \^txdata_reg[6]\(3),
      I1 => \^txdata_reg[6]\(0),
      I2 => \^txdata_reg[6]\(1),
      I3 => \^txdata_reg[6]\(6),
      I4 => \^txdata_reg[6]\(2),
      I5 => \^txdata_reg[6]\(4),
      O => \TXDATA[7]_i_2_n_0\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => TXBUFERR_INT,
      I1 => RESET_INT,
      O => p_1_out
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\,
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_i_3_n_0\,
      O => MGT_TX_RESET_INT
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \USE_ROCKET_IO.MGT_TX_RESET_INT_i_4_n_0\,
      I1 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\,
      I5 => \USE_ROCKET_IO.MGT_TX_RESET_INT_i_5_n_0\,
      O => \USE_ROCKET_IO.MGT_TX_RESET_INT_i_3_n_0\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\,
      O => \USE_ROCKET_IO.MGT_TX_RESET_INT_i_4_n_0\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\,
      O => \USE_ROCKET_IO.MGT_TX_RESET_INT_i_5_n_0\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MGT_TX_RESET_INT,
      Q => \^mgt_tx_reset\,
      S => p_1_out
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => RXBUFERR,
      I1 => \^sr\(0),
      I2 => LOOPBACK_INT,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT[1]_i_1_n_0\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT[1]_i_1_n_0\,
      Q => p_0_in,
      R => '0'
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_2,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\,
      R => \^sr\(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_1,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      R => \^sr\(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => RXCLKCORCNT_CH0(0),
      I1 => \^sr\(0),
      I2 => LOOPBACK_INT,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[0]_i_1_n_0\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => RXCLKCORCNT_CH0(1),
      I1 => \^sr\(0),
      I2 => LOOPBACK_INT,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[2]_i_1_n_0\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[0]_i_1_n_0\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\,
      R => '0'
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[2]_i_1_n_0\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\,
      R => '0'
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_10,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_9,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_8,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_7,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_6,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_5,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_4,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_3,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => LOOPBACK_INT,
      I1 => \^sr\(0),
      I2 => RXNOTINTABLE_USR,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1_n_0\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1_n_0\,
      Q => D_0,
      R => '0'
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => RESET_INT,
      O => p_0_out
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\,
      I1 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_3_n_0\,
      O => MGT_RX_RESET_INT
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_4_n_0\,
      I1 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\,
      I5 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_5_n_0\,
      O => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_3_n_0\
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\,
      O => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_4_n_0\
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\,
      O => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_5_n_0\
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MGT_RX_RESET_INT,
      Q => \^sr\(0),
      S => p_0_out
    );
\USE_ROCKET_IO.TXBUFERR_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => txbuferr,
      Q => TXBUFERR_INT,
      R => \^mgt_tx_reset\
    );
\USE_ROCKET_IO.TXCHARISK_reg\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_0,
      Q => \^d\(0),
      R => \^mgt_tx_reset\
    );
\USE_ROCKET_IO.TXDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_14,
      Q => \^txdata_reg[6]\(0),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_13,
      Q => \^txdata_reg[6]\(1),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_16,
      Q => \^txdata_reg[6]\(2),
      S => TRANSMITTER_n_15
    );
\USE_ROCKET_IO.TXDATA_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_17,
      Q => \^txdata_reg[6]\(3),
      S => TRANSMITTER_n_15
    );
\USE_ROCKET_IO.TXDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_12,
      Q => \^txdata_reg[6]\(4),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_18,
      Q => \^txdata_reg[6]\(5),
      S => TRANSMITTER_n_15
    );
\USE_ROCKET_IO.TXDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_11,
      Q => \^txdata_reg[6]\(6),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_19,
      Q => TXDATA_CH0(7),
      S => TRANSMITTER_n_15
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE_1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE_2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_GPCS_PMA_GEN_69 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    MGT_RX_RESET : out STD_LOGIC;
    status_vector_ch1 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    gmii_rxd_ch1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_er_ch1 : out STD_LOGIC;
    TXCHARISK : out STD_LOGIC;
    TXDATA_CH1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    an_interrupt_ch1 : out STD_LOGIC;
    gmii_rx_dv_ch1 : out STD_LOGIC;
    ENABLEALIGN_CH1 : out STD_LOGIC;
    userclk : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    RESET_OUT : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    configuration_vector_ch1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gmii_tx_er_ch1 : in STD_LOGIC;
    gmii_tx_en_ch1 : in STD_LOGIC;
    gmii_txd_ch1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RXCLKCORCNT_CH1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txbuferr : in STD_LOGIC;
    an_restart_config_ch1 : in STD_LOGIC;
    RXCHARISK_USR : in STD_LOGIC;
    RXCHARISCOMMA_USR : in STD_LOGIC;
    link_timer_value_ch1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    RXNOTINTABLE_USR : in STD_LOGIC;
    RXDATA_USR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    data_sync_reg6 : in STD_LOGIC;
    an_adv_config_vector_ch1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RXBUFSTATUS_CH1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_GPCS_PMA_GEN_69 : entity is "GPCS_PMA_GEN";
end qsgmii_1218_GPCS_PMA_GEN_69;

architecture STRUCTURE of qsgmii_1218_GPCS_PMA_GEN_69 is
  signal ACKNOWLEDGE_MATCH_3 : STD_LOGIC;
  signal AN_ENABLE_INT : STD_LOGIC;
  signal BASEX_REMOTE_FAULT_RSLVD : STD_LOGIC_VECTOR ( 1 to 1 );
  signal D : STD_LOGIC;
  signal DUPLEX_MODE_RSLVD_REG : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[14]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[14]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[14]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[14]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\ : signal is "yes";
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_10\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_11\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_13\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_16\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_17\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_18\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_19\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_20\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_21\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_22\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_8\ : STD_LOGIC;
  signal I0 : STD_LOGIC;
  signal K28p5_REG1 : STD_LOGIC;
  signal LOOPBACK_INT : STD_LOGIC;
  signal LP_ADV_ABILITY : STD_LOGIC_VECTOR ( 12 to 12 );
  signal MASK_RUDI_BUFERR : STD_LOGIC;
  signal MASK_RUDI_BUFERR_TIMER0 : STD_LOGIC;
  signal \MGT_RESET.SYNC_ASYNC_RESET_n_0\ : STD_LOGIC;
  signal \^mgt_rx_reset\ : STD_LOGIC;
  signal MGT_RX_RESET_INT : STD_LOGIC;
  signal MGT_TX_RESET_INT : STD_LOGIC;
  signal \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal \NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_EN_i_1__0_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RECEIVED_IDLE : STD_LOGIC;
  signal RESET_INT : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of RESET_INT : signal is "true";
  signal RESET_INT_PIPE : STD_LOGIC;
  attribute async_reg of RESET_INT_PIPE : signal is "true";
  signal RESET_INT_PIPE_RXRECCLK : STD_LOGIC;
  attribute async_reg of RESET_INT_PIPE_RXRECCLK : signal is "true";
  signal RESET_INT_RXRECCLK : STD_LOGIC;
  attribute async_reg of RESET_INT_RXRECCLK : signal is "true";
  signal RESTART_AN_EN : STD_LOGIC;
  signal RESTART_AN_EN_REG : STD_LOGIC;
  signal RESTART_AN_SET : STD_LOGIC;
  signal RXDISPERR_SRL1_out : STD_LOGIC;
  signal RXEVEN0_out : STD_LOGIC;
  signal RXNOTINTABLE_SRL0_out : STD_LOGIC;
  signal RXRECRESET : STD_LOGIC;
  attribute async_reg of RXRECRESET : signal is "true";
  signal RXRECRESET_PIPE : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE : signal is "true";
  signal RXRECRESET_PIPE_1 : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE_1 : signal is "true";
  signal RXRECRESET_PIPE_2 : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE_2 : signal is "true";
  signal RXRECRESET_PIPE_3 : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE_3 : signal is "true";
  signal RXSYNC_STATUS : STD_LOGIC;
  signal RX_CONFIG_REG : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal RX_CONFIG_REG_REG0 : STD_LOGIC;
  signal RX_CONFIG_VALID : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_10\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_16\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_20\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_21\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_22\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_23\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_24\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_25\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_26\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_27\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_28\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_29\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_30\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_31\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_32\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_33\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_34\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_9\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_3\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\ : STD_LOGIC;
  signal RX_IDLE : STD_LOGIC;
  signal RX_INVALID : STD_LOGIC;
  signal S2 : STD_LOGIC;
  signal SOFT_RESET_RXRECCLK : STD_LOGIC;
  signal SRESET : STD_LOGIC;
  attribute async_reg of SRESET : signal is "true";
  signal SRESET_PIPE : STD_LOGIC;
  attribute async_reg of SRESET_PIPE : signal is "true";
  signal STATUS_VECTOR_0_PRE : STD_LOGIC;
  signal SYNC_SIGNAL_DETECT_n_0 : STD_LOGIC;
  signal SYNC_STATUS_REG : STD_LOGIC;
  signal TRANSMITTER_n_0 : STD_LOGIC;
  signal TRANSMITTER_n_1 : STD_LOGIC;
  signal TRANSMITTER_n_10 : STD_LOGIC;
  signal TRANSMITTER_n_11 : STD_LOGIC;
  signal TRANSMITTER_n_12 : STD_LOGIC;
  signal TRANSMITTER_n_13 : STD_LOGIC;
  signal TRANSMITTER_n_14 : STD_LOGIC;
  signal TRANSMITTER_n_15 : STD_LOGIC;
  signal TRANSMITTER_n_16 : STD_LOGIC;
  signal TRANSMITTER_n_17 : STD_LOGIC;
  signal TRANSMITTER_n_18 : STD_LOGIC;
  signal TRANSMITTER_n_19 : STD_LOGIC;
  signal TRANSMITTER_n_2 : STD_LOGIC;
  signal TRANSMITTER_n_3 : STD_LOGIC;
  signal TRANSMITTER_n_4 : STD_LOGIC;
  signal TRANSMITTER_n_5 : STD_LOGIC;
  signal TRANSMITTER_n_6 : STD_LOGIC;
  signal TRANSMITTER_n_7 : STD_LOGIC;
  signal TRANSMITTER_n_8 : STD_LOGIC;
  signal TRANSMITTER_n_9 : STD_LOGIC;
  signal TXBUFERR_INT : STD_LOGIC;
  signal \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[4]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[5]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[6]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1__0_n_0\ : STD_LOGIC;
  signal XMIT_DATA : STD_LOGIC;
  signal data_out : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\ : label is "SRL16";
  attribute srl_name : string;
  attribute srl_name of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i1/DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR ";
  attribute BOX_TYPE of \DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\ : label is "SRL16";
  attribute srl_name of \DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i1/DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE ";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[0]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[10]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[10]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[11]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[11]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[12]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[12]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[13]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[13]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[14]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[14]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[1]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[2]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[3]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[4]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[5]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[5]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[6]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[6]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[7]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[7]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[8]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[8]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[9]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[9]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_PIPE_RXRECCLK_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_PIPE_RXRECCLK_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_PIPE_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_PIPE_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_RXRECCLK_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_RXRECCLK_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.SRESET_PIPE_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.SRESET_PIPE_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.SRESET_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.SRESET_reg\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT[1]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[0]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[2]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1__0\ : label is "soft_lutpair145";
begin
  MGT_RX_RESET <= \^mgt_rx_reset\;
  Q(0) <= \^q\(0);
\DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => '0',
      Q => RXDISPERR_SRL1_out
    );
\DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => D,
      Q => RXNOTINTABLE_SRL0_out
    );
\DELAY_ERROR_TXOUTCLK.RXDISPERR_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXDISPERR_SRL1_out,
      Q => status_vector_ch1(5),
      R => '0'
    );
\DELAY_ERROR_TXOUTCLK.RXNOTINTABLE_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXNOTINTABLE_SRL0_out,
      Q => status_vector_ch1(6),
      R => '0'
    );
DUPLEX_MODE_RSLVD_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => LP_ADV_ABILITY(12),
      Q => DUPLEX_MODE_RSLVD_REG,
      R => '0'
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => RESET_INT,
      O => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_3_n_0\,
      O => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_2_n_0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_4_n_0\,
      I1 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\,
      I5 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_5_n_0\,
      O => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_3_n_0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\,
      O => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_4_n_0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\,
      O => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_5_n_0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\,
      S => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_2_n_0\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[14]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => TXBUFERR_INT,
      I1 => RESET_INT,
      O => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3_n_0\,
      O => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2_n_0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4_n_0\,
      I1 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\,
      I5 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5_n_0\,
      O => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3_n_0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\,
      O => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4_n_0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\,
      O => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5_n_0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\,
      S => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2_n_0\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[14]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\,
      R => p_1_out
    );
\HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION\: entity work.qsgmii_1218_AUTO_NEG_144
     port map (
      ACKNOWLEDGE_MATCH_3 => ACKNOWLEDGE_MATCH_3,
      BASEX_REMOTE_FAULT_RSLVD(0) => BASEX_REMOTE_FAULT_RSLVD(1),
      CONFIG_REG_MATCH_reg_0(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_19\,
      CONFIG_REG_MATCH_reg_0(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_20\,
      CONSISTENCY_MATCH_reg_0(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_21\,
      CONSISTENCY_MATCH_reg_0(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_22\,
      D(2) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_16\,
      D(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_17\,
      D(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_18\,
      EVEN_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_10\,
      EVEN_reg_0 => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\,
      I0 => I0,
      LP_ADV_ABILITY(0) => LP_ADV_ABILITY(12),
      MASK_RUDI_BUFERR => MASK_RUDI_BUFERR,
      MASK_RUDI_BUFERR_TIMER0 => MASK_RUDI_BUFERR_TIMER0,
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2) => AN_ENABLE_INT,
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1) => \^q\(0),
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0) => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[0]\,
      Q(15 downto 14) => RX_CONFIG_REG(15 downto 14),
      Q(13) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_16\,
      Q(12 downto 10) => RX_CONFIG_REG(12 downto 10),
      Q(9) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_20\,
      Q(8) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_21\,
      Q(7) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_22\,
      Q(6) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_23\,
      Q(5) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_24\,
      Q(4) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_25\,
      Q(3) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_26\,
      Q(2) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_27\,
      Q(1) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_28\,
      Q(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_29\,
      RECEIVED_IDLE => RECEIVED_IDLE,
      RESTART_AN_SET => RESTART_AN_SET,
      RXSYNC_STATUS => RXSYNC_STATUS,
      \RX_CONFIG_REG_reg[13]\(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_31\,
      RX_CONFIG_VALID => RX_CONFIG_VALID,
      RX_CONFIG_VALID_INT_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_32\,
      RX_CONFIG_VALID_INT_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_33\,
      RX_IDLE => RX_IDLE,
      RX_INVALID => RX_INVALID,
      RX_INVALID_reg => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_11\,
      RX_INVALID_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_34\,
      S(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_30\,
      SR(0) => RX_CONFIG_REG_REG0,
      \STATE_reg[1]_0\ => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_8\,
      STATUS_VECTOR_0_PRE_reg => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_13\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[1]\ => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_9\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\(0) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\,
      XMIT_CONFIG_INT_reg_0 => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_10\,
      XMIT_DATA => XMIT_DATA,
      an_adv_config_vector_ch1(0) => an_adv_config_vector_ch1(0),
      an_interrupt_ch1 => an_interrupt_ch1,
      data_out => data_out,
      link_timer_value_ch1(8 downto 0) => link_timer_value_ch1(8 downto 0),
      \out\ => SRESET,
      p_0_in => p_0_in,
      status_vector_ch1(5) => status_vector_ch1(12),
      status_vector_ch1(4 downto 1) => status_vector_ch1(10 downto 7),
      status_vector_ch1(0) => status_vector_ch1(4),
      userclk => userclk
    );
\MGT_RESET.RESET_INT_PIPE_RXRECCLK_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => p_6_out,
      Q => RESET_INT_PIPE_RXRECCLK
    );
\MGT_RESET.RESET_INT_PIPE_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      PRE => \MGT_RESET.SYNC_ASYNC_RESET_n_0\,
      Q => RESET_INT_PIPE
    );
\MGT_RESET.RESET_INT_RXRECCLK_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_INT_PIPE_RXRECCLK,
      PRE => p_6_out,
      Q => RESET_INT_RXRECCLK
    );
\MGT_RESET.RESET_INT_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESET_INT_PIPE,
      PRE => \MGT_RESET.SYNC_ASYNC_RESET_n_0\,
      Q => RESET_INT
    );
\MGT_RESET.SRESET_PIPE_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESET_INT,
      Q => SRESET_PIPE,
      R => '0'
    );
\MGT_RESET.SRESET_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => SRESET_PIPE,
      Q => SRESET,
      S => RESET_INT
    );
\MGT_RESET.SYNC_ASYNC_RESET\: entity work.qsgmii_1218_reset_sync_block_145
     port map (
      \MGT_RESET.RESET_INT_PIPE_reg\ => \MGT_RESET.SYNC_ASYNC_RESET_n_0\,
      RESET_OUT => RESET_OUT,
      dcm_locked => dcm_locked,
      userclk => userclk
    );
\MGT_RESET.SYNC_ASYNC_RESET_RECCLK\: entity work.qsgmii_1218_reset_sync_block_146
     port map (
      RESET_OUT => RESET_OUT,
      dcm_locked => dcm_locked,
      p_6_out => p_6_out,
      \^reset_out\ => SOFT_RESET_RXRECCLK,
      rxrecclk => rxrecclk
    );
\MGT_RESET.SYNC_SOFT_RESET_RECCLK\: entity work.qsgmii_1218_reset_sync_block_147
     port map (
      reset_out => SOFT_RESET_RXRECCLK,
      rxrecclk => rxrecclk
    );
\NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => configuration_vector_ch1(0),
      Q => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[0]\,
      R => SRESET
    );
\NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => configuration_vector_ch1(1),
      Q => LOOPBACK_INT,
      R => SRESET
    );
\NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => configuration_vector_ch1(2),
      Q => \^q\(0),
      R => SRESET
    );
\NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => configuration_vector_ch1(3),
      Q => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[3]\,
      R => SRESET
    );
\NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => configuration_vector_ch1(4),
      Q => AN_ENABLE_INT,
      R => SRESET
    );
\NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_EN_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => an_restart_config_ch1,
      Q => RESTART_AN_EN_REG,
      R => SRESET
    );
\NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_EN_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => an_restart_config_ch1,
      I1 => RESTART_AN_EN_REG,
      O => \NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_EN_i_1__0_n_0\
    );
\NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_EN_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_EN_i_1__0_n_0\,
      Q => RESTART_AN_EN,
      R => SRESET
    );
\NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_SET_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESTART_AN_EN,
      Q => RESTART_AN_SET,
      R => SRESET
    );
\RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK\: entity work.qsgmii_1218_RX_148
     port map (
      ACKNOWLEDGE_MATCH_3 => ACKNOWLEDGE_MATCH_3,
      BASEX_REMOTE_FAULT_RSLVD(0) => BASEX_REMOTE_FAULT_RSLVD(1),
      CONSISTENCY_MATCH_reg(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_31\,
      D => D,
      EVEN_reg => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\,
      I0 => I0,
      I_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_9\,
      I_reg_1 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_10\,
      K28p5_REG1 => K28p5_REG1,
      MASK_RUDI_BUFERR => MASK_RUDI_BUFERR,
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1) => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[3]\,
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(0) => \^q\(0),
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\ => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_11\,
      Q(7) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\,
      Q(6) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[6]\,
      Q(5) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[5]\,
      Q(4) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[4]\,
      Q(3) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\,
      Q(2) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\,
      Q(1) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\,
      Q(0) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\,
      RECEIVED_IDLE => RECEIVED_IDLE,
      RECEIVED_IDLE_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_32\,
      RXEVEN0_out => RXEVEN0_out,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_CONFIG_REG_NULL_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_33\,
      RX_CONFIG_REG_NULL_reg_0 => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_8\,
      \RX_CONFIG_REG_REG_reg[13]\(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_19\,
      \RX_CONFIG_REG_REG_reg[13]\(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_20\,
      \RX_CONFIG_SNAPSHOT_reg[13]\(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_21\,
      \RX_CONFIG_SNAPSHOT_reg[13]\(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_22\,
      RX_CONFIG_VALID => RX_CONFIG_VALID,
      RX_IDLE => RX_IDLE,
      RX_INVALID => RX_INVALID,
      RX_RUDI_INVALID_REG_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_34\,
      S(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_30\,
      S2 => S2,
      SGMII_PHY_STATUS_reg(15 downto 14) => RX_CONFIG_REG(15 downto 14),
      SGMII_PHY_STATUS_reg(13) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_16\,
      SGMII_PHY_STATUS_reg(12 downto 10) => RX_CONFIG_REG(12 downto 10),
      SGMII_PHY_STATUS_reg(9) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_20\,
      SGMII_PHY_STATUS_reg(8) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_21\,
      SGMII_PHY_STATUS_reg(7) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_22\,
      SGMII_PHY_STATUS_reg(6) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_23\,
      SGMII_PHY_STATUS_reg(5) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_24\,
      SGMII_PHY_STATUS_reg(4) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_25\,
      SGMII_PHY_STATUS_reg(3) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_26\,
      SGMII_PHY_STATUS_reg(2) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_27\,
      SGMII_PHY_STATUS_reg(1) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_28\,
      SGMII_PHY_STATUS_reg(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_29\,
      SR(0) => RX_CONFIG_REG_REG0,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\,
      \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\ => \^mgt_rx_reset\,
      \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\ => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_3\,
      XMIT_DATA => XMIT_DATA,
      XMIT_DATA_INT_reg => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_13\,
      gmii_rx_dv_ch1 => gmii_rx_dv_ch1,
      gmii_rx_er_ch1 => gmii_rx_er_ch1,
      gmii_rxd_ch1(7 downto 0) => gmii_rxd_ch1(7 downto 0),
      \out\ => SRESET,
      p_0_in => p_0_in,
      status_vector_ch1(1 downto 0) => status_vector_ch1(3 downto 2),
      userclk => userclk
    );
\RX_GMII_AT_TXOUTCLK.SYNCHRONISATION\: entity work.qsgmii_1218_SYNCHRONISE_149
     port map (
      D => D,
      ENABLEALIGN_CH1 => ENABLEALIGN_CH1,
      EXTEND_reg => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\,
      K28p5_REG1 => K28p5_REG1,
      Q(0) => LOOPBACK_INT,
      RXEVEN0_out => RXEVEN0_out,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_INVALID_reg => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_3\,
      S2 => S2,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\ => \^mgt_rx_reset\,
      data_sync_reg6 => SYNC_SIGNAL_DETECT_n_0,
      p_0_in => p_0_in,
      userclk => userclk
    );
STATUS_VECTOR_0_PRE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_13\,
      Q => STATUS_VECTOR_0_PRE,
      R => data_sync_reg6
    );
\STATUS_VECTOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATUS_VECTOR_0_PRE,
      Q => status_vector_ch1(0),
      R => '0'
    );
\STATUS_VECTOR_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => DUPLEX_MODE_RSLVD_REG,
      Q => status_vector_ch1(11),
      R => '0'
    );
\STATUS_VECTOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SYNC_STATUS_REG,
      Q => status_vector_ch1(1),
      R => '0'
    );
SYNC_SIGNAL_DETECT: entity work.qsgmii_1218_sync_block_150
     port map (
      MASK_RUDI_BUFERR_TIMER0 => MASK_RUDI_BUFERR_TIMER0,
      Q(0) => \^q\(0),
      SIGNAL_DETECT_REG_reg => SYNC_SIGNAL_DETECT_n_0,
      data_out => data_out,
      p_0_in => p_0_in,
      signal_detect => signal_detect,
      userclk => userclk
    );
SYNC_STATUS_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXSYNC_STATUS,
      Q => SYNC_STATUS_REG,
      R => '0'
    );
TRANSMITTER: entity work.qsgmii_1218_TX_151
     port map (
      D(7) => TRANSMITTER_n_3,
      D(6) => TRANSMITTER_n_4,
      D(5) => TRANSMITTER_n_5,
      D(4) => TRANSMITTER_n_6,
      D(3) => TRANSMITTER_n_7,
      D(2) => TRANSMITTER_n_8,
      D(1) => TRANSMITTER_n_9,
      D(0) => TRANSMITTER_n_10,
      Q(1) => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[3]\,
      Q(0) => LOOPBACK_INT,
      RXCHARISCOMMA_USR => RXCHARISCOMMA_USR,
      RXCHARISK_USR => RXCHARISK_USR,
      RXDATA_USR(7 downto 0) => RXDATA_USR(7 downto 0),
      \TX_CONFIG_REG_INT_reg[14]\(2) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_16\,
      \TX_CONFIG_REG_INT_reg[14]\(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_17\,
      \TX_CONFIG_REG_INT_reg[14]\(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_18\,
      \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\ => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\ => TRANSMITTER_n_2,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ => TRANSMITTER_n_1,
      \USE_ROCKET_IO.TXCHARISK_reg\ => TRANSMITTER_n_0,
      \USE_ROCKET_IO.TXDATA_reg[2]\ => TRANSMITTER_n_15,
      \USE_ROCKET_IO.TXDATA_reg[2]_0\ => TRANSMITTER_n_16,
      \USE_ROCKET_IO.TXDATA_reg[3]\ => TRANSMITTER_n_17,
      \USE_ROCKET_IO.TXDATA_reg[5]\ => TRANSMITTER_n_18,
      \USE_ROCKET_IO.TXDATA_reg[6]\(3) => TRANSMITTER_n_11,
      \USE_ROCKET_IO.TXDATA_reg[6]\(2) => TRANSMITTER_n_12,
      \USE_ROCKET_IO.TXDATA_reg[6]\(1) => TRANSMITTER_n_13,
      \USE_ROCKET_IO.TXDATA_reg[6]\(0) => TRANSMITTER_n_14,
      \USE_ROCKET_IO.TXDATA_reg[7]\ => TRANSMITTER_n_19,
      XMIT_CONFIG_INT_reg_0 => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_10\,
      XMIT_DATA => XMIT_DATA,
      gmii_tx_en_ch1 => gmii_tx_en_ch1,
      gmii_tx_er_ch1 => gmii_tx_er_ch1,
      gmii_txd_ch1(7 downto 0) => gmii_txd_ch1(7 downto 0),
      userclk => userclk
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3_n_0\,
      O => MGT_TX_RESET_INT
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MGT_TX_RESET_INT,
      Q => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\,
      S => p_1_out
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => RXBUFSTATUS_CH1(0),
      I1 => \^mgt_rx_reset\,
      I2 => LOOPBACK_INT,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT[1]_i_1__0_n_0\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT[1]_i_1__0_n_0\,
      Q => p_0_in,
      R => '0'
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_2,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_1,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => RXCLKCORCNT_CH1(0),
      I1 => \^mgt_rx_reset\,
      I2 => LOOPBACK_INT,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[0]_i_1__0_n_0\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => RXCLKCORCNT_CH1(1),
      I1 => \^mgt_rx_reset\,
      I2 => LOOPBACK_INT,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[2]_i_1__0_n_0\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[0]_i_1__0_n_0\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\,
      R => '0'
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[2]_i_1__0_n_0\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\,
      R => '0'
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_10,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_9,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_8,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_7,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_6,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[4]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_5,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[5]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_4,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[6]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_3,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => LOOPBACK_INT,
      I1 => \^mgt_rx_reset\,
      I2 => RXNOTINTABLE_USR,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1__0_n_0\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1__0_n_0\,
      Q => D,
      R => '0'
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_3_n_0\,
      O => MGT_RX_RESET_INT
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MGT_RX_RESET_INT,
      Q => \^mgt_rx_reset\,
      S => p_0_out
    );
\USE_ROCKET_IO.TXBUFERR_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => txbuferr,
      Q => TXBUFERR_INT,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\
    );
\USE_ROCKET_IO.TXCHARISK_reg\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_0,
      Q => TXCHARISK,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\
    );
\USE_ROCKET_IO.TXDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_14,
      Q => TXDATA_CH1(0),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_13,
      Q => TXDATA_CH1(1),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_16,
      Q => TXDATA_CH1(2),
      S => TRANSMITTER_n_15
    );
\USE_ROCKET_IO.TXDATA_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_17,
      Q => TXDATA_CH1(3),
      S => TRANSMITTER_n_15
    );
\USE_ROCKET_IO.TXDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_12,
      Q => TXDATA_CH1(4),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_18,
      Q => TXDATA_CH1(5),
      S => TRANSMITTER_n_15
    );
\USE_ROCKET_IO.TXDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_11,
      Q => TXDATA_CH1(6),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_19,
      Q => TXDATA_CH1(7),
      S => TRANSMITTER_n_15
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE_1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE_2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_GPCS_PMA_GEN_70 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    MGT_RX_RESET : out STD_LOGIC;
    status_vector_ch2 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    gmii_rxd_ch2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_er_ch2 : out STD_LOGIC;
    TXCHARISK : out STD_LOGIC;
    TXDATA_CH2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    an_interrupt_ch2 : out STD_LOGIC;
    gmii_rx_dv_ch2 : out STD_LOGIC;
    ENABLEALIGN_CH2 : out STD_LOGIC;
    userclk : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    RESET_OUT : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    configuration_vector_ch2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gmii_tx_er_ch2 : in STD_LOGIC;
    gmii_tx_en_ch2 : in STD_LOGIC;
    gmii_txd_ch2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RXCLKCORCNT_CH2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txbuferr : in STD_LOGIC;
    an_restart_config_ch2 : in STD_LOGIC;
    RXCHARISK_USR : in STD_LOGIC;
    RXCHARISCOMMA_USR : in STD_LOGIC;
    link_timer_value_ch2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    RXNOTINTABLE_USR : in STD_LOGIC;
    RXDATA_USR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    data_sync_reg6 : in STD_LOGIC;
    an_adv_config_vector_ch2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RXBUFSTATUS_CH2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_GPCS_PMA_GEN_70 : entity is "GPCS_PMA_GEN";
end qsgmii_1218_GPCS_PMA_GEN_70;

architecture STRUCTURE of qsgmii_1218_GPCS_PMA_GEN_70 is
  signal ACKNOWLEDGE_MATCH_3 : STD_LOGIC;
  signal AN_ENABLE_INT : STD_LOGIC;
  signal BASEX_REMOTE_FAULT_RSLVD : STD_LOGIC_VECTOR ( 1 to 1 );
  signal D : STD_LOGIC;
  signal DUPLEX_MODE_RSLVD_REG : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[14]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[14]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[14]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[14]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\ : signal is "yes";
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_10\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_11\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_13\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_16\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_17\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_18\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_19\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_20\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_21\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_22\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_8\ : STD_LOGIC;
  signal I0 : STD_LOGIC;
  signal K28p5_REG1 : STD_LOGIC;
  signal LOOPBACK_INT : STD_LOGIC;
  signal LP_ADV_ABILITY : STD_LOGIC_VECTOR ( 12 to 12 );
  signal MASK_RUDI_BUFERR : STD_LOGIC;
  signal MASK_RUDI_BUFERR_TIMER0 : STD_LOGIC;
  signal \MGT_RESET.SYNC_ASYNC_RESET_n_0\ : STD_LOGIC;
  signal \^mgt_rx_reset\ : STD_LOGIC;
  signal MGT_RX_RESET_INT : STD_LOGIC;
  signal MGT_TX_RESET_INT : STD_LOGIC;
  signal \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal \NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_EN_i_1__1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RECEIVED_IDLE : STD_LOGIC;
  signal RESET_INT : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of RESET_INT : signal is "true";
  signal RESET_INT_PIPE : STD_LOGIC;
  attribute async_reg of RESET_INT_PIPE : signal is "true";
  signal RESET_INT_PIPE_RXRECCLK : STD_LOGIC;
  attribute async_reg of RESET_INT_PIPE_RXRECCLK : signal is "true";
  signal RESET_INT_RXRECCLK : STD_LOGIC;
  attribute async_reg of RESET_INT_RXRECCLK : signal is "true";
  signal RESTART_AN_EN : STD_LOGIC;
  signal RESTART_AN_EN_REG : STD_LOGIC;
  signal RESTART_AN_SET : STD_LOGIC;
  signal RXDISPERR_SRL1_out : STD_LOGIC;
  signal RXEVEN0_out : STD_LOGIC;
  signal RXNOTINTABLE_SRL0_out : STD_LOGIC;
  signal RXRECRESET : STD_LOGIC;
  attribute async_reg of RXRECRESET : signal is "true";
  signal RXRECRESET_PIPE : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE : signal is "true";
  signal RXRECRESET_PIPE_1 : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE_1 : signal is "true";
  signal RXRECRESET_PIPE_2 : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE_2 : signal is "true";
  signal RXRECRESET_PIPE_3 : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE_3 : signal is "true";
  signal RXSYNC_STATUS : STD_LOGIC;
  signal RX_CONFIG_REG : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal RX_CONFIG_REG_REG0 : STD_LOGIC;
  signal RX_CONFIG_VALID : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_10\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_16\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_20\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_21\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_22\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_23\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_24\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_25\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_26\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_27\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_28\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_29\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_30\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_31\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_32\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_33\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_34\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_9\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_3\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\ : STD_LOGIC;
  signal RX_IDLE : STD_LOGIC;
  signal RX_INVALID : STD_LOGIC;
  signal S2 : STD_LOGIC;
  signal SOFT_RESET_RXRECCLK : STD_LOGIC;
  signal SRESET : STD_LOGIC;
  attribute async_reg of SRESET : signal is "true";
  signal SRESET_PIPE : STD_LOGIC;
  attribute async_reg of SRESET_PIPE : signal is "true";
  signal STATUS_VECTOR_0_PRE : STD_LOGIC;
  signal SYNC_SIGNAL_DETECT_n_0 : STD_LOGIC;
  signal SYNC_STATUS_REG : STD_LOGIC;
  signal TRANSMITTER_n_0 : STD_LOGIC;
  signal TRANSMITTER_n_1 : STD_LOGIC;
  signal TRANSMITTER_n_10 : STD_LOGIC;
  signal TRANSMITTER_n_11 : STD_LOGIC;
  signal TRANSMITTER_n_12 : STD_LOGIC;
  signal TRANSMITTER_n_13 : STD_LOGIC;
  signal TRANSMITTER_n_14 : STD_LOGIC;
  signal TRANSMITTER_n_15 : STD_LOGIC;
  signal TRANSMITTER_n_16 : STD_LOGIC;
  signal TRANSMITTER_n_17 : STD_LOGIC;
  signal TRANSMITTER_n_18 : STD_LOGIC;
  signal TRANSMITTER_n_19 : STD_LOGIC;
  signal TRANSMITTER_n_2 : STD_LOGIC;
  signal TRANSMITTER_n_3 : STD_LOGIC;
  signal TRANSMITTER_n_4 : STD_LOGIC;
  signal TRANSMITTER_n_5 : STD_LOGIC;
  signal TRANSMITTER_n_6 : STD_LOGIC;
  signal TRANSMITTER_n_7 : STD_LOGIC;
  signal TRANSMITTER_n_8 : STD_LOGIC;
  signal TRANSMITTER_n_9 : STD_LOGIC;
  signal TXBUFERR_INT : STD_LOGIC;
  signal \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[4]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[5]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[6]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1__1_n_0\ : STD_LOGIC;
  signal XMIT_DATA : STD_LOGIC;
  signal data_out : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\ : label is "SRL16";
  attribute srl_name : string;
  attribute srl_name of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i2/DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR ";
  attribute BOX_TYPE of \DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\ : label is "SRL16";
  attribute srl_name of \DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i2/DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE ";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[0]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[10]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[10]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[11]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[11]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[12]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[12]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[13]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[13]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[14]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[14]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[1]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[2]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[3]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[4]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[5]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[5]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[6]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[6]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[7]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[7]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[8]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[8]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[9]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[9]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_PIPE_RXRECCLK_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_PIPE_RXRECCLK_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_PIPE_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_PIPE_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_RXRECCLK_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_RXRECCLK_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.SRESET_PIPE_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.SRESET_PIPE_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.SRESET_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.SRESET_reg\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT[1]_i_1__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[0]_i_1__1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[2]_i_1__1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1__1\ : label is "soft_lutpair213";
begin
  MGT_RX_RESET <= \^mgt_rx_reset\;
  Q(0) <= \^q\(0);
\DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => '0',
      Q => RXDISPERR_SRL1_out
    );
\DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => D,
      Q => RXNOTINTABLE_SRL0_out
    );
\DELAY_ERROR_TXOUTCLK.RXDISPERR_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXDISPERR_SRL1_out,
      Q => status_vector_ch2(5),
      R => '0'
    );
\DELAY_ERROR_TXOUTCLK.RXNOTINTABLE_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXNOTINTABLE_SRL0_out,
      Q => status_vector_ch2(6),
      R => '0'
    );
DUPLEX_MODE_RSLVD_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => LP_ADV_ABILITY(12),
      Q => DUPLEX_MODE_RSLVD_REG,
      R => '0'
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => RESET_INT,
      O => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_3__0_n_0\,
      O => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_2__0_n_0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_4__0_n_0\,
      I1 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\,
      I5 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_5__0_n_0\,
      O => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_3__0_n_0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\,
      O => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_4__0_n_0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\,
      O => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_5__0_n_0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\,
      S => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_2__0_n_0\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[14]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => TXBUFERR_INT,
      I1 => RESET_INT,
      O => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__0_n_0\,
      O => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2__0_n_0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__0_n_0\,
      I1 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\,
      I5 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__0_n_0\,
      O => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__0_n_0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\,
      O => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__0_n_0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\,
      O => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__0_n_0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\,
      S => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2__0_n_0\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[14]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\,
      R => p_1_out
    );
\HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION\: entity work.qsgmii_1218_AUTO_NEG_136
     port map (
      ACKNOWLEDGE_MATCH_3 => ACKNOWLEDGE_MATCH_3,
      BASEX_REMOTE_FAULT_RSLVD(0) => BASEX_REMOTE_FAULT_RSLVD(1),
      CONFIG_REG_MATCH_reg_0(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_19\,
      CONFIG_REG_MATCH_reg_0(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_20\,
      CONSISTENCY_MATCH_reg_0(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_21\,
      CONSISTENCY_MATCH_reg_0(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_22\,
      D(2) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_16\,
      D(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_17\,
      D(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_18\,
      EVEN_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_10\,
      EVEN_reg_0 => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\,
      I0 => I0,
      LP_ADV_ABILITY(0) => LP_ADV_ABILITY(12),
      MASK_RUDI_BUFERR => MASK_RUDI_BUFERR,
      MASK_RUDI_BUFERR_TIMER0 => MASK_RUDI_BUFERR_TIMER0,
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2) => AN_ENABLE_INT,
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1) => \^q\(0),
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0) => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[0]\,
      Q(15 downto 14) => RX_CONFIG_REG(15 downto 14),
      Q(13) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_16\,
      Q(12 downto 10) => RX_CONFIG_REG(12 downto 10),
      Q(9) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_20\,
      Q(8) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_21\,
      Q(7) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_22\,
      Q(6) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_23\,
      Q(5) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_24\,
      Q(4) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_25\,
      Q(3) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_26\,
      Q(2) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_27\,
      Q(1) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_28\,
      Q(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_29\,
      RECEIVED_IDLE => RECEIVED_IDLE,
      RESTART_AN_SET => RESTART_AN_SET,
      RXSYNC_STATUS => RXSYNC_STATUS,
      \RX_CONFIG_REG_reg[13]\(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_31\,
      RX_CONFIG_VALID => RX_CONFIG_VALID,
      RX_CONFIG_VALID_INT_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_32\,
      RX_CONFIG_VALID_INT_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_33\,
      RX_IDLE => RX_IDLE,
      RX_INVALID => RX_INVALID,
      RX_INVALID_reg => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_11\,
      RX_INVALID_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_34\,
      S(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_30\,
      SR(0) => RX_CONFIG_REG_REG0,
      \STATE_reg[1]_0\ => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_8\,
      STATUS_VECTOR_0_PRE_reg => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_13\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[1]\ => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_9\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\(0) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\,
      XMIT_CONFIG_INT_reg_0 => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_10\,
      XMIT_DATA => XMIT_DATA,
      an_adv_config_vector_ch2(0) => an_adv_config_vector_ch2(0),
      an_interrupt_ch2 => an_interrupt_ch2,
      data_out => data_out,
      link_timer_value_ch2(8 downto 0) => link_timer_value_ch2(8 downto 0),
      \out\ => SRESET,
      p_0_in => p_0_in,
      status_vector_ch2(5) => status_vector_ch2(12),
      status_vector_ch2(4 downto 1) => status_vector_ch2(10 downto 7),
      status_vector_ch2(0) => status_vector_ch2(4),
      userclk => userclk
    );
\MGT_RESET.RESET_INT_PIPE_RXRECCLK_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => p_6_out,
      Q => RESET_INT_PIPE_RXRECCLK
    );
\MGT_RESET.RESET_INT_PIPE_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      PRE => \MGT_RESET.SYNC_ASYNC_RESET_n_0\,
      Q => RESET_INT_PIPE
    );
\MGT_RESET.RESET_INT_RXRECCLK_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_INT_PIPE_RXRECCLK,
      PRE => p_6_out,
      Q => RESET_INT_RXRECCLK
    );
\MGT_RESET.RESET_INT_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESET_INT_PIPE,
      PRE => \MGT_RESET.SYNC_ASYNC_RESET_n_0\,
      Q => RESET_INT
    );
\MGT_RESET.SRESET_PIPE_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESET_INT,
      Q => SRESET_PIPE,
      R => '0'
    );
\MGT_RESET.SRESET_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => SRESET_PIPE,
      Q => SRESET,
      S => RESET_INT
    );
\MGT_RESET.SYNC_ASYNC_RESET\: entity work.qsgmii_1218_reset_sync_block_137
     port map (
      \MGT_RESET.RESET_INT_PIPE_reg\ => \MGT_RESET.SYNC_ASYNC_RESET_n_0\,
      RESET_OUT => RESET_OUT,
      dcm_locked => dcm_locked,
      userclk => userclk
    );
\MGT_RESET.SYNC_ASYNC_RESET_RECCLK\: entity work.qsgmii_1218_reset_sync_block_138
     port map (
      RESET_OUT => RESET_OUT,
      dcm_locked => dcm_locked,
      p_6_out => p_6_out,
      \^reset_out\ => SOFT_RESET_RXRECCLK,
      rxrecclk => rxrecclk
    );
\MGT_RESET.SYNC_SOFT_RESET_RECCLK\: entity work.qsgmii_1218_reset_sync_block_139
     port map (
      reset_out => SOFT_RESET_RXRECCLK,
      rxrecclk => rxrecclk
    );
\NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => configuration_vector_ch2(0),
      Q => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[0]\,
      R => SRESET
    );
\NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => configuration_vector_ch2(1),
      Q => LOOPBACK_INT,
      R => SRESET
    );
\NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => configuration_vector_ch2(2),
      Q => \^q\(0),
      R => SRESET
    );
\NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => configuration_vector_ch2(3),
      Q => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[3]\,
      R => SRESET
    );
\NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => configuration_vector_ch2(4),
      Q => AN_ENABLE_INT,
      R => SRESET
    );
\NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_EN_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => an_restart_config_ch2,
      Q => RESTART_AN_EN_REG,
      R => SRESET
    );
\NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_EN_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => an_restart_config_ch2,
      I1 => RESTART_AN_EN_REG,
      O => \NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_EN_i_1__1_n_0\
    );
\NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_EN_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_EN_i_1__1_n_0\,
      Q => RESTART_AN_EN,
      R => SRESET
    );
\NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_SET_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESTART_AN_EN,
      Q => RESTART_AN_SET,
      R => SRESET
    );
\RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK\: entity work.qsgmii_1218_RX_140
     port map (
      ACKNOWLEDGE_MATCH_3 => ACKNOWLEDGE_MATCH_3,
      BASEX_REMOTE_FAULT_RSLVD(0) => BASEX_REMOTE_FAULT_RSLVD(1),
      CONSISTENCY_MATCH_reg(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_31\,
      D => D,
      EVEN_reg => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\,
      I0 => I0,
      I_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_9\,
      I_reg_1 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_10\,
      K28p5_REG1 => K28p5_REG1,
      MASK_RUDI_BUFERR => MASK_RUDI_BUFERR,
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1) => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[3]\,
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(0) => \^q\(0),
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\ => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_11\,
      Q(7) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\,
      Q(6) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[6]\,
      Q(5) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[5]\,
      Q(4) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[4]\,
      Q(3) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\,
      Q(2) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\,
      Q(1) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\,
      Q(0) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\,
      RECEIVED_IDLE => RECEIVED_IDLE,
      RECEIVED_IDLE_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_32\,
      RXEVEN0_out => RXEVEN0_out,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_CONFIG_REG_NULL_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_33\,
      RX_CONFIG_REG_NULL_reg_0 => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_8\,
      \RX_CONFIG_REG_REG_reg[13]\(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_19\,
      \RX_CONFIG_REG_REG_reg[13]\(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_20\,
      \RX_CONFIG_SNAPSHOT_reg[13]\(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_21\,
      \RX_CONFIG_SNAPSHOT_reg[13]\(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_22\,
      RX_CONFIG_VALID => RX_CONFIG_VALID,
      RX_IDLE => RX_IDLE,
      RX_INVALID => RX_INVALID,
      RX_RUDI_INVALID_REG_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_34\,
      S(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_30\,
      S2 => S2,
      SGMII_PHY_STATUS_reg(15 downto 14) => RX_CONFIG_REG(15 downto 14),
      SGMII_PHY_STATUS_reg(13) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_16\,
      SGMII_PHY_STATUS_reg(12 downto 10) => RX_CONFIG_REG(12 downto 10),
      SGMII_PHY_STATUS_reg(9) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_20\,
      SGMII_PHY_STATUS_reg(8) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_21\,
      SGMII_PHY_STATUS_reg(7) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_22\,
      SGMII_PHY_STATUS_reg(6) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_23\,
      SGMII_PHY_STATUS_reg(5) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_24\,
      SGMII_PHY_STATUS_reg(4) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_25\,
      SGMII_PHY_STATUS_reg(3) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_26\,
      SGMII_PHY_STATUS_reg(2) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_27\,
      SGMII_PHY_STATUS_reg(1) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_28\,
      SGMII_PHY_STATUS_reg(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_29\,
      SR(0) => RX_CONFIG_REG_REG0,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\,
      \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\ => \^mgt_rx_reset\,
      \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\ => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_3\,
      XMIT_DATA => XMIT_DATA,
      XMIT_DATA_INT_reg => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_13\,
      gmii_rx_dv_ch2 => gmii_rx_dv_ch2,
      gmii_rx_er_ch2 => gmii_rx_er_ch2,
      gmii_rxd_ch2(7 downto 0) => gmii_rxd_ch2(7 downto 0),
      \out\ => SRESET,
      p_0_in => p_0_in,
      status_vector_ch2(1 downto 0) => status_vector_ch2(3 downto 2),
      userclk => userclk
    );
\RX_GMII_AT_TXOUTCLK.SYNCHRONISATION\: entity work.qsgmii_1218_SYNCHRONISE_141
     port map (
      D => D,
      ENABLEALIGN_CH2 => ENABLEALIGN_CH2,
      EXTEND_reg => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\,
      K28p5_REG1 => K28p5_REG1,
      Q(0) => LOOPBACK_INT,
      RXEVEN0_out => RXEVEN0_out,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_INVALID_reg => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_3\,
      S2 => S2,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\ => \^mgt_rx_reset\,
      data_sync_reg6 => SYNC_SIGNAL_DETECT_n_0,
      p_0_in => p_0_in,
      userclk => userclk
    );
STATUS_VECTOR_0_PRE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_13\,
      Q => STATUS_VECTOR_0_PRE,
      R => data_sync_reg6
    );
\STATUS_VECTOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATUS_VECTOR_0_PRE,
      Q => status_vector_ch2(0),
      R => '0'
    );
\STATUS_VECTOR_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => DUPLEX_MODE_RSLVD_REG,
      Q => status_vector_ch2(11),
      R => '0'
    );
\STATUS_VECTOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SYNC_STATUS_REG,
      Q => status_vector_ch2(1),
      R => '0'
    );
SYNC_SIGNAL_DETECT: entity work.qsgmii_1218_sync_block_142
     port map (
      MASK_RUDI_BUFERR_TIMER0 => MASK_RUDI_BUFERR_TIMER0,
      Q(0) => \^q\(0),
      SIGNAL_DETECT_REG_reg => SYNC_SIGNAL_DETECT_n_0,
      data_out => data_out,
      p_0_in => p_0_in,
      signal_detect => signal_detect,
      userclk => userclk
    );
SYNC_STATUS_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXSYNC_STATUS,
      Q => SYNC_STATUS_REG,
      R => '0'
    );
TRANSMITTER: entity work.qsgmii_1218_TX_143
     port map (
      D(7) => TRANSMITTER_n_3,
      D(6) => TRANSMITTER_n_4,
      D(5) => TRANSMITTER_n_5,
      D(4) => TRANSMITTER_n_6,
      D(3) => TRANSMITTER_n_7,
      D(2) => TRANSMITTER_n_8,
      D(1) => TRANSMITTER_n_9,
      D(0) => TRANSMITTER_n_10,
      Q(1) => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[3]\,
      Q(0) => LOOPBACK_INT,
      RXCHARISCOMMA_USR => RXCHARISCOMMA_USR,
      RXCHARISK_USR => RXCHARISK_USR,
      RXDATA_USR(7 downto 0) => RXDATA_USR(7 downto 0),
      \TX_CONFIG_REG_INT_reg[14]\(2) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_16\,
      \TX_CONFIG_REG_INT_reg[14]\(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_17\,
      \TX_CONFIG_REG_INT_reg[14]\(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_18\,
      \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\ => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\ => TRANSMITTER_n_2,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ => TRANSMITTER_n_1,
      \USE_ROCKET_IO.TXCHARISK_reg\ => TRANSMITTER_n_0,
      \USE_ROCKET_IO.TXDATA_reg[2]\ => TRANSMITTER_n_15,
      \USE_ROCKET_IO.TXDATA_reg[2]_0\ => TRANSMITTER_n_16,
      \USE_ROCKET_IO.TXDATA_reg[3]\ => TRANSMITTER_n_17,
      \USE_ROCKET_IO.TXDATA_reg[5]\ => TRANSMITTER_n_18,
      \USE_ROCKET_IO.TXDATA_reg[6]\(3) => TRANSMITTER_n_11,
      \USE_ROCKET_IO.TXDATA_reg[6]\(2) => TRANSMITTER_n_12,
      \USE_ROCKET_IO.TXDATA_reg[6]\(1) => TRANSMITTER_n_13,
      \USE_ROCKET_IO.TXDATA_reg[6]\(0) => TRANSMITTER_n_14,
      \USE_ROCKET_IO.TXDATA_reg[7]\ => TRANSMITTER_n_19,
      XMIT_CONFIG_INT_reg_0 => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_10\,
      XMIT_DATA => XMIT_DATA,
      gmii_tx_en_ch2 => gmii_tx_en_ch2,
      gmii_tx_er_ch2 => gmii_tx_er_ch2,
      gmii_txd_ch2(7 downto 0) => gmii_txd_ch2(7 downto 0),
      userclk => userclk
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__0_n_0\,
      O => MGT_TX_RESET_INT
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MGT_TX_RESET_INT,
      Q => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\,
      S => p_1_out
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => RXBUFSTATUS_CH2(0),
      I1 => \^mgt_rx_reset\,
      I2 => LOOPBACK_INT,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT[1]_i_1__1_n_0\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT[1]_i_1__1_n_0\,
      Q => p_0_in,
      R => '0'
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_2,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_1,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => RXCLKCORCNT_CH2(0),
      I1 => \^mgt_rx_reset\,
      I2 => LOOPBACK_INT,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[0]_i_1__1_n_0\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => RXCLKCORCNT_CH2(1),
      I1 => \^mgt_rx_reset\,
      I2 => LOOPBACK_INT,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[2]_i_1__1_n_0\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[0]_i_1__1_n_0\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\,
      R => '0'
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[2]_i_1__1_n_0\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\,
      R => '0'
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_10,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_9,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_8,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_7,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_6,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[4]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_5,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[5]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_4,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[6]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_3,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => LOOPBACK_INT,
      I1 => \^mgt_rx_reset\,
      I2 => RXNOTINTABLE_USR,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1__1_n_0\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1__1_n_0\,
      Q => D,
      R => '0'
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_3__0_n_0\,
      O => MGT_RX_RESET_INT
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MGT_RX_RESET_INT,
      Q => \^mgt_rx_reset\,
      S => p_0_out
    );
\USE_ROCKET_IO.TXBUFERR_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => txbuferr,
      Q => TXBUFERR_INT,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\
    );
\USE_ROCKET_IO.TXCHARISK_reg\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_0,
      Q => TXCHARISK,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\
    );
\USE_ROCKET_IO.TXDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_14,
      Q => TXDATA_CH2(0),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_13,
      Q => TXDATA_CH2(1),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_16,
      Q => TXDATA_CH2(2),
      S => TRANSMITTER_n_15
    );
\USE_ROCKET_IO.TXDATA_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_17,
      Q => TXDATA_CH2(3),
      S => TRANSMITTER_n_15
    );
\USE_ROCKET_IO.TXDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_12,
      Q => TXDATA_CH2(4),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_18,
      Q => TXDATA_CH2(5),
      S => TRANSMITTER_n_15
    );
\USE_ROCKET_IO.TXDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_11,
      Q => TXDATA_CH2(6),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_19,
      Q => TXDATA_CH2(7),
      S => TRANSMITTER_n_15
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE_1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE_2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_GPCS_PMA_GEN_71 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    MGT_RX_RESET : out STD_LOGIC;
    STATUS_VECTOR_0_PRE_reg_0 : out STD_LOGIC;
    status_vector_ch3 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    gmii_rxd_ch3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_er_ch3 : out STD_LOGIC;
    TXCHARISK : out STD_LOGIC;
    TXDATA_CH3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    an_interrupt_ch3 : out STD_LOGIC;
    gmii_rx_dv_ch3 : out STD_LOGIC;
    ENABLEALIGN_CH3 : out STD_LOGIC;
    userclk : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    reset_done : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    RESET_OUT : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    configuration_vector_ch3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gmii_tx_er_ch3 : in STD_LOGIC;
    gmii_tx_en_ch3 : in STD_LOGIC;
    gmii_txd_ch3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RXCLKCORCNT_CH3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txbuferr : in STD_LOGIC;
    an_restart_config_ch3 : in STD_LOGIC;
    RXCHARISK_USR : in STD_LOGIC;
    RXCHARISCOMMA_USR : in STD_LOGIC;
    link_timer_value_ch3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    RXNOTINTABLE_USR : in STD_LOGIC;
    RXDATA_USR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    an_adv_config_vector_ch3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RXBUFSTATUS_CH3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_GPCS_PMA_GEN_71 : entity is "GPCS_PMA_GEN";
end qsgmii_1218_GPCS_PMA_GEN_71;

architecture STRUCTURE of qsgmii_1218_GPCS_PMA_GEN_71 is
  signal ACKNOWLEDGE_MATCH_3 : STD_LOGIC;
  signal AN_ENABLE_INT : STD_LOGIC;
  signal BASEX_REMOTE_FAULT_RSLVD : STD_LOGIC_VECTOR ( 1 to 1 );
  signal D : STD_LOGIC;
  signal DUPLEX_MODE_RSLVD_REG : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_5__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[14]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[14]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[14]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[14]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\ : signal is "yes";
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\ : signal is "yes";
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_10\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_11\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_13\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_16\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_17\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_18\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_19\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_20\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_21\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_22\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_8\ : STD_LOGIC;
  signal I0 : STD_LOGIC;
  signal K28p5_REG1 : STD_LOGIC;
  signal LOOPBACK_INT : STD_LOGIC;
  signal LP_ADV_ABILITY : STD_LOGIC_VECTOR ( 12 to 12 );
  signal MASK_RUDI_BUFERR : STD_LOGIC;
  signal MASK_RUDI_BUFERR_TIMER0 : STD_LOGIC;
  signal \MGT_RESET.SYNC_ASYNC_RESET_n_0\ : STD_LOGIC;
  signal \^mgt_rx_reset\ : STD_LOGIC;
  signal MGT_RX_RESET_INT : STD_LOGIC;
  signal MGT_TX_RESET_INT : STD_LOGIC;
  signal \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal \NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_EN_i_1__2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RECEIVED_IDLE : STD_LOGIC;
  signal RESET_INT : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of RESET_INT : signal is "true";
  signal RESET_INT_PIPE : STD_LOGIC;
  attribute async_reg of RESET_INT_PIPE : signal is "true";
  signal RESET_INT_PIPE_RXRECCLK : STD_LOGIC;
  attribute async_reg of RESET_INT_PIPE_RXRECCLK : signal is "true";
  signal RESET_INT_RXRECCLK : STD_LOGIC;
  attribute async_reg of RESET_INT_RXRECCLK : signal is "true";
  signal RESTART_AN_EN : STD_LOGIC;
  signal RESTART_AN_EN_REG : STD_LOGIC;
  signal RESTART_AN_SET : STD_LOGIC;
  signal RXDISPERR_SRL1_out : STD_LOGIC;
  signal RXEVEN0_out : STD_LOGIC;
  signal RXNOTINTABLE_SRL0_out : STD_LOGIC;
  signal RXRECRESET : STD_LOGIC;
  attribute async_reg of RXRECRESET : signal is "true";
  signal RXRECRESET_PIPE : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE : signal is "true";
  signal RXRECRESET_PIPE_1 : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE_1 : signal is "true";
  signal RXRECRESET_PIPE_2 : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE_2 : signal is "true";
  signal RXRECRESET_PIPE_3 : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE_3 : signal is "true";
  signal RXSYNC_STATUS : STD_LOGIC;
  signal RX_CONFIG_REG : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal RX_CONFIG_REG_REG0 : STD_LOGIC;
  signal RX_CONFIG_VALID : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_10\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_16\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_20\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_21\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_22\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_23\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_24\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_25\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_26\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_27\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_28\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_29\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_30\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_31\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_32\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_33\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_34\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_9\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_3\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\ : STD_LOGIC;
  signal RX_IDLE : STD_LOGIC;
  signal RX_INVALID : STD_LOGIC;
  signal S2 : STD_LOGIC;
  signal SOFT_RESET_RXRECCLK : STD_LOGIC;
  signal SRESET : STD_LOGIC;
  attribute async_reg of SRESET : signal is "true";
  signal SRESET_PIPE : STD_LOGIC;
  attribute async_reg of SRESET_PIPE : signal is "true";
  signal STATUS_VECTOR_0_PRE : STD_LOGIC;
  signal \^status_vector_0_pre_reg_0\ : STD_LOGIC;
  signal SYNC_SIGNAL_DETECT_n_0 : STD_LOGIC;
  signal SYNC_STATUS_REG : STD_LOGIC;
  signal TRANSMITTER_n_0 : STD_LOGIC;
  signal TRANSMITTER_n_1 : STD_LOGIC;
  signal TRANSMITTER_n_10 : STD_LOGIC;
  signal TRANSMITTER_n_11 : STD_LOGIC;
  signal TRANSMITTER_n_12 : STD_LOGIC;
  signal TRANSMITTER_n_13 : STD_LOGIC;
  signal TRANSMITTER_n_14 : STD_LOGIC;
  signal TRANSMITTER_n_15 : STD_LOGIC;
  signal TRANSMITTER_n_16 : STD_LOGIC;
  signal TRANSMITTER_n_17 : STD_LOGIC;
  signal TRANSMITTER_n_18 : STD_LOGIC;
  signal TRANSMITTER_n_19 : STD_LOGIC;
  signal TRANSMITTER_n_2 : STD_LOGIC;
  signal TRANSMITTER_n_3 : STD_LOGIC;
  signal TRANSMITTER_n_4 : STD_LOGIC;
  signal TRANSMITTER_n_5 : STD_LOGIC;
  signal TRANSMITTER_n_6 : STD_LOGIC;
  signal TRANSMITTER_n_7 : STD_LOGIC;
  signal TRANSMITTER_n_8 : STD_LOGIC;
  signal TRANSMITTER_n_9 : STD_LOGIC;
  signal TXBUFERR_INT : STD_LOGIC;
  signal \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[4]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[5]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[6]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1__2_n_0\ : STD_LOGIC;
  signal XMIT_DATA : STD_LOGIC;
  signal data_out : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\ : label is "SRL16";
  attribute srl_name : string;
  attribute srl_name of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i3/DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR ";
  attribute BOX_TYPE of \DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\ : label is "SRL16";
  attribute srl_name of \DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\ : label is "inst/qsgmii_1218_core/\qsgmii_inst/GPCS_PMA_GEN_i3/DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE ";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[0]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[10]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[10]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[11]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[11]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[12]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[12]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[13]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[13]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[14]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[14]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[1]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[2]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[3]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[4]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[5]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[5]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[6]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[6]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[7]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[7]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[8]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[8]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[9]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[9]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute KEEP of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_PIPE_RXRECCLK_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_PIPE_RXRECCLK_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_PIPE_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_PIPE_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_RXRECCLK_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_RXRECCLK_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.SRESET_PIPE_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.SRESET_PIPE_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.SRESET_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.SRESET_reg\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT[1]_i_1__2\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[0]_i_1__2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[2]_i_1__2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1__2\ : label is "soft_lutpair281";
begin
  MGT_RX_RESET <= \^mgt_rx_reset\;
  Q(0) <= \^q\(0);
  STATUS_VECTOR_0_PRE_reg_0 <= \^status_vector_0_pre_reg_0\;
\DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => '0',
      Q => RXDISPERR_SRL1_out
    );
\DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => D,
      Q => RXNOTINTABLE_SRL0_out
    );
\DELAY_ERROR_TXOUTCLK.RXDISPERR_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXDISPERR_SRL1_out,
      Q => status_vector_ch3(5),
      R => '0'
    );
\DELAY_ERROR_TXOUTCLK.RXNOTINTABLE_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXNOTINTABLE_SRL0_out,
      Q => status_vector_ch3(6),
      R => '0'
    );
DUPLEX_MODE_RSLVD_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => LP_ADV_ABILITY(12),
      Q => DUPLEX_MODE_RSLVD_REG,
      R => '0'
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => RESET_INT,
      O => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_3__1_n_0\,
      O => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_2__1_n_0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_4__1_n_0\,
      I1 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\,
      I5 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_5__1_n_0\,
      O => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_3__1_n_0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\,
      O => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_4__1_n_0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\,
      O => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_5__1_n_0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\,
      S => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_2__1_n_0\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[14]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => TXBUFERR_INT,
      I1 => RESET_INT,
      O => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__1_n_0\,
      O => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2__1_n_0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__1_n_0\,
      I1 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\,
      I5 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__1_n_0\,
      O => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__1_n_0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\,
      O => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__1_n_0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\,
      O => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__1_n_0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\,
      S => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2__1_n_0\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[14]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\,
      R => p_1_out
    );
\HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION\: entity work.qsgmii_1218_AUTO_NEG
     port map (
      ACKNOWLEDGE_MATCH_3 => ACKNOWLEDGE_MATCH_3,
      BASEX_REMOTE_FAULT_RSLVD(0) => BASEX_REMOTE_FAULT_RSLVD(1),
      CONFIG_REG_MATCH_reg_0(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_19\,
      CONFIG_REG_MATCH_reg_0(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_20\,
      CONSISTENCY_MATCH_reg_0(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_21\,
      CONSISTENCY_MATCH_reg_0(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_22\,
      D(2) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_16\,
      D(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_17\,
      D(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_18\,
      EVEN_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_10\,
      EVEN_reg_0 => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\,
      I0 => I0,
      LP_ADV_ABILITY(0) => LP_ADV_ABILITY(12),
      MASK_RUDI_BUFERR => MASK_RUDI_BUFERR,
      MASK_RUDI_BUFERR_TIMER0 => MASK_RUDI_BUFERR_TIMER0,
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(2) => AN_ENABLE_INT,
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(1) => \^q\(0),
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\(0) => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[0]\,
      Q(15 downto 14) => RX_CONFIG_REG(15 downto 14),
      Q(13) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_16\,
      Q(12 downto 10) => RX_CONFIG_REG(12 downto 10),
      Q(9) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_20\,
      Q(8) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_21\,
      Q(7) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_22\,
      Q(6) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_23\,
      Q(5) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_24\,
      Q(4) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_25\,
      Q(3) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_26\,
      Q(2) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_27\,
      Q(1) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_28\,
      Q(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_29\,
      RECEIVED_IDLE => RECEIVED_IDLE,
      RESTART_AN_SET => RESTART_AN_SET,
      RXSYNC_STATUS => RXSYNC_STATUS,
      \RX_CONFIG_REG_reg[13]\(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_31\,
      RX_CONFIG_VALID => RX_CONFIG_VALID,
      RX_CONFIG_VALID_INT_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_32\,
      RX_CONFIG_VALID_INT_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_33\,
      RX_IDLE => RX_IDLE,
      RX_INVALID => RX_INVALID,
      RX_INVALID_reg => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_11\,
      RX_INVALID_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_34\,
      S(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_30\,
      SR(0) => RX_CONFIG_REG_REG0,
      \STATE_reg[1]_0\ => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_8\,
      STATUS_VECTOR_0_PRE_reg => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_13\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[1]\ => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_9\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\(0) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\,
      XMIT_CONFIG_INT_reg_0 => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_10\,
      XMIT_DATA => XMIT_DATA,
      an_adv_config_vector_ch3(0) => an_adv_config_vector_ch3(0),
      an_interrupt_ch3 => an_interrupt_ch3,
      data_out => data_out,
      link_timer_value_ch3(8 downto 0) => link_timer_value_ch3(8 downto 0),
      \out\ => SRESET,
      p_0_in => p_0_in,
      status_vector_ch3(5) => status_vector_ch3(12),
      status_vector_ch3(4 downto 1) => status_vector_ch3(10 downto 7),
      status_vector_ch3(0) => status_vector_ch3(4),
      userclk => userclk
    );
\MGT_RESET.RESET_INT_PIPE_RXRECCLK_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => p_6_out,
      Q => RESET_INT_PIPE_RXRECCLK
    );
\MGT_RESET.RESET_INT_PIPE_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      PRE => \MGT_RESET.SYNC_ASYNC_RESET_n_0\,
      Q => RESET_INT_PIPE
    );
\MGT_RESET.RESET_INT_RXRECCLK_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_INT_PIPE_RXRECCLK,
      PRE => p_6_out,
      Q => RESET_INT_RXRECCLK
    );
\MGT_RESET.RESET_INT_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESET_INT_PIPE,
      PRE => \MGT_RESET.SYNC_ASYNC_RESET_n_0\,
      Q => RESET_INT
    );
\MGT_RESET.SRESET_PIPE_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESET_INT,
      Q => SRESET_PIPE,
      R => '0'
    );
\MGT_RESET.SRESET_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => SRESET_PIPE,
      Q => SRESET,
      S => RESET_INT
    );
\MGT_RESET.SYNC_ASYNC_RESET\: entity work.qsgmii_1218_reset_sync_block
     port map (
      \MGT_RESET.RESET_INT_PIPE_reg\ => \MGT_RESET.SYNC_ASYNC_RESET_n_0\,
      RESET_OUT => RESET_OUT,
      dcm_locked => dcm_locked,
      userclk => userclk
    );
\MGT_RESET.SYNC_ASYNC_RESET_RECCLK\: entity work.qsgmii_1218_reset_sync_block_134
     port map (
      RESET_OUT => RESET_OUT,
      dcm_locked => dcm_locked,
      p_6_out => p_6_out,
      \^reset_out\ => SOFT_RESET_RXRECCLK,
      rxrecclk => rxrecclk
    );
\MGT_RESET.SYNC_SOFT_RESET_RECCLK\: entity work.qsgmii_1218_reset_sync_block_135
     port map (
      reset_out => SOFT_RESET_RXRECCLK,
      rxrecclk => rxrecclk
    );
\NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => configuration_vector_ch3(0),
      Q => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[0]\,
      R => SRESET
    );
\NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => configuration_vector_ch3(1),
      Q => LOOPBACK_INT,
      R => SRESET
    );
\NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => configuration_vector_ch3(2),
      Q => \^q\(0),
      R => SRESET
    );
\NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => configuration_vector_ch3(3),
      Q => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[3]\,
      R => SRESET
    );
\NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => configuration_vector_ch3(4),
      Q => AN_ENABLE_INT,
      R => SRESET
    );
\NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_EN_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => an_restart_config_ch3,
      Q => RESTART_AN_EN_REG,
      R => SRESET
    );
\NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_EN_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => an_restart_config_ch3,
      I1 => RESTART_AN_EN_REG,
      O => \NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_EN_i_1__2_n_0\
    );
\NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_EN_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_EN_i_1__2_n_0\,
      Q => RESTART_AN_EN,
      R => SRESET
    );
\NO_MANAGEMENT.NO_MDIO_HAS_AN.RESTART_AN_SET_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESTART_AN_EN,
      Q => RESTART_AN_SET,
      R => SRESET
    );
\RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK\: entity work.qsgmii_1218_RX
     port map (
      ACKNOWLEDGE_MATCH_3 => ACKNOWLEDGE_MATCH_3,
      BASEX_REMOTE_FAULT_RSLVD(0) => BASEX_REMOTE_FAULT_RSLVD(1),
      CONSISTENCY_MATCH_reg(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_31\,
      D => D,
      EVEN_reg => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\,
      I0 => I0,
      I_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_9\,
      I_reg_1 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_10\,
      K28p5_REG1 => K28p5_REG1,
      MASK_RUDI_BUFERR => MASK_RUDI_BUFERR,
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(1) => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[3]\,
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]\(0) => \^q\(0),
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]\ => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_11\,
      Q(7) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\,
      Q(6) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[6]\,
      Q(5) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[5]\,
      Q(4) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[4]\,
      Q(3) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\,
      Q(2) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\,
      Q(1) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\,
      Q(0) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\,
      RECEIVED_IDLE => RECEIVED_IDLE,
      RECEIVED_IDLE_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_32\,
      RXEVEN0_out => RXEVEN0_out,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_CONFIG_REG_NULL_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_33\,
      RX_CONFIG_REG_NULL_reg_0 => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_8\,
      \RX_CONFIG_REG_REG_reg[13]\(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_19\,
      \RX_CONFIG_REG_REG_reg[13]\(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_20\,
      \RX_CONFIG_SNAPSHOT_reg[13]\(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_21\,
      \RX_CONFIG_SNAPSHOT_reg[13]\(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_22\,
      RX_CONFIG_VALID => RX_CONFIG_VALID,
      RX_IDLE => RX_IDLE,
      RX_INVALID => RX_INVALID,
      RX_RUDI_INVALID_REG_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_34\,
      S(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_30\,
      S2 => S2,
      SGMII_PHY_STATUS_reg(15 downto 14) => RX_CONFIG_REG(15 downto 14),
      SGMII_PHY_STATUS_reg(13) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_16\,
      SGMII_PHY_STATUS_reg(12 downto 10) => RX_CONFIG_REG(12 downto 10),
      SGMII_PHY_STATUS_reg(9) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_20\,
      SGMII_PHY_STATUS_reg(8) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_21\,
      SGMII_PHY_STATUS_reg(7) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_22\,
      SGMII_PHY_STATUS_reg(6) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_23\,
      SGMII_PHY_STATUS_reg(5) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_24\,
      SGMII_PHY_STATUS_reg(4) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_25\,
      SGMII_PHY_STATUS_reg(3) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_26\,
      SGMII_PHY_STATUS_reg(2) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_27\,
      SGMII_PHY_STATUS_reg(1) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_28\,
      SGMII_PHY_STATUS_reg(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_29\,
      SR(0) => RX_CONFIG_REG_REG0,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\,
      \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\ => \^mgt_rx_reset\,
      \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\ => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_3\,
      XMIT_DATA => XMIT_DATA,
      XMIT_DATA_INT_reg => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_13\,
      gmii_rx_dv_ch3 => gmii_rx_dv_ch3,
      gmii_rx_er_ch3 => gmii_rx_er_ch3,
      gmii_rxd_ch3(7 downto 0) => gmii_rxd_ch3(7 downto 0),
      \out\ => SRESET,
      p_0_in => p_0_in,
      status_vector_ch3(1 downto 0) => status_vector_ch3(3 downto 2),
      userclk => userclk
    );
\RX_GMII_AT_TXOUTCLK.SYNCHRONISATION\: entity work.qsgmii_1218_SYNCHRONISE
     port map (
      D => D,
      ENABLEALIGN_CH3 => ENABLEALIGN_CH3,
      EXTEND_reg => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\,
      K28p5_REG1 => K28p5_REG1,
      Q(0) => LOOPBACK_INT,
      RXEVEN0_out => RXEVEN0_out,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_INVALID_reg => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_3\,
      S2 => S2,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\ => \^mgt_rx_reset\,
      data_sync_reg6 => SYNC_SIGNAL_DETECT_n_0,
      p_0_in => p_0_in,
      userclk => userclk
    );
STATUS_VECTOR_0_PRE_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset_done,
      O => \^status_vector_0_pre_reg_0\
    );
STATUS_VECTOR_0_PRE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_13\,
      Q => STATUS_VECTOR_0_PRE,
      R => \^status_vector_0_pre_reg_0\
    );
\STATUS_VECTOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATUS_VECTOR_0_PRE,
      Q => status_vector_ch3(0),
      R => '0'
    );
\STATUS_VECTOR_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => DUPLEX_MODE_RSLVD_REG,
      Q => status_vector_ch3(11),
      R => '0'
    );
\STATUS_VECTOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SYNC_STATUS_REG,
      Q => status_vector_ch3(1),
      R => '0'
    );
SYNC_SIGNAL_DETECT: entity work.qsgmii_1218_sync_block
     port map (
      MASK_RUDI_BUFERR_TIMER0 => MASK_RUDI_BUFERR_TIMER0,
      Q(0) => \^q\(0),
      SIGNAL_DETECT_REG_reg => SYNC_SIGNAL_DETECT_n_0,
      data_out => data_out,
      p_0_in => p_0_in,
      signal_detect => signal_detect,
      userclk => userclk
    );
SYNC_STATUS_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXSYNC_STATUS,
      Q => SYNC_STATUS_REG,
      R => '0'
    );
TRANSMITTER: entity work.qsgmii_1218_TX
     port map (
      D(7) => TRANSMITTER_n_3,
      D(6) => TRANSMITTER_n_4,
      D(5) => TRANSMITTER_n_5,
      D(4) => TRANSMITTER_n_6,
      D(3) => TRANSMITTER_n_7,
      D(2) => TRANSMITTER_n_8,
      D(1) => TRANSMITTER_n_9,
      D(0) => TRANSMITTER_n_10,
      Q(1) => \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg_n_0_[3]\,
      Q(0) => LOOPBACK_INT,
      RXCHARISCOMMA_USR => RXCHARISCOMMA_USR,
      RXCHARISK_USR => RXCHARISK_USR,
      RXDATA_USR(7 downto 0) => RXDATA_USR(7 downto 0),
      \TX_CONFIG_REG_INT_reg[14]\(2) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_16\,
      \TX_CONFIG_REG_INT_reg[14]\(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_17\,
      \TX_CONFIG_REG_INT_reg[14]\(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_18\,
      \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\ => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\ => TRANSMITTER_n_2,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\ => TRANSMITTER_n_1,
      \USE_ROCKET_IO.TXCHARISK_reg\ => TRANSMITTER_n_0,
      \USE_ROCKET_IO.TXDATA_reg[2]\ => TRANSMITTER_n_15,
      \USE_ROCKET_IO.TXDATA_reg[2]_0\ => TRANSMITTER_n_16,
      \USE_ROCKET_IO.TXDATA_reg[3]\ => TRANSMITTER_n_17,
      \USE_ROCKET_IO.TXDATA_reg[5]\ => TRANSMITTER_n_18,
      \USE_ROCKET_IO.TXDATA_reg[6]\(3) => TRANSMITTER_n_11,
      \USE_ROCKET_IO.TXDATA_reg[6]\(2) => TRANSMITTER_n_12,
      \USE_ROCKET_IO.TXDATA_reg[6]\(1) => TRANSMITTER_n_13,
      \USE_ROCKET_IO.TXDATA_reg[6]\(0) => TRANSMITTER_n_14,
      \USE_ROCKET_IO.TXDATA_reg[7]\ => TRANSMITTER_n_19,
      XMIT_CONFIG_INT_reg_0 => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_10\,
      XMIT_DATA => XMIT_DATA,
      gmii_tx_en_ch3 => gmii_tx_en_ch3,
      gmii_tx_er_ch3 => gmii_tx_er_ch3,
      gmii_txd_ch3(7 downto 0) => gmii_txd_ch3(7 downto 0),
      userclk => userclk
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__1_n_0\,
      O => MGT_TX_RESET_INT
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MGT_TX_RESET_INT,
      Q => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\,
      S => p_1_out
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => RXBUFSTATUS_CH3(0),
      I1 => \^mgt_rx_reset\,
      I2 => LOOPBACK_INT,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT[1]_i_1__2_n_0\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT[1]_i_1__2_n_0\,
      Q => p_0_in,
      R => '0'
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_2,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_1,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => RXCLKCORCNT_CH3(0),
      I1 => \^mgt_rx_reset\,
      I2 => LOOPBACK_INT,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[0]_i_1__2_n_0\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => RXCLKCORCNT_CH3(1),
      I1 => \^mgt_rx_reset\,
      I2 => LOOPBACK_INT,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[2]_i_1__2_n_0\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[0]_i_1__2_n_0\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\,
      R => '0'
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT[2]_i_1__2_n_0\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\,
      R => '0'
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_10,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_9,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_8,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_7,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_6,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[4]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_5,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[5]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_4,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[6]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_3,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => LOOPBACK_INT,
      I1 => \^mgt_rx_reset\,
      I2 => RXNOTINTABLE_USR,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1__2_n_0\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1__2_n_0\,
      Q => D,
      R => '0'
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[14]_i_3__1_n_0\,
      O => MGT_RX_RESET_INT
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MGT_RX_RESET_INT,
      Q => \^mgt_rx_reset\,
      S => p_0_out
    );
\USE_ROCKET_IO.TXBUFERR_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => txbuferr,
      Q => TXBUFERR_INT,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\
    );
\USE_ROCKET_IO.TXCHARISK_reg\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_0,
      Q => TXCHARISK,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\
    );
\USE_ROCKET_IO.TXDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_14,
      Q => TXDATA_CH3(0),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_13,
      Q => TXDATA_CH3(1),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_16,
      Q => TXDATA_CH3(2),
      S => TRANSMITTER_n_15
    );
\USE_ROCKET_IO.TXDATA_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_17,
      Q => TXDATA_CH3(3),
      S => TRANSMITTER_n_15
    );
\USE_ROCKET_IO.TXDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_12,
      Q => TXDATA_CH3(4),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_18,
      Q => TXDATA_CH3(5),
      S => TRANSMITTER_n_15
    );
\USE_ROCKET_IO.TXDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_11,
      Q => TXDATA_CH3(6),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => TRANSMITTER_n_19,
      Q => TXDATA_CH3(7),
      S => TRANSMITTER_n_15
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE_1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE_2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_QSGMII_RX_ELASTIC_BUFFER is
  port (
    RXCLKCORCNT_CH0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RXCHARISCOMMA_USR : out STD_LOGIC;
    RXCHARISK_USR : out STD_LOGIC;
    RXNOTINTABLE_USR : out STD_LOGIC;
    RXBUFERR : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    RESET_IN : in STD_LOGIC;
    RESET_OUT : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_QSGMII_RX_ELASTIC_BUFFER : entity is "QSGMII_RX_ELASTIC_BUFFER";
end qsgmii_1218_QSGMII_RX_ELASTIC_BUFFER;

architecture STRUCTURE of qsgmii_1218_QSGMII_RX_ELASTIC_BUFFER is
  signal BIN_TO_GRAY : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal D5P6_WR_REG : STD_LOGIC;
  signal D5P6_WR_REG_i_2_n_0 : STD_LOGIC;
  signal DATA_IN : STD_LOGIC;
  signal DATA_OUT : STD_LOGIC;
  signal EVEN : STD_LOGIC;
  signal EVEN_i_1_n_0 : STD_LOGIC;
  signal \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_FIFO[12].RD_DATA_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_FIFO[13].RD_DATA_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_FIFO[25].RD_DATA_reg_n_0_[25]\ : STD_LOGIC;
  signal \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\ : STD_LOGIC;
  signal \GEN_FIFO[28].RD_DATA_reg\ : STD_LOGIC;
  signal \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_FIFO[9].RD_DATA_reg_n_0_[9]\ : STD_LOGIC;
  signal GRAY_TO_BIN : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal I1_DETECTED_WR : STD_LOGIC;
  signal I1_DETECTED_WR_REG : STD_LOGIC;
  signal I1_DETECTED_WR_REG_i_2_n_0 : STD_LOGIC;
  signal INSERT_IDLE : STD_LOGIC;
  signal \INSERT_IDLE_i_1__3_n_0\ : STD_LOGIC;
  signal K28P5_WR_REG : STD_LOGIC;
  signal K28P5_WR_REG_i_2_n_0 : STD_LOGIC;
  signal RD_ADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_ADDR_GRAY : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \RD_ADDR_GRAY[0]_i_1_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[1]_i_1_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[2]_i_1_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[3]_i_1_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[4]_i_1_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[5]_i_1_n_0\ : STD_LOGIC;
  signal RD_ADDR_PLUS1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \RD_ADDR_PLUS2[6]_i_2_n_0\ : STD_LOGIC;
  signal \RD_ADDR_PLUS2_reg_n_0_[0]\ : STD_LOGIC;
  signal \RD_ADDR_PLUS2_reg_n_0_[2]\ : STD_LOGIC;
  signal \RD_ADDR_PLUS2_reg_n_0_[6]\ : STD_LOGIC;
  signal RD_DATA_RAM_0 : STD_LOGIC;
  signal RD_DATA_RAM_1 : STD_LOGIC;
  signal RD_DATA_RAM_11 : STD_LOGIC;
  signal RD_DATA_RAM_12 : STD_LOGIC;
  signal RD_DATA_RAM_13 : STD_LOGIC;
  signal RD_DATA_RAM_16 : STD_LOGIC;
  signal RD_DATA_RAM_17 : STD_LOGIC;
  signal RD_DATA_RAM_18 : STD_LOGIC;
  signal RD_DATA_RAM_19 : STD_LOGIC;
  signal RD_DATA_RAM_2 : STD_LOGIC;
  signal RD_DATA_RAM_20 : STD_LOGIC;
  signal RD_DATA_RAM_21 : STD_LOGIC;
  signal RD_DATA_RAM_22 : STD_LOGIC;
  signal RD_DATA_RAM_23 : STD_LOGIC;
  signal RD_DATA_RAM_25 : STD_LOGIC;
  signal RD_DATA_RAM_27 : STD_LOGIC;
  signal RD_DATA_RAM_28 : STD_LOGIC;
  signal RD_DATA_RAM_3 : STD_LOGIC;
  signal RD_DATA_RAM_4 : STD_LOGIC;
  signal RD_DATA_RAM_5 : STD_LOGIC;
  signal RD_DATA_RAM_6 : STD_LOGIC;
  signal RD_DATA_RAM_7 : STD_LOGIC;
  signal RD_DATA_RAM_9 : STD_LOGIC;
  signal RD_DATA_REG : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal RD_ENABLE : STD_LOGIC;
  signal RD_ENABLE0 : STD_LOGIC;
  signal RD_ENABLE24_out : STD_LOGIC;
  signal RD_ENABLE_i_10_n_0 : STD_LOGIC;
  signal RD_ENABLE_i_11_n_0 : STD_LOGIC;
  signal RD_ENABLE_i_1_n_0 : STD_LOGIC;
  signal RD_ENABLE_i_3_n_0 : STD_LOGIC;
  signal RD_ENABLE_i_4_n_0 : STD_LOGIC;
  signal RD_ENABLE_i_5_n_0 : STD_LOGIC;
  signal RD_ENABLE_i_7_n_0 : STD_LOGIC;
  signal RD_ENABLE_i_8_n_0 : STD_LOGIC;
  signal RD_ENABLE_i_9_n_0 : STD_LOGIC;
  signal RD_OCCUPANCY : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_OCCUPANCY01_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY_n_1\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_1\ : STD_LOGIC;
  signal REMOVE_IDLE : STD_LOGIC;
  signal REMOVE_IDLE_i_1_n_0 : STD_LOGIC;
  signal REMOVE_IDLE_i_2_n_0 : STD_LOGIC;
  signal \^rxbuferr\ : STD_LOGIC;
  signal RXBUFERR_i_1_n_0 : STD_LOGIC;
  signal RXBUFERR_i_2_n_0 : STD_LOGIC;
  signal RXBUFERR_i_3_n_0 : STD_LOGIC;
  signal RXCHARISCOMMA_USR_i_1_n_0 : STD_LOGIC;
  signal RXCHARISK_USR_i_1_n_0 : STD_LOGIC;
  signal \RXCLKCORCNT[0]_i_1_n_0\ : STD_LOGIC;
  signal \RXCLKCORCNT[2]_i_1_n_0\ : STD_LOGIC;
  signal \^rxclkcorcnt_ch0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \RXDATA_USR[0]_i_1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[1]_i_1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[2]_i_1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[3]_i_1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[4]_i_1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[5]_i_1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[6]_i_1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[7]_i_1_n_0\ : STD_LOGIC;
  signal RXNOTINTABLE_USR_i_1_n_0 : STD_LOGIC;
  signal WE : STD_LOGIC;
  signal WR_ADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \WR_ADDR_GRAY_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[1]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[2]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[3]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[4]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[5]\ : STD_LOGIC;
  signal WR_ADDR_PLUS1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \WR_ADDR_PLUS2[6]_i_2_n_0\ : STD_LOGIC;
  signal \WR_ADDR_PLUS2_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_ADDR_PLUS2_reg_n_0_[6]\ : STD_LOGIC;
  signal WR_DATA_REG1 : STD_LOGIC_VECTOR ( 12 downto 9 );
  signal \WR_DATA_REG1_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[1]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[2]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[3]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[4]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[5]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[6]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[7]\ : STD_LOGIC;
  signal WR_DATA_REG2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \WR_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[11]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[12]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[13]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[16]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[17]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[18]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[19]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[20]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[21]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[22]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[23]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[25]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[27]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[28]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[9]\ : STD_LOGIC;
  signal WR_ENABLE_i_1_n_0 : STD_LOGIC;
  signal WR_ENABLE_i_2_n_0 : STD_LOGIC;
  signal WR_OCCUPANCY : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal WR_OCCUPANCY00_out : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal WR_TOGGLE : STD_LOGIC;
  signal WR_TOGGLE_i_1_n_0 : STD_LOGIC;
  signal \^insert_idle_reg\ : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in18_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in21_in : STD_LOGIC;
  signal p_2_in7_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in24_in : STD_LOGIC;
  signal p_3_in9_in : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_in11_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_5_in13_in : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_GEN_FIFO[0].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[11].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[12].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[13].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[16].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[17].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[18].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[19].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[1].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[20].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[21].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[22].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[23].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[25].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[27].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[28].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[2].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[3].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[4].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[5].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[6].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[7].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[9].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \GEN_FIFO[0].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[11].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[12].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[13].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[16].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[17].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[18].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[19].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[1].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[20].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[21].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[22].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[23].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[25].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[27].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[28].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[2].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[3].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[4].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[5].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[6].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[7].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[9].DIST_RAM\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of I1_DETECTED_WR_REG_i_2 : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \INSERT_IDLE_i_1__3\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of K28P5_WR_REG_i_1 : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[0]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[1]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[2]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[3]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[4]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[0]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[2]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[3]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[4]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[6]_i_2\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of RD_ENABLE_i_1 : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of RXBUFERR_i_2 : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of RXBUFERR_i_3 : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of RXCHARISCOMMA_USR_i_1 : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of RXCHARISK_USR_i_1 : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \RXDATA_USR[0]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \RXDATA_USR[2]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \RXDATA_USR[3]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \RXDATA_USR[4]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \RXDATA_USR[5]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \RXDATA_USR[6]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \RXDATA_USR[7]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of RXNOTINTABLE_USR_i_1 : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[0]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[1]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[2]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[3]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[2]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[3]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[4]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[6]_i_2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of WR_ENABLE_i_2 : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of WR_TOGGLE_i_1 : label is "soft_lutpair283";
begin
  RXBUFERR <= \^rxbuferr\;
  RXCLKCORCNT_CH0(1 downto 0) <= \^rxclkcorcnt_ch0\(1 downto 0);
D5P6_WR_REG_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000004"
    )
        port map (
      I0 => D5P6_WR_REG_i_2_n_0,
      I1 => \WR_DATA_REG1_reg_n_0_[4]\,
      I2 => \WR_DATA_REG1_reg_n_0_[2]\,
      I3 => \WR_DATA_REG1_reg_n_0_[0]\,
      I4 => \WR_DATA_REG1_reg_n_0_[7]\,
      O => p_8_in
    );
D5P6_WR_REG_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \WR_DATA_REG1_reg_n_0_[6]\,
      I1 => \WR_DATA_REG1_reg_n_0_[1]\,
      I2 => \WR_DATA_REG1_reg_n_0_[5]\,
      I3 => p_0_in6_in,
      I4 => \WR_DATA_REG1_reg_n_0_[3]\,
      O => D5P6_WR_REG_i_2_n_0
    );
D5P6_WR_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => p_8_in,
      Q => D5P6_WR_REG,
      R => RESET_OUT
    );
EVEN_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => EVEN,
      O => EVEN_i_1_n_0
    );
EVEN_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => EVEN_i_1_n_0,
      Q => EVEN,
      S => RESET_IN
    );
\GEN_FIFO[0].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[0]\,
      DPO => RD_DATA_RAM_0,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[0].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[0].RD_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_0,
      Q => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      R => RESET_IN
    );
\GEN_FIFO[11].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[11]\,
      DPO => RD_DATA_RAM_11,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[11].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[11].RD_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_11,
      Q => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      R => RESET_IN
    );
\GEN_FIFO[12].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[12]\,
      DPO => RD_DATA_RAM_12,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[12].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[12].RD_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_12,
      Q => \GEN_FIFO[12].RD_DATA_reg_n_0_[12]\,
      R => RESET_IN
    );
\GEN_FIFO[13].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[13]\,
      DPO => RD_DATA_RAM_13,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[13].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[13].RD_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_13,
      Q => \GEN_FIFO[13].RD_DATA_reg_n_0_[13]\,
      R => RESET_IN
    );
\GEN_FIFO[16].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[16]\,
      DPO => RD_DATA_RAM_16,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[16].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[16].RD_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_16,
      Q => p_2_in(0),
      R => RESET_IN
    );
\GEN_FIFO[17].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[17]\,
      DPO => RD_DATA_RAM_17,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[17].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[17].RD_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_17,
      Q => p_2_in(1),
      R => RESET_IN
    );
\GEN_FIFO[18].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[18]\,
      DPO => RD_DATA_RAM_18,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[18].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[18].RD_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_18,
      Q => p_2_in(2),
      R => RESET_IN
    );
\GEN_FIFO[19].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[19]\,
      DPO => RD_DATA_RAM_19,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[19].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[19].RD_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_19,
      Q => p_2_in(3),
      R => RESET_IN
    );
\GEN_FIFO[1].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[1]\,
      DPO => RD_DATA_RAM_1,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[1].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[1].RD_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_1,
      Q => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      R => RESET_IN
    );
\GEN_FIFO[20].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[20]\,
      DPO => RD_DATA_RAM_20,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[20].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[20].RD_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_20,
      Q => p_2_in(4),
      R => RESET_IN
    );
\GEN_FIFO[21].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[21]\,
      DPO => RD_DATA_RAM_21,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[21].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[21].RD_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_21,
      Q => p_2_in(5),
      R => RESET_IN
    );
\GEN_FIFO[22].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[22]\,
      DPO => RD_DATA_RAM_22,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[22].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[22].RD_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_22,
      Q => p_2_in(6),
      R => RESET_IN
    );
\GEN_FIFO[23].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[23]\,
      DPO => RD_DATA_RAM_23,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[23].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[23].RD_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_23,
      Q => p_2_in(7),
      R => RESET_IN
    );
\GEN_FIFO[25].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[25]\,
      DPO => RD_DATA_RAM_25,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[25].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[25].RD_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_25,
      Q => \GEN_FIFO[25].RD_DATA_reg_n_0_[25]\,
      R => RESET_IN
    );
\GEN_FIFO[27].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[27]\,
      DPO => RD_DATA_RAM_27,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[27].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[27].RD_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_27,
      Q => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      R => RESET_IN
    );
\GEN_FIFO[28].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[28]\,
      DPO => RD_DATA_RAM_28,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[28].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[28].RD_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_28,
      Q => \GEN_FIFO[28].RD_DATA_reg\,
      R => RESET_IN
    );
\GEN_FIFO[2].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[2]\,
      DPO => RD_DATA_RAM_2,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[2].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[2].RD_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_2,
      Q => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      R => RESET_IN
    );
\GEN_FIFO[3].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[3]\,
      DPO => RD_DATA_RAM_3,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[3].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[3].RD_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_3,
      Q => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      R => RESET_IN
    );
\GEN_FIFO[4].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[4]\,
      DPO => RD_DATA_RAM_4,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[4].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[4].RD_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_4,
      Q => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      R => RESET_IN
    );
\GEN_FIFO[5].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[5]\,
      DPO => RD_DATA_RAM_5,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[5].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[5].RD_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_5,
      Q => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      R => RESET_IN
    );
\GEN_FIFO[6].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[6]\,
      DPO => RD_DATA_RAM_6,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[6].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[6].RD_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_6,
      Q => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      R => RESET_IN
    );
\GEN_FIFO[7].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[7]\,
      DPO => RD_DATA_RAM_7,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[7].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[7].RD_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_7,
      Q => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      R => RESET_IN
    );
\GEN_FIFO[9].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[9]\,
      DPO => RD_DATA_RAM_9,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[9].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[9].RD_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_9,
      Q => \GEN_FIFO[9].RD_DATA_reg_n_0_[9]\,
      R => RESET_IN
    );
I1_DETECTED_WR_REG_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_8_in,
      I1 => K28P5_WR_REG,
      I2 => I1_DETECTED_WR_REG_i_2_n_0,
      I3 => D5P6_WR_REG,
      O => I1_DETECTED_WR
    );
I1_DETECTED_WR_REG_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \WR_DATA_REG1_reg_n_0_[3]\,
      I1 => \WR_DATA_REG1_reg_n_0_[0]\,
      I2 => \WR_DATA_REG1_reg_n_0_[1]\,
      I3 => K28P5_WR_REG_i_2_n_0,
      O => I1_DETECTED_WR_REG_i_2_n_0
    );
I1_DETECTED_WR_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => I1_DETECTED_WR,
      Q => I1_DETECTED_WR_REG,
      R => RESET_OUT
    );
\INSERT_IDLE_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => RESET_IN,
      I1 => EVEN,
      I2 => RD_ENABLE0,
      O => \INSERT_IDLE_i_1__3_n_0\
    );
INSERT_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \INSERT_IDLE_i_1__3_n_0\,
      Q => INSERT_IDLE,
      R => '0'
    );
K28P5_WR_REG_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => K28P5_WR_REG_i_2_n_0,
      I1 => \WR_DATA_REG1_reg_n_0_[1]\,
      I2 => \WR_DATA_REG1_reg_n_0_[0]\,
      I3 => \WR_DATA_REG1_reg_n_0_[3]\,
      O => p_9_in
    );
K28P5_WR_REG_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \WR_DATA_REG1_reg_n_0_[2]\,
      I1 => \WR_DATA_REG1_reg_n_0_[6]\,
      I2 => \WR_DATA_REG1_reg_n_0_[7]\,
      I3 => \WR_DATA_REG1_reg_n_0_[4]\,
      I4 => \WR_DATA_REG1_reg_n_0_[5]\,
      I5 => p_0_in6_in,
      O => K28P5_WR_REG_i_2_n_0
    );
K28P5_WR_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => p_9_in,
      Q => K28P5_WR_REG,
      R => RESET_OUT
    );
\RD_ADDR_GRAY[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in,
      O => \RD_ADDR_GRAY[0]_i_1_n_0\
    );
\RD_ADDR_GRAY[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      O => \RD_ADDR_GRAY[1]_i_1_n_0\
    );
\RD_ADDR_GRAY[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I1 => p_3_in,
      O => \RD_ADDR_GRAY[2]_i_1_n_0\
    );
\RD_ADDR_GRAY[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in,
      I1 => p_4_in,
      O => \RD_ADDR_GRAY[3]_i_1_n_0\
    );
\RD_ADDR_GRAY[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in,
      I1 => p_5_in,
      O => \RD_ADDR_GRAY[4]_i_1_n_0\
    );
\RD_ADDR_GRAY[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      O => \RD_ADDR_GRAY[5]_i_1_n_0\
    );
\RD_ADDR_GRAY_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[0]_i_1_n_0\,
      Q => RD_ADDR_GRAY(0),
      R => RESET_IN
    );
\RD_ADDR_GRAY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[1]_i_1_n_0\,
      Q => RD_ADDR_GRAY(1),
      R => RESET_IN
    );
\RD_ADDR_GRAY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[2]_i_1_n_0\,
      Q => RD_ADDR_GRAY(2),
      R => RESET_IN
    );
\RD_ADDR_GRAY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[3]_i_1_n_0\,
      Q => RD_ADDR_GRAY(3),
      R => RESET_IN
    );
\RD_ADDR_GRAY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[4]_i_1_n_0\,
      Q => RD_ADDR_GRAY(4),
      R => RESET_IN
    );
\RD_ADDR_GRAY_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[5]_i_1_n_0\,
      Q => RD_ADDR_GRAY(5),
      R => RESET_IN
    );
\RD_ADDR_GRAY_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      Q => RD_ADDR_GRAY(6),
      R => RESET_IN
    );
\RD_ADDR_PLUS1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      Q => RD_ADDR_PLUS1(0),
      S => RESET_IN
    );
\RD_ADDR_PLUS1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_1_in,
      Q => RD_ADDR_PLUS1(1),
      R => RESET_IN
    );
\RD_ADDR_PLUS1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      Q => RD_ADDR_PLUS1(2),
      R => RESET_IN
    );
\RD_ADDR_PLUS1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_3_in,
      Q => RD_ADDR_PLUS1(3),
      R => RESET_IN
    );
\RD_ADDR_PLUS1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_4_in,
      Q => RD_ADDR_PLUS1(4),
      R => RESET_IN
    );
\RD_ADDR_PLUS1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_5_in,
      Q => RD_ADDR_PLUS1(5),
      R => RESET_IN
    );
\RD_ADDR_PLUS1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      Q => RD_ADDR_PLUS1(6),
      R => RESET_IN
    );
\RD_ADDR_PLUS2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      O => plusOp(0)
    );
\RD_ADDR_PLUS2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      O => plusOp(2)
    );
\RD_ADDR_PLUS2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I3 => p_3_in,
      O => plusOp(3)
    );
\RD_ADDR_PLUS2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I2 => p_1_in,
      I3 => p_3_in,
      I4 => p_4_in,
      O => plusOp(4)
    );
\RD_ADDR_PLUS2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_3_in,
      I1 => p_1_in,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I3 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I4 => p_4_in,
      I5 => p_5_in,
      O => plusOp(5)
    );
\RD_ADDR_PLUS2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \RD_ADDR_PLUS2[6]_i_2_n_0\,
      I1 => p_5_in,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      O => plusOp(6)
    );
\RD_ADDR_PLUS2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_4_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I3 => p_1_in,
      I4 => p_3_in,
      O => \RD_ADDR_PLUS2[6]_i_2_n_0\
    );
\RD_ADDR_PLUS2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(0),
      Q => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      R => RESET_IN
    );
\RD_ADDR_PLUS2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_GRAY[0]_i_1_n_0\,
      Q => p_1_in,
      S => RESET_IN
    );
\RD_ADDR_PLUS2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(2),
      Q => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      R => RESET_IN
    );
\RD_ADDR_PLUS2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(3),
      Q => p_3_in,
      R => RESET_IN
    );
\RD_ADDR_PLUS2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(4),
      Q => p_4_in,
      R => RESET_IN
    );
\RD_ADDR_PLUS2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(5),
      Q => p_5_in,
      R => RESET_IN
    );
\RD_ADDR_PLUS2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(6),
      Q => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      R => RESET_IN
    );
\RD_ADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(0),
      Q => RD_ADDR(0),
      R => RESET_IN
    );
\RD_ADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(1),
      Q => RD_ADDR(1),
      R => RESET_IN
    );
\RD_ADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(2),
      Q => RD_ADDR(2),
      R => RESET_IN
    );
\RD_ADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(3),
      Q => RD_ADDR(3),
      R => RESET_IN
    );
\RD_ADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(4),
      Q => RD_ADDR(4),
      R => RESET_IN
    );
\RD_ADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(5),
      Q => RD_ADDR(5),
      R => RESET_IN
    );
\RD_ADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(6),
      Q => RD_ADDR(6),
      R => RESET_IN
    );
\RD_DATA_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      Q => RD_DATA_REG(0),
      R => RESET_IN
    );
\RD_DATA_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      Q => RD_DATA_REG(11),
      R => RESET_IN
    );
\RD_DATA_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[12].RD_DATA_reg_n_0_[12]\,
      Q => RD_DATA_REG(12),
      R => RESET_IN
    );
\RD_DATA_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[13].RD_DATA_reg_n_0_[13]\,
      Q => RD_DATA_REG(13),
      R => RESET_IN
    );
\RD_DATA_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(0),
      Q => RD_DATA_REG(16),
      R => RESET_IN
    );
\RD_DATA_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(1),
      Q => RD_DATA_REG(17),
      R => RESET_IN
    );
\RD_DATA_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(2),
      Q => RD_DATA_REG(18),
      R => RESET_IN
    );
\RD_DATA_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(3),
      Q => RD_DATA_REG(19),
      R => RESET_IN
    );
\RD_DATA_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      Q => RD_DATA_REG(1),
      R => RESET_IN
    );
\RD_DATA_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(4),
      Q => RD_DATA_REG(20),
      R => RESET_IN
    );
\RD_DATA_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(5),
      Q => RD_DATA_REG(21),
      R => RESET_IN
    );
\RD_DATA_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(6),
      Q => RD_DATA_REG(22),
      R => RESET_IN
    );
\RD_DATA_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(7),
      Q => RD_DATA_REG(23),
      R => RESET_IN
    );
\RD_DATA_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[25].RD_DATA_reg_n_0_[25]\,
      Q => RD_DATA_REG(25),
      R => RESET_IN
    );
\RD_DATA_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      Q => RD_DATA_REG(27),
      R => RESET_IN
    );
\RD_DATA_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[28].RD_DATA_reg\,
      Q => RD_DATA_REG(28),
      R => RESET_IN
    );
\RD_DATA_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      Q => RD_DATA_REG(2),
      R => RESET_IN
    );
\RD_DATA_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      Q => RD_DATA_REG(3),
      R => RESET_IN
    );
\RD_DATA_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      Q => RD_DATA_REG(4),
      R => RESET_IN
    );
\RD_DATA_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      Q => RD_DATA_REG(5),
      R => RESET_IN
    );
\RD_DATA_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      Q => RD_DATA_REG(6),
      R => RESET_IN
    );
\RD_DATA_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      Q => RD_DATA_REG(7),
      R => RESET_IN
    );
\RD_DATA_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[9].RD_DATA_reg_n_0_[9]\,
      Q => RD_DATA_REG(9),
      R => RESET_IN
    );
RD_ENABLE_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => RESET_IN,
      I1 => EVEN,
      I2 => RD_ENABLE0,
      O => RD_ENABLE_i_1_n_0
    );
RD_ENABLE_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => p_2_in(1),
      I1 => p_2_in(2),
      I2 => p_2_in(0),
      O => RD_ENABLE_i_10_n_0
    );
RD_ENABLE_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => p_2_in(3),
      I1 => p_2_in(4),
      I2 => p_2_in(5),
      I3 => p_2_in(6),
      I4 => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      I5 => p_2_in(7),
      O => RD_ENABLE_i_11_n_0
    );
RD_ENABLE_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0000"
    )
        port map (
      I0 => RD_ENABLE_i_3_n_0,
      I1 => RD_ENABLE_i_4_n_0,
      I2 => RD_ENABLE_i_5_n_0,
      I3 => RD_OCCUPANCY(6),
      I4 => RD_ENABLE24_out,
      O => RD_ENABLE0
    );
RD_ENABLE_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800200"
    )
        port map (
      I0 => RD_ENABLE_i_7_n_0,
      I1 => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      I2 => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      I3 => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      I4 => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      O => RD_ENABLE_i_3_n_0
    );
RD_ENABLE_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800200"
    )
        port map (
      I0 => RD_ENABLE_i_8_n_0,
      I1 => p_2_in(2),
      I2 => p_2_in(0),
      I3 => p_2_in(4),
      I4 => p_2_in(7),
      O => RD_ENABLE_i_4_n_0
    );
RD_ENABLE_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => RD_OCCUPANCY(4),
      I1 => RD_OCCUPANCY(5),
      I2 => RD_OCCUPANCY(2),
      I3 => RD_OCCUPANCY(3),
      I4 => RD_OCCUPANCY(1),
      I5 => RD_OCCUPANCY(0),
      O => RD_ENABLE_i_5_n_0
    );
RD_ENABLE_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF040004000400"
    )
        port map (
      I0 => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      I1 => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      I2 => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      I3 => RD_ENABLE_i_9_n_0,
      I4 => RD_ENABLE_i_10_n_0,
      I5 => RD_ENABLE_i_11_n_0,
      O => RD_ENABLE24_out
    );
RD_ENABLE_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      I1 => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      I2 => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      I3 => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      I4 => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      O => RD_ENABLE_i_7_n_0
    );
RD_ENABLE_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => p_2_in(1),
      I1 => p_2_in(3),
      I2 => p_2_in(5),
      I3 => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      I4 => p_2_in(6),
      O => RD_ENABLE_i_8_n_0
    );
RD_ENABLE_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      I1 => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      I2 => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      I3 => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      I4 => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      I5 => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      O => RD_ENABLE_i_9_n_0
    );
RD_ENABLE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_ENABLE_i_1_n_0,
      Q => RD_ENABLE,
      R => '0'
    );
\RD_OCCUPANCY_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(0),
      Q => RD_OCCUPANCY(0),
      R => RESET_IN
    );
\RD_OCCUPANCY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(1),
      Q => RD_OCCUPANCY(1),
      R => RESET_IN
    );
\RD_OCCUPANCY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(2),
      Q => RD_OCCUPANCY(2),
      R => RESET_IN
    );
\RD_OCCUPANCY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(3),
      Q => RD_OCCUPANCY(3),
      R => RESET_IN
    );
\RD_OCCUPANCY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(4),
      Q => RD_OCCUPANCY(4),
      R => RESET_IN
    );
\RD_OCCUPANCY_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(5),
      Q => RD_OCCUPANCY(5),
      R => RESET_IN
    );
\RD_OCCUPANCY_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(6),
      Q => RD_OCCUPANCY(6),
      S => RESET_IN
    );
\RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_120
     port map (
      Q(0) => RD_ADDR_GRAY(0),
      data_out => \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY_n_0\,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_121
     port map (
      CO(0) => \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_0\,
      D(2 downto 0) => WR_OCCUPANCY00_out(3 downto 1),
      Q(3 downto 0) => WR_ADDR(3 downto 0),
      \RD_ADDR_GRAY_reg[1]\(0) => RD_ADDR_GRAY(1),
      S(1) => \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY_n_0\,
      data_out => p_2_in21_in,
      data_sync_reg6_0 => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      data_sync_reg6_1 => p_17_in,
      data_sync_reg6_2 => p_1_in18_in,
      data_sync_reg6_3 => p_3_in24_in,
      data_sync_reg6_4 => \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY_n_0\,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[2].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_122
     port map (
      Q(0) => RD_ADDR_GRAY(2),
      data_out => p_3_in24_in,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_123
     port map (
      Q(0) => WR_ADDR(2),
      \RD_ADDR_GRAY_reg[3]\(0) => RD_ADDR_GRAY(3),
      S(0) => \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY_n_0\,
      data_out => p_2_in21_in,
      data_sync_reg6_0 => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      data_sync_reg6_1 => p_17_in,
      data_sync_reg6_2 => p_1_in18_in,
      data_sync_reg6_3 => p_3_in24_in,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_124
     port map (
      Q(0) => WR_ADDR(3),
      \RD_ADDR_GRAY_reg[4]\(0) => RD_ADDR_GRAY(4),
      S(0) => \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY_n_0\,
      data_out => p_1_in18_in,
      data_sync_reg6_0 => p_17_in,
      data_sync_reg6_1 => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      data_sync_reg6_2 => p_2_in21_in,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_125
     port map (
      Q(0) => WR_ADDR(4),
      \RD_ADDR_GRAY_reg[5]\(0) => RD_ADDR_GRAY(5),
      S(0) => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_0\,
      data_out => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      data_sync_reg6_0 => p_17_in,
      data_sync_reg6_1 => p_1_in18_in,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[6].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_126
     port map (
      CO(0) => \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_0\,
      D(2 downto 0) => WR_OCCUPANCY00_out(6 downto 4),
      Q(2 downto 0) => WR_ADDR(6 downto 4),
      \RD_ADDR_GRAY_reg[6]\(0) => RD_ADDR_GRAY(6),
      S(0) => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_0\,
      data_out => p_17_in,
      data_sync_reg6_0 => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      rxrecclk => rxrecclk
    );
\RECLOCK_WR_ADDRGRAY[0].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_127
     port map (
      DI(0) => GRAY_TO_BIN(0),
      GRAY_TO_BIN(0) => GRAY_TO_BIN(1),
      Q(0) => \WR_ADDR_GRAY_reg_n_0_[0]\,
      data_out => p_0_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_128
     port map (
      CO(0) => \RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY_n_1\,
      D(3 downto 0) => RD_OCCUPANCY01_out(3 downto 0),
      DI(2 downto 1) => GRAY_TO_BIN(3 downto 2),
      DI(0) => GRAY_TO_BIN(0),
      GRAY_TO_BIN(0) => GRAY_TO_BIN(1),
      Q(1 downto 0) => RD_ADDR(1 downto 0),
      S(1) => \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY_n_0\,
      \WR_ADDR_GRAY_reg[1]\(0) => \WR_ADDR_GRAY_reg_n_0_[1]\,
      data_out => p_0_out,
      data_sync_reg6_0 => p_3_out,
      data_sync_reg6_1 => p_5_out,
      data_sync_reg6_2 => DATA_OUT,
      data_sync_reg6_3 => p_4_out,
      data_sync_reg6_4 => p_2_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[2].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_129
     port map (
      DI(0) => GRAY_TO_BIN(2),
      Q(0) => \WR_ADDR_GRAY_reg_n_0_[2]\,
      data_out => p_2_out,
      data_sync_reg6_0 => p_4_out,
      data_sync_reg6_1 => DATA_OUT,
      data_sync_reg6_2 => p_5_out,
      data_sync_reg6_3 => p_3_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_130
     port map (
      DI(0) => GRAY_TO_BIN(3),
      Q(0) => RD_ADDR(2),
      S(0) => \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY_n_0\,
      \WR_ADDR_GRAY_reg[3]\(0) => \WR_ADDR_GRAY_reg_n_0_[3]\,
      data_out => p_3_out,
      data_sync_reg6_0 => p_5_out,
      data_sync_reg6_1 => DATA_OUT,
      data_sync_reg6_2 => p_4_out,
      data_sync_reg6_3 => p_2_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_131
     port map (
      DI(0) => GRAY_TO_BIN(4),
      Q(0) => RD_ADDR(3),
      S(0) => \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY_n_0\,
      \WR_ADDR_GRAY_reg[4]\(0) => \WR_ADDR_GRAY_reg_n_0_[4]\,
      data_out => p_4_out,
      data_sync_reg6_0 => DATA_OUT,
      data_sync_reg6_1 => p_5_out,
      data_sync_reg6_2 => p_3_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_132
     port map (
      CO(0) => \RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY_n_1\,
      D(2 downto 0) => RD_OCCUPANCY01_out(6 downto 4),
      DI(0) => GRAY_TO_BIN(4),
      Q(0) => RD_ADDR(4),
      S(1) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_1\,
      \WR_ADDR_GRAY_reg[5]\(0) => \WR_ADDR_GRAY_reg_n_0_[5]\,
      data_out => p_5_out,
      data_sync_reg6_0 => DATA_OUT,
      data_sync_reg6_1 => p_4_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_133
     port map (
      Q(1 downto 0) => RD_ADDR(6 downto 5),
      S(1) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_1\,
      \WR_ADDR_GRAY_reg[6]\(0) => DATA_IN,
      data_out => DATA_OUT,
      data_sync_reg6_0 => p_5_out,
      userclk => userclk
    );
REMOVE_IDLE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00800000"
    )
        port map (
      I0 => I1_DETECTED_WR,
      I1 => WR_OCCUPANCY(6),
      I2 => I1_DETECTED_WR_REG,
      I3 => REMOVE_IDLE_i_2_n_0,
      I4 => WR_TOGGLE,
      I5 => REMOVE_IDLE,
      O => REMOVE_IDLE_i_1_n_0
    );
REMOVE_IDLE_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => WR_OCCUPANCY(4),
      I1 => WR_OCCUPANCY(1),
      I2 => WR_OCCUPANCY(3),
      I3 => WR_OCCUPANCY(5),
      I4 => WR_OCCUPANCY(2),
      O => REMOVE_IDLE_i_2_n_0
    );
REMOVE_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => REMOVE_IDLE_i_1_n_0,
      Q => REMOVE_IDLE,
      R => RESET_OUT
    );
RXBUFERR_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0020002"
    )
        port map (
      I0 => RXBUFERR_i_2_n_0,
      I1 => RD_OCCUPANCY(2),
      I2 => RD_OCCUPANCY(3),
      I3 => RD_OCCUPANCY(4),
      I4 => RXBUFERR_i_3_n_0,
      I5 => \^rxbuferr\,
      O => RXBUFERR_i_1_n_0
    );
RXBUFERR_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => RD_OCCUPANCY(1),
      I1 => RD_OCCUPANCY(0),
      I2 => RD_OCCUPANCY(6),
      I3 => RD_OCCUPANCY(5),
      O => RXBUFERR_i_2_n_0
    );
RXBUFERR_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => RD_OCCUPANCY(1),
      I1 => RD_OCCUPANCY(0),
      I2 => RD_OCCUPANCY(6),
      I3 => RD_OCCUPANCY(5),
      O => RXBUFERR_i_3_n_0
    );
RXBUFERR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RXBUFERR_i_1_n_0,
      Q => \^rxbuferr\,
      R => RESET_IN
    );
RXCHARISCOMMA_USR_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(28),
      I1 => EVEN,
      I2 => RD_DATA_REG(12),
      O => RXCHARISCOMMA_USR_i_1_n_0
    );
RXCHARISCOMMA_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RXCHARISCOMMA_USR_i_1_n_0,
      Q => RXCHARISCOMMA_USR,
      R => RESET_IN
    );
RXCHARISK_USR_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(27),
      I1 => EVEN,
      I2 => RD_DATA_REG(11),
      O => RXCHARISK_USR_i_1_n_0
    );
RXCHARISK_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RXCHARISK_USR_i_1_n_0,
      Q => RXCHARISK_USR,
      R => RESET_IN
    );
\RXCLKCORCNT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^insert_idle_reg\,
      I1 => RD_DATA_REG(13),
      I2 => \^rxclkcorcnt_ch0\(0),
      O => \RXCLKCORCNT[0]_i_1_n_0\
    );
\RXCLKCORCNT[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => RESET_IN,
      I1 => \^insert_idle_reg\,
      I2 => RD_DATA_REG(13),
      I3 => \^rxclkcorcnt_ch0\(0),
      O => \RXCLKCORCNT[2]_i_1_n_0\
    );
\RXCLKCORCNT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCLKCORCNT[0]_i_1_n_0\,
      Q => \^rxclkcorcnt_ch0\(0),
      R => RESET_IN
    );
\RXCLKCORCNT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCLKCORCNT[2]_i_1_n_0\,
      Q => \^rxclkcorcnt_ch0\(1),
      R => '0'
    );
\RXDATA_USR[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(16),
      I1 => EVEN,
      I2 => RD_DATA_REG(0),
      O => \RXDATA_USR[0]_i_1_n_0\
    );
\RXDATA_USR[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(17),
      I1 => EVEN,
      I2 => RD_DATA_REG(1),
      O => \RXDATA_USR[1]_i_1_n_0\
    );
\RXDATA_USR[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(18),
      I1 => EVEN,
      I2 => RD_DATA_REG(2),
      O => \RXDATA_USR[2]_i_1_n_0\
    );
\RXDATA_USR[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(19),
      I1 => EVEN,
      I2 => RD_DATA_REG(3),
      O => \RXDATA_USR[3]_i_1_n_0\
    );
\RXDATA_USR[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(20),
      I1 => EVEN,
      I2 => RD_DATA_REG(4),
      O => \RXDATA_USR[4]_i_1_n_0\
    );
\RXDATA_USR[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(21),
      I1 => EVEN,
      I2 => RD_DATA_REG(5),
      O => \RXDATA_USR[5]_i_1_n_0\
    );
\RXDATA_USR[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(22),
      I1 => EVEN,
      I2 => RD_DATA_REG(6),
      O => \RXDATA_USR[6]_i_1_n_0\
    );
\RXDATA_USR[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(23),
      I1 => EVEN,
      I2 => RD_DATA_REG(7),
      O => \RXDATA_USR[7]_i_1_n_0\
    );
\RXDATA_USR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[0]_i_1_n_0\,
      Q => Q(0),
      R => RESET_IN
    );
\RXDATA_USR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[1]_i_1_n_0\,
      Q => Q(1),
      R => RESET_IN
    );
\RXDATA_USR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[2]_i_1_n_0\,
      Q => Q(2),
      R => RESET_IN
    );
\RXDATA_USR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[3]_i_1_n_0\,
      Q => Q(3),
      R => RESET_IN
    );
\RXDATA_USR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[4]_i_1_n_0\,
      Q => Q(4),
      R => RESET_IN
    );
\RXDATA_USR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[5]_i_1_n_0\,
      Q => Q(5),
      R => RESET_IN
    );
\RXDATA_USR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[6]_i_1_n_0\,
      Q => Q(6),
      R => RESET_IN
    );
\RXDATA_USR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[7]_i_1_n_0\,
      Q => Q(7),
      R => RESET_IN
    );
RXNOTINTABLE_USR_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(25),
      I1 => EVEN,
      I2 => RD_DATA_REG(9),
      O => RXNOTINTABLE_USR_i_1_n_0
    );
RXNOTINTABLE_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RXNOTINTABLE_USR_i_1_n_0,
      Q => RXNOTINTABLE_USR,
      R => RESET_IN
    );
\WR_ADDR_GRAY[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in5_in,
      O => BIN_TO_GRAY(0)
    );
\WR_ADDR_GRAY[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_2_in7_in,
      O => BIN_TO_GRAY(1)
    );
\WR_ADDR_GRAY[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in7_in,
      I1 => p_3_in9_in,
      O => BIN_TO_GRAY(2)
    );
\WR_ADDR_GRAY[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in9_in,
      I1 => p_4_in11_in,
      O => BIN_TO_GRAY(3)
    );
\WR_ADDR_GRAY[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in11_in,
      I1 => p_5_in13_in,
      O => BIN_TO_GRAY(4)
    );
\WR_ADDR_GRAY[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in13_in,
      I1 => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      O => BIN_TO_GRAY(5)
    );
\WR_ADDR_GRAY_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(0),
      Q => \WR_ADDR_GRAY_reg_n_0_[0]\,
      S => RESET_OUT
    );
\WR_ADDR_GRAY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(1),
      Q => \WR_ADDR_GRAY_reg_n_0_[1]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(2),
      Q => \WR_ADDR_GRAY_reg_n_0_[2]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(3),
      Q => \WR_ADDR_GRAY_reg_n_0_[3]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(4),
      Q => \WR_ADDR_GRAY_reg_n_0_[4]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(5),
      Q => \WR_ADDR_GRAY_reg_n_0_[5]\,
      S => RESET_OUT
    );
\WR_ADDR_GRAY_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      Q => DATA_IN,
      S => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      Q => WR_ADDR_PLUS1(0),
      S => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_1_in5_in,
      Q => WR_ADDR_PLUS1(1),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_2_in7_in,
      Q => WR_ADDR_PLUS1(2),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_3_in9_in,
      Q => WR_ADDR_PLUS1(3),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_4_in11_in,
      Q => WR_ADDR_PLUS1(4),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_5_in13_in,
      Q => WR_ADDR_PLUS1(5),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      Q => WR_ADDR_PLUS1(6),
      S => RESET_OUT
    );
\WR_ADDR_PLUS2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      O => \plusOp__0\(0)
    );
\WR_ADDR_PLUS2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in5_in,
      I2 => p_2_in7_in,
      O => \plusOp__0\(2)
    );
\WR_ADDR_PLUS2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_3_in9_in,
      I1 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I2 => p_1_in5_in,
      I3 => p_2_in7_in,
      O => \plusOp__0\(3)
    );
\WR_ADDR_PLUS2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => p_4_in11_in,
      I1 => p_2_in7_in,
      I2 => p_1_in5_in,
      I3 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I4 => p_3_in9_in,
      O => \plusOp__0\(4)
    );
\WR_ADDR_PLUS2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_5_in13_in,
      I1 => p_3_in9_in,
      I2 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I3 => p_1_in5_in,
      I4 => p_2_in7_in,
      I5 => p_4_in11_in,
      O => \plusOp__0\(5)
    );
\WR_ADDR_PLUS2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      I1 => p_4_in11_in,
      I2 => \WR_ADDR_PLUS2[6]_i_2_n_0\,
      I3 => p_3_in9_in,
      I4 => p_5_in13_in,
      O => \plusOp__0\(6)
    );
\WR_ADDR_PLUS2[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_2_in7_in,
      I1 => p_1_in5_in,
      I2 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      O => \WR_ADDR_PLUS2[6]_i_2_n_0\
    );
\WR_ADDR_PLUS2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(0),
      Q => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => BIN_TO_GRAY(0),
      Q => p_1_in5_in,
      S => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(2),
      Q => p_2_in7_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(3),
      Q => p_3_in9_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(4),
      Q => p_4_in11_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(5),
      Q => p_5_in13_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(6),
      Q => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      S => RESET_OUT
    );
\WR_ADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(0),
      Q => WR_ADDR(0),
      R => RESET_OUT
    );
\WR_ADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(1),
      Q => WR_ADDR(1),
      R => RESET_OUT
    );
\WR_ADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(2),
      Q => WR_ADDR(2),
      R => RESET_OUT
    );
\WR_ADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(3),
      Q => WR_ADDR(3),
      R => RESET_OUT
    );
\WR_ADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(4),
      Q => WR_ADDR(4),
      R => RESET_OUT
    );
\WR_ADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(5),
      Q => WR_ADDR(5),
      R => RESET_OUT
    );
\WR_ADDR_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(6),
      Q => WR_ADDR(6),
      S => RESET_OUT
    );
\WR_DATA_REG1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(0),
      Q => \WR_DATA_REG1_reg_n_0_[0]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(9),
      Q => p_0_in6_in,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(10),
      Q => WR_DATA_REG1(12),
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(1),
      Q => \WR_DATA_REG1_reg_n_0_[1]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(2),
      Q => \WR_DATA_REG1_reg_n_0_[2]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(3),
      Q => \WR_DATA_REG1_reg_n_0_[3]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(4),
      Q => \WR_DATA_REG1_reg_n_0_[4]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(5),
      Q => \WR_DATA_REG1_reg_n_0_[5]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(6),
      Q => \WR_DATA_REG1_reg_n_0_[6]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(7),
      Q => \WR_DATA_REG1_reg_n_0_[7]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(8),
      Q => WR_DATA_REG1(9),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[0]\,
      Q => WR_DATA_REG2(0),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => p_0_in6_in,
      Q => WR_DATA_REG2(11),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_DATA_REG1(12),
      Q => WR_DATA_REG2(12),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[1]\,
      Q => WR_DATA_REG2(1),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[2]\,
      Q => WR_DATA_REG2(2),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[3]\,
      Q => WR_DATA_REG2(3),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[4]\,
      Q => WR_DATA_REG2(4),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[5]\,
      Q => WR_DATA_REG2(5),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[6]\,
      Q => WR_DATA_REG2(6),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[7]\,
      Q => WR_DATA_REG2(7),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_DATA_REG1(9),
      Q => WR_DATA_REG2(9),
      R => RESET_OUT
    );
\WR_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[0]\,
      Q => \WR_DATA_reg_n_0_[0]\,
      R => RESET_OUT
    );
\WR_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => p_0_in6_in,
      Q => \WR_DATA_reg_n_0_[11]\,
      R => RESET_OUT
    );
\WR_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(12),
      Q => \WR_DATA_reg_n_0_[12]\,
      R => RESET_OUT
    );
\WR_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => REMOVE_IDLE,
      Q => \WR_DATA_reg_n_0_[13]\,
      R => RESET_OUT
    );
\WR_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(0),
      Q => \WR_DATA_reg_n_0_[16]\,
      R => RESET_OUT
    );
\WR_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(1),
      Q => \WR_DATA_reg_n_0_[17]\,
      R => RESET_OUT
    );
\WR_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(2),
      Q => \WR_DATA_reg_n_0_[18]\,
      R => RESET_OUT
    );
\WR_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(3),
      Q => \WR_DATA_reg_n_0_[19]\,
      R => RESET_OUT
    );
\WR_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[1]\,
      Q => \WR_DATA_reg_n_0_[1]\,
      R => RESET_OUT
    );
\WR_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(4),
      Q => \WR_DATA_reg_n_0_[20]\,
      R => RESET_OUT
    );
\WR_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(5),
      Q => \WR_DATA_reg_n_0_[21]\,
      R => RESET_OUT
    );
\WR_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(6),
      Q => \WR_DATA_reg_n_0_[22]\,
      R => RESET_OUT
    );
\WR_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(7),
      Q => \WR_DATA_reg_n_0_[23]\,
      R => RESET_OUT
    );
\WR_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(9),
      Q => \WR_DATA_reg_n_0_[25]\,
      R => RESET_OUT
    );
\WR_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(11),
      Q => \WR_DATA_reg_n_0_[27]\,
      R => RESET_OUT
    );
\WR_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(12),
      Q => \WR_DATA_reg_n_0_[28]\,
      R => RESET_OUT
    );
\WR_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[2]\,
      Q => \WR_DATA_reg_n_0_[2]\,
      R => RESET_OUT
    );
\WR_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[3]\,
      Q => \WR_DATA_reg_n_0_[3]\,
      R => RESET_OUT
    );
\WR_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[4]\,
      Q => \WR_DATA_reg_n_0_[4]\,
      R => RESET_OUT
    );
\WR_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[5]\,
      Q => \WR_DATA_reg_n_0_[5]\,
      R => RESET_OUT
    );
\WR_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[6]\,
      Q => \WR_DATA_reg_n_0_[6]\,
      R => RESET_OUT
    );
\WR_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[7]\,
      Q => \WR_DATA_reg_n_0_[7]\,
      R => RESET_OUT
    );
\WR_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(9),
      Q => \WR_DATA_reg_n_0_[9]\,
      R => RESET_OUT
    );
WR_ENABLE_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => RESET_OUT,
      I1 => WR_TOGGLE,
      I2 => WR_ENABLE_i_2_n_0,
      I3 => I1_DETECTED_WR,
      O => WR_ENABLE_i_1_n_0
    );
WR_ENABLE_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => REMOVE_IDLE_i_2_n_0,
      I1 => WR_TOGGLE,
      I2 => I1_DETECTED_WR_REG,
      I3 => REMOVE_IDLE,
      I4 => WR_OCCUPANCY(6),
      O => WR_ENABLE_i_2_n_0
    );
WR_ENABLE_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_ENABLE_i_1_n_0,
      Q => WE,
      R => '0'
    );
\WR_OCCUPANCY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(1),
      Q => WR_OCCUPANCY(1),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(2),
      Q => WR_OCCUPANCY(2),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(3),
      Q => WR_OCCUPANCY(3),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(4),
      Q => WR_OCCUPANCY(4),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(5),
      Q => WR_OCCUPANCY(5),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(6),
      Q => WR_OCCUPANCY(6),
      S => RESET_OUT
    );
WR_TOGGLE_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WR_TOGGLE,
      O => WR_TOGGLE_i_1_n_0
    );
WR_TOGGLE_reg: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_TOGGLE_i_1_n_0,
      Q => WR_TOGGLE,
      S => RESET_OUT
    );
insert_idle_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => INSERT_IDLE,
      Q => \^insert_idle_reg\,
      R => RESET_IN
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_QSGMII_RX_ELASTIC_BUFFER_72 is
  port (
    RXCLKCORCNT_CH1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RXCHARISCOMMA_USR : out STD_LOGIC;
    RXCHARISK_USR : out STD_LOGIC;
    RXNOTINTABLE_USR : out STD_LOGIC;
    RXBUFSTATUS_CH1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_OUT : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    RESET_IN : in STD_LOGIC;
    MGT_RX_RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_QSGMII_RX_ELASTIC_BUFFER_72 : entity is "QSGMII_RX_ELASTIC_BUFFER";
end qsgmii_1218_QSGMII_RX_ELASTIC_BUFFER_72;

architecture STRUCTURE of qsgmii_1218_QSGMII_RX_ELASTIC_BUFFER_72 is
  signal BIN_TO_GRAY : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal D5P6_WR_REG : STD_LOGIC;
  signal \D5P6_WR_REG_i_2__0_n_0\ : STD_LOGIC;
  signal DATA_IN : STD_LOGIC;
  signal DATA_OUT : STD_LOGIC;
  signal EVEN : STD_LOGIC;
  signal \EVEN_i_1__0_n_0\ : STD_LOGIC;
  signal \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_FIFO[12].RD_DATA_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_FIFO[13].RD_DATA_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_FIFO[25].RD_DATA_reg_n_0_[25]\ : STD_LOGIC;
  signal \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\ : STD_LOGIC;
  signal \GEN_FIFO[28].RD_DATA_reg\ : STD_LOGIC;
  signal \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_FIFO[9].RD_DATA_reg_n_0_[9]\ : STD_LOGIC;
  signal GRAY_TO_BIN : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal I1_DETECTED_WR : STD_LOGIC;
  signal I1_DETECTED_WR_REG : STD_LOGIC;
  signal \I1_DETECTED_WR_REG_i_2__0_n_0\ : STD_LOGIC;
  signal INSERT_IDLE : STD_LOGIC;
  signal \INSERT_IDLE_i_1__4_n_0\ : STD_LOGIC;
  signal K28P5_WR_REG : STD_LOGIC;
  signal \K28P5_WR_REG_i_2__0_n_0\ : STD_LOGIC;
  signal RD_ADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_ADDR_GRAY : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \RD_ADDR_GRAY[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[5]_i_1__0_n_0\ : STD_LOGIC;
  signal RD_ADDR_PLUS1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \RD_ADDR_PLUS2[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \RD_ADDR_PLUS2_reg_n_0_[0]\ : STD_LOGIC;
  signal \RD_ADDR_PLUS2_reg_n_0_[2]\ : STD_LOGIC;
  signal \RD_ADDR_PLUS2_reg_n_0_[6]\ : STD_LOGIC;
  signal RD_DATA_RAM_0 : STD_LOGIC;
  signal RD_DATA_RAM_1 : STD_LOGIC;
  signal RD_DATA_RAM_11 : STD_LOGIC;
  signal RD_DATA_RAM_12 : STD_LOGIC;
  signal RD_DATA_RAM_13 : STD_LOGIC;
  signal RD_DATA_RAM_16 : STD_LOGIC;
  signal RD_DATA_RAM_17 : STD_LOGIC;
  signal RD_DATA_RAM_18 : STD_LOGIC;
  signal RD_DATA_RAM_19 : STD_LOGIC;
  signal RD_DATA_RAM_2 : STD_LOGIC;
  signal RD_DATA_RAM_20 : STD_LOGIC;
  signal RD_DATA_RAM_21 : STD_LOGIC;
  signal RD_DATA_RAM_22 : STD_LOGIC;
  signal RD_DATA_RAM_23 : STD_LOGIC;
  signal RD_DATA_RAM_25 : STD_LOGIC;
  signal RD_DATA_RAM_27 : STD_LOGIC;
  signal RD_DATA_RAM_28 : STD_LOGIC;
  signal RD_DATA_RAM_3 : STD_LOGIC;
  signal RD_DATA_RAM_4 : STD_LOGIC;
  signal RD_DATA_RAM_5 : STD_LOGIC;
  signal RD_DATA_RAM_6 : STD_LOGIC;
  signal RD_DATA_RAM_7 : STD_LOGIC;
  signal RD_DATA_RAM_9 : STD_LOGIC;
  signal RD_DATA_REG : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal RD_ENABLE : STD_LOGIC;
  signal RD_ENABLE0 : STD_LOGIC;
  signal RD_ENABLE24_out : STD_LOGIC;
  signal \RD_ENABLE_i_10__0_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_11__0_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_1__0_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_3__0_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_4__0_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_5__0_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_7__0_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_8__0_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_9__0_n_0\ : STD_LOGIC;
  signal RD_OCCUPANCY : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_OCCUPANCY01_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY_n_1\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_1\ : STD_LOGIC;
  signal REMOVE_IDLE : STD_LOGIC;
  signal \REMOVE_IDLE_i_1__0_n_0\ : STD_LOGIC;
  signal \REMOVE_IDLE_i_2__0_n_0\ : STD_LOGIC;
  signal \RXBUFERR_i_1__0_n_0\ : STD_LOGIC;
  signal \RXBUFERR_i_2__0_n_0\ : STD_LOGIC;
  signal \RXBUFERR_i_3__0_n_0\ : STD_LOGIC;
  signal \^rxbufstatus_ch1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RXCHARISCOMMA_USR_i_1__0_n_0\ : STD_LOGIC;
  signal \RXCHARISK_USR_i_1__0_n_0\ : STD_LOGIC;
  signal \RXCLKCORCNT[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXCLKCORCNT[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \^rxclkcorcnt_ch1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \RXDATA_USR[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXNOTINTABLE_USR_i_1__0_n_0\ : STD_LOGIC;
  signal WE : STD_LOGIC;
  signal WR_ADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \WR_ADDR_GRAY_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[1]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[2]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[3]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[4]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[5]\ : STD_LOGIC;
  signal WR_ADDR_PLUS1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \WR_ADDR_PLUS2[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \WR_ADDR_PLUS2_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_ADDR_PLUS2_reg_n_0_[6]\ : STD_LOGIC;
  signal WR_DATA_REG1 : STD_LOGIC_VECTOR ( 12 downto 9 );
  signal \WR_DATA_REG1_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[1]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[2]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[3]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[4]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[5]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[6]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[7]\ : STD_LOGIC;
  signal WR_DATA_REG2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \WR_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[11]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[12]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[13]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[16]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[17]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[18]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[19]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[20]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[21]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[22]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[23]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[25]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[27]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[28]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[9]\ : STD_LOGIC;
  signal \WR_ENABLE_i_1__0_n_0\ : STD_LOGIC;
  signal \WR_ENABLE_i_2__0_n_0\ : STD_LOGIC;
  signal WR_OCCUPANCY : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal WR_OCCUPANCY00_out : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal WR_TOGGLE : STD_LOGIC;
  signal \WR_TOGGLE_i_1__0_n_0\ : STD_LOGIC;
  signal \^insert_idle_reg\ : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in18_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in21_in : STD_LOGIC;
  signal p_2_in7_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in24_in : STD_LOGIC;
  signal p_3_in9_in : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_in11_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_5_in13_in : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_GEN_FIFO[0].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[11].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[12].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[13].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[16].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[17].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[18].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[19].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[1].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[20].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[21].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[22].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[23].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[25].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[27].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[28].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[2].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[3].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[4].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[5].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[6].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[7].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[9].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \GEN_FIFO[0].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[11].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[12].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[13].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[16].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[17].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[18].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[19].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[1].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[20].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[21].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[22].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[23].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[25].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[27].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[28].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[2].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[3].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[4].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[5].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[6].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[7].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[9].DIST_RAM\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \I1_DETECTED_WR_REG_i_2__0\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \INSERT_IDLE_i_1__4\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \K28P5_WR_REG_i_1__0\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[0]_i_1__0\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[1]_i_1__0\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[2]_i_1__0\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[3]_i_1__0\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[4]_i_1__0\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[0]_i_1__0\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[2]_i_1__0\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[3]_i_1__0\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[4]_i_1__0\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[6]_i_2__0\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \RD_ENABLE_i_1__0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \RXBUFERR_i_2__0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \RXBUFERR_i_3__0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \RXCHARISCOMMA_USR_i_1__0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \RXCHARISK_USR_i_1__0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \RXDATA_USR[0]_i_1__0\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \RXDATA_USR[1]_i_1__0\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \RXDATA_USR[3]_i_1__0\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \RXDATA_USR[4]_i_1__0\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \RXDATA_USR[5]_i_1__0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \RXDATA_USR[6]_i_1__0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \RXDATA_USR[7]_i_1__0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \RXNOTINTABLE_USR_i_1__0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[0]_i_1__0\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[1]_i_1__0\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[2]_i_1__0\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[3]_i_1__0\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[2]_i_1__0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[3]_i_1__0\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[4]_i_1__0\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[6]_i_2__0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \WR_ENABLE_i_2__0\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \WR_TOGGLE_i_1__0\ : label is "soft_lutpair302";
begin
  RXBUFSTATUS_CH1(0) <= \^rxbufstatus_ch1\(0);
  RXCLKCORCNT_CH1(1 downto 0) <= \^rxclkcorcnt_ch1\(1 downto 0);
\D5P6_WR_REG_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000004"
    )
        port map (
      I0 => \D5P6_WR_REG_i_2__0_n_0\,
      I1 => \WR_DATA_REG1_reg_n_0_[4]\,
      I2 => \WR_DATA_REG1_reg_n_0_[2]\,
      I3 => \WR_DATA_REG1_reg_n_0_[0]\,
      I4 => \WR_DATA_REG1_reg_n_0_[7]\,
      O => p_8_in
    );
\D5P6_WR_REG_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \WR_DATA_REG1_reg_n_0_[6]\,
      I1 => \WR_DATA_REG1_reg_n_0_[1]\,
      I2 => \WR_DATA_REG1_reg_n_0_[5]\,
      I3 => p_0_in6_in,
      I4 => \WR_DATA_REG1_reg_n_0_[3]\,
      O => \D5P6_WR_REG_i_2__0_n_0\
    );
D5P6_WR_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => p_8_in,
      Q => D5P6_WR_REG,
      R => RESET_OUT
    );
\EVEN_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => EVEN,
      O => \EVEN_i_1__0_n_0\
    );
EVEN_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \EVEN_i_1__0_n_0\,
      Q => EVEN,
      S => SS(0)
    );
\GEN_FIFO[0].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[0]\,
      DPO => RD_DATA_RAM_0,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[0].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[0].RD_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_0,
      Q => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      R => SS(0)
    );
\GEN_FIFO[11].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[11]\,
      DPO => RD_DATA_RAM_11,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[11].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[11].RD_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_11,
      Q => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      R => SS(0)
    );
\GEN_FIFO[12].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[12]\,
      DPO => RD_DATA_RAM_12,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[12].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[12].RD_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_12,
      Q => \GEN_FIFO[12].RD_DATA_reg_n_0_[12]\,
      R => SS(0)
    );
\GEN_FIFO[13].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[13]\,
      DPO => RD_DATA_RAM_13,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[13].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[13].RD_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_13,
      Q => \GEN_FIFO[13].RD_DATA_reg_n_0_[13]\,
      R => SS(0)
    );
\GEN_FIFO[16].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[16]\,
      DPO => RD_DATA_RAM_16,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[16].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[16].RD_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_16,
      Q => p_2_in(0),
      R => SS(0)
    );
\GEN_FIFO[17].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[17]\,
      DPO => RD_DATA_RAM_17,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[17].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[17].RD_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_17,
      Q => p_2_in(1),
      R => SS(0)
    );
\GEN_FIFO[18].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[18]\,
      DPO => RD_DATA_RAM_18,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[18].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[18].RD_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_18,
      Q => p_2_in(2),
      R => SS(0)
    );
\GEN_FIFO[19].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[19]\,
      DPO => RD_DATA_RAM_19,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[19].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[19].RD_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_19,
      Q => p_2_in(3),
      R => SS(0)
    );
\GEN_FIFO[1].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[1]\,
      DPO => RD_DATA_RAM_1,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[1].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[1].RD_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_1,
      Q => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      R => SS(0)
    );
\GEN_FIFO[20].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[20]\,
      DPO => RD_DATA_RAM_20,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[20].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[20].RD_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_20,
      Q => p_2_in(4),
      R => SS(0)
    );
\GEN_FIFO[21].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[21]\,
      DPO => RD_DATA_RAM_21,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[21].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[21].RD_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_21,
      Q => p_2_in(5),
      R => SS(0)
    );
\GEN_FIFO[22].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[22]\,
      DPO => RD_DATA_RAM_22,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[22].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[22].RD_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_22,
      Q => p_2_in(6),
      R => SS(0)
    );
\GEN_FIFO[23].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[23]\,
      DPO => RD_DATA_RAM_23,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[23].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[23].RD_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_23,
      Q => p_2_in(7),
      R => SS(0)
    );
\GEN_FIFO[25].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[25]\,
      DPO => RD_DATA_RAM_25,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[25].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[25].RD_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_25,
      Q => \GEN_FIFO[25].RD_DATA_reg_n_0_[25]\,
      R => SS(0)
    );
\GEN_FIFO[27].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[27]\,
      DPO => RD_DATA_RAM_27,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[27].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[27].RD_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_27,
      Q => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      R => SS(0)
    );
\GEN_FIFO[28].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[28]\,
      DPO => RD_DATA_RAM_28,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[28].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[28].RD_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_28,
      Q => \GEN_FIFO[28].RD_DATA_reg\,
      R => SS(0)
    );
\GEN_FIFO[2].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[2]\,
      DPO => RD_DATA_RAM_2,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[2].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[2].RD_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_2,
      Q => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      R => SS(0)
    );
\GEN_FIFO[3].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[3]\,
      DPO => RD_DATA_RAM_3,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[3].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[3].RD_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_3,
      Q => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      R => SS(0)
    );
\GEN_FIFO[4].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[4]\,
      DPO => RD_DATA_RAM_4,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[4].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[4].RD_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_4,
      Q => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      R => SS(0)
    );
\GEN_FIFO[5].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[5]\,
      DPO => RD_DATA_RAM_5,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[5].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[5].RD_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_5,
      Q => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      R => SS(0)
    );
\GEN_FIFO[6].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[6]\,
      DPO => RD_DATA_RAM_6,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[6].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[6].RD_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_6,
      Q => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      R => SS(0)
    );
\GEN_FIFO[7].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[7]\,
      DPO => RD_DATA_RAM_7,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[7].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[7].RD_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_7,
      Q => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      R => SS(0)
    );
\GEN_FIFO[9].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[9]\,
      DPO => RD_DATA_RAM_9,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[9].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[9].RD_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_9,
      Q => \GEN_FIFO[9].RD_DATA_reg_n_0_[9]\,
      R => SS(0)
    );
\I1_DETECTED_WR_REG_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_8_in,
      I1 => K28P5_WR_REG,
      I2 => \I1_DETECTED_WR_REG_i_2__0_n_0\,
      I3 => D5P6_WR_REG,
      O => I1_DETECTED_WR
    );
\I1_DETECTED_WR_REG_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \WR_DATA_REG1_reg_n_0_[3]\,
      I1 => \WR_DATA_REG1_reg_n_0_[0]\,
      I2 => \WR_DATA_REG1_reg_n_0_[1]\,
      I3 => \K28P5_WR_REG_i_2__0_n_0\,
      O => \I1_DETECTED_WR_REG_i_2__0_n_0\
    );
I1_DETECTED_WR_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => I1_DETECTED_WR,
      Q => I1_DETECTED_WR_REG,
      R => RESET_OUT
    );
\INSERT_IDLE_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => RESET_IN,
      I1 => MGT_RX_RESET,
      I2 => EVEN,
      I3 => RD_ENABLE0,
      O => \INSERT_IDLE_i_1__4_n_0\
    );
INSERT_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \INSERT_IDLE_i_1__4_n_0\,
      Q => INSERT_IDLE,
      R => '0'
    );
\K28P5_WR_REG_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \K28P5_WR_REG_i_2__0_n_0\,
      I1 => \WR_DATA_REG1_reg_n_0_[1]\,
      I2 => \WR_DATA_REG1_reg_n_0_[0]\,
      I3 => \WR_DATA_REG1_reg_n_0_[3]\,
      O => p_9_in
    );
\K28P5_WR_REG_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \WR_DATA_REG1_reg_n_0_[2]\,
      I1 => \WR_DATA_REG1_reg_n_0_[6]\,
      I2 => \WR_DATA_REG1_reg_n_0_[7]\,
      I3 => \WR_DATA_REG1_reg_n_0_[4]\,
      I4 => \WR_DATA_REG1_reg_n_0_[5]\,
      I5 => p_0_in6_in,
      O => \K28P5_WR_REG_i_2__0_n_0\
    );
K28P5_WR_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => p_9_in,
      Q => K28P5_WR_REG,
      R => RESET_OUT
    );
\RD_ADDR_GRAY[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in,
      O => \RD_ADDR_GRAY[0]_i_1__0_n_0\
    );
\RD_ADDR_GRAY[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      O => \RD_ADDR_GRAY[1]_i_1__0_n_0\
    );
\RD_ADDR_GRAY[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I1 => p_3_in,
      O => \RD_ADDR_GRAY[2]_i_1__0_n_0\
    );
\RD_ADDR_GRAY[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in,
      I1 => p_4_in,
      O => \RD_ADDR_GRAY[3]_i_1__0_n_0\
    );
\RD_ADDR_GRAY[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in,
      I1 => p_5_in,
      O => \RD_ADDR_GRAY[4]_i_1__0_n_0\
    );
\RD_ADDR_GRAY[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      O => \RD_ADDR_GRAY[5]_i_1__0_n_0\
    );
\RD_ADDR_GRAY_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[0]_i_1__0_n_0\,
      Q => RD_ADDR_GRAY(0),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[1]_i_1__0_n_0\,
      Q => RD_ADDR_GRAY(1),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[2]_i_1__0_n_0\,
      Q => RD_ADDR_GRAY(2),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[3]_i_1__0_n_0\,
      Q => RD_ADDR_GRAY(3),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[4]_i_1__0_n_0\,
      Q => RD_ADDR_GRAY(4),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[5]_i_1__0_n_0\,
      Q => RD_ADDR_GRAY(5),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      Q => RD_ADDR_GRAY(6),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      Q => RD_ADDR_PLUS1(0),
      S => SS(0)
    );
\RD_ADDR_PLUS1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_1_in,
      Q => RD_ADDR_PLUS1(1),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      Q => RD_ADDR_PLUS1(2),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_3_in,
      Q => RD_ADDR_PLUS1(3),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_4_in,
      Q => RD_ADDR_PLUS1(4),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_5_in,
      Q => RD_ADDR_PLUS1(5),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      Q => RD_ADDR_PLUS1(6),
      R => SS(0)
    );
\RD_ADDR_PLUS2[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      O => plusOp(0)
    );
\RD_ADDR_PLUS2[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      O => plusOp(2)
    );
\RD_ADDR_PLUS2[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I3 => p_3_in,
      O => plusOp(3)
    );
\RD_ADDR_PLUS2[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I2 => p_1_in,
      I3 => p_3_in,
      I4 => p_4_in,
      O => plusOp(4)
    );
\RD_ADDR_PLUS2[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_3_in,
      I1 => p_1_in,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I3 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I4 => p_4_in,
      I5 => p_5_in,
      O => plusOp(5)
    );
\RD_ADDR_PLUS2[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \RD_ADDR_PLUS2[6]_i_2__0_n_0\,
      I1 => p_5_in,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      O => plusOp(6)
    );
\RD_ADDR_PLUS2[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_4_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I3 => p_1_in,
      I4 => p_3_in,
      O => \RD_ADDR_PLUS2[6]_i_2__0_n_0\
    );
\RD_ADDR_PLUS2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(0),
      Q => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_GRAY[0]_i_1__0_n_0\,
      Q => p_1_in,
      S => SS(0)
    );
\RD_ADDR_PLUS2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(2),
      Q => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(3),
      Q => p_3_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(4),
      Q => p_4_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(5),
      Q => p_5_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(6),
      Q => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      R => SS(0)
    );
\RD_ADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(0),
      Q => RD_ADDR(0),
      R => SS(0)
    );
\RD_ADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(1),
      Q => RD_ADDR(1),
      R => SS(0)
    );
\RD_ADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(2),
      Q => RD_ADDR(2),
      R => SS(0)
    );
\RD_ADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(3),
      Q => RD_ADDR(3),
      R => SS(0)
    );
\RD_ADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(4),
      Q => RD_ADDR(4),
      R => SS(0)
    );
\RD_ADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(5),
      Q => RD_ADDR(5),
      R => SS(0)
    );
\RD_ADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(6),
      Q => RD_ADDR(6),
      R => SS(0)
    );
\RD_DATA_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      Q => RD_DATA_REG(0),
      R => SS(0)
    );
\RD_DATA_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      Q => RD_DATA_REG(11),
      R => SS(0)
    );
\RD_DATA_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[12].RD_DATA_reg_n_0_[12]\,
      Q => RD_DATA_REG(12),
      R => SS(0)
    );
\RD_DATA_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[13].RD_DATA_reg_n_0_[13]\,
      Q => RD_DATA_REG(13),
      R => SS(0)
    );
\RD_DATA_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(0),
      Q => RD_DATA_REG(16),
      R => SS(0)
    );
\RD_DATA_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(1),
      Q => RD_DATA_REG(17),
      R => SS(0)
    );
\RD_DATA_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(2),
      Q => RD_DATA_REG(18),
      R => SS(0)
    );
\RD_DATA_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(3),
      Q => RD_DATA_REG(19),
      R => SS(0)
    );
\RD_DATA_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      Q => RD_DATA_REG(1),
      R => SS(0)
    );
\RD_DATA_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(4),
      Q => RD_DATA_REG(20),
      R => SS(0)
    );
\RD_DATA_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(5),
      Q => RD_DATA_REG(21),
      R => SS(0)
    );
\RD_DATA_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(6),
      Q => RD_DATA_REG(22),
      R => SS(0)
    );
\RD_DATA_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(7),
      Q => RD_DATA_REG(23),
      R => SS(0)
    );
\RD_DATA_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[25].RD_DATA_reg_n_0_[25]\,
      Q => RD_DATA_REG(25),
      R => SS(0)
    );
\RD_DATA_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      Q => RD_DATA_REG(27),
      R => SS(0)
    );
\RD_DATA_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[28].RD_DATA_reg\,
      Q => RD_DATA_REG(28),
      R => SS(0)
    );
\RD_DATA_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      Q => RD_DATA_REG(2),
      R => SS(0)
    );
\RD_DATA_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      Q => RD_DATA_REG(3),
      R => SS(0)
    );
\RD_DATA_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      Q => RD_DATA_REG(4),
      R => SS(0)
    );
\RD_DATA_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      Q => RD_DATA_REG(5),
      R => SS(0)
    );
\RD_DATA_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      Q => RD_DATA_REG(6),
      R => SS(0)
    );
\RD_DATA_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      Q => RD_DATA_REG(7),
      R => SS(0)
    );
\RD_DATA_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[9].RD_DATA_reg_n_0_[9]\,
      Q => RD_DATA_REG(9),
      R => SS(0)
    );
\RD_ENABLE_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => p_2_in(1),
      I1 => p_2_in(2),
      I2 => p_2_in(0),
      O => \RD_ENABLE_i_10__0_n_0\
    );
\RD_ENABLE_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => p_2_in(3),
      I1 => p_2_in(4),
      I2 => p_2_in(5),
      I3 => p_2_in(6),
      I4 => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      I5 => p_2_in(7),
      O => \RD_ENABLE_i_11__0_n_0\
    );
\RD_ENABLE_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => RESET_IN,
      I1 => MGT_RX_RESET,
      I2 => EVEN,
      I3 => RD_ENABLE0,
      O => \RD_ENABLE_i_1__0_n_0\
    );
\RD_ENABLE_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0000"
    )
        port map (
      I0 => \RD_ENABLE_i_3__0_n_0\,
      I1 => \RD_ENABLE_i_4__0_n_0\,
      I2 => \RD_ENABLE_i_5__0_n_0\,
      I3 => RD_OCCUPANCY(6),
      I4 => RD_ENABLE24_out,
      O => RD_ENABLE0
    );
\RD_ENABLE_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800200"
    )
        port map (
      I0 => \RD_ENABLE_i_7__0_n_0\,
      I1 => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      I2 => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      I3 => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      I4 => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      O => \RD_ENABLE_i_3__0_n_0\
    );
\RD_ENABLE_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800200"
    )
        port map (
      I0 => \RD_ENABLE_i_8__0_n_0\,
      I1 => p_2_in(2),
      I2 => p_2_in(0),
      I3 => p_2_in(4),
      I4 => p_2_in(7),
      O => \RD_ENABLE_i_4__0_n_0\
    );
\RD_ENABLE_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => RD_OCCUPANCY(4),
      I1 => RD_OCCUPANCY(5),
      I2 => RD_OCCUPANCY(2),
      I3 => RD_OCCUPANCY(3),
      I4 => RD_OCCUPANCY(1),
      I5 => RD_OCCUPANCY(0),
      O => \RD_ENABLE_i_5__0_n_0\
    );
\RD_ENABLE_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF040004000400"
    )
        port map (
      I0 => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      I1 => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      I2 => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      I3 => \RD_ENABLE_i_9__0_n_0\,
      I4 => \RD_ENABLE_i_10__0_n_0\,
      I5 => \RD_ENABLE_i_11__0_n_0\,
      O => RD_ENABLE24_out
    );
\RD_ENABLE_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      I1 => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      I2 => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      I3 => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      I4 => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      O => \RD_ENABLE_i_7__0_n_0\
    );
\RD_ENABLE_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => p_2_in(1),
      I1 => p_2_in(3),
      I2 => p_2_in(5),
      I3 => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      I4 => p_2_in(6),
      O => \RD_ENABLE_i_8__0_n_0\
    );
\RD_ENABLE_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      I1 => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      I2 => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      I3 => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      I4 => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      I5 => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      O => \RD_ENABLE_i_9__0_n_0\
    );
RD_ENABLE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ENABLE_i_1__0_n_0\,
      Q => RD_ENABLE,
      R => '0'
    );
\RD_OCCUPANCY_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(0),
      Q => RD_OCCUPANCY(0),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(1),
      Q => RD_OCCUPANCY(1),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(2),
      Q => RD_OCCUPANCY(2),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(3),
      Q => RD_OCCUPANCY(3),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(4),
      Q => RD_OCCUPANCY(4),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(5),
      Q => RD_OCCUPANCY(5),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(6),
      Q => RD_OCCUPANCY(6),
      S => SS(0)
    );
\RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_106
     port map (
      Q(0) => RD_ADDR_GRAY(0),
      data_out => \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY_n_0\,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_107
     port map (
      CO(0) => \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_0\,
      D(2 downto 0) => WR_OCCUPANCY00_out(3 downto 1),
      Q(3 downto 0) => WR_ADDR(3 downto 0),
      \RD_ADDR_GRAY_reg[1]\(0) => RD_ADDR_GRAY(1),
      S(1) => \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY_n_0\,
      data_out => p_2_in21_in,
      data_sync_reg6_0 => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      data_sync_reg6_1 => p_17_in,
      data_sync_reg6_2 => p_1_in18_in,
      data_sync_reg6_3 => p_3_in24_in,
      data_sync_reg6_4 => \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY_n_0\,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[2].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_108
     port map (
      Q(0) => RD_ADDR_GRAY(2),
      data_out => p_3_in24_in,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_109
     port map (
      Q(0) => WR_ADDR(2),
      \RD_ADDR_GRAY_reg[3]\(0) => RD_ADDR_GRAY(3),
      S(0) => \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY_n_0\,
      data_out => p_2_in21_in,
      data_sync_reg6_0 => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      data_sync_reg6_1 => p_17_in,
      data_sync_reg6_2 => p_1_in18_in,
      data_sync_reg6_3 => p_3_in24_in,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_110
     port map (
      Q(0) => WR_ADDR(3),
      \RD_ADDR_GRAY_reg[4]\(0) => RD_ADDR_GRAY(4),
      S(0) => \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY_n_0\,
      data_out => p_1_in18_in,
      data_sync_reg6_0 => p_17_in,
      data_sync_reg6_1 => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      data_sync_reg6_2 => p_2_in21_in,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_111
     port map (
      Q(0) => WR_ADDR(4),
      \RD_ADDR_GRAY_reg[5]\(0) => RD_ADDR_GRAY(5),
      S(0) => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_0\,
      data_out => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      data_sync_reg6_0 => p_17_in,
      data_sync_reg6_1 => p_1_in18_in,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[6].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_112
     port map (
      CO(0) => \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_0\,
      D(2 downto 0) => WR_OCCUPANCY00_out(6 downto 4),
      Q(2 downto 0) => WR_ADDR(6 downto 4),
      \RD_ADDR_GRAY_reg[6]\(0) => RD_ADDR_GRAY(6),
      S(0) => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_0\,
      data_out => p_17_in,
      data_sync_reg6_0 => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      rxrecclk => rxrecclk
    );
\RECLOCK_WR_ADDRGRAY[0].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_113
     port map (
      DI(0) => GRAY_TO_BIN(0),
      GRAY_TO_BIN(0) => GRAY_TO_BIN(1),
      Q(0) => \WR_ADDR_GRAY_reg_n_0_[0]\,
      data_out => p_0_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_114
     port map (
      CO(0) => \RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY_n_1\,
      D(3 downto 0) => RD_OCCUPANCY01_out(3 downto 0),
      DI(2 downto 1) => GRAY_TO_BIN(3 downto 2),
      DI(0) => GRAY_TO_BIN(0),
      GRAY_TO_BIN(0) => GRAY_TO_BIN(1),
      Q(1 downto 0) => RD_ADDR(1 downto 0),
      S(1) => \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY_n_0\,
      \WR_ADDR_GRAY_reg[1]\(0) => \WR_ADDR_GRAY_reg_n_0_[1]\,
      data_out => p_0_out,
      data_sync_reg6_0 => p_3_out,
      data_sync_reg6_1 => p_5_out,
      data_sync_reg6_2 => DATA_OUT,
      data_sync_reg6_3 => p_4_out,
      data_sync_reg6_4 => p_2_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[2].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_115
     port map (
      DI(0) => GRAY_TO_BIN(2),
      Q(0) => \WR_ADDR_GRAY_reg_n_0_[2]\,
      data_out => p_2_out,
      data_sync_reg6_0 => p_4_out,
      data_sync_reg6_1 => DATA_OUT,
      data_sync_reg6_2 => p_5_out,
      data_sync_reg6_3 => p_3_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_116
     port map (
      DI(0) => GRAY_TO_BIN(3),
      Q(0) => RD_ADDR(2),
      S(0) => \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY_n_0\,
      \WR_ADDR_GRAY_reg[3]\(0) => \WR_ADDR_GRAY_reg_n_0_[3]\,
      data_out => p_3_out,
      data_sync_reg6_0 => p_5_out,
      data_sync_reg6_1 => DATA_OUT,
      data_sync_reg6_2 => p_4_out,
      data_sync_reg6_3 => p_2_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_117
     port map (
      DI(0) => GRAY_TO_BIN(4),
      Q(0) => RD_ADDR(3),
      S(0) => \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY_n_0\,
      \WR_ADDR_GRAY_reg[4]\(0) => \WR_ADDR_GRAY_reg_n_0_[4]\,
      data_out => p_4_out,
      data_sync_reg6_0 => DATA_OUT,
      data_sync_reg6_1 => p_5_out,
      data_sync_reg6_2 => p_3_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_118
     port map (
      CO(0) => \RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY_n_1\,
      D(2 downto 0) => RD_OCCUPANCY01_out(6 downto 4),
      DI(0) => GRAY_TO_BIN(4),
      Q(0) => RD_ADDR(4),
      S(1) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_1\,
      \WR_ADDR_GRAY_reg[5]\(0) => \WR_ADDR_GRAY_reg_n_0_[5]\,
      data_out => p_5_out,
      data_sync_reg6_0 => DATA_OUT,
      data_sync_reg6_1 => p_4_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_119
     port map (
      Q(1 downto 0) => RD_ADDR(6 downto 5),
      S(1) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_1\,
      \WR_ADDR_GRAY_reg[6]\(0) => DATA_IN,
      data_out => DATA_OUT,
      data_sync_reg6_0 => p_5_out,
      userclk => userclk
    );
\REMOVE_IDLE_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00800000"
    )
        port map (
      I0 => I1_DETECTED_WR,
      I1 => WR_OCCUPANCY(6),
      I2 => I1_DETECTED_WR_REG,
      I3 => \REMOVE_IDLE_i_2__0_n_0\,
      I4 => WR_TOGGLE,
      I5 => REMOVE_IDLE,
      O => \REMOVE_IDLE_i_1__0_n_0\
    );
\REMOVE_IDLE_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => WR_OCCUPANCY(4),
      I1 => WR_OCCUPANCY(1),
      I2 => WR_OCCUPANCY(3),
      I3 => WR_OCCUPANCY(5),
      I4 => WR_OCCUPANCY(2),
      O => \REMOVE_IDLE_i_2__0_n_0\
    );
REMOVE_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \REMOVE_IDLE_i_1__0_n_0\,
      Q => REMOVE_IDLE,
      R => RESET_OUT
    );
\RXBUFERR_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0020002"
    )
        port map (
      I0 => \RXBUFERR_i_2__0_n_0\,
      I1 => RD_OCCUPANCY(2),
      I2 => RD_OCCUPANCY(3),
      I3 => RD_OCCUPANCY(4),
      I4 => \RXBUFERR_i_3__0_n_0\,
      I5 => \^rxbufstatus_ch1\(0),
      O => \RXBUFERR_i_1__0_n_0\
    );
\RXBUFERR_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => RD_OCCUPANCY(1),
      I1 => RD_OCCUPANCY(0),
      I2 => RD_OCCUPANCY(6),
      I3 => RD_OCCUPANCY(5),
      O => \RXBUFERR_i_2__0_n_0\
    );
\RXBUFERR_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => RD_OCCUPANCY(1),
      I1 => RD_OCCUPANCY(0),
      I2 => RD_OCCUPANCY(6),
      I3 => RD_OCCUPANCY(5),
      O => \RXBUFERR_i_3__0_n_0\
    );
RXBUFERR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXBUFERR_i_1__0_n_0\,
      Q => \^rxbufstatus_ch1\(0),
      R => SS(0)
    );
\RXCHARISCOMMA_USR_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(28),
      I1 => EVEN,
      I2 => RD_DATA_REG(12),
      O => \RXCHARISCOMMA_USR_i_1__0_n_0\
    );
RXCHARISCOMMA_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCHARISCOMMA_USR_i_1__0_n_0\,
      Q => RXCHARISCOMMA_USR,
      R => SS(0)
    );
\RXCHARISK_USR_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(27),
      I1 => EVEN,
      I2 => RD_DATA_REG(11),
      O => \RXCHARISK_USR_i_1__0_n_0\
    );
RXCHARISK_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCHARISK_USR_i_1__0_n_0\,
      Q => RXCHARISK_USR,
      R => SS(0)
    );
\RXCLKCORCNT[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^insert_idle_reg\,
      I1 => RD_DATA_REG(13),
      I2 => \^rxclkcorcnt_ch1\(0),
      O => \RXCLKCORCNT[0]_i_1__0_n_0\
    );
\RXCLKCORCNT[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10100010"
    )
        port map (
      I0 => RESET_IN,
      I1 => MGT_RX_RESET,
      I2 => \^insert_idle_reg\,
      I3 => RD_DATA_REG(13),
      I4 => \^rxclkcorcnt_ch1\(0),
      O => \RXCLKCORCNT[2]_i_1__0_n_0\
    );
\RXCLKCORCNT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCLKCORCNT[0]_i_1__0_n_0\,
      Q => \^rxclkcorcnt_ch1\(0),
      R => SS(0)
    );
\RXCLKCORCNT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCLKCORCNT[2]_i_1__0_n_0\,
      Q => \^rxclkcorcnt_ch1\(1),
      R => '0'
    );
\RXDATA_USR[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(16),
      I1 => EVEN,
      I2 => RD_DATA_REG(0),
      O => \RXDATA_USR[0]_i_1__0_n_0\
    );
\RXDATA_USR[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(17),
      I1 => EVEN,
      I2 => RD_DATA_REG(1),
      O => \RXDATA_USR[1]_i_1__0_n_0\
    );
\RXDATA_USR[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(18),
      I1 => EVEN,
      I2 => RD_DATA_REG(2),
      O => \RXDATA_USR[2]_i_1__0_n_0\
    );
\RXDATA_USR[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(19),
      I1 => EVEN,
      I2 => RD_DATA_REG(3),
      O => \RXDATA_USR[3]_i_1__0_n_0\
    );
\RXDATA_USR[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(20),
      I1 => EVEN,
      I2 => RD_DATA_REG(4),
      O => \RXDATA_USR[4]_i_1__0_n_0\
    );
\RXDATA_USR[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(21),
      I1 => EVEN,
      I2 => RD_DATA_REG(5),
      O => \RXDATA_USR[5]_i_1__0_n_0\
    );
\RXDATA_USR[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(22),
      I1 => EVEN,
      I2 => RD_DATA_REG(6),
      O => \RXDATA_USR[6]_i_1__0_n_0\
    );
\RXDATA_USR[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(23),
      I1 => EVEN,
      I2 => RD_DATA_REG(7),
      O => \RXDATA_USR[7]_i_1__0_n_0\
    );
\RXDATA_USR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[0]_i_1__0_n_0\,
      Q => Q(0),
      R => SS(0)
    );
\RXDATA_USR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[1]_i_1__0_n_0\,
      Q => Q(1),
      R => SS(0)
    );
\RXDATA_USR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[2]_i_1__0_n_0\,
      Q => Q(2),
      R => SS(0)
    );
\RXDATA_USR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[3]_i_1__0_n_0\,
      Q => Q(3),
      R => SS(0)
    );
\RXDATA_USR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[4]_i_1__0_n_0\,
      Q => Q(4),
      R => SS(0)
    );
\RXDATA_USR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[5]_i_1__0_n_0\,
      Q => Q(5),
      R => SS(0)
    );
\RXDATA_USR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[6]_i_1__0_n_0\,
      Q => Q(6),
      R => SS(0)
    );
\RXDATA_USR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[7]_i_1__0_n_0\,
      Q => Q(7),
      R => SS(0)
    );
\RXNOTINTABLE_USR_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(25),
      I1 => EVEN,
      I2 => RD_DATA_REG(9),
      O => \RXNOTINTABLE_USR_i_1__0_n_0\
    );
RXNOTINTABLE_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXNOTINTABLE_USR_i_1__0_n_0\,
      Q => RXNOTINTABLE_USR,
      R => SS(0)
    );
\WR_ADDR_GRAY[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in5_in,
      O => BIN_TO_GRAY(0)
    );
\WR_ADDR_GRAY[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_2_in7_in,
      O => BIN_TO_GRAY(1)
    );
\WR_ADDR_GRAY[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in7_in,
      I1 => p_3_in9_in,
      O => BIN_TO_GRAY(2)
    );
\WR_ADDR_GRAY[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in9_in,
      I1 => p_4_in11_in,
      O => BIN_TO_GRAY(3)
    );
\WR_ADDR_GRAY[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in11_in,
      I1 => p_5_in13_in,
      O => BIN_TO_GRAY(4)
    );
\WR_ADDR_GRAY[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in13_in,
      I1 => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      O => BIN_TO_GRAY(5)
    );
\WR_ADDR_GRAY_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(0),
      Q => \WR_ADDR_GRAY_reg_n_0_[0]\,
      S => RESET_OUT
    );
\WR_ADDR_GRAY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(1),
      Q => \WR_ADDR_GRAY_reg_n_0_[1]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(2),
      Q => \WR_ADDR_GRAY_reg_n_0_[2]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(3),
      Q => \WR_ADDR_GRAY_reg_n_0_[3]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(4),
      Q => \WR_ADDR_GRAY_reg_n_0_[4]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(5),
      Q => \WR_ADDR_GRAY_reg_n_0_[5]\,
      S => RESET_OUT
    );
\WR_ADDR_GRAY_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      Q => DATA_IN,
      S => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      Q => WR_ADDR_PLUS1(0),
      S => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_1_in5_in,
      Q => WR_ADDR_PLUS1(1),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_2_in7_in,
      Q => WR_ADDR_PLUS1(2),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_3_in9_in,
      Q => WR_ADDR_PLUS1(3),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_4_in11_in,
      Q => WR_ADDR_PLUS1(4),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_5_in13_in,
      Q => WR_ADDR_PLUS1(5),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      Q => WR_ADDR_PLUS1(6),
      S => RESET_OUT
    );
\WR_ADDR_PLUS2[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      O => \plusOp__0\(0)
    );
\WR_ADDR_PLUS2[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in5_in,
      I2 => p_2_in7_in,
      O => \plusOp__0\(2)
    );
\WR_ADDR_PLUS2[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_3_in9_in,
      I1 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I2 => p_1_in5_in,
      I3 => p_2_in7_in,
      O => \plusOp__0\(3)
    );
\WR_ADDR_PLUS2[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => p_4_in11_in,
      I1 => p_2_in7_in,
      I2 => p_1_in5_in,
      I3 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I4 => p_3_in9_in,
      O => \plusOp__0\(4)
    );
\WR_ADDR_PLUS2[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_5_in13_in,
      I1 => p_3_in9_in,
      I2 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I3 => p_1_in5_in,
      I4 => p_2_in7_in,
      I5 => p_4_in11_in,
      O => \plusOp__0\(5)
    );
\WR_ADDR_PLUS2[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      I1 => p_4_in11_in,
      I2 => \WR_ADDR_PLUS2[6]_i_2__0_n_0\,
      I3 => p_3_in9_in,
      I4 => p_5_in13_in,
      O => \plusOp__0\(6)
    );
\WR_ADDR_PLUS2[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_2_in7_in,
      I1 => p_1_in5_in,
      I2 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      O => \WR_ADDR_PLUS2[6]_i_2__0_n_0\
    );
\WR_ADDR_PLUS2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(0),
      Q => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => BIN_TO_GRAY(0),
      Q => p_1_in5_in,
      S => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(2),
      Q => p_2_in7_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(3),
      Q => p_3_in9_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(4),
      Q => p_4_in11_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(5),
      Q => p_5_in13_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(6),
      Q => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      S => RESET_OUT
    );
\WR_ADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(0),
      Q => WR_ADDR(0),
      R => RESET_OUT
    );
\WR_ADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(1),
      Q => WR_ADDR(1),
      R => RESET_OUT
    );
\WR_ADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(2),
      Q => WR_ADDR(2),
      R => RESET_OUT
    );
\WR_ADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(3),
      Q => WR_ADDR(3),
      R => RESET_OUT
    );
\WR_ADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(4),
      Q => WR_ADDR(4),
      R => RESET_OUT
    );
\WR_ADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(5),
      Q => WR_ADDR(5),
      R => RESET_OUT
    );
\WR_ADDR_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(6),
      Q => WR_ADDR(6),
      S => RESET_OUT
    );
\WR_DATA_REG1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(0),
      Q => \WR_DATA_REG1_reg_n_0_[0]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(9),
      Q => p_0_in6_in,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(10),
      Q => WR_DATA_REG1(12),
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(1),
      Q => \WR_DATA_REG1_reg_n_0_[1]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(2),
      Q => \WR_DATA_REG1_reg_n_0_[2]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(3),
      Q => \WR_DATA_REG1_reg_n_0_[3]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(4),
      Q => \WR_DATA_REG1_reg_n_0_[4]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(5),
      Q => \WR_DATA_REG1_reg_n_0_[5]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(6),
      Q => \WR_DATA_REG1_reg_n_0_[6]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(7),
      Q => \WR_DATA_REG1_reg_n_0_[7]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(8),
      Q => WR_DATA_REG1(9),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[0]\,
      Q => WR_DATA_REG2(0),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => p_0_in6_in,
      Q => WR_DATA_REG2(11),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_DATA_REG1(12),
      Q => WR_DATA_REG2(12),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[1]\,
      Q => WR_DATA_REG2(1),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[2]\,
      Q => WR_DATA_REG2(2),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[3]\,
      Q => WR_DATA_REG2(3),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[4]\,
      Q => WR_DATA_REG2(4),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[5]\,
      Q => WR_DATA_REG2(5),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[6]\,
      Q => WR_DATA_REG2(6),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[7]\,
      Q => WR_DATA_REG2(7),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_DATA_REG1(9),
      Q => WR_DATA_REG2(9),
      R => RESET_OUT
    );
\WR_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[0]\,
      Q => \WR_DATA_reg_n_0_[0]\,
      R => RESET_OUT
    );
\WR_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => p_0_in6_in,
      Q => \WR_DATA_reg_n_0_[11]\,
      R => RESET_OUT
    );
\WR_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(12),
      Q => \WR_DATA_reg_n_0_[12]\,
      R => RESET_OUT
    );
\WR_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => REMOVE_IDLE,
      Q => \WR_DATA_reg_n_0_[13]\,
      R => RESET_OUT
    );
\WR_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(0),
      Q => \WR_DATA_reg_n_0_[16]\,
      R => RESET_OUT
    );
\WR_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(1),
      Q => \WR_DATA_reg_n_0_[17]\,
      R => RESET_OUT
    );
\WR_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(2),
      Q => \WR_DATA_reg_n_0_[18]\,
      R => RESET_OUT
    );
\WR_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(3),
      Q => \WR_DATA_reg_n_0_[19]\,
      R => RESET_OUT
    );
\WR_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[1]\,
      Q => \WR_DATA_reg_n_0_[1]\,
      R => RESET_OUT
    );
\WR_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(4),
      Q => \WR_DATA_reg_n_0_[20]\,
      R => RESET_OUT
    );
\WR_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(5),
      Q => \WR_DATA_reg_n_0_[21]\,
      R => RESET_OUT
    );
\WR_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(6),
      Q => \WR_DATA_reg_n_0_[22]\,
      R => RESET_OUT
    );
\WR_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(7),
      Q => \WR_DATA_reg_n_0_[23]\,
      R => RESET_OUT
    );
\WR_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(9),
      Q => \WR_DATA_reg_n_0_[25]\,
      R => RESET_OUT
    );
\WR_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(11),
      Q => \WR_DATA_reg_n_0_[27]\,
      R => RESET_OUT
    );
\WR_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(12),
      Q => \WR_DATA_reg_n_0_[28]\,
      R => RESET_OUT
    );
\WR_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[2]\,
      Q => \WR_DATA_reg_n_0_[2]\,
      R => RESET_OUT
    );
\WR_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[3]\,
      Q => \WR_DATA_reg_n_0_[3]\,
      R => RESET_OUT
    );
\WR_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[4]\,
      Q => \WR_DATA_reg_n_0_[4]\,
      R => RESET_OUT
    );
\WR_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[5]\,
      Q => \WR_DATA_reg_n_0_[5]\,
      R => RESET_OUT
    );
\WR_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[6]\,
      Q => \WR_DATA_reg_n_0_[6]\,
      R => RESET_OUT
    );
\WR_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[7]\,
      Q => \WR_DATA_reg_n_0_[7]\,
      R => RESET_OUT
    );
\WR_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(9),
      Q => \WR_DATA_reg_n_0_[9]\,
      R => RESET_OUT
    );
\WR_ENABLE_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => RESET_OUT,
      I1 => WR_TOGGLE,
      I2 => \WR_ENABLE_i_2__0_n_0\,
      I3 => I1_DETECTED_WR,
      O => \WR_ENABLE_i_1__0_n_0\
    );
\WR_ENABLE_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \REMOVE_IDLE_i_2__0_n_0\,
      I1 => WR_TOGGLE,
      I2 => I1_DETECTED_WR_REG,
      I3 => REMOVE_IDLE,
      I4 => WR_OCCUPANCY(6),
      O => \WR_ENABLE_i_2__0_n_0\
    );
WR_ENABLE_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_ENABLE_i_1__0_n_0\,
      Q => WE,
      R => '0'
    );
\WR_OCCUPANCY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(1),
      Q => WR_OCCUPANCY(1),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(2),
      Q => WR_OCCUPANCY(2),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(3),
      Q => WR_OCCUPANCY(3),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(4),
      Q => WR_OCCUPANCY(4),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(5),
      Q => WR_OCCUPANCY(5),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(6),
      Q => WR_OCCUPANCY(6),
      S => RESET_OUT
    );
\WR_TOGGLE_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WR_TOGGLE,
      O => \WR_TOGGLE_i_1__0_n_0\
    );
WR_TOGGLE_reg: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_TOGGLE_i_1__0_n_0\,
      Q => WR_TOGGLE,
      S => RESET_OUT
    );
insert_idle_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => INSERT_IDLE,
      Q => \^insert_idle_reg\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_QSGMII_RX_ELASTIC_BUFFER_73 is
  port (
    RXCLKCORCNT_CH2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RXCHARISCOMMA_USR : out STD_LOGIC;
    RXCHARISK_USR : out STD_LOGIC;
    RXNOTINTABLE_USR : out STD_LOGIC;
    RXBUFSTATUS_CH2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_OUT : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    RESET_IN : in STD_LOGIC;
    MGT_RX_RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_QSGMII_RX_ELASTIC_BUFFER_73 : entity is "QSGMII_RX_ELASTIC_BUFFER";
end qsgmii_1218_QSGMII_RX_ELASTIC_BUFFER_73;

architecture STRUCTURE of qsgmii_1218_QSGMII_RX_ELASTIC_BUFFER_73 is
  signal BIN_TO_GRAY : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal D5P6_WR_REG : STD_LOGIC;
  signal \D5P6_WR_REG_i_2__1_n_0\ : STD_LOGIC;
  signal DATA_IN : STD_LOGIC;
  signal DATA_OUT : STD_LOGIC;
  signal EVEN : STD_LOGIC;
  signal \EVEN_i_1__1_n_0\ : STD_LOGIC;
  signal \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_FIFO[12].RD_DATA_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_FIFO[13].RD_DATA_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_FIFO[25].RD_DATA_reg_n_0_[25]\ : STD_LOGIC;
  signal \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\ : STD_LOGIC;
  signal \GEN_FIFO[28].RD_DATA_reg\ : STD_LOGIC;
  signal \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_FIFO[9].RD_DATA_reg_n_0_[9]\ : STD_LOGIC;
  signal GRAY_TO_BIN : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal I1_DETECTED_WR : STD_LOGIC;
  signal I1_DETECTED_WR_REG : STD_LOGIC;
  signal \I1_DETECTED_WR_REG_i_2__1_n_0\ : STD_LOGIC;
  signal INSERT_IDLE : STD_LOGIC;
  signal \INSERT_IDLE_i_1__5_n_0\ : STD_LOGIC;
  signal K28P5_WR_REG : STD_LOGIC;
  signal \K28P5_WR_REG_i_2__1_n_0\ : STD_LOGIC;
  signal RD_ADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_ADDR_GRAY : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \RD_ADDR_GRAY[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[5]_i_1__1_n_0\ : STD_LOGIC;
  signal RD_ADDR_PLUS1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \RD_ADDR_PLUS2[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \RD_ADDR_PLUS2_reg_n_0_[0]\ : STD_LOGIC;
  signal \RD_ADDR_PLUS2_reg_n_0_[2]\ : STD_LOGIC;
  signal \RD_ADDR_PLUS2_reg_n_0_[6]\ : STD_LOGIC;
  signal RD_DATA_RAM_0 : STD_LOGIC;
  signal RD_DATA_RAM_1 : STD_LOGIC;
  signal RD_DATA_RAM_11 : STD_LOGIC;
  signal RD_DATA_RAM_12 : STD_LOGIC;
  signal RD_DATA_RAM_13 : STD_LOGIC;
  signal RD_DATA_RAM_16 : STD_LOGIC;
  signal RD_DATA_RAM_17 : STD_LOGIC;
  signal RD_DATA_RAM_18 : STD_LOGIC;
  signal RD_DATA_RAM_19 : STD_LOGIC;
  signal RD_DATA_RAM_2 : STD_LOGIC;
  signal RD_DATA_RAM_20 : STD_LOGIC;
  signal RD_DATA_RAM_21 : STD_LOGIC;
  signal RD_DATA_RAM_22 : STD_LOGIC;
  signal RD_DATA_RAM_23 : STD_LOGIC;
  signal RD_DATA_RAM_25 : STD_LOGIC;
  signal RD_DATA_RAM_27 : STD_LOGIC;
  signal RD_DATA_RAM_28 : STD_LOGIC;
  signal RD_DATA_RAM_3 : STD_LOGIC;
  signal RD_DATA_RAM_4 : STD_LOGIC;
  signal RD_DATA_RAM_5 : STD_LOGIC;
  signal RD_DATA_RAM_6 : STD_LOGIC;
  signal RD_DATA_RAM_7 : STD_LOGIC;
  signal RD_DATA_RAM_9 : STD_LOGIC;
  signal RD_DATA_REG : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal RD_ENABLE : STD_LOGIC;
  signal RD_ENABLE0 : STD_LOGIC;
  signal RD_ENABLE24_out : STD_LOGIC;
  signal \RD_ENABLE_i_10__1_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_11__1_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_1__1_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_3__1_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_4__1_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_5__1_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_7__1_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_8__1_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_9__1_n_0\ : STD_LOGIC;
  signal RD_OCCUPANCY : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_OCCUPANCY01_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY_n_1\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_1\ : STD_LOGIC;
  signal REMOVE_IDLE : STD_LOGIC;
  signal \REMOVE_IDLE_i_1__1_n_0\ : STD_LOGIC;
  signal \REMOVE_IDLE_i_2__1_n_0\ : STD_LOGIC;
  signal \RXBUFERR_i_1__1_n_0\ : STD_LOGIC;
  signal \RXBUFERR_i_2__1_n_0\ : STD_LOGIC;
  signal \RXBUFERR_i_3__1_n_0\ : STD_LOGIC;
  signal \^rxbufstatus_ch2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RXCHARISCOMMA_USR_i_1__1_n_0\ : STD_LOGIC;
  signal \RXCHARISK_USR_i_1__1_n_0\ : STD_LOGIC;
  signal \RXCLKCORCNT[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXCLKCORCNT[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \^rxclkcorcnt_ch2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \RXDATA_USR[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXNOTINTABLE_USR_i_1__1_n_0\ : STD_LOGIC;
  signal WE : STD_LOGIC;
  signal WR_ADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \WR_ADDR_GRAY_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[1]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[2]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[3]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[4]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[5]\ : STD_LOGIC;
  signal WR_ADDR_PLUS1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \WR_ADDR_PLUS2[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \WR_ADDR_PLUS2_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_ADDR_PLUS2_reg_n_0_[6]\ : STD_LOGIC;
  signal WR_DATA_REG1 : STD_LOGIC_VECTOR ( 12 downto 9 );
  signal \WR_DATA_REG1_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[1]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[2]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[3]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[4]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[5]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[6]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[7]\ : STD_LOGIC;
  signal WR_DATA_REG2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \WR_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[11]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[12]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[13]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[16]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[17]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[18]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[19]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[20]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[21]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[22]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[23]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[25]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[27]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[28]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[9]\ : STD_LOGIC;
  signal \WR_ENABLE_i_1__1_n_0\ : STD_LOGIC;
  signal \WR_ENABLE_i_2__1_n_0\ : STD_LOGIC;
  signal WR_OCCUPANCY : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal WR_OCCUPANCY00_out : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal WR_TOGGLE : STD_LOGIC;
  signal \WR_TOGGLE_i_1__1_n_0\ : STD_LOGIC;
  signal \^insert_idle_reg\ : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in18_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in21_in : STD_LOGIC;
  signal p_2_in7_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in24_in : STD_LOGIC;
  signal p_3_in9_in : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_in11_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_5_in13_in : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_GEN_FIFO[0].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[11].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[12].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[13].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[16].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[17].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[18].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[19].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[1].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[20].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[21].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[22].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[23].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[25].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[27].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[28].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[2].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[3].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[4].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[5].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[6].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[7].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[9].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \GEN_FIFO[0].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[11].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[12].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[13].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[16].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[17].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[18].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[19].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[1].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[20].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[21].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[22].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[23].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[25].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[27].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[28].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[2].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[3].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[4].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[5].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[6].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[7].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[9].DIST_RAM\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \I1_DETECTED_WR_REG_i_2__1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \INSERT_IDLE_i_1__5\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \K28P5_WR_REG_i_1__1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[0]_i_1__1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[1]_i_1__1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[2]_i_1__1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[3]_i_1__1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[4]_i_1__1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[0]_i_1__1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[2]_i_1__1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[3]_i_1__1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[4]_i_1__1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[6]_i_2__1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \RD_ENABLE_i_1__1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \RXBUFERR_i_2__1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \RXBUFERR_i_3__1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \RXCHARISCOMMA_USR_i_1__1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \RXCHARISK_USR_i_1__1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \RXDATA_USR[0]_i_1__1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \RXDATA_USR[1]_i_1__1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \RXDATA_USR[3]_i_1__1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \RXDATA_USR[4]_i_1__1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \RXDATA_USR[5]_i_1__1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \RXDATA_USR[6]_i_1__1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \RXDATA_USR[7]_i_1__1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \RXNOTINTABLE_USR_i_1__1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[0]_i_1__1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[1]_i_1__1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[2]_i_1__1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[3]_i_1__1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[2]_i_1__1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[3]_i_1__1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[4]_i_1__1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[6]_i_2__1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \WR_ENABLE_i_2__1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \WR_TOGGLE_i_1__1\ : label is "soft_lutpair320";
begin
  RXBUFSTATUS_CH2(0) <= \^rxbufstatus_ch2\(0);
  RXCLKCORCNT_CH2(1 downto 0) <= \^rxclkcorcnt_ch2\(1 downto 0);
\D5P6_WR_REG_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000004"
    )
        port map (
      I0 => \D5P6_WR_REG_i_2__1_n_0\,
      I1 => \WR_DATA_REG1_reg_n_0_[4]\,
      I2 => \WR_DATA_REG1_reg_n_0_[2]\,
      I3 => \WR_DATA_REG1_reg_n_0_[0]\,
      I4 => \WR_DATA_REG1_reg_n_0_[7]\,
      O => p_8_in
    );
\D5P6_WR_REG_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \WR_DATA_REG1_reg_n_0_[6]\,
      I1 => \WR_DATA_REG1_reg_n_0_[1]\,
      I2 => \WR_DATA_REG1_reg_n_0_[5]\,
      I3 => p_0_in6_in,
      I4 => \WR_DATA_REG1_reg_n_0_[3]\,
      O => \D5P6_WR_REG_i_2__1_n_0\
    );
D5P6_WR_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => p_8_in,
      Q => D5P6_WR_REG,
      R => RESET_OUT
    );
\EVEN_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => EVEN,
      O => \EVEN_i_1__1_n_0\
    );
EVEN_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \EVEN_i_1__1_n_0\,
      Q => EVEN,
      S => SS(0)
    );
\GEN_FIFO[0].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[0]\,
      DPO => RD_DATA_RAM_0,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[0].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[0].RD_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_0,
      Q => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      R => SS(0)
    );
\GEN_FIFO[11].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[11]\,
      DPO => RD_DATA_RAM_11,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[11].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[11].RD_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_11,
      Q => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      R => SS(0)
    );
\GEN_FIFO[12].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[12]\,
      DPO => RD_DATA_RAM_12,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[12].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[12].RD_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_12,
      Q => \GEN_FIFO[12].RD_DATA_reg_n_0_[12]\,
      R => SS(0)
    );
\GEN_FIFO[13].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[13]\,
      DPO => RD_DATA_RAM_13,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[13].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[13].RD_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_13,
      Q => \GEN_FIFO[13].RD_DATA_reg_n_0_[13]\,
      R => SS(0)
    );
\GEN_FIFO[16].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[16]\,
      DPO => RD_DATA_RAM_16,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[16].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[16].RD_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_16,
      Q => p_2_in(0),
      R => SS(0)
    );
\GEN_FIFO[17].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[17]\,
      DPO => RD_DATA_RAM_17,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[17].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[17].RD_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_17,
      Q => p_2_in(1),
      R => SS(0)
    );
\GEN_FIFO[18].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[18]\,
      DPO => RD_DATA_RAM_18,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[18].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[18].RD_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_18,
      Q => p_2_in(2),
      R => SS(0)
    );
\GEN_FIFO[19].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[19]\,
      DPO => RD_DATA_RAM_19,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[19].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[19].RD_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_19,
      Q => p_2_in(3),
      R => SS(0)
    );
\GEN_FIFO[1].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[1]\,
      DPO => RD_DATA_RAM_1,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[1].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[1].RD_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_1,
      Q => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      R => SS(0)
    );
\GEN_FIFO[20].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[20]\,
      DPO => RD_DATA_RAM_20,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[20].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[20].RD_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_20,
      Q => p_2_in(4),
      R => SS(0)
    );
\GEN_FIFO[21].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[21]\,
      DPO => RD_DATA_RAM_21,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[21].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[21].RD_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_21,
      Q => p_2_in(5),
      R => SS(0)
    );
\GEN_FIFO[22].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[22]\,
      DPO => RD_DATA_RAM_22,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[22].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[22].RD_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_22,
      Q => p_2_in(6),
      R => SS(0)
    );
\GEN_FIFO[23].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[23]\,
      DPO => RD_DATA_RAM_23,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[23].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[23].RD_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_23,
      Q => p_2_in(7),
      R => SS(0)
    );
\GEN_FIFO[25].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[25]\,
      DPO => RD_DATA_RAM_25,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[25].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[25].RD_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_25,
      Q => \GEN_FIFO[25].RD_DATA_reg_n_0_[25]\,
      R => SS(0)
    );
\GEN_FIFO[27].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[27]\,
      DPO => RD_DATA_RAM_27,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[27].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[27].RD_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_27,
      Q => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      R => SS(0)
    );
\GEN_FIFO[28].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[28]\,
      DPO => RD_DATA_RAM_28,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[28].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[28].RD_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_28,
      Q => \GEN_FIFO[28].RD_DATA_reg\,
      R => SS(0)
    );
\GEN_FIFO[2].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[2]\,
      DPO => RD_DATA_RAM_2,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[2].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[2].RD_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_2,
      Q => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      R => SS(0)
    );
\GEN_FIFO[3].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[3]\,
      DPO => RD_DATA_RAM_3,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[3].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[3].RD_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_3,
      Q => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      R => SS(0)
    );
\GEN_FIFO[4].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[4]\,
      DPO => RD_DATA_RAM_4,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[4].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[4].RD_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_4,
      Q => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      R => SS(0)
    );
\GEN_FIFO[5].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[5]\,
      DPO => RD_DATA_RAM_5,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[5].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[5].RD_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_5,
      Q => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      R => SS(0)
    );
\GEN_FIFO[6].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[6]\,
      DPO => RD_DATA_RAM_6,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[6].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[6].RD_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_6,
      Q => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      R => SS(0)
    );
\GEN_FIFO[7].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[7]\,
      DPO => RD_DATA_RAM_7,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[7].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[7].RD_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_7,
      Q => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      R => SS(0)
    );
\GEN_FIFO[9].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[9]\,
      DPO => RD_DATA_RAM_9,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[9].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[9].RD_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_9,
      Q => \GEN_FIFO[9].RD_DATA_reg_n_0_[9]\,
      R => SS(0)
    );
\I1_DETECTED_WR_REG_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_8_in,
      I1 => K28P5_WR_REG,
      I2 => \I1_DETECTED_WR_REG_i_2__1_n_0\,
      I3 => D5P6_WR_REG,
      O => I1_DETECTED_WR
    );
\I1_DETECTED_WR_REG_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \WR_DATA_REG1_reg_n_0_[3]\,
      I1 => \WR_DATA_REG1_reg_n_0_[0]\,
      I2 => \WR_DATA_REG1_reg_n_0_[1]\,
      I3 => \K28P5_WR_REG_i_2__1_n_0\,
      O => \I1_DETECTED_WR_REG_i_2__1_n_0\
    );
I1_DETECTED_WR_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => I1_DETECTED_WR,
      Q => I1_DETECTED_WR_REG,
      R => RESET_OUT
    );
\INSERT_IDLE_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => RESET_IN,
      I1 => MGT_RX_RESET,
      I2 => EVEN,
      I3 => RD_ENABLE0,
      O => \INSERT_IDLE_i_1__5_n_0\
    );
INSERT_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \INSERT_IDLE_i_1__5_n_0\,
      Q => INSERT_IDLE,
      R => '0'
    );
\K28P5_WR_REG_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \K28P5_WR_REG_i_2__1_n_0\,
      I1 => \WR_DATA_REG1_reg_n_0_[1]\,
      I2 => \WR_DATA_REG1_reg_n_0_[0]\,
      I3 => \WR_DATA_REG1_reg_n_0_[3]\,
      O => p_9_in
    );
\K28P5_WR_REG_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \WR_DATA_REG1_reg_n_0_[2]\,
      I1 => \WR_DATA_REG1_reg_n_0_[6]\,
      I2 => \WR_DATA_REG1_reg_n_0_[7]\,
      I3 => \WR_DATA_REG1_reg_n_0_[4]\,
      I4 => \WR_DATA_REG1_reg_n_0_[5]\,
      I5 => p_0_in6_in,
      O => \K28P5_WR_REG_i_2__1_n_0\
    );
K28P5_WR_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => p_9_in,
      Q => K28P5_WR_REG,
      R => RESET_OUT
    );
\RD_ADDR_GRAY[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in,
      O => \RD_ADDR_GRAY[0]_i_1__1_n_0\
    );
\RD_ADDR_GRAY[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      O => \RD_ADDR_GRAY[1]_i_1__1_n_0\
    );
\RD_ADDR_GRAY[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I1 => p_3_in,
      O => \RD_ADDR_GRAY[2]_i_1__1_n_0\
    );
\RD_ADDR_GRAY[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in,
      I1 => p_4_in,
      O => \RD_ADDR_GRAY[3]_i_1__1_n_0\
    );
\RD_ADDR_GRAY[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in,
      I1 => p_5_in,
      O => \RD_ADDR_GRAY[4]_i_1__1_n_0\
    );
\RD_ADDR_GRAY[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      O => \RD_ADDR_GRAY[5]_i_1__1_n_0\
    );
\RD_ADDR_GRAY_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[0]_i_1__1_n_0\,
      Q => RD_ADDR_GRAY(0),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[1]_i_1__1_n_0\,
      Q => RD_ADDR_GRAY(1),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[2]_i_1__1_n_0\,
      Q => RD_ADDR_GRAY(2),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[3]_i_1__1_n_0\,
      Q => RD_ADDR_GRAY(3),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[4]_i_1__1_n_0\,
      Q => RD_ADDR_GRAY(4),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[5]_i_1__1_n_0\,
      Q => RD_ADDR_GRAY(5),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      Q => RD_ADDR_GRAY(6),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      Q => RD_ADDR_PLUS1(0),
      S => SS(0)
    );
\RD_ADDR_PLUS1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_1_in,
      Q => RD_ADDR_PLUS1(1),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      Q => RD_ADDR_PLUS1(2),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_3_in,
      Q => RD_ADDR_PLUS1(3),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_4_in,
      Q => RD_ADDR_PLUS1(4),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_5_in,
      Q => RD_ADDR_PLUS1(5),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      Q => RD_ADDR_PLUS1(6),
      R => SS(0)
    );
\RD_ADDR_PLUS2[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      O => plusOp(0)
    );
\RD_ADDR_PLUS2[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      O => plusOp(2)
    );
\RD_ADDR_PLUS2[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I3 => p_3_in,
      O => plusOp(3)
    );
\RD_ADDR_PLUS2[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I2 => p_1_in,
      I3 => p_3_in,
      I4 => p_4_in,
      O => plusOp(4)
    );
\RD_ADDR_PLUS2[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_3_in,
      I1 => p_1_in,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I3 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I4 => p_4_in,
      I5 => p_5_in,
      O => plusOp(5)
    );
\RD_ADDR_PLUS2[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \RD_ADDR_PLUS2[6]_i_2__1_n_0\,
      I1 => p_5_in,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      O => plusOp(6)
    );
\RD_ADDR_PLUS2[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_4_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I3 => p_1_in,
      I4 => p_3_in,
      O => \RD_ADDR_PLUS2[6]_i_2__1_n_0\
    );
\RD_ADDR_PLUS2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(0),
      Q => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_GRAY[0]_i_1__1_n_0\,
      Q => p_1_in,
      S => SS(0)
    );
\RD_ADDR_PLUS2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(2),
      Q => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(3),
      Q => p_3_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(4),
      Q => p_4_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(5),
      Q => p_5_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(6),
      Q => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      R => SS(0)
    );
\RD_ADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(0),
      Q => RD_ADDR(0),
      R => SS(0)
    );
\RD_ADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(1),
      Q => RD_ADDR(1),
      R => SS(0)
    );
\RD_ADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(2),
      Q => RD_ADDR(2),
      R => SS(0)
    );
\RD_ADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(3),
      Q => RD_ADDR(3),
      R => SS(0)
    );
\RD_ADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(4),
      Q => RD_ADDR(4),
      R => SS(0)
    );
\RD_ADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(5),
      Q => RD_ADDR(5),
      R => SS(0)
    );
\RD_ADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(6),
      Q => RD_ADDR(6),
      R => SS(0)
    );
\RD_DATA_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      Q => RD_DATA_REG(0),
      R => SS(0)
    );
\RD_DATA_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      Q => RD_DATA_REG(11),
      R => SS(0)
    );
\RD_DATA_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[12].RD_DATA_reg_n_0_[12]\,
      Q => RD_DATA_REG(12),
      R => SS(0)
    );
\RD_DATA_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[13].RD_DATA_reg_n_0_[13]\,
      Q => RD_DATA_REG(13),
      R => SS(0)
    );
\RD_DATA_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(0),
      Q => RD_DATA_REG(16),
      R => SS(0)
    );
\RD_DATA_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(1),
      Q => RD_DATA_REG(17),
      R => SS(0)
    );
\RD_DATA_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(2),
      Q => RD_DATA_REG(18),
      R => SS(0)
    );
\RD_DATA_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(3),
      Q => RD_DATA_REG(19),
      R => SS(0)
    );
\RD_DATA_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      Q => RD_DATA_REG(1),
      R => SS(0)
    );
\RD_DATA_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(4),
      Q => RD_DATA_REG(20),
      R => SS(0)
    );
\RD_DATA_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(5),
      Q => RD_DATA_REG(21),
      R => SS(0)
    );
\RD_DATA_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(6),
      Q => RD_DATA_REG(22),
      R => SS(0)
    );
\RD_DATA_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(7),
      Q => RD_DATA_REG(23),
      R => SS(0)
    );
\RD_DATA_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[25].RD_DATA_reg_n_0_[25]\,
      Q => RD_DATA_REG(25),
      R => SS(0)
    );
\RD_DATA_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      Q => RD_DATA_REG(27),
      R => SS(0)
    );
\RD_DATA_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[28].RD_DATA_reg\,
      Q => RD_DATA_REG(28),
      R => SS(0)
    );
\RD_DATA_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      Q => RD_DATA_REG(2),
      R => SS(0)
    );
\RD_DATA_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      Q => RD_DATA_REG(3),
      R => SS(0)
    );
\RD_DATA_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      Q => RD_DATA_REG(4),
      R => SS(0)
    );
\RD_DATA_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      Q => RD_DATA_REG(5),
      R => SS(0)
    );
\RD_DATA_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      Q => RD_DATA_REG(6),
      R => SS(0)
    );
\RD_DATA_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      Q => RD_DATA_REG(7),
      R => SS(0)
    );
\RD_DATA_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[9].RD_DATA_reg_n_0_[9]\,
      Q => RD_DATA_REG(9),
      R => SS(0)
    );
\RD_ENABLE_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => p_2_in(1),
      I1 => p_2_in(2),
      I2 => p_2_in(0),
      O => \RD_ENABLE_i_10__1_n_0\
    );
\RD_ENABLE_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => p_2_in(3),
      I1 => p_2_in(4),
      I2 => p_2_in(5),
      I3 => p_2_in(6),
      I4 => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      I5 => p_2_in(7),
      O => \RD_ENABLE_i_11__1_n_0\
    );
\RD_ENABLE_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => RESET_IN,
      I1 => MGT_RX_RESET,
      I2 => EVEN,
      I3 => RD_ENABLE0,
      O => \RD_ENABLE_i_1__1_n_0\
    );
\RD_ENABLE_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0000"
    )
        port map (
      I0 => \RD_ENABLE_i_3__1_n_0\,
      I1 => \RD_ENABLE_i_4__1_n_0\,
      I2 => \RD_ENABLE_i_5__1_n_0\,
      I3 => RD_OCCUPANCY(6),
      I4 => RD_ENABLE24_out,
      O => RD_ENABLE0
    );
\RD_ENABLE_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800200"
    )
        port map (
      I0 => \RD_ENABLE_i_7__1_n_0\,
      I1 => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      I2 => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      I3 => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      I4 => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      O => \RD_ENABLE_i_3__1_n_0\
    );
\RD_ENABLE_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800200"
    )
        port map (
      I0 => \RD_ENABLE_i_8__1_n_0\,
      I1 => p_2_in(2),
      I2 => p_2_in(0),
      I3 => p_2_in(4),
      I4 => p_2_in(7),
      O => \RD_ENABLE_i_4__1_n_0\
    );
\RD_ENABLE_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => RD_OCCUPANCY(4),
      I1 => RD_OCCUPANCY(5),
      I2 => RD_OCCUPANCY(2),
      I3 => RD_OCCUPANCY(3),
      I4 => RD_OCCUPANCY(1),
      I5 => RD_OCCUPANCY(0),
      O => \RD_ENABLE_i_5__1_n_0\
    );
\RD_ENABLE_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF040004000400"
    )
        port map (
      I0 => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      I1 => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      I2 => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      I3 => \RD_ENABLE_i_9__1_n_0\,
      I4 => \RD_ENABLE_i_10__1_n_0\,
      I5 => \RD_ENABLE_i_11__1_n_0\,
      O => RD_ENABLE24_out
    );
\RD_ENABLE_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      I1 => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      I2 => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      I3 => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      I4 => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      O => \RD_ENABLE_i_7__1_n_0\
    );
\RD_ENABLE_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => p_2_in(1),
      I1 => p_2_in(3),
      I2 => p_2_in(5),
      I3 => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      I4 => p_2_in(6),
      O => \RD_ENABLE_i_8__1_n_0\
    );
\RD_ENABLE_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      I1 => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      I2 => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      I3 => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      I4 => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      I5 => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      O => \RD_ENABLE_i_9__1_n_0\
    );
RD_ENABLE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ENABLE_i_1__1_n_0\,
      Q => RD_ENABLE,
      R => '0'
    );
\RD_OCCUPANCY_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(0),
      Q => RD_OCCUPANCY(0),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(1),
      Q => RD_OCCUPANCY(1),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(2),
      Q => RD_OCCUPANCY(2),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(3),
      Q => RD_OCCUPANCY(3),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(4),
      Q => RD_OCCUPANCY(4),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(5),
      Q => RD_OCCUPANCY(5),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(6),
      Q => RD_OCCUPANCY(6),
      S => SS(0)
    );
\RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_92
     port map (
      Q(0) => RD_ADDR_GRAY(0),
      data_out => \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY_n_0\,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_93
     port map (
      CO(0) => \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_0\,
      D(2 downto 0) => WR_OCCUPANCY00_out(3 downto 1),
      Q(3 downto 0) => WR_ADDR(3 downto 0),
      \RD_ADDR_GRAY_reg[1]\(0) => RD_ADDR_GRAY(1),
      S(1) => \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY_n_0\,
      data_out => p_2_in21_in,
      data_sync_reg6_0 => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      data_sync_reg6_1 => p_17_in,
      data_sync_reg6_2 => p_1_in18_in,
      data_sync_reg6_3 => p_3_in24_in,
      data_sync_reg6_4 => \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY_n_0\,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[2].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_94
     port map (
      Q(0) => RD_ADDR_GRAY(2),
      data_out => p_3_in24_in,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_95
     port map (
      Q(0) => WR_ADDR(2),
      \RD_ADDR_GRAY_reg[3]\(0) => RD_ADDR_GRAY(3),
      S(0) => \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY_n_0\,
      data_out => p_2_in21_in,
      data_sync_reg6_0 => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      data_sync_reg6_1 => p_17_in,
      data_sync_reg6_2 => p_1_in18_in,
      data_sync_reg6_3 => p_3_in24_in,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_96
     port map (
      Q(0) => WR_ADDR(3),
      \RD_ADDR_GRAY_reg[4]\(0) => RD_ADDR_GRAY(4),
      S(0) => \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY_n_0\,
      data_out => p_1_in18_in,
      data_sync_reg6_0 => p_17_in,
      data_sync_reg6_1 => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      data_sync_reg6_2 => p_2_in21_in,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_97
     port map (
      Q(0) => WR_ADDR(4),
      \RD_ADDR_GRAY_reg[5]\(0) => RD_ADDR_GRAY(5),
      S(0) => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_0\,
      data_out => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      data_sync_reg6_0 => p_17_in,
      data_sync_reg6_1 => p_1_in18_in,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[6].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_98
     port map (
      CO(0) => \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_0\,
      D(2 downto 0) => WR_OCCUPANCY00_out(6 downto 4),
      Q(2 downto 0) => WR_ADDR(6 downto 4),
      \RD_ADDR_GRAY_reg[6]\(0) => RD_ADDR_GRAY(6),
      S(0) => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_0\,
      data_out => p_17_in,
      data_sync_reg6_0 => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      rxrecclk => rxrecclk
    );
\RECLOCK_WR_ADDRGRAY[0].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_99
     port map (
      DI(0) => GRAY_TO_BIN(0),
      GRAY_TO_BIN(0) => GRAY_TO_BIN(1),
      Q(0) => \WR_ADDR_GRAY_reg_n_0_[0]\,
      data_out => p_0_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_100
     port map (
      CO(0) => \RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY_n_1\,
      D(3 downto 0) => RD_OCCUPANCY01_out(3 downto 0),
      DI(2 downto 1) => GRAY_TO_BIN(3 downto 2),
      DI(0) => GRAY_TO_BIN(0),
      GRAY_TO_BIN(0) => GRAY_TO_BIN(1),
      Q(1 downto 0) => RD_ADDR(1 downto 0),
      S(1) => \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY_n_0\,
      \WR_ADDR_GRAY_reg[1]\(0) => \WR_ADDR_GRAY_reg_n_0_[1]\,
      data_out => p_0_out,
      data_sync_reg6_0 => p_3_out,
      data_sync_reg6_1 => p_5_out,
      data_sync_reg6_2 => DATA_OUT,
      data_sync_reg6_3 => p_4_out,
      data_sync_reg6_4 => p_2_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[2].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_101
     port map (
      DI(0) => GRAY_TO_BIN(2),
      Q(0) => \WR_ADDR_GRAY_reg_n_0_[2]\,
      data_out => p_2_out,
      data_sync_reg6_0 => p_4_out,
      data_sync_reg6_1 => DATA_OUT,
      data_sync_reg6_2 => p_5_out,
      data_sync_reg6_3 => p_3_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_102
     port map (
      DI(0) => GRAY_TO_BIN(3),
      Q(0) => RD_ADDR(2),
      S(0) => \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY_n_0\,
      \WR_ADDR_GRAY_reg[3]\(0) => \WR_ADDR_GRAY_reg_n_0_[3]\,
      data_out => p_3_out,
      data_sync_reg6_0 => p_5_out,
      data_sync_reg6_1 => DATA_OUT,
      data_sync_reg6_2 => p_4_out,
      data_sync_reg6_3 => p_2_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_103
     port map (
      DI(0) => GRAY_TO_BIN(4),
      Q(0) => RD_ADDR(3),
      S(0) => \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY_n_0\,
      \WR_ADDR_GRAY_reg[4]\(0) => \WR_ADDR_GRAY_reg_n_0_[4]\,
      data_out => p_4_out,
      data_sync_reg6_0 => DATA_OUT,
      data_sync_reg6_1 => p_5_out,
      data_sync_reg6_2 => p_3_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_104
     port map (
      CO(0) => \RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY_n_1\,
      D(2 downto 0) => RD_OCCUPANCY01_out(6 downto 4),
      DI(0) => GRAY_TO_BIN(4),
      Q(0) => RD_ADDR(4),
      S(1) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_1\,
      \WR_ADDR_GRAY_reg[5]\(0) => \WR_ADDR_GRAY_reg_n_0_[5]\,
      data_out => p_5_out,
      data_sync_reg6_0 => DATA_OUT,
      data_sync_reg6_1 => p_4_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_105
     port map (
      Q(1 downto 0) => RD_ADDR(6 downto 5),
      S(1) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_1\,
      \WR_ADDR_GRAY_reg[6]\(0) => DATA_IN,
      data_out => DATA_OUT,
      data_sync_reg6_0 => p_5_out,
      userclk => userclk
    );
\REMOVE_IDLE_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00800000"
    )
        port map (
      I0 => I1_DETECTED_WR,
      I1 => WR_OCCUPANCY(6),
      I2 => I1_DETECTED_WR_REG,
      I3 => \REMOVE_IDLE_i_2__1_n_0\,
      I4 => WR_TOGGLE,
      I5 => REMOVE_IDLE,
      O => \REMOVE_IDLE_i_1__1_n_0\
    );
\REMOVE_IDLE_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => WR_OCCUPANCY(4),
      I1 => WR_OCCUPANCY(1),
      I2 => WR_OCCUPANCY(3),
      I3 => WR_OCCUPANCY(5),
      I4 => WR_OCCUPANCY(2),
      O => \REMOVE_IDLE_i_2__1_n_0\
    );
REMOVE_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \REMOVE_IDLE_i_1__1_n_0\,
      Q => REMOVE_IDLE,
      R => RESET_OUT
    );
\RXBUFERR_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0020002"
    )
        port map (
      I0 => \RXBUFERR_i_2__1_n_0\,
      I1 => RD_OCCUPANCY(2),
      I2 => RD_OCCUPANCY(3),
      I3 => RD_OCCUPANCY(4),
      I4 => \RXBUFERR_i_3__1_n_0\,
      I5 => \^rxbufstatus_ch2\(0),
      O => \RXBUFERR_i_1__1_n_0\
    );
\RXBUFERR_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => RD_OCCUPANCY(1),
      I1 => RD_OCCUPANCY(0),
      I2 => RD_OCCUPANCY(6),
      I3 => RD_OCCUPANCY(5),
      O => \RXBUFERR_i_2__1_n_0\
    );
\RXBUFERR_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => RD_OCCUPANCY(1),
      I1 => RD_OCCUPANCY(0),
      I2 => RD_OCCUPANCY(6),
      I3 => RD_OCCUPANCY(5),
      O => \RXBUFERR_i_3__1_n_0\
    );
RXBUFERR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXBUFERR_i_1__1_n_0\,
      Q => \^rxbufstatus_ch2\(0),
      R => SS(0)
    );
\RXCHARISCOMMA_USR_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(28),
      I1 => EVEN,
      I2 => RD_DATA_REG(12),
      O => \RXCHARISCOMMA_USR_i_1__1_n_0\
    );
RXCHARISCOMMA_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCHARISCOMMA_USR_i_1__1_n_0\,
      Q => RXCHARISCOMMA_USR,
      R => SS(0)
    );
\RXCHARISK_USR_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(27),
      I1 => EVEN,
      I2 => RD_DATA_REG(11),
      O => \RXCHARISK_USR_i_1__1_n_0\
    );
RXCHARISK_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCHARISK_USR_i_1__1_n_0\,
      Q => RXCHARISK_USR,
      R => SS(0)
    );
\RXCLKCORCNT[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^insert_idle_reg\,
      I1 => RD_DATA_REG(13),
      I2 => \^rxclkcorcnt_ch2\(0),
      O => \RXCLKCORCNT[0]_i_1__1_n_0\
    );
\RXCLKCORCNT[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10100010"
    )
        port map (
      I0 => RESET_IN,
      I1 => MGT_RX_RESET,
      I2 => \^insert_idle_reg\,
      I3 => RD_DATA_REG(13),
      I4 => \^rxclkcorcnt_ch2\(0),
      O => \RXCLKCORCNT[2]_i_1__1_n_0\
    );
\RXCLKCORCNT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCLKCORCNT[0]_i_1__1_n_0\,
      Q => \^rxclkcorcnt_ch2\(0),
      R => SS(0)
    );
\RXCLKCORCNT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCLKCORCNT[2]_i_1__1_n_0\,
      Q => \^rxclkcorcnt_ch2\(1),
      R => '0'
    );
\RXDATA_USR[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(16),
      I1 => EVEN,
      I2 => RD_DATA_REG(0),
      O => \RXDATA_USR[0]_i_1__1_n_0\
    );
\RXDATA_USR[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(17),
      I1 => EVEN,
      I2 => RD_DATA_REG(1),
      O => \RXDATA_USR[1]_i_1__1_n_0\
    );
\RXDATA_USR[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(18),
      I1 => EVEN,
      I2 => RD_DATA_REG(2),
      O => \RXDATA_USR[2]_i_1__1_n_0\
    );
\RXDATA_USR[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(19),
      I1 => EVEN,
      I2 => RD_DATA_REG(3),
      O => \RXDATA_USR[3]_i_1__1_n_0\
    );
\RXDATA_USR[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(20),
      I1 => EVEN,
      I2 => RD_DATA_REG(4),
      O => \RXDATA_USR[4]_i_1__1_n_0\
    );
\RXDATA_USR[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(21),
      I1 => EVEN,
      I2 => RD_DATA_REG(5),
      O => \RXDATA_USR[5]_i_1__1_n_0\
    );
\RXDATA_USR[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(22),
      I1 => EVEN,
      I2 => RD_DATA_REG(6),
      O => \RXDATA_USR[6]_i_1__1_n_0\
    );
\RXDATA_USR[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(23),
      I1 => EVEN,
      I2 => RD_DATA_REG(7),
      O => \RXDATA_USR[7]_i_1__1_n_0\
    );
\RXDATA_USR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[0]_i_1__1_n_0\,
      Q => Q(0),
      R => SS(0)
    );
\RXDATA_USR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[1]_i_1__1_n_0\,
      Q => Q(1),
      R => SS(0)
    );
\RXDATA_USR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[2]_i_1__1_n_0\,
      Q => Q(2),
      R => SS(0)
    );
\RXDATA_USR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[3]_i_1__1_n_0\,
      Q => Q(3),
      R => SS(0)
    );
\RXDATA_USR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[4]_i_1__1_n_0\,
      Q => Q(4),
      R => SS(0)
    );
\RXDATA_USR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[5]_i_1__1_n_0\,
      Q => Q(5),
      R => SS(0)
    );
\RXDATA_USR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[6]_i_1__1_n_0\,
      Q => Q(6),
      R => SS(0)
    );
\RXDATA_USR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[7]_i_1__1_n_0\,
      Q => Q(7),
      R => SS(0)
    );
\RXNOTINTABLE_USR_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(25),
      I1 => EVEN,
      I2 => RD_DATA_REG(9),
      O => \RXNOTINTABLE_USR_i_1__1_n_0\
    );
RXNOTINTABLE_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXNOTINTABLE_USR_i_1__1_n_0\,
      Q => RXNOTINTABLE_USR,
      R => SS(0)
    );
\WR_ADDR_GRAY[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in5_in,
      O => BIN_TO_GRAY(0)
    );
\WR_ADDR_GRAY[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_2_in7_in,
      O => BIN_TO_GRAY(1)
    );
\WR_ADDR_GRAY[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in7_in,
      I1 => p_3_in9_in,
      O => BIN_TO_GRAY(2)
    );
\WR_ADDR_GRAY[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in9_in,
      I1 => p_4_in11_in,
      O => BIN_TO_GRAY(3)
    );
\WR_ADDR_GRAY[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in11_in,
      I1 => p_5_in13_in,
      O => BIN_TO_GRAY(4)
    );
\WR_ADDR_GRAY[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in13_in,
      I1 => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      O => BIN_TO_GRAY(5)
    );
\WR_ADDR_GRAY_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(0),
      Q => \WR_ADDR_GRAY_reg_n_0_[0]\,
      S => RESET_OUT
    );
\WR_ADDR_GRAY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(1),
      Q => \WR_ADDR_GRAY_reg_n_0_[1]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(2),
      Q => \WR_ADDR_GRAY_reg_n_0_[2]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(3),
      Q => \WR_ADDR_GRAY_reg_n_0_[3]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(4),
      Q => \WR_ADDR_GRAY_reg_n_0_[4]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(5),
      Q => \WR_ADDR_GRAY_reg_n_0_[5]\,
      S => RESET_OUT
    );
\WR_ADDR_GRAY_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      Q => DATA_IN,
      S => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      Q => WR_ADDR_PLUS1(0),
      S => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_1_in5_in,
      Q => WR_ADDR_PLUS1(1),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_2_in7_in,
      Q => WR_ADDR_PLUS1(2),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_3_in9_in,
      Q => WR_ADDR_PLUS1(3),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_4_in11_in,
      Q => WR_ADDR_PLUS1(4),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_5_in13_in,
      Q => WR_ADDR_PLUS1(5),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      Q => WR_ADDR_PLUS1(6),
      S => RESET_OUT
    );
\WR_ADDR_PLUS2[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      O => \plusOp__0\(0)
    );
\WR_ADDR_PLUS2[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in5_in,
      I2 => p_2_in7_in,
      O => \plusOp__0\(2)
    );
\WR_ADDR_PLUS2[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_3_in9_in,
      I1 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I2 => p_1_in5_in,
      I3 => p_2_in7_in,
      O => \plusOp__0\(3)
    );
\WR_ADDR_PLUS2[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => p_4_in11_in,
      I1 => p_2_in7_in,
      I2 => p_1_in5_in,
      I3 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I4 => p_3_in9_in,
      O => \plusOp__0\(4)
    );
\WR_ADDR_PLUS2[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_5_in13_in,
      I1 => p_3_in9_in,
      I2 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I3 => p_1_in5_in,
      I4 => p_2_in7_in,
      I5 => p_4_in11_in,
      O => \plusOp__0\(5)
    );
\WR_ADDR_PLUS2[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      I1 => p_4_in11_in,
      I2 => \WR_ADDR_PLUS2[6]_i_2__1_n_0\,
      I3 => p_3_in9_in,
      I4 => p_5_in13_in,
      O => \plusOp__0\(6)
    );
\WR_ADDR_PLUS2[6]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_2_in7_in,
      I1 => p_1_in5_in,
      I2 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      O => \WR_ADDR_PLUS2[6]_i_2__1_n_0\
    );
\WR_ADDR_PLUS2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(0),
      Q => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => BIN_TO_GRAY(0),
      Q => p_1_in5_in,
      S => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(2),
      Q => p_2_in7_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(3),
      Q => p_3_in9_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(4),
      Q => p_4_in11_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(5),
      Q => p_5_in13_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(6),
      Q => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      S => RESET_OUT
    );
\WR_ADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(0),
      Q => WR_ADDR(0),
      R => RESET_OUT
    );
\WR_ADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(1),
      Q => WR_ADDR(1),
      R => RESET_OUT
    );
\WR_ADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(2),
      Q => WR_ADDR(2),
      R => RESET_OUT
    );
\WR_ADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(3),
      Q => WR_ADDR(3),
      R => RESET_OUT
    );
\WR_ADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(4),
      Q => WR_ADDR(4),
      R => RESET_OUT
    );
\WR_ADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(5),
      Q => WR_ADDR(5),
      R => RESET_OUT
    );
\WR_ADDR_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(6),
      Q => WR_ADDR(6),
      S => RESET_OUT
    );
\WR_DATA_REG1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(0),
      Q => \WR_DATA_REG1_reg_n_0_[0]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(9),
      Q => p_0_in6_in,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(10),
      Q => WR_DATA_REG1(12),
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(1),
      Q => \WR_DATA_REG1_reg_n_0_[1]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(2),
      Q => \WR_DATA_REG1_reg_n_0_[2]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(3),
      Q => \WR_DATA_REG1_reg_n_0_[3]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(4),
      Q => \WR_DATA_REG1_reg_n_0_[4]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(5),
      Q => \WR_DATA_REG1_reg_n_0_[5]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(6),
      Q => \WR_DATA_REG1_reg_n_0_[6]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(7),
      Q => \WR_DATA_REG1_reg_n_0_[7]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(8),
      Q => WR_DATA_REG1(9),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[0]\,
      Q => WR_DATA_REG2(0),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => p_0_in6_in,
      Q => WR_DATA_REG2(11),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_DATA_REG1(12),
      Q => WR_DATA_REG2(12),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[1]\,
      Q => WR_DATA_REG2(1),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[2]\,
      Q => WR_DATA_REG2(2),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[3]\,
      Q => WR_DATA_REG2(3),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[4]\,
      Q => WR_DATA_REG2(4),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[5]\,
      Q => WR_DATA_REG2(5),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[6]\,
      Q => WR_DATA_REG2(6),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[7]\,
      Q => WR_DATA_REG2(7),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_DATA_REG1(9),
      Q => WR_DATA_REG2(9),
      R => RESET_OUT
    );
\WR_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[0]\,
      Q => \WR_DATA_reg_n_0_[0]\,
      R => RESET_OUT
    );
\WR_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => p_0_in6_in,
      Q => \WR_DATA_reg_n_0_[11]\,
      R => RESET_OUT
    );
\WR_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(12),
      Q => \WR_DATA_reg_n_0_[12]\,
      R => RESET_OUT
    );
\WR_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => REMOVE_IDLE,
      Q => \WR_DATA_reg_n_0_[13]\,
      R => RESET_OUT
    );
\WR_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(0),
      Q => \WR_DATA_reg_n_0_[16]\,
      R => RESET_OUT
    );
\WR_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(1),
      Q => \WR_DATA_reg_n_0_[17]\,
      R => RESET_OUT
    );
\WR_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(2),
      Q => \WR_DATA_reg_n_0_[18]\,
      R => RESET_OUT
    );
\WR_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(3),
      Q => \WR_DATA_reg_n_0_[19]\,
      R => RESET_OUT
    );
\WR_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[1]\,
      Q => \WR_DATA_reg_n_0_[1]\,
      R => RESET_OUT
    );
\WR_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(4),
      Q => \WR_DATA_reg_n_0_[20]\,
      R => RESET_OUT
    );
\WR_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(5),
      Q => \WR_DATA_reg_n_0_[21]\,
      R => RESET_OUT
    );
\WR_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(6),
      Q => \WR_DATA_reg_n_0_[22]\,
      R => RESET_OUT
    );
\WR_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(7),
      Q => \WR_DATA_reg_n_0_[23]\,
      R => RESET_OUT
    );
\WR_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(9),
      Q => \WR_DATA_reg_n_0_[25]\,
      R => RESET_OUT
    );
\WR_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(11),
      Q => \WR_DATA_reg_n_0_[27]\,
      R => RESET_OUT
    );
\WR_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(12),
      Q => \WR_DATA_reg_n_0_[28]\,
      R => RESET_OUT
    );
\WR_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[2]\,
      Q => \WR_DATA_reg_n_0_[2]\,
      R => RESET_OUT
    );
\WR_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[3]\,
      Q => \WR_DATA_reg_n_0_[3]\,
      R => RESET_OUT
    );
\WR_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[4]\,
      Q => \WR_DATA_reg_n_0_[4]\,
      R => RESET_OUT
    );
\WR_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[5]\,
      Q => \WR_DATA_reg_n_0_[5]\,
      R => RESET_OUT
    );
\WR_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[6]\,
      Q => \WR_DATA_reg_n_0_[6]\,
      R => RESET_OUT
    );
\WR_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[7]\,
      Q => \WR_DATA_reg_n_0_[7]\,
      R => RESET_OUT
    );
\WR_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(9),
      Q => \WR_DATA_reg_n_0_[9]\,
      R => RESET_OUT
    );
\WR_ENABLE_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => RESET_OUT,
      I1 => WR_TOGGLE,
      I2 => \WR_ENABLE_i_2__1_n_0\,
      I3 => I1_DETECTED_WR,
      O => \WR_ENABLE_i_1__1_n_0\
    );
\WR_ENABLE_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \REMOVE_IDLE_i_2__1_n_0\,
      I1 => WR_TOGGLE,
      I2 => I1_DETECTED_WR_REG,
      I3 => REMOVE_IDLE,
      I4 => WR_OCCUPANCY(6),
      O => \WR_ENABLE_i_2__1_n_0\
    );
WR_ENABLE_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_ENABLE_i_1__1_n_0\,
      Q => WE,
      R => '0'
    );
\WR_OCCUPANCY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(1),
      Q => WR_OCCUPANCY(1),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(2),
      Q => WR_OCCUPANCY(2),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(3),
      Q => WR_OCCUPANCY(3),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(4),
      Q => WR_OCCUPANCY(4),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(5),
      Q => WR_OCCUPANCY(5),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(6),
      Q => WR_OCCUPANCY(6),
      S => RESET_OUT
    );
\WR_TOGGLE_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WR_TOGGLE,
      O => \WR_TOGGLE_i_1__1_n_0\
    );
WR_TOGGLE_reg: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_TOGGLE_i_1__1_n_0\,
      Q => WR_TOGGLE,
      S => RESET_OUT
    );
insert_idle_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => INSERT_IDLE,
      Q => \^insert_idle_reg\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_QSGMII_RX_ELASTIC_BUFFER_74 is
  port (
    RXCLKCORCNT_CH3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RXCHARISCOMMA_USR : out STD_LOGIC;
    RXCHARISK_USR : out STD_LOGIC;
    RXNOTINTABLE_USR : out STD_LOGIC;
    RXBUFSTATUS_CH3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_OUT : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    MGT_RX_RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_QSGMII_RX_ELASTIC_BUFFER_74 : entity is "QSGMII_RX_ELASTIC_BUFFER";
end qsgmii_1218_QSGMII_RX_ELASTIC_BUFFER_74;

architecture STRUCTURE of qsgmii_1218_QSGMII_RX_ELASTIC_BUFFER_74 is
  signal BIN_TO_GRAY : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal D5P6_WR_REG : STD_LOGIC;
  signal \D5P6_WR_REG_i_2__2_n_0\ : STD_LOGIC;
  signal DATA_IN : STD_LOGIC;
  signal DATA_OUT : STD_LOGIC;
  signal EVEN : STD_LOGIC;
  signal \EVEN_i_1__2_n_0\ : STD_LOGIC;
  signal \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_FIFO[12].RD_DATA_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_FIFO[13].RD_DATA_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_FIFO[25].RD_DATA_reg_n_0_[25]\ : STD_LOGIC;
  signal \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\ : STD_LOGIC;
  signal \GEN_FIFO[28].RD_DATA_reg\ : STD_LOGIC;
  signal \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_FIFO[9].RD_DATA_reg_n_0_[9]\ : STD_LOGIC;
  signal GRAY_TO_BIN : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal I1_DETECTED_WR : STD_LOGIC;
  signal I1_DETECTED_WR_REG : STD_LOGIC;
  signal \I1_DETECTED_WR_REG_i_2__2_n_0\ : STD_LOGIC;
  signal INSERT_IDLE : STD_LOGIC;
  signal \INSERT_IDLE_i_1__6_n_0\ : STD_LOGIC;
  signal K28P5_WR_REG : STD_LOGIC;
  signal \K28P5_WR_REG_i_2__2_n_0\ : STD_LOGIC;
  signal RD_ADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_ADDR_GRAY : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \RD_ADDR_GRAY[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[5]_i_1__2_n_0\ : STD_LOGIC;
  signal RD_ADDR_PLUS1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \RD_ADDR_PLUS2[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \RD_ADDR_PLUS2_reg_n_0_[0]\ : STD_LOGIC;
  signal \RD_ADDR_PLUS2_reg_n_0_[2]\ : STD_LOGIC;
  signal \RD_ADDR_PLUS2_reg_n_0_[6]\ : STD_LOGIC;
  signal RD_DATA_RAM_0 : STD_LOGIC;
  signal RD_DATA_RAM_1 : STD_LOGIC;
  signal RD_DATA_RAM_11 : STD_LOGIC;
  signal RD_DATA_RAM_12 : STD_LOGIC;
  signal RD_DATA_RAM_13 : STD_LOGIC;
  signal RD_DATA_RAM_16 : STD_LOGIC;
  signal RD_DATA_RAM_17 : STD_LOGIC;
  signal RD_DATA_RAM_18 : STD_LOGIC;
  signal RD_DATA_RAM_19 : STD_LOGIC;
  signal RD_DATA_RAM_2 : STD_LOGIC;
  signal RD_DATA_RAM_20 : STD_LOGIC;
  signal RD_DATA_RAM_21 : STD_LOGIC;
  signal RD_DATA_RAM_22 : STD_LOGIC;
  signal RD_DATA_RAM_23 : STD_LOGIC;
  signal RD_DATA_RAM_25 : STD_LOGIC;
  signal RD_DATA_RAM_27 : STD_LOGIC;
  signal RD_DATA_RAM_28 : STD_LOGIC;
  signal RD_DATA_RAM_3 : STD_LOGIC;
  signal RD_DATA_RAM_4 : STD_LOGIC;
  signal RD_DATA_RAM_5 : STD_LOGIC;
  signal RD_DATA_RAM_6 : STD_LOGIC;
  signal RD_DATA_RAM_7 : STD_LOGIC;
  signal RD_DATA_RAM_9 : STD_LOGIC;
  signal RD_DATA_REG : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal RD_ENABLE : STD_LOGIC;
  signal RD_ENABLE0 : STD_LOGIC;
  signal RD_ENABLE24_out : STD_LOGIC;
  signal \RD_ENABLE_i_10__2_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_11__2_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_1__2_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_3__2_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_4__2_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_5__2_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_7__2_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_8__2_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_9__2_n_0\ : STD_LOGIC;
  signal RD_OCCUPANCY : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_OCCUPANCY01_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY_n_1\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_1\ : STD_LOGIC;
  signal REMOVE_IDLE : STD_LOGIC;
  signal \REMOVE_IDLE_i_1__2_n_0\ : STD_LOGIC;
  signal \REMOVE_IDLE_i_2__2_n_0\ : STD_LOGIC;
  signal \RXBUFERR_i_1__2_n_0\ : STD_LOGIC;
  signal \RXBUFERR_i_2__2_n_0\ : STD_LOGIC;
  signal \RXBUFERR_i_3__2_n_0\ : STD_LOGIC;
  signal \^rxbufstatus_ch3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RXCHARISCOMMA_USR_i_1__2_n_0\ : STD_LOGIC;
  signal \RXCHARISK_USR_i_1__2_n_0\ : STD_LOGIC;
  signal \RXCLKCORCNT[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXCLKCORCNT[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \^rxclkcorcnt_ch3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \RXDATA_USR[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXNOTINTABLE_USR_i_1__2_n_0\ : STD_LOGIC;
  signal WE : STD_LOGIC;
  signal WR_ADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \WR_ADDR_GRAY_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[1]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[2]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[3]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[4]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[5]\ : STD_LOGIC;
  signal WR_ADDR_PLUS1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \WR_ADDR_PLUS2[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \WR_ADDR_PLUS2_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_ADDR_PLUS2_reg_n_0_[6]\ : STD_LOGIC;
  signal WR_DATA_REG1 : STD_LOGIC_VECTOR ( 12 downto 9 );
  signal \WR_DATA_REG1_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[1]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[2]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[3]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[4]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[5]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[6]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[7]\ : STD_LOGIC;
  signal WR_DATA_REG2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \WR_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[11]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[12]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[13]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[16]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[17]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[18]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[19]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[20]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[21]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[22]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[23]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[25]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[27]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[28]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[9]\ : STD_LOGIC;
  signal \WR_ENABLE_i_1__2_n_0\ : STD_LOGIC;
  signal \WR_ENABLE_i_2__2_n_0\ : STD_LOGIC;
  signal WR_OCCUPANCY : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal WR_OCCUPANCY00_out : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal WR_TOGGLE : STD_LOGIC;
  signal \WR_TOGGLE_i_1__2_n_0\ : STD_LOGIC;
  signal \^insert_idle_reg\ : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in18_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in21_in : STD_LOGIC;
  signal p_2_in7_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in24_in : STD_LOGIC;
  signal p_3_in9_in : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_in11_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_5_in13_in : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_GEN_FIFO[0].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[11].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[12].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[13].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[16].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[17].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[18].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[19].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[1].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[20].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[21].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[22].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[23].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[25].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[27].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[28].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[2].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[3].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[4].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[5].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[6].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[7].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[9].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \GEN_FIFO[0].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[11].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[12].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[13].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[16].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[17].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[18].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[19].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[1].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[20].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[21].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[22].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[23].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[25].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[27].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[28].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[2].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[3].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[4].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[5].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[6].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[7].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[9].DIST_RAM\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \I1_DETECTED_WR_REG_i_2__2\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \INSERT_IDLE_i_1__6\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \K28P5_WR_REG_i_1__2\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[0]_i_1__2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[1]_i_1__2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[2]_i_1__2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[3]_i_1__2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[4]_i_1__2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[0]_i_1__2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[2]_i_1__2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[3]_i_1__2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[4]_i_1__2\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[6]_i_2__2\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \RD_ENABLE_i_1__2\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \RXBUFERR_i_2__2\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \RXBUFERR_i_3__2\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \RXCHARISCOMMA_USR_i_1__2\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \RXCHARISK_USR_i_1__2\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \RXDATA_USR[0]_i_1__2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \RXDATA_USR[1]_i_1__2\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \RXDATA_USR[3]_i_1__2\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \RXDATA_USR[4]_i_1__2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \RXDATA_USR[5]_i_1__2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \RXDATA_USR[6]_i_1__2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \RXDATA_USR[7]_i_1__2\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \RXNOTINTABLE_USR_i_1__2\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[0]_i_1__2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[1]_i_1__2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[2]_i_1__2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[3]_i_1__2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[2]_i_1__2\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[3]_i_1__2\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[4]_i_1__2\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[6]_i_2__2\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \WR_ENABLE_i_2__2\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \WR_TOGGLE_i_1__2\ : label is "soft_lutpair338";
begin
  RXBUFSTATUS_CH3(0) <= \^rxbufstatus_ch3\(0);
  RXCLKCORCNT_CH3(1 downto 0) <= \^rxclkcorcnt_ch3\(1 downto 0);
\D5P6_WR_REG_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000004"
    )
        port map (
      I0 => \D5P6_WR_REG_i_2__2_n_0\,
      I1 => \WR_DATA_REG1_reg_n_0_[4]\,
      I2 => \WR_DATA_REG1_reg_n_0_[2]\,
      I3 => \WR_DATA_REG1_reg_n_0_[0]\,
      I4 => \WR_DATA_REG1_reg_n_0_[7]\,
      O => p_8_in
    );
\D5P6_WR_REG_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \WR_DATA_REG1_reg_n_0_[6]\,
      I1 => \WR_DATA_REG1_reg_n_0_[1]\,
      I2 => \WR_DATA_REG1_reg_n_0_[5]\,
      I3 => p_0_in6_in,
      I4 => \WR_DATA_REG1_reg_n_0_[3]\,
      O => \D5P6_WR_REG_i_2__2_n_0\
    );
D5P6_WR_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => p_8_in,
      Q => D5P6_WR_REG,
      R => RESET_OUT
    );
\EVEN_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => EVEN,
      O => \EVEN_i_1__2_n_0\
    );
EVEN_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \EVEN_i_1__2_n_0\,
      Q => EVEN,
      S => SS(0)
    );
\GEN_FIFO[0].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[0]\,
      DPO => RD_DATA_RAM_0,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[0].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[0].RD_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_0,
      Q => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      R => SS(0)
    );
\GEN_FIFO[11].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[11]\,
      DPO => RD_DATA_RAM_11,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[11].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[11].RD_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_11,
      Q => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      R => SS(0)
    );
\GEN_FIFO[12].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[12]\,
      DPO => RD_DATA_RAM_12,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[12].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[12].RD_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_12,
      Q => \GEN_FIFO[12].RD_DATA_reg_n_0_[12]\,
      R => SS(0)
    );
\GEN_FIFO[13].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[13]\,
      DPO => RD_DATA_RAM_13,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[13].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[13].RD_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_13,
      Q => \GEN_FIFO[13].RD_DATA_reg_n_0_[13]\,
      R => SS(0)
    );
\GEN_FIFO[16].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[16]\,
      DPO => RD_DATA_RAM_16,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[16].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[16].RD_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_16,
      Q => p_2_in(0),
      R => SS(0)
    );
\GEN_FIFO[17].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[17]\,
      DPO => RD_DATA_RAM_17,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[17].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[17].RD_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_17,
      Q => p_2_in(1),
      R => SS(0)
    );
\GEN_FIFO[18].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[18]\,
      DPO => RD_DATA_RAM_18,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[18].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[18].RD_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_18,
      Q => p_2_in(2),
      R => SS(0)
    );
\GEN_FIFO[19].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[19]\,
      DPO => RD_DATA_RAM_19,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[19].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[19].RD_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_19,
      Q => p_2_in(3),
      R => SS(0)
    );
\GEN_FIFO[1].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[1]\,
      DPO => RD_DATA_RAM_1,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[1].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[1].RD_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_1,
      Q => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      R => SS(0)
    );
\GEN_FIFO[20].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[20]\,
      DPO => RD_DATA_RAM_20,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[20].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[20].RD_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_20,
      Q => p_2_in(4),
      R => SS(0)
    );
\GEN_FIFO[21].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[21]\,
      DPO => RD_DATA_RAM_21,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[21].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[21].RD_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_21,
      Q => p_2_in(5),
      R => SS(0)
    );
\GEN_FIFO[22].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[22]\,
      DPO => RD_DATA_RAM_22,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[22].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[22].RD_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_22,
      Q => p_2_in(6),
      R => SS(0)
    );
\GEN_FIFO[23].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[23]\,
      DPO => RD_DATA_RAM_23,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[23].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[23].RD_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_23,
      Q => p_2_in(7),
      R => SS(0)
    );
\GEN_FIFO[25].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[25]\,
      DPO => RD_DATA_RAM_25,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[25].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[25].RD_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_25,
      Q => \GEN_FIFO[25].RD_DATA_reg_n_0_[25]\,
      R => SS(0)
    );
\GEN_FIFO[27].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[27]\,
      DPO => RD_DATA_RAM_27,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[27].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[27].RD_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_27,
      Q => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      R => SS(0)
    );
\GEN_FIFO[28].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[28]\,
      DPO => RD_DATA_RAM_28,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[28].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[28].RD_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_28,
      Q => \GEN_FIFO[28].RD_DATA_reg\,
      R => SS(0)
    );
\GEN_FIFO[2].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[2]\,
      DPO => RD_DATA_RAM_2,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[2].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[2].RD_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_2,
      Q => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      R => SS(0)
    );
\GEN_FIFO[3].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[3]\,
      DPO => RD_DATA_RAM_3,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[3].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[3].RD_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_3,
      Q => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      R => SS(0)
    );
\GEN_FIFO[4].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[4]\,
      DPO => RD_DATA_RAM_4,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[4].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[4].RD_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_4,
      Q => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      R => SS(0)
    );
\GEN_FIFO[5].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[5]\,
      DPO => RD_DATA_RAM_5,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[5].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[5].RD_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_5,
      Q => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      R => SS(0)
    );
\GEN_FIFO[6].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[6]\,
      DPO => RD_DATA_RAM_6,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[6].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[6].RD_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_6,
      Q => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      R => SS(0)
    );
\GEN_FIFO[7].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[7]\,
      DPO => RD_DATA_RAM_7,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[7].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[7].RD_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_7,
      Q => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      R => SS(0)
    );
\GEN_FIFO[9].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[9]\,
      DPO => RD_DATA_RAM_9,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[9].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[9].RD_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_9,
      Q => \GEN_FIFO[9].RD_DATA_reg_n_0_[9]\,
      R => SS(0)
    );
\I1_DETECTED_WR_REG_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_8_in,
      I1 => K28P5_WR_REG,
      I2 => \I1_DETECTED_WR_REG_i_2__2_n_0\,
      I3 => D5P6_WR_REG,
      O => I1_DETECTED_WR
    );
\I1_DETECTED_WR_REG_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \WR_DATA_REG1_reg_n_0_[3]\,
      I1 => \WR_DATA_REG1_reg_n_0_[0]\,
      I2 => \WR_DATA_REG1_reg_n_0_[1]\,
      I3 => \K28P5_WR_REG_i_2__2_n_0\,
      O => \I1_DETECTED_WR_REG_i_2__2_n_0\
    );
I1_DETECTED_WR_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => I1_DETECTED_WR,
      Q => I1_DETECTED_WR_REG,
      R => RESET_OUT
    );
\INSERT_IDLE_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => SR(0),
      I1 => MGT_RX_RESET,
      I2 => EVEN,
      I3 => RD_ENABLE0,
      O => \INSERT_IDLE_i_1__6_n_0\
    );
INSERT_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \INSERT_IDLE_i_1__6_n_0\,
      Q => INSERT_IDLE,
      R => '0'
    );
\K28P5_WR_REG_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \K28P5_WR_REG_i_2__2_n_0\,
      I1 => \WR_DATA_REG1_reg_n_0_[1]\,
      I2 => \WR_DATA_REG1_reg_n_0_[0]\,
      I3 => \WR_DATA_REG1_reg_n_0_[3]\,
      O => p_9_in
    );
\K28P5_WR_REG_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \WR_DATA_REG1_reg_n_0_[2]\,
      I1 => \WR_DATA_REG1_reg_n_0_[6]\,
      I2 => \WR_DATA_REG1_reg_n_0_[7]\,
      I3 => \WR_DATA_REG1_reg_n_0_[4]\,
      I4 => \WR_DATA_REG1_reg_n_0_[5]\,
      I5 => p_0_in6_in,
      O => \K28P5_WR_REG_i_2__2_n_0\
    );
K28P5_WR_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => p_9_in,
      Q => K28P5_WR_REG,
      R => RESET_OUT
    );
\RD_ADDR_GRAY[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in,
      O => \RD_ADDR_GRAY[0]_i_1__2_n_0\
    );
\RD_ADDR_GRAY[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      O => \RD_ADDR_GRAY[1]_i_1__2_n_0\
    );
\RD_ADDR_GRAY[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I1 => p_3_in,
      O => \RD_ADDR_GRAY[2]_i_1__2_n_0\
    );
\RD_ADDR_GRAY[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in,
      I1 => p_4_in,
      O => \RD_ADDR_GRAY[3]_i_1__2_n_0\
    );
\RD_ADDR_GRAY[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in,
      I1 => p_5_in,
      O => \RD_ADDR_GRAY[4]_i_1__2_n_0\
    );
\RD_ADDR_GRAY[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      O => \RD_ADDR_GRAY[5]_i_1__2_n_0\
    );
\RD_ADDR_GRAY_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[0]_i_1__2_n_0\,
      Q => RD_ADDR_GRAY(0),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[1]_i_1__2_n_0\,
      Q => RD_ADDR_GRAY(1),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[2]_i_1__2_n_0\,
      Q => RD_ADDR_GRAY(2),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[3]_i_1__2_n_0\,
      Q => RD_ADDR_GRAY(3),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[4]_i_1__2_n_0\,
      Q => RD_ADDR_GRAY(4),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[5]_i_1__2_n_0\,
      Q => RD_ADDR_GRAY(5),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      Q => RD_ADDR_GRAY(6),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      Q => RD_ADDR_PLUS1(0),
      S => SS(0)
    );
\RD_ADDR_PLUS1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_1_in,
      Q => RD_ADDR_PLUS1(1),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      Q => RD_ADDR_PLUS1(2),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_3_in,
      Q => RD_ADDR_PLUS1(3),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_4_in,
      Q => RD_ADDR_PLUS1(4),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_5_in,
      Q => RD_ADDR_PLUS1(5),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      Q => RD_ADDR_PLUS1(6),
      R => SS(0)
    );
\RD_ADDR_PLUS2[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      O => plusOp(0)
    );
\RD_ADDR_PLUS2[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      O => plusOp(2)
    );
\RD_ADDR_PLUS2[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I3 => p_3_in,
      O => plusOp(3)
    );
\RD_ADDR_PLUS2[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I2 => p_1_in,
      I3 => p_3_in,
      I4 => p_4_in,
      O => plusOp(4)
    );
\RD_ADDR_PLUS2[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_3_in,
      I1 => p_1_in,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I3 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I4 => p_4_in,
      I5 => p_5_in,
      O => plusOp(5)
    );
\RD_ADDR_PLUS2[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \RD_ADDR_PLUS2[6]_i_2__2_n_0\,
      I1 => p_5_in,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      O => plusOp(6)
    );
\RD_ADDR_PLUS2[6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_4_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I3 => p_1_in,
      I4 => p_3_in,
      O => \RD_ADDR_PLUS2[6]_i_2__2_n_0\
    );
\RD_ADDR_PLUS2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(0),
      Q => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_GRAY[0]_i_1__2_n_0\,
      Q => p_1_in,
      S => SS(0)
    );
\RD_ADDR_PLUS2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(2),
      Q => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(3),
      Q => p_3_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(4),
      Q => p_4_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(5),
      Q => p_5_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(6),
      Q => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      R => SS(0)
    );
\RD_ADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(0),
      Q => RD_ADDR(0),
      R => SS(0)
    );
\RD_ADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(1),
      Q => RD_ADDR(1),
      R => SS(0)
    );
\RD_ADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(2),
      Q => RD_ADDR(2),
      R => SS(0)
    );
\RD_ADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(3),
      Q => RD_ADDR(3),
      R => SS(0)
    );
\RD_ADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(4),
      Q => RD_ADDR(4),
      R => SS(0)
    );
\RD_ADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(5),
      Q => RD_ADDR(5),
      R => SS(0)
    );
\RD_ADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(6),
      Q => RD_ADDR(6),
      R => SS(0)
    );
\RD_DATA_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      Q => RD_DATA_REG(0),
      R => SS(0)
    );
\RD_DATA_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      Q => RD_DATA_REG(11),
      R => SS(0)
    );
\RD_DATA_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[12].RD_DATA_reg_n_0_[12]\,
      Q => RD_DATA_REG(12),
      R => SS(0)
    );
\RD_DATA_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[13].RD_DATA_reg_n_0_[13]\,
      Q => RD_DATA_REG(13),
      R => SS(0)
    );
\RD_DATA_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(0),
      Q => RD_DATA_REG(16),
      R => SS(0)
    );
\RD_DATA_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(1),
      Q => RD_DATA_REG(17),
      R => SS(0)
    );
\RD_DATA_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(2),
      Q => RD_DATA_REG(18),
      R => SS(0)
    );
\RD_DATA_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(3),
      Q => RD_DATA_REG(19),
      R => SS(0)
    );
\RD_DATA_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      Q => RD_DATA_REG(1),
      R => SS(0)
    );
\RD_DATA_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(4),
      Q => RD_DATA_REG(20),
      R => SS(0)
    );
\RD_DATA_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(5),
      Q => RD_DATA_REG(21),
      R => SS(0)
    );
\RD_DATA_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(6),
      Q => RD_DATA_REG(22),
      R => SS(0)
    );
\RD_DATA_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(7),
      Q => RD_DATA_REG(23),
      R => SS(0)
    );
\RD_DATA_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[25].RD_DATA_reg_n_0_[25]\,
      Q => RD_DATA_REG(25),
      R => SS(0)
    );
\RD_DATA_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      Q => RD_DATA_REG(27),
      R => SS(0)
    );
\RD_DATA_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[28].RD_DATA_reg\,
      Q => RD_DATA_REG(28),
      R => SS(0)
    );
\RD_DATA_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      Q => RD_DATA_REG(2),
      R => SS(0)
    );
\RD_DATA_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      Q => RD_DATA_REG(3),
      R => SS(0)
    );
\RD_DATA_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      Q => RD_DATA_REG(4),
      R => SS(0)
    );
\RD_DATA_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      Q => RD_DATA_REG(5),
      R => SS(0)
    );
\RD_DATA_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      Q => RD_DATA_REG(6),
      R => SS(0)
    );
\RD_DATA_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      Q => RD_DATA_REG(7),
      R => SS(0)
    );
\RD_DATA_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[9].RD_DATA_reg_n_0_[9]\,
      Q => RD_DATA_REG(9),
      R => SS(0)
    );
\RD_ENABLE_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => p_2_in(1),
      I1 => p_2_in(2),
      I2 => p_2_in(0),
      O => \RD_ENABLE_i_10__2_n_0\
    );
\RD_ENABLE_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => p_2_in(3),
      I1 => p_2_in(4),
      I2 => p_2_in(5),
      I3 => p_2_in(6),
      I4 => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      I5 => p_2_in(7),
      O => \RD_ENABLE_i_11__2_n_0\
    );
\RD_ENABLE_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => SR(0),
      I1 => MGT_RX_RESET,
      I2 => EVEN,
      I3 => RD_ENABLE0,
      O => \RD_ENABLE_i_1__2_n_0\
    );
\RD_ENABLE_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0000"
    )
        port map (
      I0 => \RD_ENABLE_i_3__2_n_0\,
      I1 => \RD_ENABLE_i_4__2_n_0\,
      I2 => \RD_ENABLE_i_5__2_n_0\,
      I3 => RD_OCCUPANCY(6),
      I4 => RD_ENABLE24_out,
      O => RD_ENABLE0
    );
\RD_ENABLE_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800200"
    )
        port map (
      I0 => \RD_ENABLE_i_7__2_n_0\,
      I1 => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      I2 => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      I3 => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      I4 => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      O => \RD_ENABLE_i_3__2_n_0\
    );
\RD_ENABLE_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800200"
    )
        port map (
      I0 => \RD_ENABLE_i_8__2_n_0\,
      I1 => p_2_in(2),
      I2 => p_2_in(0),
      I3 => p_2_in(4),
      I4 => p_2_in(7),
      O => \RD_ENABLE_i_4__2_n_0\
    );
\RD_ENABLE_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => RD_OCCUPANCY(4),
      I1 => RD_OCCUPANCY(5),
      I2 => RD_OCCUPANCY(2),
      I3 => RD_OCCUPANCY(3),
      I4 => RD_OCCUPANCY(1),
      I5 => RD_OCCUPANCY(0),
      O => \RD_ENABLE_i_5__2_n_0\
    );
\RD_ENABLE_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF040004000400"
    )
        port map (
      I0 => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      I1 => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      I2 => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      I3 => \RD_ENABLE_i_9__2_n_0\,
      I4 => \RD_ENABLE_i_10__2_n_0\,
      I5 => \RD_ENABLE_i_11__2_n_0\,
      O => RD_ENABLE24_out
    );
\RD_ENABLE_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      I1 => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      I2 => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      I3 => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      I4 => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      O => \RD_ENABLE_i_7__2_n_0\
    );
\RD_ENABLE_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => p_2_in(1),
      I1 => p_2_in(3),
      I2 => p_2_in(5),
      I3 => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      I4 => p_2_in(6),
      O => \RD_ENABLE_i_8__2_n_0\
    );
\RD_ENABLE_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      I1 => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      I2 => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      I3 => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      I4 => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      I5 => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      O => \RD_ENABLE_i_9__2_n_0\
    );
RD_ENABLE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ENABLE_i_1__2_n_0\,
      Q => RD_ENABLE,
      R => '0'
    );
\RD_OCCUPANCY_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(0),
      Q => RD_OCCUPANCY(0),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(1),
      Q => RD_OCCUPANCY(1),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(2),
      Q => RD_OCCUPANCY(2),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(3),
      Q => RD_OCCUPANCY(3),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(4),
      Q => RD_OCCUPANCY(4),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(5),
      Q => RD_OCCUPANCY(5),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(6),
      Q => RD_OCCUPANCY(6),
      S => SS(0)
    );
\RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block
     port map (
      Q(0) => RD_ADDR_GRAY(0),
      data_out => \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY_n_0\,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_79
     port map (
      CO(0) => \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_0\,
      D(2 downto 0) => WR_OCCUPANCY00_out(3 downto 1),
      Q(3 downto 0) => WR_ADDR(3 downto 0),
      \RD_ADDR_GRAY_reg[1]\(0) => RD_ADDR_GRAY(1),
      S(1) => \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY_n_0\,
      data_out => p_2_in21_in,
      data_sync_reg6_0 => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      data_sync_reg6_1 => p_17_in,
      data_sync_reg6_2 => p_1_in18_in,
      data_sync_reg6_3 => p_3_in24_in,
      data_sync_reg6_4 => \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY_n_0\,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[2].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_80
     port map (
      Q(0) => RD_ADDR_GRAY(2),
      data_out => p_3_in24_in,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_81
     port map (
      Q(0) => WR_ADDR(2),
      \RD_ADDR_GRAY_reg[3]\(0) => RD_ADDR_GRAY(3),
      S(0) => \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY_n_0\,
      data_out => p_2_in21_in,
      data_sync_reg6_0 => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      data_sync_reg6_1 => p_17_in,
      data_sync_reg6_2 => p_1_in18_in,
      data_sync_reg6_3 => p_3_in24_in,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_82
     port map (
      Q(0) => WR_ADDR(3),
      \RD_ADDR_GRAY_reg[4]\(0) => RD_ADDR_GRAY(4),
      S(0) => \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY_n_0\,
      data_out => p_1_in18_in,
      data_sync_reg6_0 => p_17_in,
      data_sync_reg6_1 => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      data_sync_reg6_2 => p_2_in21_in,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_83
     port map (
      Q(0) => WR_ADDR(4),
      \RD_ADDR_GRAY_reg[5]\(0) => RD_ADDR_GRAY(5),
      S(0) => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_0\,
      data_out => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      data_sync_reg6_0 => p_17_in,
      data_sync_reg6_1 => p_1_in18_in,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[6].SYNC_RD_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_84
     port map (
      CO(0) => \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_0\,
      D(2 downto 0) => WR_OCCUPANCY00_out(6 downto 4),
      Q(2 downto 0) => WR_ADDR(6 downto 4),
      \RD_ADDR_GRAY_reg[6]\(0) => RD_ADDR_GRAY(6),
      S(0) => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_0\,
      data_out => p_17_in,
      data_sync_reg6_0 => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      rxrecclk => rxrecclk
    );
\RECLOCK_WR_ADDRGRAY[0].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_85
     port map (
      DI(0) => GRAY_TO_BIN(0),
      GRAY_TO_BIN(0) => GRAY_TO_BIN(1),
      Q(0) => \WR_ADDR_GRAY_reg_n_0_[0]\,
      data_out => p_0_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_86
     port map (
      CO(0) => \RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY_n_1\,
      D(3 downto 0) => RD_OCCUPANCY01_out(3 downto 0),
      DI(2 downto 1) => GRAY_TO_BIN(3 downto 2),
      DI(0) => GRAY_TO_BIN(0),
      GRAY_TO_BIN(0) => GRAY_TO_BIN(1),
      Q(1 downto 0) => RD_ADDR(1 downto 0),
      S(1) => \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY_n_0\,
      \WR_ADDR_GRAY_reg[1]\(0) => \WR_ADDR_GRAY_reg_n_0_[1]\,
      data_out => p_0_out,
      data_sync_reg6_0 => p_3_out,
      data_sync_reg6_1 => p_5_out,
      data_sync_reg6_2 => DATA_OUT,
      data_sync_reg6_3 => p_4_out,
      data_sync_reg6_4 => p_2_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[2].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_87
     port map (
      DI(0) => GRAY_TO_BIN(2),
      Q(0) => \WR_ADDR_GRAY_reg_n_0_[2]\,
      data_out => p_2_out,
      data_sync_reg6_0 => p_4_out,
      data_sync_reg6_1 => DATA_OUT,
      data_sync_reg6_2 => p_5_out,
      data_sync_reg6_3 => p_3_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_88
     port map (
      DI(0) => GRAY_TO_BIN(3),
      Q(0) => RD_ADDR(2),
      S(0) => \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY_n_0\,
      \WR_ADDR_GRAY_reg[3]\(0) => \WR_ADDR_GRAY_reg_n_0_[3]\,
      data_out => p_3_out,
      data_sync_reg6_0 => p_5_out,
      data_sync_reg6_1 => DATA_OUT,
      data_sync_reg6_2 => p_4_out,
      data_sync_reg6_3 => p_2_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_89
     port map (
      DI(0) => GRAY_TO_BIN(4),
      Q(0) => RD_ADDR(3),
      S(0) => \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY_n_0\,
      \WR_ADDR_GRAY_reg[4]\(0) => \WR_ADDR_GRAY_reg_n_0_[4]\,
      data_out => p_4_out,
      data_sync_reg6_0 => DATA_OUT,
      data_sync_reg6_1 => p_5_out,
      data_sync_reg6_2 => p_3_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_90
     port map (
      CO(0) => \RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY_n_1\,
      D(2 downto 0) => RD_OCCUPANCY01_out(6 downto 4),
      DI(0) => GRAY_TO_BIN(4),
      Q(0) => RD_ADDR(4),
      S(1) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_1\,
      \WR_ADDR_GRAY_reg[5]\(0) => \WR_ADDR_GRAY_reg_n_0_[5]\,
      data_out => p_5_out,
      data_sync_reg6_0 => DATA_OUT,
      data_sync_reg6_1 => p_4_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY\: entity work.qsgmii_1218_qsgmii_sync_block_91
     port map (
      Q(1 downto 0) => RD_ADDR(6 downto 5),
      S(1) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_1\,
      \WR_ADDR_GRAY_reg[6]\(0) => DATA_IN,
      data_out => DATA_OUT,
      data_sync_reg6_0 => p_5_out,
      userclk => userclk
    );
\REMOVE_IDLE_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00800000"
    )
        port map (
      I0 => I1_DETECTED_WR,
      I1 => WR_OCCUPANCY(6),
      I2 => I1_DETECTED_WR_REG,
      I3 => \REMOVE_IDLE_i_2__2_n_0\,
      I4 => WR_TOGGLE,
      I5 => REMOVE_IDLE,
      O => \REMOVE_IDLE_i_1__2_n_0\
    );
\REMOVE_IDLE_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => WR_OCCUPANCY(4),
      I1 => WR_OCCUPANCY(1),
      I2 => WR_OCCUPANCY(3),
      I3 => WR_OCCUPANCY(5),
      I4 => WR_OCCUPANCY(2),
      O => \REMOVE_IDLE_i_2__2_n_0\
    );
REMOVE_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \REMOVE_IDLE_i_1__2_n_0\,
      Q => REMOVE_IDLE,
      R => RESET_OUT
    );
\RXBUFERR_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0020002"
    )
        port map (
      I0 => \RXBUFERR_i_2__2_n_0\,
      I1 => RD_OCCUPANCY(2),
      I2 => RD_OCCUPANCY(3),
      I3 => RD_OCCUPANCY(4),
      I4 => \RXBUFERR_i_3__2_n_0\,
      I5 => \^rxbufstatus_ch3\(0),
      O => \RXBUFERR_i_1__2_n_0\
    );
\RXBUFERR_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => RD_OCCUPANCY(1),
      I1 => RD_OCCUPANCY(0),
      I2 => RD_OCCUPANCY(6),
      I3 => RD_OCCUPANCY(5),
      O => \RXBUFERR_i_2__2_n_0\
    );
\RXBUFERR_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => RD_OCCUPANCY(1),
      I1 => RD_OCCUPANCY(0),
      I2 => RD_OCCUPANCY(6),
      I3 => RD_OCCUPANCY(5),
      O => \RXBUFERR_i_3__2_n_0\
    );
RXBUFERR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXBUFERR_i_1__2_n_0\,
      Q => \^rxbufstatus_ch3\(0),
      R => SS(0)
    );
\RXCHARISCOMMA_USR_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(28),
      I1 => EVEN,
      I2 => RD_DATA_REG(12),
      O => \RXCHARISCOMMA_USR_i_1__2_n_0\
    );
RXCHARISCOMMA_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCHARISCOMMA_USR_i_1__2_n_0\,
      Q => RXCHARISCOMMA_USR,
      R => SS(0)
    );
\RXCHARISK_USR_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(27),
      I1 => EVEN,
      I2 => RD_DATA_REG(11),
      O => \RXCHARISK_USR_i_1__2_n_0\
    );
RXCHARISK_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCHARISK_USR_i_1__2_n_0\,
      Q => RXCHARISK_USR,
      R => SS(0)
    );
\RXCLKCORCNT[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^insert_idle_reg\,
      I1 => RD_DATA_REG(13),
      I2 => \^rxclkcorcnt_ch3\(0),
      O => \RXCLKCORCNT[0]_i_1__2_n_0\
    );
\RXCLKCORCNT[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10100010"
    )
        port map (
      I0 => SR(0),
      I1 => MGT_RX_RESET,
      I2 => \^insert_idle_reg\,
      I3 => RD_DATA_REG(13),
      I4 => \^rxclkcorcnt_ch3\(0),
      O => \RXCLKCORCNT[2]_i_1__2_n_0\
    );
\RXCLKCORCNT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCLKCORCNT[0]_i_1__2_n_0\,
      Q => \^rxclkcorcnt_ch3\(0),
      R => SS(0)
    );
\RXCLKCORCNT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCLKCORCNT[2]_i_1__2_n_0\,
      Q => \^rxclkcorcnt_ch3\(1),
      R => '0'
    );
\RXDATA_USR[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(16),
      I1 => EVEN,
      I2 => RD_DATA_REG(0),
      O => \RXDATA_USR[0]_i_1__2_n_0\
    );
\RXDATA_USR[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(17),
      I1 => EVEN,
      I2 => RD_DATA_REG(1),
      O => \RXDATA_USR[1]_i_1__2_n_0\
    );
\RXDATA_USR[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(18),
      I1 => EVEN,
      I2 => RD_DATA_REG(2),
      O => \RXDATA_USR[2]_i_1__2_n_0\
    );
\RXDATA_USR[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(19),
      I1 => EVEN,
      I2 => RD_DATA_REG(3),
      O => \RXDATA_USR[3]_i_1__2_n_0\
    );
\RXDATA_USR[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(20),
      I1 => EVEN,
      I2 => RD_DATA_REG(4),
      O => \RXDATA_USR[4]_i_1__2_n_0\
    );
\RXDATA_USR[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(21),
      I1 => EVEN,
      I2 => RD_DATA_REG(5),
      O => \RXDATA_USR[5]_i_1__2_n_0\
    );
\RXDATA_USR[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(22),
      I1 => EVEN,
      I2 => RD_DATA_REG(6),
      O => \RXDATA_USR[6]_i_1__2_n_0\
    );
\RXDATA_USR[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(23),
      I1 => EVEN,
      I2 => RD_DATA_REG(7),
      O => \RXDATA_USR[7]_i_1__2_n_0\
    );
\RXDATA_USR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[0]_i_1__2_n_0\,
      Q => Q(0),
      R => SS(0)
    );
\RXDATA_USR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[1]_i_1__2_n_0\,
      Q => Q(1),
      R => SS(0)
    );
\RXDATA_USR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[2]_i_1__2_n_0\,
      Q => Q(2),
      R => SS(0)
    );
\RXDATA_USR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[3]_i_1__2_n_0\,
      Q => Q(3),
      R => SS(0)
    );
\RXDATA_USR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[4]_i_1__2_n_0\,
      Q => Q(4),
      R => SS(0)
    );
\RXDATA_USR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[5]_i_1__2_n_0\,
      Q => Q(5),
      R => SS(0)
    );
\RXDATA_USR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[6]_i_1__2_n_0\,
      Q => Q(6),
      R => SS(0)
    );
\RXDATA_USR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[7]_i_1__2_n_0\,
      Q => Q(7),
      R => SS(0)
    );
\RXNOTINTABLE_USR_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(25),
      I1 => EVEN,
      I2 => RD_DATA_REG(9),
      O => \RXNOTINTABLE_USR_i_1__2_n_0\
    );
RXNOTINTABLE_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXNOTINTABLE_USR_i_1__2_n_0\,
      Q => RXNOTINTABLE_USR,
      R => SS(0)
    );
\WR_ADDR_GRAY[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in5_in,
      O => BIN_TO_GRAY(0)
    );
\WR_ADDR_GRAY[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_2_in7_in,
      O => BIN_TO_GRAY(1)
    );
\WR_ADDR_GRAY[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in7_in,
      I1 => p_3_in9_in,
      O => BIN_TO_GRAY(2)
    );
\WR_ADDR_GRAY[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in9_in,
      I1 => p_4_in11_in,
      O => BIN_TO_GRAY(3)
    );
\WR_ADDR_GRAY[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in11_in,
      I1 => p_5_in13_in,
      O => BIN_TO_GRAY(4)
    );
\WR_ADDR_GRAY[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in13_in,
      I1 => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      O => BIN_TO_GRAY(5)
    );
\WR_ADDR_GRAY_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(0),
      Q => \WR_ADDR_GRAY_reg_n_0_[0]\,
      S => RESET_OUT
    );
\WR_ADDR_GRAY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(1),
      Q => \WR_ADDR_GRAY_reg_n_0_[1]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(2),
      Q => \WR_ADDR_GRAY_reg_n_0_[2]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(3),
      Q => \WR_ADDR_GRAY_reg_n_0_[3]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(4),
      Q => \WR_ADDR_GRAY_reg_n_0_[4]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(5),
      Q => \WR_ADDR_GRAY_reg_n_0_[5]\,
      S => RESET_OUT
    );
\WR_ADDR_GRAY_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      Q => DATA_IN,
      S => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      Q => WR_ADDR_PLUS1(0),
      S => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_1_in5_in,
      Q => WR_ADDR_PLUS1(1),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_2_in7_in,
      Q => WR_ADDR_PLUS1(2),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_3_in9_in,
      Q => WR_ADDR_PLUS1(3),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_4_in11_in,
      Q => WR_ADDR_PLUS1(4),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_5_in13_in,
      Q => WR_ADDR_PLUS1(5),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      Q => WR_ADDR_PLUS1(6),
      S => RESET_OUT
    );
\WR_ADDR_PLUS2[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      O => \plusOp__0\(0)
    );
\WR_ADDR_PLUS2[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in5_in,
      I2 => p_2_in7_in,
      O => \plusOp__0\(2)
    );
\WR_ADDR_PLUS2[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_3_in9_in,
      I1 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I2 => p_1_in5_in,
      I3 => p_2_in7_in,
      O => \plusOp__0\(3)
    );
\WR_ADDR_PLUS2[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => p_4_in11_in,
      I1 => p_2_in7_in,
      I2 => p_1_in5_in,
      I3 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I4 => p_3_in9_in,
      O => \plusOp__0\(4)
    );
\WR_ADDR_PLUS2[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_5_in13_in,
      I1 => p_3_in9_in,
      I2 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I3 => p_1_in5_in,
      I4 => p_2_in7_in,
      I5 => p_4_in11_in,
      O => \plusOp__0\(5)
    );
\WR_ADDR_PLUS2[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      I1 => p_4_in11_in,
      I2 => \WR_ADDR_PLUS2[6]_i_2__2_n_0\,
      I3 => p_3_in9_in,
      I4 => p_5_in13_in,
      O => \plusOp__0\(6)
    );
\WR_ADDR_PLUS2[6]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_2_in7_in,
      I1 => p_1_in5_in,
      I2 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      O => \WR_ADDR_PLUS2[6]_i_2__2_n_0\
    );
\WR_ADDR_PLUS2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(0),
      Q => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => BIN_TO_GRAY(0),
      Q => p_1_in5_in,
      S => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(2),
      Q => p_2_in7_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(3),
      Q => p_3_in9_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(4),
      Q => p_4_in11_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(5),
      Q => p_5_in13_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(6),
      Q => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      S => RESET_OUT
    );
\WR_ADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(0),
      Q => WR_ADDR(0),
      R => RESET_OUT
    );
\WR_ADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(1),
      Q => WR_ADDR(1),
      R => RESET_OUT
    );
\WR_ADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(2),
      Q => WR_ADDR(2),
      R => RESET_OUT
    );
\WR_ADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(3),
      Q => WR_ADDR(3),
      R => RESET_OUT
    );
\WR_ADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(4),
      Q => WR_ADDR(4),
      R => RESET_OUT
    );
\WR_ADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(5),
      Q => WR_ADDR(5),
      R => RESET_OUT
    );
\WR_ADDR_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(6),
      Q => WR_ADDR(6),
      S => RESET_OUT
    );
\WR_DATA_REG1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(0),
      Q => \WR_DATA_REG1_reg_n_0_[0]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(9),
      Q => p_0_in6_in,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(10),
      Q => WR_DATA_REG1(12),
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(1),
      Q => \WR_DATA_REG1_reg_n_0_[1]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(2),
      Q => \WR_DATA_REG1_reg_n_0_[2]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(3),
      Q => \WR_DATA_REG1_reg_n_0_[3]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(4),
      Q => \WR_DATA_REG1_reg_n_0_[4]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(5),
      Q => \WR_DATA_REG1_reg_n_0_[5]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(6),
      Q => \WR_DATA_REG1_reg_n_0_[6]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(7),
      Q => \WR_DATA_REG1_reg_n_0_[7]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(8),
      Q => WR_DATA_REG1(9),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[0]\,
      Q => WR_DATA_REG2(0),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => p_0_in6_in,
      Q => WR_DATA_REG2(11),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_DATA_REG1(12),
      Q => WR_DATA_REG2(12),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[1]\,
      Q => WR_DATA_REG2(1),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[2]\,
      Q => WR_DATA_REG2(2),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[3]\,
      Q => WR_DATA_REG2(3),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[4]\,
      Q => WR_DATA_REG2(4),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[5]\,
      Q => WR_DATA_REG2(5),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[6]\,
      Q => WR_DATA_REG2(6),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[7]\,
      Q => WR_DATA_REG2(7),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_DATA_REG1(9),
      Q => WR_DATA_REG2(9),
      R => RESET_OUT
    );
\WR_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[0]\,
      Q => \WR_DATA_reg_n_0_[0]\,
      R => RESET_OUT
    );
\WR_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => p_0_in6_in,
      Q => \WR_DATA_reg_n_0_[11]\,
      R => RESET_OUT
    );
\WR_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(12),
      Q => \WR_DATA_reg_n_0_[12]\,
      R => RESET_OUT
    );
\WR_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => REMOVE_IDLE,
      Q => \WR_DATA_reg_n_0_[13]\,
      R => RESET_OUT
    );
\WR_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(0),
      Q => \WR_DATA_reg_n_0_[16]\,
      R => RESET_OUT
    );
\WR_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(1),
      Q => \WR_DATA_reg_n_0_[17]\,
      R => RESET_OUT
    );
\WR_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(2),
      Q => \WR_DATA_reg_n_0_[18]\,
      R => RESET_OUT
    );
\WR_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(3),
      Q => \WR_DATA_reg_n_0_[19]\,
      R => RESET_OUT
    );
\WR_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[1]\,
      Q => \WR_DATA_reg_n_0_[1]\,
      R => RESET_OUT
    );
\WR_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(4),
      Q => \WR_DATA_reg_n_0_[20]\,
      R => RESET_OUT
    );
\WR_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(5),
      Q => \WR_DATA_reg_n_0_[21]\,
      R => RESET_OUT
    );
\WR_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(6),
      Q => \WR_DATA_reg_n_0_[22]\,
      R => RESET_OUT
    );
\WR_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(7),
      Q => \WR_DATA_reg_n_0_[23]\,
      R => RESET_OUT
    );
\WR_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(9),
      Q => \WR_DATA_reg_n_0_[25]\,
      R => RESET_OUT
    );
\WR_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(11),
      Q => \WR_DATA_reg_n_0_[27]\,
      R => RESET_OUT
    );
\WR_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(12),
      Q => \WR_DATA_reg_n_0_[28]\,
      R => RESET_OUT
    );
\WR_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[2]\,
      Q => \WR_DATA_reg_n_0_[2]\,
      R => RESET_OUT
    );
\WR_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[3]\,
      Q => \WR_DATA_reg_n_0_[3]\,
      R => RESET_OUT
    );
\WR_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[4]\,
      Q => \WR_DATA_reg_n_0_[4]\,
      R => RESET_OUT
    );
\WR_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[5]\,
      Q => \WR_DATA_reg_n_0_[5]\,
      R => RESET_OUT
    );
\WR_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[6]\,
      Q => \WR_DATA_reg_n_0_[6]\,
      R => RESET_OUT
    );
\WR_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[7]\,
      Q => \WR_DATA_reg_n_0_[7]\,
      R => RESET_OUT
    );
\WR_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(9),
      Q => \WR_DATA_reg_n_0_[9]\,
      R => RESET_OUT
    );
\WR_ENABLE_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => RESET_OUT,
      I1 => WR_TOGGLE,
      I2 => \WR_ENABLE_i_2__2_n_0\,
      I3 => I1_DETECTED_WR,
      O => \WR_ENABLE_i_1__2_n_0\
    );
\WR_ENABLE_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \REMOVE_IDLE_i_2__2_n_0\,
      I1 => WR_TOGGLE,
      I2 => I1_DETECTED_WR_REG,
      I3 => REMOVE_IDLE,
      I4 => WR_OCCUPANCY(6),
      O => \WR_ENABLE_i_2__2_n_0\
    );
WR_ENABLE_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_ENABLE_i_1__2_n_0\,
      Q => WE,
      R => '0'
    );
\WR_OCCUPANCY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(1),
      Q => WR_OCCUPANCY(1),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(2),
      Q => WR_OCCUPANCY(2),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(3),
      Q => WR_OCCUPANCY(3),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(4),
      Q => WR_OCCUPANCY(4),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(5),
      Q => WR_OCCUPANCY(5),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(6),
      Q => WR_OCCUPANCY(6),
      S => RESET_OUT
    );
\WR_TOGGLE_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WR_TOGGLE,
      O => \WR_TOGGLE_i_1__2_n_0\
    );
WR_TOGGLE_reg: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_TOGGLE_i_1__2_n_0\,
      Q => WR_TOGGLE,
      S => RESET_OUT
    );
insert_idle_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => INSERT_IDLE,
      Q => \^insert_idle_reg\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_GTWIZARD_init is
  port (
    gt0_cplllock_out : out STD_LOGIC;
    gt0_drprdy_out : out STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gt0_rxbyteisaligned_out : out STD_LOGIC;
    gt0_rxbyterealign_out : out STD_LOGIC;
    gt0_rxcommadet_out : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxratedone_out : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpen_in : in STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt0_rxdfeagcovrden_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxlpmen_in : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    rxpcsreset_comb : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxpolarity_in : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    powerdown : in STD_LOGIC;
    gt0_txinhibit_in : in STD_LOGIC;
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    userclk : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    pma_reset : in STD_LOGIC;
    data_out : in STD_LOGIC;
    gt0_gtrxreset_in : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC;
    gt0_gttxreset_in : in STD_LOGIC;
    mgt_tx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_GTWIZARD_init : entity is "qsgmii_1218_GTWIZARD_init";
end qsgmii_1218_qsgmii_1218_GTWIZARD_init;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_GTWIZARD_init is
  signal GTWIZARD_i_n_11 : STD_LOGIC;
  signal GTWIZARD_i_n_13 : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \^gt0_cplllock_out\ : STD_LOGIC;
  signal gt0_cpllreset_i : STD_LOGIC;
  signal gt0_gtrxreset_i : STD_LOGIC;
  signal gt0_gtrxreset_i_sync : STD_LOGIC;
  signal gt0_gttxreset_i : STD_LOGIC;
  signal gt0_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gt0_rx_cdrlock_counter0_carry__0_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__0_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__0_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__0_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__1_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__1_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__1_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__1_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__3_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__3_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__3_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__3_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__4_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__4_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__4_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__4_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__5_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__5_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__5_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__5_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__6_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__6_n_3\ : STD_LOGIC;
  signal gt0_rx_cdrlock_counter0_carry_n_0 : STD_LOGIC;
  signal gt0_rx_cdrlock_counter0_carry_n_1 : STD_LOGIC;
  signal gt0_rx_cdrlock_counter0_carry_n_2 : STD_LOGIC;
  signal gt0_rx_cdrlock_counter0_carry_n_3 : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_5_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_6_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal gt0_rx_cdrlock_counter_0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal gt0_rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal gt0_rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal \^gt0_rxresetdone_out\ : STD_LOGIC;
  signal gt0_rxuserrdy_i : STD_LOGIC;
  signal gt0_txuserrdy_i : STD_LOGIC;
  signal \NLW_gt0_rx_cdrlock_counter0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gt0_rx_cdrlock_counter0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  gt0_cplllock_out <= \^gt0_cplllock_out\;
  gt0_rxresetdone_out <= \^gt0_rxresetdone_out\;
GTWIZARD_i: entity work.qsgmii_1218_qsgmii_1218_GTWIZARD_multi_gt
     port map (
      data_in => GTWIZARD_i_n_11,
      data_sync_reg1 => GTWIZARD_i_n_13,
      gt0_cplllock_out => \^gt0_cplllock_out\,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_dmonitorout_out(7 downto 0) => gt0_dmonitorout_out(7 downto 0),
      gt0_drpaddr_in(8 downto 0) => gt0_drpaddr_in(8 downto 0),
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_drpdi_in(15 downto 0) => gt0_drpdi_in(15 downto 0),
      gt0_drpdo_out(15 downto 0) => gt0_drpdo_out(15 downto 0),
      gt0_drpen_in => gt0_drpen_in,
      gt0_drprdy_out => gt0_drprdy_out,
      gt0_drpwe_in => gt0_drpwe_in,
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_eyescanreset_in => gt0_eyescanreset_in,
      gt0_eyescantrigger_in => gt0_eyescantrigger_in,
      gt0_gtrxreset_i => gt0_gtrxreset_i,
      gt0_gttxreset_i => gt0_gttxreset_i,
      gt0_loopback_in(2 downto 0) => gt0_loopback_in(2 downto 0),
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxbufreset_in => gt0_rxbufreset_in,
      gt0_rxbufstatus_out(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      gt0_rxbyteisaligned_out => gt0_rxbyteisaligned_out,
      gt0_rxbyterealign_out => gt0_rxbyterealign_out,
      gt0_rxcdrhold_in => gt0_rxcdrhold_in,
      gt0_rxchariscomma_out(3 downto 0) => gt0_rxchariscomma_out(3 downto 0),
      gt0_rxcharisk_out(3 downto 0) => gt0_rxcharisk_out(3 downto 0),
      gt0_rxcommadet_out => gt0_rxcommadet_out,
      gt0_rxdfeagcovrden_in => gt0_rxdfeagcovrden_in,
      gt0_rxdfelpmreset_in => gt0_rxdfelpmreset_in,
      gt0_rxdisperr_out(3 downto 0) => gt0_rxdisperr_out(3 downto 0),
      gt0_rxlpmen_in => gt0_rxlpmen_in,
      gt0_rxmonitorout_out(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      gt0_rxnotintable_out(3 downto 0) => gt0_rxnotintable_out(3 downto 0),
      gt0_rxpmareset_in => gt0_rxpmareset_in,
      gt0_rxpolarity_in => gt0_rxpolarity_in,
      gt0_rxprbscntreset_in => gt0_rxprbscntreset_in,
      gt0_rxprbserr_out => gt0_rxprbserr_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxrate_in(2 downto 0) => gt0_rxrate_in(2 downto 0),
      gt0_rxratedone_out => gt0_rxratedone_out,
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      gt0_txbufstatus_out(1 downto 0) => gt0_txbufstatus_out(1 downto 0),
      gt0_txdiffctrl_in(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      gt0_txinhibit_in => gt0_txinhibit_in,
      gt0_txpcsreset_in => gt0_txpcsreset_in,
      gt0_txpmareset_in => gt0_txpmareset_in,
      gt0_txpolarity_in => gt0_txpolarity_in,
      gt0_txpostcursor_in(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      gt0_txprbsforceerr_in => gt0_txprbsforceerr_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txprecursor_in(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      gt0_txuserrdy_i => gt0_txuserrdy_i,
      gtrefclk => gtrefclk,
      independent_clock_bufg => independent_clock_bufg,
      powerdown => powerdown,
      reset_out => reset_out,
      rxdata(31 downto 0) => rxdata(31 downto 0),
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxpcsreset_comb => rxpcsreset_comb,
      rxuserclk => rxuserclk,
      rxuserclk2 => rxuserclk2,
      txcharisk(3 downto 0) => txcharisk(3 downto 0),
      txdata(31 downto 0) => txdata(31 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk
    );
gt0_rx_cdrlock_counter0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => gt0_rx_cdrlock_counter0_carry_n_0,
      CO(2) => gt0_rx_cdrlock_counter0_carry_n_1,
      CO(1) => gt0_rx_cdrlock_counter0_carry_n_2,
      CO(0) => gt0_rx_cdrlock_counter0_carry_n_3,
      CYINIT => gt0_rx_cdrlock_counter(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3 downto 0) => gt0_rx_cdrlock_counter(4 downto 1)
    );
\gt0_rx_cdrlock_counter0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => gt0_rx_cdrlock_counter0_carry_n_0,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__0_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__0_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__0_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3 downto 0) => gt0_rx_cdrlock_counter(8 downto 5)
    );
\gt0_rx_cdrlock_counter0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__0_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__1_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__1_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__1_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3 downto 0) => gt0_rx_cdrlock_counter(12 downto 9)
    );
\gt0_rx_cdrlock_counter0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__1_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3 downto 0) => gt0_rx_cdrlock_counter(16 downto 13)
    );
\gt0_rx_cdrlock_counter0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__3_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__3_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__3_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3 downto 0) => gt0_rx_cdrlock_counter(20 downto 17)
    );
\gt0_rx_cdrlock_counter0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__3_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__4_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__4_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__4_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3 downto 0) => gt0_rx_cdrlock_counter(24 downto 21)
    );
\gt0_rx_cdrlock_counter0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__4_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__5_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__5_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__5_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3 downto 0) => gt0_rx_cdrlock_counter(28 downto 25)
    );
\gt0_rx_cdrlock_counter0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_gt0_rx_cdrlock_counter0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gt0_rx_cdrlock_counter0_carry__6_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gt0_rx_cdrlock_counter0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => gt0_rx_cdrlock_counter(31 downto 29)
    );
\gt0_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => gt0_rx_cdrlock_counter(0),
      O => \gt0_rx_cdrlock_counter[0]_i_1_n_0\
    );
\gt0_rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(10),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt0_rx_cdrlock_counter_0(10)
    );
\gt0_rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(11),
      O => gt0_rx_cdrlock_counter_0(11)
    );
\gt0_rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(12),
      O => gt0_rx_cdrlock_counter_0(12)
    );
\gt0_rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(13),
      O => gt0_rx_cdrlock_counter_0(13)
    );
\gt0_rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(14),
      O => gt0_rx_cdrlock_counter_0(14)
    );
\gt0_rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(15),
      O => gt0_rx_cdrlock_counter_0(15)
    );
\gt0_rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(16),
      O => gt0_rx_cdrlock_counter_0(16)
    );
\gt0_rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(17),
      O => gt0_rx_cdrlock_counter_0(17)
    );
\gt0_rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(18),
      O => gt0_rx_cdrlock_counter_0(18)
    );
\gt0_rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(19),
      O => gt0_rx_cdrlock_counter_0(19)
    );
\gt0_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(1),
      O => gt0_rx_cdrlock_counter_0(1)
    );
\gt0_rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(20),
      O => gt0_rx_cdrlock_counter_0(20)
    );
\gt0_rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(21),
      O => gt0_rx_cdrlock_counter_0(21)
    );
\gt0_rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(22),
      O => gt0_rx_cdrlock_counter_0(22)
    );
\gt0_rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(23),
      O => gt0_rx_cdrlock_counter_0(23)
    );
\gt0_rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(24),
      O => gt0_rx_cdrlock_counter_0(24)
    );
\gt0_rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(25),
      O => gt0_rx_cdrlock_counter_0(25)
    );
\gt0_rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(26),
      O => gt0_rx_cdrlock_counter_0(26)
    );
\gt0_rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(27),
      O => gt0_rx_cdrlock_counter_0(27)
    );
\gt0_rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(28),
      O => gt0_rx_cdrlock_counter_0(28)
    );
\gt0_rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(29),
      O => gt0_rx_cdrlock_counter_0(29)
    );
\gt0_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(2),
      O => gt0_rx_cdrlock_counter_0(2)
    );
\gt0_rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(30),
      O => gt0_rx_cdrlock_counter_0(30)
    );
\gt0_rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(31),
      O => gt0_rx_cdrlock_counter_0(31)
    );
\gt0_rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(18),
      I1 => gt0_rx_cdrlock_counter(19),
      I2 => gt0_rx_cdrlock_counter(16),
      I3 => gt0_rx_cdrlock_counter(17),
      I4 => \gt0_rx_cdrlock_counter[31]_i_6_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_2_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(26),
      I1 => gt0_rx_cdrlock_counter(27),
      I2 => gt0_rx_cdrlock_counter(24),
      I3 => gt0_rx_cdrlock_counter(25),
      I4 => \gt0_rx_cdrlock_counter[31]_i_7_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_3_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(2),
      I1 => gt0_rx_cdrlock_counter(3),
      I2 => gt0_rx_cdrlock_counter(0),
      I3 => gt0_rx_cdrlock_counter(1),
      I4 => \gt0_rx_cdrlock_counter[31]_i_8_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_4_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(11),
      I1 => gt0_rx_cdrlock_counter(10),
      I2 => gt0_rx_cdrlock_counter(8),
      I3 => gt0_rx_cdrlock_counter(9),
      I4 => \gt0_rx_cdrlock_counter[31]_i_9_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_5_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(21),
      I1 => gt0_rx_cdrlock_counter(20),
      I2 => gt0_rx_cdrlock_counter(23),
      I3 => gt0_rx_cdrlock_counter(22),
      O => \gt0_rx_cdrlock_counter[31]_i_6_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(29),
      I1 => gt0_rx_cdrlock_counter(28),
      I2 => gt0_rx_cdrlock_counter(31),
      I3 => gt0_rx_cdrlock_counter(30),
      O => \gt0_rx_cdrlock_counter[31]_i_7_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(4),
      I1 => gt0_rx_cdrlock_counter(5),
      I2 => gt0_rx_cdrlock_counter(7),
      I3 => gt0_rx_cdrlock_counter(6),
      O => \gt0_rx_cdrlock_counter[31]_i_8_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(13),
      I1 => gt0_rx_cdrlock_counter(12),
      I2 => gt0_rx_cdrlock_counter(15),
      I3 => gt0_rx_cdrlock_counter(14),
      O => \gt0_rx_cdrlock_counter[31]_i_9_n_0\
    );
\gt0_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(3),
      O => gt0_rx_cdrlock_counter_0(3)
    );
\gt0_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(4),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt0_rx_cdrlock_counter_0(4)
    );
\gt0_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(5),
      O => gt0_rx_cdrlock_counter_0(5)
    );
\gt0_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(6),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt0_rx_cdrlock_counter_0(6)
    );
\gt0_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(7),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt0_rx_cdrlock_counter_0(7)
    );
\gt0_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(8),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt0_rx_cdrlock_counter_0(8)
    );
\gt0_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(9),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt0_rx_cdrlock_counter_0(9)
    );
\gt0_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      Q => gt0_rx_cdrlock_counter(0),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(10),
      Q => gt0_rx_cdrlock_counter(10),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(11),
      Q => gt0_rx_cdrlock_counter(11),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(12),
      Q => gt0_rx_cdrlock_counter(12),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(13),
      Q => gt0_rx_cdrlock_counter(13),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(14),
      Q => gt0_rx_cdrlock_counter(14),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(15),
      Q => gt0_rx_cdrlock_counter(15),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(16),
      Q => gt0_rx_cdrlock_counter(16),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(17),
      Q => gt0_rx_cdrlock_counter(17),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(18),
      Q => gt0_rx_cdrlock_counter(18),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(19),
      Q => gt0_rx_cdrlock_counter(19),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(1),
      Q => gt0_rx_cdrlock_counter(1),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(20),
      Q => gt0_rx_cdrlock_counter(20),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(21),
      Q => gt0_rx_cdrlock_counter(21),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(22),
      Q => gt0_rx_cdrlock_counter(22),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(23),
      Q => gt0_rx_cdrlock_counter(23),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(24),
      Q => gt0_rx_cdrlock_counter(24),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(25),
      Q => gt0_rx_cdrlock_counter(25),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(26),
      Q => gt0_rx_cdrlock_counter(26),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(27),
      Q => gt0_rx_cdrlock_counter(27),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(28),
      Q => gt0_rx_cdrlock_counter(28),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(29),
      Q => gt0_rx_cdrlock_counter(29),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(2),
      Q => gt0_rx_cdrlock_counter(2),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(30),
      Q => gt0_rx_cdrlock_counter(30),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(31),
      Q => gt0_rx_cdrlock_counter(31),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(3),
      Q => gt0_rx_cdrlock_counter(3),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(4),
      Q => gt0_rx_cdrlock_counter(4),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(5),
      Q => gt0_rx_cdrlock_counter(5),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(6),
      Q => gt0_rx_cdrlock_counter(6),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(7),
      Q => gt0_rx_cdrlock_counter(7),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(8),
      Q => gt0_rx_cdrlock_counter(8),
      R => gt0_gtrxreset_i_sync
    );
\gt0_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(9),
      Q => gt0_rx_cdrlock_counter(9),
      R => gt0_gtrxreset_i_sync
    );
gt0_rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => gt0_rx_cdrlocked_reg_n_0,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt0_rx_cdrlocked_i_1_n_0
    );
gt0_rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlocked_i_1_n_0,
      Q => gt0_rx_cdrlocked_reg_n_0,
      R => gt0_gtrxreset_i_sync
    );
gt0_rxresetfsm_i: entity work.qsgmii_1218_qsgmii_1218_GTWIZARD_RX_STARTUP_FSM
     port map (
      \cpllpd_wait_reg[95]\ => GTWIZARD_i_n_11,
      data_in => \^gt0_rxresetdone_out\,
      data_out => data_out,
      gt0_cplllock_out => \^gt0_cplllock_out\,
      gt0_gtrxreset_i => gt0_gtrxreset_i,
      gt0_gtrxreset_in => gt0_gtrxreset_in,
      gt0_rx_cdrlocked_reg => gt0_rx_cdrlocked_reg_n_0,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      independent_clock_bufg => independent_clock_bufg,
      mgt_rx_reset => mgt_rx_reset,
      pma_reset => pma_reset,
      rxuserclk => rxuserclk
    );
gt0_txresetfsm_i: entity work.qsgmii_1218_qsgmii_1218_GTWIZARD_TX_STARTUP_FSM
     port map (
      \cpllpd_wait_reg[95]\ => GTWIZARD_i_n_13,
      data_in => gt0_txresetdone_out,
      gt0_cplllock_out => \^gt0_cplllock_out\,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_gttxreset_i => gt0_gttxreset_i,
      gt0_gttxreset_in => gt0_gttxreset_in,
      gt0_txuserrdy_i => gt0_txuserrdy_i,
      independent_clock_bufg => independent_clock_bufg,
      mgt_tx_reset => mgt_tx_reset,
      pma_reset => pma_reset,
      resetdone => resetdone,
      rx_fsm_reset_done_int_reg => \^gt0_rxresetdone_out\,
      userclk => userclk
    );
sync_block_gtrxreset: entity work.qsgmii_1218_qsgmii_1218_reset_sync_3
     port map (
      gt0_gtrxreset_i => gt0_gtrxreset_i,
      independent_clock_bufg => independent_clock_bufg,
      reset_out => gt0_gtrxreset_i_sync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sgmii_adapt is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_ch0 : out STD_LOGIC;
    gmii_tx_er_ch0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_en_ch0_int1 : in STD_LOGIC;
    gmii_tx_er_ch0_int1 : in STD_LOGIC;
    speed_is_10_100_ch0 : in STD_LOGIC;
    speed_is_100_ch0 : in STD_LOGIC;
    \gmii_txd_ch0_int1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sgmii_adapt : entity is "qsgmii_1218_sgmii_adapt";
end qsgmii_1218_qsgmii_1218_sgmii_adapt;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sgmii_adapt is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
begin
  E(0) <= \^e\(0);
clock_generation: entity work.qsgmii_1218_qsgmii_1218_clk_gen_35
     port map (
      E(0) => \^e\(0),
      data_out => speed_is_100_resync,
      data_sync_reg6 => speed_is_10_100_resync,
      reset_out => reset_out,
      userclk2 => userclk2
    );
resync_speed_100: entity work.qsgmii_1218_qsgmii_1218_sync_block_36
     port map (
      data_out => speed_is_100_resync,
      speed_is_100_ch0 => speed_is_100_ch0,
      userclk2 => userclk2
    );
resync_speed_10_100: entity work.qsgmii_1218_qsgmii_1218_sync_block_37
     port map (
      data_out => speed_is_10_100_resync,
      speed_is_10_100_ch0 => speed_is_10_100_ch0,
      userclk2 => userclk2
    );
transmitter: entity work.qsgmii_1218_qsgmii_1218_tx_rate_adapt_38
     port map (
      E(0) => \^e\(0),
      Q(7 downto 0) => Q(7 downto 0),
      gmii_tx_en_ch0 => gmii_tx_en_ch0,
      gmii_tx_en_ch0_int1 => gmii_tx_en_ch0_int1,
      gmii_tx_er_ch0 => gmii_tx_er_ch0,
      gmii_tx_er_ch0_int1 => gmii_tx_er_ch0_int1,
      \gmii_txd_ch0_int1_reg[7]\(7 downto 0) => \gmii_txd_ch0_int1_reg[7]\(7 downto 0),
      reset_out => reset_out,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sgmii_adapt_18 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_ch1 : out STD_LOGIC;
    gmii_tx_er_ch1 : out STD_LOGIC;
    \TXD_REG1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_en_ch1_int1 : in STD_LOGIC;
    gmii_tx_er_ch1_int1 : in STD_LOGIC;
    speed_is_10_100_ch1 : in STD_LOGIC;
    speed_is_100_ch1 : in STD_LOGIC;
    \gmii_txd_ch1_int1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sgmii_adapt_18 : entity is "qsgmii_1218_sgmii_adapt";
end qsgmii_1218_qsgmii_1218_sgmii_adapt_18;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sgmii_adapt_18 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
begin
  E(0) <= \^e\(0);
clock_generation: entity work.qsgmii_1218_qsgmii_1218_clk_gen_29
     port map (
      E(0) => \^e\(0),
      data_out => speed_is_100_resync,
      data_sync_reg6 => speed_is_10_100_resync,
      reset_out => reset_out,
      userclk2 => userclk2
    );
resync_speed_100: entity work.qsgmii_1218_qsgmii_1218_sync_block_30
     port map (
      data_out => speed_is_100_resync,
      speed_is_100_ch1 => speed_is_100_ch1,
      userclk2 => userclk2
    );
resync_speed_10_100: entity work.qsgmii_1218_qsgmii_1218_sync_block_31
     port map (
      data_out => speed_is_10_100_resync,
      speed_is_10_100_ch1 => speed_is_10_100_ch1,
      userclk2 => userclk2
    );
transmitter: entity work.qsgmii_1218_qsgmii_1218_tx_rate_adapt_32
     port map (
      E(0) => \^e\(0),
      \TXD_REG1_reg[7]\(7 downto 0) => \TXD_REG1_reg[7]\(7 downto 0),
      gmii_tx_en_ch1 => gmii_tx_en_ch1,
      gmii_tx_en_ch1_int1 => gmii_tx_en_ch1_int1,
      gmii_tx_er_ch1 => gmii_tx_er_ch1,
      gmii_tx_er_ch1_int1 => gmii_tx_er_ch1_int1,
      \gmii_txd_ch1_int1_reg[7]\(7 downto 0) => \gmii_txd_ch1_int1_reg[7]\(7 downto 0),
      reset_out => reset_out,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sgmii_adapt_19 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_ch2 : out STD_LOGIC;
    gmii_tx_er_ch2 : out STD_LOGIC;
    \TXD_REG1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_en_ch2_int1 : in STD_LOGIC;
    gmii_tx_er_ch2_int1 : in STD_LOGIC;
    speed_is_10_100_ch2 : in STD_LOGIC;
    speed_is_100_ch2 : in STD_LOGIC;
    \gmii_txd_ch2_int1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sgmii_adapt_19 : entity is "qsgmii_1218_sgmii_adapt";
end qsgmii_1218_qsgmii_1218_sgmii_adapt_19;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sgmii_adapt_19 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
begin
  E(0) <= \^e\(0);
clock_generation: entity work.qsgmii_1218_qsgmii_1218_clk_gen_23
     port map (
      E(0) => \^e\(0),
      data_out => speed_is_100_resync,
      data_sync_reg6 => speed_is_10_100_resync,
      reset_out => reset_out,
      userclk2 => userclk2
    );
resync_speed_100: entity work.qsgmii_1218_qsgmii_1218_sync_block_24
     port map (
      data_out => speed_is_100_resync,
      speed_is_100_ch2 => speed_is_100_ch2,
      userclk2 => userclk2
    );
resync_speed_10_100: entity work.qsgmii_1218_qsgmii_1218_sync_block_25
     port map (
      data_out => speed_is_10_100_resync,
      speed_is_10_100_ch2 => speed_is_10_100_ch2,
      userclk2 => userclk2
    );
transmitter: entity work.qsgmii_1218_qsgmii_1218_tx_rate_adapt_26
     port map (
      E(0) => \^e\(0),
      \TXD_REG1_reg[7]\(7 downto 0) => \TXD_REG1_reg[7]\(7 downto 0),
      gmii_tx_en_ch2 => gmii_tx_en_ch2,
      gmii_tx_en_ch2_int1 => gmii_tx_en_ch2_int1,
      gmii_tx_er_ch2 => gmii_tx_er_ch2,
      gmii_tx_er_ch2_int1 => gmii_tx_er_ch2_int1,
      \gmii_txd_ch2_int1_reg[7]\(7 downto 0) => \gmii_txd_ch2_int1_reg[7]\(7 downto 0),
      reset_out => reset_out,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sgmii_adapt_20 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_ch3 : out STD_LOGIC;
    gmii_tx_er_ch3 : out STD_LOGIC;
    \TXD_REG1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_en_ch3_int1 : in STD_LOGIC;
    gmii_tx_er_ch3_int1 : in STD_LOGIC;
    speed_is_10_100_ch3 : in STD_LOGIC;
    speed_is_100_ch3 : in STD_LOGIC;
    \gmii_txd_ch3_int1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sgmii_adapt_20 : entity is "qsgmii_1218_sgmii_adapt";
end qsgmii_1218_qsgmii_1218_sgmii_adapt_20;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sgmii_adapt_20 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
begin
  E(0) <= \^e\(0);
clock_generation: entity work.qsgmii_1218_qsgmii_1218_clk_gen
     port map (
      E(0) => \^e\(0),
      data_out => speed_is_100_resync,
      data_sync_reg6 => speed_is_10_100_resync,
      reset_out => reset_out,
      userclk2 => userclk2
    );
resync_speed_100: entity work.qsgmii_1218_qsgmii_1218_sync_block_21
     port map (
      data_out => speed_is_100_resync,
      speed_is_100_ch3 => speed_is_100_ch3,
      userclk2 => userclk2
    );
resync_speed_10_100: entity work.qsgmii_1218_qsgmii_1218_sync_block_22
     port map (
      data_out => speed_is_10_100_resync,
      speed_is_10_100_ch3 => speed_is_10_100_ch3,
      userclk2 => userclk2
    );
transmitter: entity work.qsgmii_1218_qsgmii_1218_tx_rate_adapt
     port map (
      E(0) => \^e\(0),
      \TXD_REG1_reg[7]\(7 downto 0) => \TXD_REG1_reg[7]\(7 downto 0),
      gmii_tx_en_ch3 => gmii_tx_en_ch3,
      gmii_tx_en_ch3_int1 => gmii_tx_en_ch3_int1,
      gmii_tx_er_ch3 => gmii_tx_er_ch3,
      gmii_tx_er_ch3_int1 => gmii_tx_er_ch3_int1,
      \gmii_txd_ch3_int1_reg[7]\(7 downto 0) => \gmii_txd_ch3_int1_reg[7]\(7 downto 0),
      reset_out => reset_out,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sgmii_adapt_42 is
  port (
    gmii_rx_dv_out : out STD_LOGIC;
    gmii_rx_er_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_rx_dv_ch0 : in STD_LOGIC;
    gmii_rx_er_ch0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    speed_is_10_100_ch0 : in STD_LOGIC;
    speed_is_100_ch0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sgmii_adapt_42 : entity is "qsgmii_1218_sgmii_adapt";
end qsgmii_1218_qsgmii_1218_sgmii_adapt_42;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sgmii_adapt_42 is
  signal clock_generation_n_0 : STD_LOGIC;
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
begin
clock_generation: entity work.qsgmii_1218_qsgmii_1218_clk_gen_63
     port map (
      data_out => speed_is_100_resync,
      data_sync_reg6 => speed_is_10_100_resync,
      reset_out => reset_out,
      rx_er_aligned_reg => clock_generation_n_0,
      userclk2 => userclk2
    );
receiver: entity work.qsgmii_1218_qsgmii_1218_rx_rate_adapt_64
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      gmii_rx_dv_ch0 => gmii_rx_dv_ch0,
      gmii_rx_dv_out => gmii_rx_dv_out,
      gmii_rx_er_ch0 => gmii_rx_er_ch0,
      gmii_rx_er_out => gmii_rx_er_out,
      reset_out => reset_out,
      sgmii_clk_en_reg => clock_generation_n_0,
      userclk2 => userclk2
    );
resync_speed_100: entity work.qsgmii_1218_qsgmii_1218_sync_block_65
     port map (
      data_out => speed_is_100_resync,
      speed_is_100_ch0 => speed_is_100_ch0,
      userclk2 => userclk2
    );
resync_speed_10_100: entity work.qsgmii_1218_qsgmii_1218_sync_block_66
     port map (
      data_out => speed_is_10_100_resync,
      speed_is_10_100_ch0 => speed_is_10_100_ch0,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sgmii_adapt_43 is
  port (
    gmii_rx_dv_ch1_reg : out STD_LOGIC;
    gmii_rx_er_ch1_reg : out STD_LOGIC;
    \gmii_rxd_ch1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_rx_dv_ch1 : in STD_LOGIC;
    gmii_rx_er_ch1 : in STD_LOGIC;
    \RXD_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    speed_is_10_100_ch1 : in STD_LOGIC;
    speed_is_100_ch1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sgmii_adapt_43 : entity is "qsgmii_1218_sgmii_adapt";
end qsgmii_1218_qsgmii_1218_sgmii_adapt_43;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sgmii_adapt_43 is
  signal clock_generation_n_0 : STD_LOGIC;
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
begin
clock_generation: entity work.qsgmii_1218_qsgmii_1218_clk_gen_57
     port map (
      data_out => speed_is_100_resync,
      data_sync_reg6 => speed_is_10_100_resync,
      reset_out => reset_out,
      rx_er_aligned_reg => clock_generation_n_0,
      userclk2 => userclk2
    );
receiver: entity work.qsgmii_1218_qsgmii_1218_rx_rate_adapt_58
     port map (
      \RXD_reg[7]\(7 downto 0) => \RXD_reg[7]\(7 downto 0),
      gmii_rx_dv_ch1 => gmii_rx_dv_ch1,
      gmii_rx_dv_ch1_reg => gmii_rx_dv_ch1_reg,
      gmii_rx_er_ch1 => gmii_rx_er_ch1,
      gmii_rx_er_ch1_reg => gmii_rx_er_ch1_reg,
      \gmii_rxd_ch1_reg[7]\(7 downto 0) => \gmii_rxd_ch1_reg[7]\(7 downto 0),
      reset_out => reset_out,
      sgmii_clk_en_reg => clock_generation_n_0,
      userclk2 => userclk2
    );
resync_speed_100: entity work.qsgmii_1218_qsgmii_1218_sync_block_59
     port map (
      data_out => speed_is_100_resync,
      speed_is_100_ch1 => speed_is_100_ch1,
      userclk2 => userclk2
    );
resync_speed_10_100: entity work.qsgmii_1218_qsgmii_1218_sync_block_60
     port map (
      data_out => speed_is_10_100_resync,
      speed_is_10_100_ch1 => speed_is_10_100_ch1,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sgmii_adapt_44 is
  port (
    gmii_rx_dv_ch2_reg : out STD_LOGIC;
    gmii_rx_er_ch2_reg : out STD_LOGIC;
    \gmii_rxd_ch2_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_rx_dv_ch2 : in STD_LOGIC;
    gmii_rx_er_ch2 : in STD_LOGIC;
    \RXD_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    speed_is_10_100_ch2 : in STD_LOGIC;
    speed_is_100_ch2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sgmii_adapt_44 : entity is "qsgmii_1218_sgmii_adapt";
end qsgmii_1218_qsgmii_1218_sgmii_adapt_44;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sgmii_adapt_44 is
  signal clock_generation_n_0 : STD_LOGIC;
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
begin
clock_generation: entity work.qsgmii_1218_qsgmii_1218_clk_gen_51
     port map (
      data_out => speed_is_100_resync,
      data_sync_reg6 => speed_is_10_100_resync,
      reset_out => reset_out,
      rx_er_aligned_reg => clock_generation_n_0,
      userclk2 => userclk2
    );
receiver: entity work.qsgmii_1218_qsgmii_1218_rx_rate_adapt_52
     port map (
      \RXD_reg[7]\(7 downto 0) => \RXD_reg[7]\(7 downto 0),
      gmii_rx_dv_ch2 => gmii_rx_dv_ch2,
      gmii_rx_dv_ch2_reg => gmii_rx_dv_ch2_reg,
      gmii_rx_er_ch2 => gmii_rx_er_ch2,
      gmii_rx_er_ch2_reg => gmii_rx_er_ch2_reg,
      \gmii_rxd_ch2_reg[7]\(7 downto 0) => \gmii_rxd_ch2_reg[7]\(7 downto 0),
      reset_out => reset_out,
      sgmii_clk_en_reg => clock_generation_n_0,
      userclk2 => userclk2
    );
resync_speed_100: entity work.qsgmii_1218_qsgmii_1218_sync_block_53
     port map (
      data_out => speed_is_100_resync,
      speed_is_100_ch2 => speed_is_100_ch2,
      userclk2 => userclk2
    );
resync_speed_10_100: entity work.qsgmii_1218_qsgmii_1218_sync_block_54
     port map (
      data_out => speed_is_10_100_resync,
      speed_is_10_100_ch2 => speed_is_10_100_ch2,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_sgmii_adapt_45 is
  port (
    gmii_rx_dv_ch3_reg : out STD_LOGIC;
    gmii_rx_er_ch3_reg : out STD_LOGIC;
    \gmii_rxd_ch3_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_rx_dv_ch3 : in STD_LOGIC;
    gmii_rx_er_ch3 : in STD_LOGIC;
    \RXD_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    speed_is_10_100_ch3 : in STD_LOGIC;
    speed_is_100_ch3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_sgmii_adapt_45 : entity is "qsgmii_1218_sgmii_adapt";
end qsgmii_1218_qsgmii_1218_sgmii_adapt_45;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_sgmii_adapt_45 is
  signal clock_generation_n_0 : STD_LOGIC;
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
begin
clock_generation: entity work.qsgmii_1218_qsgmii_1218_clk_gen_46
     port map (
      data_out => speed_is_100_resync,
      data_sync_reg6 => speed_is_10_100_resync,
      reset_out => reset_out,
      rx_er_aligned_reg => clock_generation_n_0,
      userclk2 => userclk2
    );
receiver: entity work.qsgmii_1218_qsgmii_1218_rx_rate_adapt
     port map (
      \RXD_reg[7]\(7 downto 0) => \RXD_reg[7]\(7 downto 0),
      gmii_rx_dv_ch3 => gmii_rx_dv_ch3,
      gmii_rx_dv_ch3_reg => gmii_rx_dv_ch3_reg,
      gmii_rx_er_ch3 => gmii_rx_er_ch3,
      gmii_rx_er_ch3_reg => gmii_rx_er_ch3_reg,
      \gmii_rxd_ch3_reg[7]\(7 downto 0) => \gmii_rxd_ch3_reg[7]\(7 downto 0),
      reset_out => reset_out,
      sgmii_clk_en_reg => clock_generation_n_0,
      userclk2 => userclk2
    );
resync_speed_100: entity work.qsgmii_1218_qsgmii_1218_sync_block_47
     port map (
      data_out => speed_is_100_resync,
      speed_is_100_ch3 => speed_is_100_ch3,
      userclk2 => userclk2
    );
resync_speed_10_100: entity work.qsgmii_1218_qsgmii_1218_sync_block_48
     port map (
      data_out => speed_is_10_100_resync,
      speed_is_10_100_ch3 => speed_is_10_100_ch3,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_QSGMII_GEN is
  port (
    MGT_RX_RESET : out STD_LOGIC;
    powerdown : out STD_LOGIC;
    MGT_TX_RESET : out STD_LOGIC;
    txcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    enablealign : out STD_LOGIC;
    status_vector_ch0 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    gmii_rxd_ch0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_er_ch0 : out STD_LOGIC;
    an_interrupt_ch0 : out STD_LOGIC;
    gmii_rx_dv_ch0 : out STD_LOGIC;
    status_vector_ch1 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    gmii_rxd_ch1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_er_ch1 : out STD_LOGIC;
    an_interrupt_ch1 : out STD_LOGIC;
    gmii_rx_dv_ch1 : out STD_LOGIC;
    status_vector_ch2 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    gmii_rxd_ch2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_er_ch2 : out STD_LOGIC;
    an_interrupt_ch2 : out STD_LOGIC;
    gmii_rx_dv_ch2 : out STD_LOGIC;
    status_vector_ch3 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    gmii_rxd_ch3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_er_ch3 : out STD_LOGIC;
    an_interrupt_ch3 : out STD_LOGIC;
    gmii_rx_dv_ch3 : out STD_LOGIC;
    userclk : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    reset : in STD_LOGIC;
    rxchariscomma : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rxcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxnotintable : in STD_LOGIC_VECTOR ( 3 downto 0 );
    signal_detect : in STD_LOGIC;
    configuration_vector_ch0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gmii_tx_er_ch0 : in STD_LOGIC;
    gmii_tx_en_ch0 : in STD_LOGIC;
    gmii_txd_ch0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txbuferr : in STD_LOGIC;
    an_restart_config_ch0 : in STD_LOGIC;
    link_timer_value_ch0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    an_adv_config_vector_ch0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_done : in STD_LOGIC;
    configuration_vector_ch1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gmii_tx_er_ch1 : in STD_LOGIC;
    gmii_tx_en_ch1 : in STD_LOGIC;
    gmii_txd_ch1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    an_restart_config_ch1 : in STD_LOGIC;
    link_timer_value_ch1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    an_adv_config_vector_ch1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    configuration_vector_ch2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gmii_tx_er_ch2 : in STD_LOGIC;
    gmii_tx_en_ch2 : in STD_LOGIC;
    gmii_txd_ch2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    an_restart_config_ch2 : in STD_LOGIC;
    link_timer_value_ch2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    an_adv_config_vector_ch2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    configuration_vector_ch3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gmii_tx_er_ch3 : in STD_LOGIC;
    gmii_tx_en_ch3 : in STD_LOGIC;
    gmii_txd_ch3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    an_restart_config_ch3 : in STD_LOGIC;
    link_timer_value_ch3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    an_adv_config_vector_ch3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_QSGMII_GEN : entity is "QSGMII_GEN";
end qsgmii_1218_QSGMII_GEN;

architecture STRUCTURE of qsgmii_1218_QSGMII_GEN is
  signal ENABLEALIGN_CH0 : STD_LOGIC;
  signal ENABLEALIGN_CH1 : STD_LOGIC;
  signal ENABLEALIGN_CH2 : STD_LOGIC;
  signal ENABLEALIGN_CH3 : STD_LOGIC;
  signal GPCS_PMA_GEN_i0_n_36 : STD_LOGIC;
  signal GPCS_PMA_GEN_i3_n_2 : STD_LOGIC;
  signal \^mgt_rx_reset\ : STD_LOGIC;
  signal MGT_RX_RESET_REG1 : STD_LOGIC;
  signal MGT_RX_RESET_REG2 : STD_LOGIC;
  signal MGT_RX_RESET_REG3 : STD_LOGIC;
  signal \^mgt_tx_reset\ : STD_LOGIC;
  signal POWERDOWN_CH0 : STD_LOGIC;
  signal POWERDOWN_CH1 : STD_LOGIC;
  signal POWERDOWN_CH2 : STD_LOGIC;
  signal POWERDOWN_CH3 : STD_LOGIC;
  signal RESET_PRI : STD_LOGIC;
  signal RXBUFERR : STD_LOGIC;
  signal RXBUFSTATUS_CH1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal RXBUFSTATUS_CH2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal RXBUFSTATUS_CH3 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal RXCHARISCOMMA_CH0_ELB : STD_LOGIC;
  signal RXCHARISCOMMA_CH1_ELB : STD_LOGIC;
  signal RXCHARISCOMMA_CH2_ELB : STD_LOGIC;
  signal RXCHARISCOMMA_CH3_ELB : STD_LOGIC;
  signal RXCHARISK_CH0_ELB : STD_LOGIC;
  signal RXCHARISK_CH1_ELB : STD_LOGIC;
  signal RXCHARISK_CH2_ELB : STD_LOGIC;
  signal RXCHARISK_CH3_ELB : STD_LOGIC;
  signal RXCLKCORCNT_CH0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RXCLKCORCNT_CH1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RXCLKCORCNT_CH2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RXCLKCORCNT_CH3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RXDATA_CH0_ELB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXDATA_CH1_ELB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXDATA_CH2_ELB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXDATA_CH3_ELB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXDATA_USR : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXNOTINTABLE_CH0_ELB : STD_LOGIC;
  signal RXNOTINTABLE_CH1_ELB : STD_LOGIC;
  signal RXNOTINTABLE_CH2_ELB : STD_LOGIC;
  signal RXNOTINTABLE_CH3_ELB : STD_LOGIC;
  signal RXRESET_REC0 : STD_LOGIC;
  signal RXRESET_REC1 : STD_LOGIC;
  signal RXRESET_REC2 : STD_LOGIC;
  signal RXRESET_REC3 : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I0.RX_ELASTIC_BUFFER_I0_n_2\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I0.RX_ELASTIC_BUFFER_I0_n_3\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I0.RX_ELASTIC_BUFFER_I0_n_4\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_10\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_11\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_12\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_13\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_2\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_3\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_4\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_6\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_7\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_8\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_9\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_10\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_11\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_12\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_13\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_2\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_3\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_4\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_6\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_7\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_8\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_9\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_10\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_11\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_12\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_13\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_2\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_3\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_4\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_6\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_7\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_8\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_9\ : STD_LOGIC;
  signal TXCHARISK_CH0 : STD_LOGIC;
  signal TXCHARISK_CH1 : STD_LOGIC;
  signal TXCHARISK_CH2 : STD_LOGIC;
  signal TXCHARISK_CH3 : STD_LOGIC;
  signal TXDATA_CH0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal TXDATA_CH1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TXDATA_CH2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TXDATA_CH3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reset_in0_out : STD_LOGIC;
  signal reset_in1_out : STD_LOGIC;
  signal reset_in2_out : STD_LOGIC;
begin
  MGT_RX_RESET <= \^mgt_rx_reset\;
  MGT_TX_RESET <= \^mgt_tx_reset\;
AGGREGATOR_I: entity work.qsgmii_1218_AGGREGATOR
     port map (
      D(3) => TXCHARISK_CH3,
      D(2) => TXCHARISK_CH2,
      D(1) => TXCHARISK_CH1,
      D(0) => TXCHARISK_CH0,
      ENABLEALIGN_CH0 => ENABLEALIGN_CH0,
      ENABLEALIGN_CH1 => ENABLEALIGN_CH1,
      ENABLEALIGN_CH2 => ENABLEALIGN_CH2,
      ENABLEALIGN_CH3 => ENABLEALIGN_CH3,
      MGT_TX_RESET => \^mgt_tx_reset\,
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[2]\ => POWERDOWN_CH0,
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[2]_0\ => POWERDOWN_CH1,
      \NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[2]_1\ => POWERDOWN_CH2,
      POWERDOWN => POWERDOWN_CH3,
      TXDATA_CH0(6 downto 0) => TXDATA_CH0(6 downto 0),
      TXDATA_CH1(7 downto 0) => TXDATA_CH1(7 downto 0),
      TXDATA_CH2(7 downto 0) => TXDATA_CH2(7 downto 0),
      TXDATA_CH3(7 downto 0) => TXDATA_CH3(7 downto 0),
      \USE_ROCKET_IO.TXCHARISK_reg\ => GPCS_PMA_GEN_i0_n_36,
      enablealign => enablealign,
      \^powerdown\ => powerdown,
      txcharisk(3 downto 0) => txcharisk(3 downto 0),
      txdata(31 downto 0) => txdata(31 downto 0),
      userclk => userclk
    );
ALIGNER_I: entity work.qsgmii_1218_ALIGNER
     port map (
      Q(3) => RXCHARISCOMMA_CH3_ELB,
      Q(2) => RXCHARISCOMMA_CH2_ELB,
      Q(1) => RXCHARISCOMMA_CH1_ELB,
      Q(0) => RXCHARISCOMMA_CH0_ELB,
      RESET_OUT => RXRESET_REC0,
      \WR_DATA_REG1_reg[11]\(3) => RXCHARISK_CH3_ELB,
      \WR_DATA_REG1_reg[11]\(2) => RXCHARISK_CH2_ELB,
      \WR_DATA_REG1_reg[11]\(1) => RXCHARISK_CH1_ELB,
      \WR_DATA_REG1_reg[11]\(0) => RXCHARISK_CH0_ELB,
      \WR_DATA_REG1_reg[7]\(31 downto 24) => RXDATA_CH3_ELB(7 downto 0),
      \WR_DATA_REG1_reg[7]\(23 downto 16) => RXDATA_CH2_ELB(7 downto 0),
      \WR_DATA_REG1_reg[7]\(15 downto 8) => RXDATA_CH1_ELB(7 downto 0),
      \WR_DATA_REG1_reg[7]\(7 downto 0) => RXDATA_CH0_ELB(7 downto 0),
      \WR_DATA_REG1_reg[9]\(3) => RXNOTINTABLE_CH3_ELB,
      \WR_DATA_REG1_reg[9]\(2) => RXNOTINTABLE_CH2_ELB,
      \WR_DATA_REG1_reg[9]\(1) => RXNOTINTABLE_CH1_ELB,
      \WR_DATA_REG1_reg[9]\(0) => RXNOTINTABLE_CH0_ELB,
      rxchariscomma(3 downto 0) => rxchariscomma(3 downto 0),
      rxcharisk(3 downto 0) => rxcharisk(3 downto 0),
      rxdata(31 downto 0) => rxdata(31 downto 0),
      rxnotintable(3 downto 0) => rxnotintable(3 downto 0),
      rxrecclk => rxrecclk
    );
GPCS_PMA_GEN_i0: entity work.qsgmii_1218_GPCS_PMA_GEN
     port map (
      D(0) => TXCHARISK_CH0,
      ENABLEALIGN_CH0 => ENABLEALIGN_CH0,
      MGT_RX_RESET => MGT_RX_RESET_REG1,
      MGT_TX_RESET => \^mgt_tx_reset\,
      Q(0) => POWERDOWN_CH0,
      RESET_OUT => RESET_PRI,
      RESET_SYNC1(0) => reset_in1_out,
      RESET_SYNC1_0(0) => reset_in0_out,
      RXBUFERR => RXBUFERR,
      RXCHARISCOMMA_USR => \RX_GMII_AT_TXOUTCLK_I0.RX_ELASTIC_BUFFER_I0_n_2\,
      RXCHARISK_USR => \RX_GMII_AT_TXOUTCLK_I0.RX_ELASTIC_BUFFER_I0_n_3\,
      RXCLKCORCNT_CH0(1) => RXCLKCORCNT_CH0(2),
      RXCLKCORCNT_CH0(0) => RXCLKCORCNT_CH0(0),
      RXDATA_USR(7 downto 0) => RXDATA_USR(7 downto 0),
      RXNOTINTABLE_USR => \RX_GMII_AT_TXOUTCLK_I0.RX_ELASTIC_BUFFER_I0_n_4\,
      SR(0) => \^mgt_rx_reset\,
      SS(0) => reset_in2_out,
      \TXDATA_reg[6]\(6 downto 0) => TXDATA_CH0(6 downto 0),
      \TXDATA_reg[7]\ => GPCS_PMA_GEN_i0_n_36,
      \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\ => MGT_RX_RESET_REG2,
      \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_1\ => MGT_RX_RESET_REG3,
      an_adv_config_vector_ch0(0) => an_adv_config_vector_ch0(0),
      an_interrupt_ch0 => an_interrupt_ch0,
      an_restart_config_ch0 => an_restart_config_ch0,
      configuration_vector_ch0(4 downto 0) => configuration_vector_ch0(4 downto 0),
      data_sync_reg6 => GPCS_PMA_GEN_i3_n_2,
      dcm_locked => dcm_locked,
      gmii_rx_dv_ch0 => gmii_rx_dv_ch0,
      gmii_rx_er_ch0 => gmii_rx_er_ch0,
      gmii_rxd_ch0(7 downto 0) => gmii_rxd_ch0(7 downto 0),
      gmii_tx_en_ch0 => gmii_tx_en_ch0,
      gmii_tx_er_ch0 => gmii_tx_er_ch0,
      gmii_txd_ch0(7 downto 0) => gmii_txd_ch0(7 downto 0),
      link_timer_value_ch0(8 downto 0) => link_timer_value_ch0(8 downto 0),
      rxrecclk => rxrecclk,
      signal_detect => signal_detect,
      status_vector_ch0(12 downto 0) => status_vector_ch0(12 downto 0),
      txbuferr => txbuferr,
      userclk => userclk
    );
GPCS_PMA_GEN_i1: entity work.qsgmii_1218_GPCS_PMA_GEN_69
     port map (
      ENABLEALIGN_CH1 => ENABLEALIGN_CH1,
      MGT_RX_RESET => MGT_RX_RESET_REG1,
      Q(0) => POWERDOWN_CH1,
      RESET_OUT => RESET_PRI,
      RXBUFSTATUS_CH1(0) => RXBUFSTATUS_CH1(1),
      RXCHARISCOMMA_USR => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_2\,
      RXCHARISK_USR => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_3\,
      RXCLKCORCNT_CH1(1) => RXCLKCORCNT_CH1(2),
      RXCLKCORCNT_CH1(0) => RXCLKCORCNT_CH1(0),
      RXDATA_USR(7) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_6\,
      RXDATA_USR(6) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_7\,
      RXDATA_USR(5) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_8\,
      RXDATA_USR(4) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_9\,
      RXDATA_USR(3) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_10\,
      RXDATA_USR(2) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_11\,
      RXDATA_USR(1) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_12\,
      RXDATA_USR(0) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_13\,
      RXNOTINTABLE_USR => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_4\,
      TXCHARISK => TXCHARISK_CH1,
      TXDATA_CH1(7 downto 0) => TXDATA_CH1(7 downto 0),
      an_adv_config_vector_ch1(0) => an_adv_config_vector_ch1(0),
      an_interrupt_ch1 => an_interrupt_ch1,
      an_restart_config_ch1 => an_restart_config_ch1,
      configuration_vector_ch1(4 downto 0) => configuration_vector_ch1(4 downto 0),
      data_sync_reg6 => GPCS_PMA_GEN_i3_n_2,
      dcm_locked => dcm_locked,
      gmii_rx_dv_ch1 => gmii_rx_dv_ch1,
      gmii_rx_er_ch1 => gmii_rx_er_ch1,
      gmii_rxd_ch1(7 downto 0) => gmii_rxd_ch1(7 downto 0),
      gmii_tx_en_ch1 => gmii_tx_en_ch1,
      gmii_tx_er_ch1 => gmii_tx_er_ch1,
      gmii_txd_ch1(7 downto 0) => gmii_txd_ch1(7 downto 0),
      link_timer_value_ch1(8 downto 0) => link_timer_value_ch1(8 downto 0),
      rxrecclk => rxrecclk,
      signal_detect => signal_detect,
      status_vector_ch1(12 downto 0) => status_vector_ch1(12 downto 0),
      txbuferr => txbuferr,
      userclk => userclk
    );
GPCS_PMA_GEN_i2: entity work.qsgmii_1218_GPCS_PMA_GEN_70
     port map (
      ENABLEALIGN_CH2 => ENABLEALIGN_CH2,
      MGT_RX_RESET => MGT_RX_RESET_REG2,
      Q(0) => POWERDOWN_CH2,
      RESET_OUT => RESET_PRI,
      RXBUFSTATUS_CH2(0) => RXBUFSTATUS_CH2(1),
      RXCHARISCOMMA_USR => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_2\,
      RXCHARISK_USR => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_3\,
      RXCLKCORCNT_CH2(1) => RXCLKCORCNT_CH2(2),
      RXCLKCORCNT_CH2(0) => RXCLKCORCNT_CH2(0),
      RXDATA_USR(7) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_6\,
      RXDATA_USR(6) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_7\,
      RXDATA_USR(5) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_8\,
      RXDATA_USR(4) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_9\,
      RXDATA_USR(3) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_10\,
      RXDATA_USR(2) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_11\,
      RXDATA_USR(1) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_12\,
      RXDATA_USR(0) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_13\,
      RXNOTINTABLE_USR => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_4\,
      TXCHARISK => TXCHARISK_CH2,
      TXDATA_CH2(7 downto 0) => TXDATA_CH2(7 downto 0),
      an_adv_config_vector_ch2(0) => an_adv_config_vector_ch2(0),
      an_interrupt_ch2 => an_interrupt_ch2,
      an_restart_config_ch2 => an_restart_config_ch2,
      configuration_vector_ch2(4 downto 0) => configuration_vector_ch2(4 downto 0),
      data_sync_reg6 => GPCS_PMA_GEN_i3_n_2,
      dcm_locked => dcm_locked,
      gmii_rx_dv_ch2 => gmii_rx_dv_ch2,
      gmii_rx_er_ch2 => gmii_rx_er_ch2,
      gmii_rxd_ch2(7 downto 0) => gmii_rxd_ch2(7 downto 0),
      gmii_tx_en_ch2 => gmii_tx_en_ch2,
      gmii_tx_er_ch2 => gmii_tx_er_ch2,
      gmii_txd_ch2(7 downto 0) => gmii_txd_ch2(7 downto 0),
      link_timer_value_ch2(8 downto 0) => link_timer_value_ch2(8 downto 0),
      rxrecclk => rxrecclk,
      signal_detect => signal_detect,
      status_vector_ch2(12 downto 0) => status_vector_ch2(12 downto 0),
      txbuferr => txbuferr,
      userclk => userclk
    );
GPCS_PMA_GEN_i3: entity work.qsgmii_1218_GPCS_PMA_GEN_71
     port map (
      ENABLEALIGN_CH3 => ENABLEALIGN_CH3,
      MGT_RX_RESET => MGT_RX_RESET_REG3,
      Q(0) => POWERDOWN_CH3,
      RESET_OUT => RESET_PRI,
      RXBUFSTATUS_CH3(0) => RXBUFSTATUS_CH3(1),
      RXCHARISCOMMA_USR => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_2\,
      RXCHARISK_USR => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_3\,
      RXCLKCORCNT_CH3(1) => RXCLKCORCNT_CH3(2),
      RXCLKCORCNT_CH3(0) => RXCLKCORCNT_CH3(0),
      RXDATA_USR(7) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_6\,
      RXDATA_USR(6) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_7\,
      RXDATA_USR(5) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_8\,
      RXDATA_USR(4) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_9\,
      RXDATA_USR(3) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_10\,
      RXDATA_USR(2) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_11\,
      RXDATA_USR(1) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_12\,
      RXDATA_USR(0) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_13\,
      RXNOTINTABLE_USR => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_4\,
      STATUS_VECTOR_0_PRE_reg_0 => GPCS_PMA_GEN_i3_n_2,
      TXCHARISK => TXCHARISK_CH3,
      TXDATA_CH3(7 downto 0) => TXDATA_CH3(7 downto 0),
      an_adv_config_vector_ch3(0) => an_adv_config_vector_ch3(0),
      an_interrupt_ch3 => an_interrupt_ch3,
      an_restart_config_ch3 => an_restart_config_ch3,
      configuration_vector_ch3(4 downto 0) => configuration_vector_ch3(4 downto 0),
      dcm_locked => dcm_locked,
      gmii_rx_dv_ch3 => gmii_rx_dv_ch3,
      gmii_rx_er_ch3 => gmii_rx_er_ch3,
      gmii_rxd_ch3(7 downto 0) => gmii_rxd_ch3(7 downto 0),
      gmii_tx_en_ch3 => gmii_tx_en_ch3,
      gmii_tx_er_ch3 => gmii_tx_er_ch3,
      gmii_txd_ch3(7 downto 0) => gmii_txd_ch3(7 downto 0),
      link_timer_value_ch3(8 downto 0) => link_timer_value_ch3(8 downto 0),
      reset_done => reset_done,
      rxrecclk => rxrecclk,
      signal_detect => signal_detect,
      status_vector_ch3(12 downto 0) => status_vector_ch3(12 downto 0),
      txbuferr => txbuferr,
      userclk => userclk
    );
\RX_GMII_AT_TXOUTCLK_I0.RX_ELASTIC_BUFFER_I0\: entity work.qsgmii_1218_QSGMII_RX_ELASTIC_BUFFER
     port map (
      D(10) => RXCHARISCOMMA_CH0_ELB,
      D(9) => RXCHARISK_CH0_ELB,
      D(8) => RXNOTINTABLE_CH0_ELB,
      D(7 downto 0) => RXDATA_CH0_ELB(7 downto 0),
      Q(7 downto 0) => RXDATA_USR(7 downto 0),
      RESET_IN => \^mgt_rx_reset\,
      RESET_OUT => RXRESET_REC0,
      RXBUFERR => RXBUFERR,
      RXCHARISCOMMA_USR => \RX_GMII_AT_TXOUTCLK_I0.RX_ELASTIC_BUFFER_I0_n_2\,
      RXCHARISK_USR => \RX_GMII_AT_TXOUTCLK_I0.RX_ELASTIC_BUFFER_I0_n_3\,
      RXCLKCORCNT_CH0(1) => RXCLKCORCNT_CH0(2),
      RXCLKCORCNT_CH0(0) => RXCLKCORCNT_CH0(0),
      RXNOTINTABLE_USR => \RX_GMII_AT_TXOUTCLK_I0.RX_ELASTIC_BUFFER_I0_n_4\,
      rxrecclk => rxrecclk,
      userclk => userclk
    );
\RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1\: entity work.qsgmii_1218_QSGMII_RX_ELASTIC_BUFFER_72
     port map (
      D(10) => RXCHARISCOMMA_CH1_ELB,
      D(9) => RXCHARISK_CH1_ELB,
      D(8) => RXNOTINTABLE_CH1_ELB,
      D(7 downto 0) => RXDATA_CH1_ELB(7 downto 0),
      MGT_RX_RESET => MGT_RX_RESET_REG1,
      Q(7) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_6\,
      Q(6) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_7\,
      Q(5) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_8\,
      Q(4) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_9\,
      Q(3) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_10\,
      Q(2) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_11\,
      Q(1) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_12\,
      Q(0) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_13\,
      RESET_IN => \^mgt_rx_reset\,
      RESET_OUT => RXRESET_REC1,
      RXBUFSTATUS_CH1(0) => RXBUFSTATUS_CH1(1),
      RXCHARISCOMMA_USR => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_2\,
      RXCHARISK_USR => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_3\,
      RXCLKCORCNT_CH1(1) => RXCLKCORCNT_CH1(2),
      RXCLKCORCNT_CH1(0) => RXCLKCORCNT_CH1(0),
      RXNOTINTABLE_USR => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_4\,
      SS(0) => reset_in2_out,
      rxrecclk => rxrecclk,
      userclk => userclk
    );
\RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2\: entity work.qsgmii_1218_QSGMII_RX_ELASTIC_BUFFER_73
     port map (
      D(10) => RXCHARISCOMMA_CH2_ELB,
      D(9) => RXCHARISK_CH2_ELB,
      D(8) => RXNOTINTABLE_CH2_ELB,
      D(7 downto 0) => RXDATA_CH2_ELB(7 downto 0),
      MGT_RX_RESET => MGT_RX_RESET_REG2,
      Q(7) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_6\,
      Q(6) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_7\,
      Q(5) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_8\,
      Q(4) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_9\,
      Q(3) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_10\,
      Q(2) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_11\,
      Q(1) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_12\,
      Q(0) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_13\,
      RESET_IN => \^mgt_rx_reset\,
      RESET_OUT => RXRESET_REC2,
      RXBUFSTATUS_CH2(0) => RXBUFSTATUS_CH2(1),
      RXCHARISCOMMA_USR => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_2\,
      RXCHARISK_USR => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_3\,
      RXCLKCORCNT_CH2(1) => RXCLKCORCNT_CH2(2),
      RXCLKCORCNT_CH2(0) => RXCLKCORCNT_CH2(0),
      RXNOTINTABLE_USR => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_4\,
      SS(0) => reset_in1_out,
      rxrecclk => rxrecclk,
      userclk => userclk
    );
\RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3\: entity work.qsgmii_1218_QSGMII_RX_ELASTIC_BUFFER_74
     port map (
      D(10) => RXCHARISCOMMA_CH3_ELB,
      D(9) => RXCHARISK_CH3_ELB,
      D(8) => RXNOTINTABLE_CH3_ELB,
      D(7 downto 0) => RXDATA_CH3_ELB(7 downto 0),
      MGT_RX_RESET => MGT_RX_RESET_REG3,
      Q(7) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_6\,
      Q(6) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_7\,
      Q(5) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_8\,
      Q(4) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_9\,
      Q(3) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_10\,
      Q(2) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_11\,
      Q(1) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_12\,
      Q(0) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_13\,
      RESET_OUT => RXRESET_REC3,
      RXBUFSTATUS_CH3(0) => RXBUFSTATUS_CH3(1),
      RXCHARISCOMMA_USR => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_2\,
      RXCHARISK_USR => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_3\,
      RXCLKCORCNT_CH3(1) => RXCLKCORCNT_CH3(2),
      RXCLKCORCNT_CH3(0) => RXCLKCORCNT_CH3(0),
      RXNOTINTABLE_USR => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_4\,
      SR(0) => \^mgt_rx_reset\,
      SS(0) => reset_in0_out,
      rxrecclk => rxrecclk,
      userclk => userclk
    );
reclock_reset: entity work.qsgmii_1218_qsgmii_reset_sync
     port map (
      RESET_OUT => RESET_PRI,
      reset => reset,
      userclk => userclk
    );
reclock_rxreset0: entity work.qsgmii_1218_qsgmii_reset_sync_75
     port map (
      RESET_OUT => RXRESET_REC0,
      SR(0) => \^mgt_rx_reset\,
      rxrecclk => rxrecclk
    );
reclock_rxreset1: entity work.qsgmii_1218_qsgmii_reset_sync_76
     port map (
      RESET_OUT => RXRESET_REC1,
      SS(0) => reset_in2_out,
      rxrecclk => rxrecclk
    );
reclock_rxreset2: entity work.qsgmii_1218_qsgmii_reset_sync_77
     port map (
      RESET_OUT => RXRESET_REC2,
      \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\(0) => reset_in1_out,
      rxrecclk => rxrecclk
    );
reclock_rxreset3: entity work.qsgmii_1218_qsgmii_reset_sync_78
     port map (
      RESET_OUT => RXRESET_REC3,
      \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\(0) => reset_in0_out,
      rxrecclk => rxrecclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_GTWIZARD is
  port (
    gt0_cplllock_out : out STD_LOGIC;
    gt0_drprdy_out : out STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gt0_rxbyteisaligned_out : out STD_LOGIC;
    gt0_rxbyterealign_out : out STD_LOGIC;
    gt0_rxcommadet_out : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxratedone_out : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    data_in : out STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpen_in : in STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt0_rxdfeagcovrden_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxlpmen_in : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    rxpcsreset_comb : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxpolarity_in : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    powerdown : in STD_LOGIC;
    gt0_txinhibit_in : in STD_LOGIC;
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    userclk : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    pma_reset : in STD_LOGIC;
    data_out : in STD_LOGIC;
    gt0_gtrxreset_in : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC;
    gt0_gttxreset_in : in STD_LOGIC;
    mgt_tx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_GTWIZARD : entity is "qsgmii_1218_GTWIZARD";
end qsgmii_1218_qsgmii_1218_GTWIZARD;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_GTWIZARD is
begin
inst: entity work.qsgmii_1218_qsgmii_1218_GTWIZARD_init
     port map (
      data_out => data_out,
      gt0_cplllock_out => gt0_cplllock_out,
      gt0_dmonitorout_out(7 downto 0) => gt0_dmonitorout_out(7 downto 0),
      gt0_drpaddr_in(8 downto 0) => gt0_drpaddr_in(8 downto 0),
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_drpdi_in(15 downto 0) => gt0_drpdi_in(15 downto 0),
      gt0_drpdo_out(15 downto 0) => gt0_drpdo_out(15 downto 0),
      gt0_drpen_in => gt0_drpen_in,
      gt0_drprdy_out => gt0_drprdy_out,
      gt0_drpwe_in => gt0_drpwe_in,
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_eyescanreset_in => gt0_eyescanreset_in,
      gt0_eyescantrigger_in => gt0_eyescantrigger_in,
      gt0_gtrxreset_in => gt0_gtrxreset_in,
      gt0_gttxreset_in => gt0_gttxreset_in,
      gt0_loopback_in(2 downto 0) => gt0_loopback_in(2 downto 0),
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxbufreset_in => gt0_rxbufreset_in,
      gt0_rxbufstatus_out(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      gt0_rxbyteisaligned_out => gt0_rxbyteisaligned_out,
      gt0_rxbyterealign_out => gt0_rxbyterealign_out,
      gt0_rxcdrhold_in => gt0_rxcdrhold_in,
      gt0_rxchariscomma_out(3 downto 0) => gt0_rxchariscomma_out(3 downto 0),
      gt0_rxcharisk_out(3 downto 0) => gt0_rxcharisk_out(3 downto 0),
      gt0_rxcommadet_out => gt0_rxcommadet_out,
      gt0_rxdfeagcovrden_in => gt0_rxdfeagcovrden_in,
      gt0_rxdfelpmreset_in => gt0_rxdfelpmreset_in,
      gt0_rxdisperr_out(3 downto 0) => gt0_rxdisperr_out(3 downto 0),
      gt0_rxlpmen_in => gt0_rxlpmen_in,
      gt0_rxmonitorout_out(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      gt0_rxnotintable_out(3 downto 0) => gt0_rxnotintable_out(3 downto 0),
      gt0_rxpmareset_in => gt0_rxpmareset_in,
      gt0_rxpolarity_in => gt0_rxpolarity_in,
      gt0_rxprbscntreset_in => gt0_rxprbscntreset_in,
      gt0_rxprbserr_out => gt0_rxprbserr_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxrate_in(2 downto 0) => gt0_rxrate_in(2 downto 0),
      gt0_rxratedone_out => gt0_rxratedone_out,
      gt0_rxresetdone_out => gt0_rxresetdone_out,
      gt0_txbufstatus_out(1 downto 0) => gt0_txbufstatus_out(1 downto 0),
      gt0_txdiffctrl_in(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      gt0_txinhibit_in => gt0_txinhibit_in,
      gt0_txpcsreset_in => gt0_txpcsreset_in,
      gt0_txpmareset_in => gt0_txpmareset_in,
      gt0_txpolarity_in => gt0_txpolarity_in,
      gt0_txpostcursor_in(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      gt0_txprbsforceerr_in => gt0_txprbsforceerr_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txprecursor_in(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      gt0_txresetdone_out => data_in,
      gtrefclk => gtrefclk,
      independent_clock_bufg => independent_clock_bufg,
      mgt_rx_reset => mgt_rx_reset,
      mgt_tx_reset => mgt_tx_reset,
      pma_reset => pma_reset,
      powerdown => powerdown,
      reset_out => reset_out,
      resetdone => resetdone,
      rxdata(31 downto 0) => rxdata(31 downto 0),
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxpcsreset_comb => rxpcsreset_comb,
      rxuserclk => rxuserclk,
      rxuserclk2 => rxuserclk2,
      txcharisk(3 downto 0) => txcharisk(3 downto 0),
      txdata(31 downto 0) => txdata(31 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_qsgmii_adapt is
  port (
    gmii_rx_dv_out : out STD_LOGIC;
    gmii_rx_er_out : out STD_LOGIC;
    gmii_rx_dv_ch1_reg : out STD_LOGIC;
    gmii_rx_er_ch1_reg : out STD_LOGIC;
    gmii_rx_dv_ch2_reg : out STD_LOGIC;
    gmii_rx_er_ch2_reg : out STD_LOGIC;
    gmii_rx_dv_ch3_reg : out STD_LOGIC;
    gmii_rx_er_ch3_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmii_rxd_ch1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmii_rxd_ch2_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmii_rxd_ch3_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk2 : in STD_LOGIC;
    gmii_rx_dv_ch0 : in STD_LOGIC;
    gmii_rx_er_ch0 : in STD_LOGIC;
    gmii_rx_dv_ch1 : in STD_LOGIC;
    gmii_rx_er_ch1 : in STD_LOGIC;
    gmii_rx_dv_ch2 : in STD_LOGIC;
    gmii_rx_er_ch2 : in STD_LOGIC;
    gmii_rx_dv_ch3 : in STD_LOGIC;
    gmii_rx_er_ch3 : in STD_LOGIC;
    reset : in STD_LOGIC;
    speed_is_10_100_ch0 : in STD_LOGIC;
    speed_is_100_ch0 : in STD_LOGIC;
    speed_is_10_100_ch1 : in STD_LOGIC;
    speed_is_100_ch1 : in STD_LOGIC;
    speed_is_10_100_ch2 : in STD_LOGIC;
    speed_is_100_ch2 : in STD_LOGIC;
    speed_is_10_100_ch3 : in STD_LOGIC;
    speed_is_100_ch3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \RXD_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \RXD_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \RXD_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_qsgmii_adapt : entity is "qsgmii_1218_qsgmii_adapt";
end qsgmii_1218_qsgmii_1218_qsgmii_adapt;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_qsgmii_adapt is
  signal sync_reset : STD_LOGIC;
begin
gen_sync_reset: entity work.qsgmii_1218_qsgmii_1218_reset_sync_41
     port map (
      reset => reset,
      reset_out => sync_reset,
      userclk2 => userclk2
    );
sgmii_adapt_ch0: entity work.qsgmii_1218_qsgmii_1218_sgmii_adapt_42
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      gmii_rx_dv_ch0 => gmii_rx_dv_ch0,
      gmii_rx_dv_out => gmii_rx_dv_out,
      gmii_rx_er_ch0 => gmii_rx_er_ch0,
      gmii_rx_er_out => gmii_rx_er_out,
      reset_out => sync_reset,
      speed_is_100_ch0 => speed_is_100_ch0,
      speed_is_10_100_ch0 => speed_is_10_100_ch0,
      userclk2 => userclk2
    );
sgmii_adapt_ch1: entity work.qsgmii_1218_qsgmii_1218_sgmii_adapt_43
     port map (
      \RXD_reg[7]\(7 downto 0) => \RXD_reg[7]\(7 downto 0),
      gmii_rx_dv_ch1 => gmii_rx_dv_ch1,
      gmii_rx_dv_ch1_reg => gmii_rx_dv_ch1_reg,
      gmii_rx_er_ch1 => gmii_rx_er_ch1,
      gmii_rx_er_ch1_reg => gmii_rx_er_ch1_reg,
      \gmii_rxd_ch1_reg[7]\(7 downto 0) => \gmii_rxd_ch1_reg[7]\(7 downto 0),
      reset_out => sync_reset,
      speed_is_100_ch1 => speed_is_100_ch1,
      speed_is_10_100_ch1 => speed_is_10_100_ch1,
      userclk2 => userclk2
    );
sgmii_adapt_ch2: entity work.qsgmii_1218_qsgmii_1218_sgmii_adapt_44
     port map (
      \RXD_reg[7]\(7 downto 0) => \RXD_reg[7]_0\(7 downto 0),
      gmii_rx_dv_ch2 => gmii_rx_dv_ch2,
      gmii_rx_dv_ch2_reg => gmii_rx_dv_ch2_reg,
      gmii_rx_er_ch2 => gmii_rx_er_ch2,
      gmii_rx_er_ch2_reg => gmii_rx_er_ch2_reg,
      \gmii_rxd_ch2_reg[7]\(7 downto 0) => \gmii_rxd_ch2_reg[7]\(7 downto 0),
      reset_out => sync_reset,
      speed_is_100_ch2 => speed_is_100_ch2,
      speed_is_10_100_ch2 => speed_is_10_100_ch2,
      userclk2 => userclk2
    );
sgmii_adapt_ch3: entity work.qsgmii_1218_qsgmii_1218_sgmii_adapt_45
     port map (
      \RXD_reg[7]\(7 downto 0) => \RXD_reg[7]_1\(7 downto 0),
      gmii_rx_dv_ch3 => gmii_rx_dv_ch3,
      gmii_rx_dv_ch3_reg => gmii_rx_dv_ch3_reg,
      gmii_rx_er_ch3 => gmii_rx_er_ch3,
      gmii_rx_er_ch3_reg => gmii_rx_er_ch3_reg,
      \gmii_rxd_ch3_reg[7]\(7 downto 0) => \gmii_rxd_ch3_reg[7]\(7 downto 0),
      reset_out => sync_reset,
      speed_is_100_ch3 => speed_is_100_ch3,
      speed_is_10_100_ch3 => speed_is_10_100_ch3,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_qsgmii_adapt_0 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmii_txd_out_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmii_txd_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmii_txd_out_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_ch0 : out STD_LOGIC;
    gmii_tx_er_ch0 : out STD_LOGIC;
    gmii_tx_en_ch1 : out STD_LOGIC;
    gmii_tx_er_ch1 : out STD_LOGIC;
    gmii_tx_en_ch2 : out STD_LOGIC;
    gmii_tx_er_ch2 : out STD_LOGIC;
    gmii_tx_en_ch3 : out STD_LOGIC;
    gmii_tx_er_ch3 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \TXD_REG1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \TXD_REG1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \TXD_REG1_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk2 : in STD_LOGIC;
    gmii_tx_en_ch0_int1 : in STD_LOGIC;
    gmii_tx_er_ch0_int1 : in STD_LOGIC;
    gmii_tx_en_ch1_int1 : in STD_LOGIC;
    gmii_tx_er_ch1_int1 : in STD_LOGIC;
    gmii_tx_en_ch2_int1 : in STD_LOGIC;
    gmii_tx_er_ch2_int1 : in STD_LOGIC;
    gmii_tx_en_ch3_int1 : in STD_LOGIC;
    gmii_tx_er_ch3_int1 : in STD_LOGIC;
    reset : in STD_LOGIC;
    speed_is_10_100_ch0 : in STD_LOGIC;
    speed_is_100_ch0 : in STD_LOGIC;
    speed_is_10_100_ch1 : in STD_LOGIC;
    speed_is_100_ch1 : in STD_LOGIC;
    speed_is_10_100_ch2 : in STD_LOGIC;
    speed_is_100_ch2 : in STD_LOGIC;
    speed_is_10_100_ch3 : in STD_LOGIC;
    speed_is_100_ch3 : in STD_LOGIC;
    \gmii_txd_ch0_int1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmii_txd_ch1_int1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmii_txd_ch2_int1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmii_txd_ch3_int1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_qsgmii_adapt_0 : entity is "qsgmii_1218_qsgmii_adapt";
end qsgmii_1218_qsgmii_1218_qsgmii_adapt_0;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_qsgmii_adapt_0 is
  signal sync_reset : STD_LOGIC;
begin
gen_sync_reset: entity work.qsgmii_1218_qsgmii_1218_reset_sync_17
     port map (
      reset => reset,
      reset_out => sync_reset,
      userclk2 => userclk2
    );
sgmii_adapt_ch0: entity work.qsgmii_1218_qsgmii_1218_sgmii_adapt
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      gmii_tx_en_ch0 => gmii_tx_en_ch0,
      gmii_tx_en_ch0_int1 => gmii_tx_en_ch0_int1,
      gmii_tx_er_ch0 => gmii_tx_er_ch0,
      gmii_tx_er_ch0_int1 => gmii_tx_er_ch0_int1,
      \gmii_txd_ch0_int1_reg[7]\(7 downto 0) => \gmii_txd_ch0_int1_reg[7]\(7 downto 0),
      reset_out => sync_reset,
      speed_is_100_ch0 => speed_is_100_ch0,
      speed_is_10_100_ch0 => speed_is_10_100_ch0,
      userclk2 => userclk2
    );
sgmii_adapt_ch1: entity work.qsgmii_1218_qsgmii_1218_sgmii_adapt_18
     port map (
      E(0) => \gmii_txd_out_reg[7]\(0),
      \TXD_REG1_reg[7]\(7 downto 0) => \TXD_REG1_reg[7]\(7 downto 0),
      gmii_tx_en_ch1 => gmii_tx_en_ch1,
      gmii_tx_en_ch1_int1 => gmii_tx_en_ch1_int1,
      gmii_tx_er_ch1 => gmii_tx_er_ch1,
      gmii_tx_er_ch1_int1 => gmii_tx_er_ch1_int1,
      \gmii_txd_ch1_int1_reg[7]\(7 downto 0) => \gmii_txd_ch1_int1_reg[7]\(7 downto 0),
      reset_out => sync_reset,
      speed_is_100_ch1 => speed_is_100_ch1,
      speed_is_10_100_ch1 => speed_is_10_100_ch1,
      userclk2 => userclk2
    );
sgmii_adapt_ch2: entity work.qsgmii_1218_qsgmii_1218_sgmii_adapt_19
     port map (
      E(0) => \gmii_txd_out_reg[7]_0\(0),
      \TXD_REG1_reg[7]\(7 downto 0) => \TXD_REG1_reg[7]_0\(7 downto 0),
      gmii_tx_en_ch2 => gmii_tx_en_ch2,
      gmii_tx_en_ch2_int1 => gmii_tx_en_ch2_int1,
      gmii_tx_er_ch2 => gmii_tx_er_ch2,
      gmii_tx_er_ch2_int1 => gmii_tx_er_ch2_int1,
      \gmii_txd_ch2_int1_reg[7]\(7 downto 0) => \gmii_txd_ch2_int1_reg[7]\(7 downto 0),
      reset_out => sync_reset,
      speed_is_100_ch2 => speed_is_100_ch2,
      speed_is_10_100_ch2 => speed_is_10_100_ch2,
      userclk2 => userclk2
    );
sgmii_adapt_ch3: entity work.qsgmii_1218_qsgmii_1218_sgmii_adapt_20
     port map (
      E(0) => \gmii_txd_out_reg[7]_1\(0),
      \TXD_REG1_reg[7]\(7 downto 0) => \TXD_REG1_reg[7]_1\(7 downto 0),
      gmii_tx_en_ch3 => gmii_tx_en_ch3,
      gmii_tx_en_ch3_int1 => gmii_tx_en_ch3_int1,
      gmii_tx_er_ch3 => gmii_tx_er_ch3,
      gmii_tx_er_ch3_int1 => gmii_tx_er_ch3_int1,
      \gmii_txd_ch3_int1_reg[7]\(7 downto 0) => \gmii_txd_ch3_int1_reg[7]\(7 downto 0),
      reset_out => sync_reset,
      speed_is_100_ch3 => speed_is_100_ch3,
      speed_is_10_100_ch3 => speed_is_10_100_ch3,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_quadsgmii_v3_4_4 is
  port (
    reset : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    reset_done : in STD_LOGIC;
    link_timer_value_ch0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    link_timer_value_ch1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    link_timer_value_ch2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    link_timer_value_ch3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt_channel_valid_ch0 : out STD_LOGIC;
    gt_channel_valid_ch1 : out STD_LOGIC;
    gt_channel_valid_ch2 : out STD_LOGIC;
    gt_channel_valid_ch3 : out STD_LOGIC;
    mgt_rx_reset : out STD_LOGIC;
    mgt_tx_reset : out STD_LOGIC;
    userclk : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    rxchariscomma : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxclkcorcnt : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rxdisperr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxnotintable : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrundisp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txbuferr : in STD_LOGIC;
    powerdown : out STD_LOGIC;
    txchardispmode : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txchardispval : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    enablealign : out STD_LOGIC;
    gmii_txd_ch0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch0 : in STD_LOGIC;
    gmii_tx_er_ch0 : in STD_LOGIC;
    gmii_rxd_ch0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch0 : out STD_LOGIC;
    gmii_rx_er_ch0 : out STD_LOGIC;
    gmii_isolate_ch0 : out STD_LOGIC;
    an_interrupt_ch0 : out STD_LOGIC;
    phyad_ch0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mdc_ch0 : in STD_LOGIC;
    mdio_in_ch0 : in STD_LOGIC;
    mdio_out_ch0 : out STD_LOGIC;
    mdio_tri_ch0 : out STD_LOGIC;
    configuration_vector_ch0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_valid_ch0 : in STD_LOGIC;
    status_vector_ch0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    an_adv_config_vector_ch0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_adv_config_val_ch0 : in STD_LOGIC;
    an_restart_config_ch0 : in STD_LOGIC;
    gmii_txd_ch1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch1 : in STD_LOGIC;
    gmii_tx_er_ch1 : in STD_LOGIC;
    gmii_rxd_ch1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch1 : out STD_LOGIC;
    gmii_rx_er_ch1 : out STD_LOGIC;
    gmii_isolate_ch1 : out STD_LOGIC;
    an_interrupt_ch1 : out STD_LOGIC;
    phyad_ch1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mdc_ch1 : in STD_LOGIC;
    mdio_in_ch1 : in STD_LOGIC;
    mdio_out_ch1 : out STD_LOGIC;
    mdio_tri_ch1 : out STD_LOGIC;
    configuration_vector_ch1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_valid_ch1 : in STD_LOGIC;
    status_vector_ch1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    an_adv_config_vector_ch1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_adv_config_val_ch1 : in STD_LOGIC;
    an_restart_config_ch1 : in STD_LOGIC;
    gmii_txd_ch2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch2 : in STD_LOGIC;
    gmii_tx_er_ch2 : in STD_LOGIC;
    gmii_rxd_ch2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch2 : out STD_LOGIC;
    gmii_rx_er_ch2 : out STD_LOGIC;
    gmii_isolate_ch2 : out STD_LOGIC;
    an_interrupt_ch2 : out STD_LOGIC;
    phyad_ch2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mdc_ch2 : in STD_LOGIC;
    mdio_in_ch2 : in STD_LOGIC;
    mdio_out_ch2 : out STD_LOGIC;
    mdio_tri_ch2 : out STD_LOGIC;
    configuration_vector_ch2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_valid_ch2 : in STD_LOGIC;
    status_vector_ch2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    an_adv_config_vector_ch2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_adv_config_val_ch2 : in STD_LOGIC;
    an_restart_config_ch2 : in STD_LOGIC;
    gmii_txd_ch3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch3 : in STD_LOGIC;
    gmii_tx_er_ch3 : in STD_LOGIC;
    gmii_rxd_ch3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch3 : out STD_LOGIC;
    gmii_rx_er_ch3 : out STD_LOGIC;
    gmii_isolate_ch3 : out STD_LOGIC;
    an_interrupt_ch3 : out STD_LOGIC;
    phyad_ch3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mdc_ch3 : in STD_LOGIC;
    mdio_in_ch3 : in STD_LOGIC;
    mdio_out_ch3 : out STD_LOGIC;
    mdio_tri_ch3 : out STD_LOGIC;
    configuration_vector_ch3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_valid_ch3 : in STD_LOGIC;
    status_vector_ch3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    an_adv_config_vector_ch3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_adv_config_val_ch3 : in STD_LOGIC;
    an_restart_config_ch3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_quadsgmii_v3_4_4 : entity is "quadsgmii_v3_4_4";
  attribute c_component_name : string;
  attribute c_component_name of qsgmii_1218_quadsgmii_v3_4_4 : entity is "qsgmii_1218";
  attribute c_elaboration_transient_dir : string;
  attribute c_elaboration_transient_dir of qsgmii_1218_quadsgmii_v3_4_4 : entity is "BlankString";
  attribute c_family : string;
  attribute c_family of qsgmii_1218_quadsgmii_v3_4_4 : entity is "kintex7";
  attribute c_gmii_or_mii_mode : string;
  attribute c_gmii_or_mii_mode of qsgmii_1218_quadsgmii_v3_4_4 : entity is "TRUE";
  attribute c_has_an : string;
  attribute c_has_an of qsgmii_1218_quadsgmii_v3_4_4 : entity is "TRUE";
  attribute c_has_mdio : string;
  attribute c_has_mdio of qsgmii_1218_quadsgmii_v3_4_4 : entity is "FALSE";
  attribute c_qsgmii_phy_mode : string;
  attribute c_qsgmii_phy_mode of qsgmii_1218_quadsgmii_v3_4_4 : entity is "FALSE";
  attribute c_rx_gmii_clk : string;
  attribute c_rx_gmii_clk of qsgmii_1218_quadsgmii_v3_4_4 : entity is "TXOUTCLK";
end qsgmii_1218_quadsgmii_v3_4_4;

architecture STRUCTURE of qsgmii_1218_quadsgmii_v3_4_4 is
  signal \<const0>\ : STD_LOGIC;
  signal \^status_vector_ch0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^status_vector_ch1\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^status_vector_ch2\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^status_vector_ch3\ : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  gmii_isolate_ch0 <= \<const0>\;
  gmii_isolate_ch1 <= \<const0>\;
  gmii_isolate_ch2 <= \<const0>\;
  gmii_isolate_ch3 <= \<const0>\;
  gt_channel_valid_ch0 <= \<const0>\;
  gt_channel_valid_ch1 <= \<const0>\;
  gt_channel_valid_ch2 <= \<const0>\;
  gt_channel_valid_ch3 <= \<const0>\;
  mdio_out_ch0 <= \<const0>\;
  mdio_out_ch1 <= \<const0>\;
  mdio_out_ch2 <= \<const0>\;
  mdio_out_ch3 <= \<const0>\;
  mdio_tri_ch0 <= \<const0>\;
  mdio_tri_ch1 <= \<const0>\;
  mdio_tri_ch2 <= \<const0>\;
  mdio_tri_ch3 <= \<const0>\;
  status_vector_ch0(15) <= \<const0>\;
  status_vector_ch0(14) <= \<const0>\;
  status_vector_ch0(13 downto 9) <= \^status_vector_ch0\(13 downto 9);
  status_vector_ch0(8) <= \<const0>\;
  status_vector_ch0(7 downto 0) <= \^status_vector_ch0\(7 downto 0);
  status_vector_ch1(15) <= \<const0>\;
  status_vector_ch1(14) <= \<const0>\;
  status_vector_ch1(13 downto 9) <= \^status_vector_ch1\(13 downto 9);
  status_vector_ch1(8) <= \<const0>\;
  status_vector_ch1(7 downto 0) <= \^status_vector_ch1\(7 downto 0);
  status_vector_ch2(15) <= \<const0>\;
  status_vector_ch2(14) <= \<const0>\;
  status_vector_ch2(13 downto 9) <= \^status_vector_ch2\(13 downto 9);
  status_vector_ch2(8) <= \<const0>\;
  status_vector_ch2(7 downto 0) <= \^status_vector_ch2\(7 downto 0);
  status_vector_ch3(15) <= \<const0>\;
  status_vector_ch3(14) <= \<const0>\;
  status_vector_ch3(13 downto 9) <= \^status_vector_ch3\(13 downto 9);
  status_vector_ch3(8) <= \<const0>\;
  status_vector_ch3(7 downto 0) <= \^status_vector_ch3\(7 downto 0);
  txchardispmode(3) <= \<const0>\;
  txchardispmode(2) <= \<const0>\;
  txchardispmode(1) <= \<const0>\;
  txchardispmode(0) <= \<const0>\;
  txchardispval(3) <= \<const0>\;
  txchardispval(2) <= \<const0>\;
  txchardispval(1) <= \<const0>\;
  txchardispval(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
qsgmii_inst: entity work.qsgmii_1218_QSGMII_GEN
     port map (
      MGT_RX_RESET => mgt_rx_reset,
      MGT_TX_RESET => mgt_tx_reset,
      an_adv_config_vector_ch0(0) => an_adv_config_vector_ch0(11),
      an_adv_config_vector_ch1(0) => an_adv_config_vector_ch1(11),
      an_adv_config_vector_ch2(0) => an_adv_config_vector_ch2(11),
      an_adv_config_vector_ch3(0) => an_adv_config_vector_ch3(11),
      an_interrupt_ch0 => an_interrupt_ch0,
      an_interrupt_ch1 => an_interrupt_ch1,
      an_interrupt_ch2 => an_interrupt_ch2,
      an_interrupt_ch3 => an_interrupt_ch3,
      an_restart_config_ch0 => an_restart_config_ch0,
      an_restart_config_ch1 => an_restart_config_ch1,
      an_restart_config_ch2 => an_restart_config_ch2,
      an_restart_config_ch3 => an_restart_config_ch3,
      configuration_vector_ch0(4 downto 0) => configuration_vector_ch0(4 downto 0),
      configuration_vector_ch1(4 downto 0) => configuration_vector_ch1(4 downto 0),
      configuration_vector_ch2(4 downto 0) => configuration_vector_ch2(4 downto 0),
      configuration_vector_ch3(4 downto 0) => configuration_vector_ch3(4 downto 0),
      dcm_locked => dcm_locked,
      enablealign => enablealign,
      gmii_rx_dv_ch0 => gmii_rx_dv_ch0,
      gmii_rx_dv_ch1 => gmii_rx_dv_ch1,
      gmii_rx_dv_ch2 => gmii_rx_dv_ch2,
      gmii_rx_dv_ch3 => gmii_rx_dv_ch3,
      gmii_rx_er_ch0 => gmii_rx_er_ch0,
      gmii_rx_er_ch1 => gmii_rx_er_ch1,
      gmii_rx_er_ch2 => gmii_rx_er_ch2,
      gmii_rx_er_ch3 => gmii_rx_er_ch3,
      gmii_rxd_ch0(7 downto 0) => gmii_rxd_ch0(7 downto 0),
      gmii_rxd_ch1(7 downto 0) => gmii_rxd_ch1(7 downto 0),
      gmii_rxd_ch2(7 downto 0) => gmii_rxd_ch2(7 downto 0),
      gmii_rxd_ch3(7 downto 0) => gmii_rxd_ch3(7 downto 0),
      gmii_tx_en_ch0 => gmii_tx_en_ch0,
      gmii_tx_en_ch1 => gmii_tx_en_ch1,
      gmii_tx_en_ch2 => gmii_tx_en_ch2,
      gmii_tx_en_ch3 => gmii_tx_en_ch3,
      gmii_tx_er_ch0 => gmii_tx_er_ch0,
      gmii_tx_er_ch1 => gmii_tx_er_ch1,
      gmii_tx_er_ch2 => gmii_tx_er_ch2,
      gmii_tx_er_ch3 => gmii_tx_er_ch3,
      gmii_txd_ch0(7 downto 0) => gmii_txd_ch0(7 downto 0),
      gmii_txd_ch1(7 downto 0) => gmii_txd_ch1(7 downto 0),
      gmii_txd_ch2(7 downto 0) => gmii_txd_ch2(7 downto 0),
      gmii_txd_ch3(7 downto 0) => gmii_txd_ch3(7 downto 0),
      link_timer_value_ch0(8 downto 0) => link_timer_value_ch0(8 downto 0),
      link_timer_value_ch1(8 downto 0) => link_timer_value_ch1(8 downto 0),
      link_timer_value_ch2(8 downto 0) => link_timer_value_ch2(8 downto 0),
      link_timer_value_ch3(8 downto 0) => link_timer_value_ch3(8 downto 0),
      powerdown => powerdown,
      reset => reset,
      reset_done => reset_done,
      rxchariscomma(3 downto 0) => rxchariscomma(3 downto 0),
      rxcharisk(3 downto 0) => rxcharisk(3 downto 0),
      rxdata(31 downto 0) => rxdata(31 downto 0),
      rxnotintable(3 downto 0) => rxnotintable(3 downto 0),
      rxrecclk => rxrecclk,
      signal_detect => signal_detect,
      status_vector_ch0(12 downto 8) => \^status_vector_ch0\(13 downto 9),
      status_vector_ch0(7 downto 0) => \^status_vector_ch0\(7 downto 0),
      status_vector_ch1(12 downto 8) => \^status_vector_ch1\(13 downto 9),
      status_vector_ch1(7 downto 0) => \^status_vector_ch1\(7 downto 0),
      status_vector_ch2(12 downto 8) => \^status_vector_ch2\(13 downto 9),
      status_vector_ch2(7 downto 0) => \^status_vector_ch2\(7 downto 0),
      status_vector_ch3(12 downto 8) => \^status_vector_ch3\(13 downto 9),
      status_vector_ch3(7 downto 0) => \^status_vector_ch3\(7 downto 0),
      txbuferr => txbuferr,
      txcharisk(3 downto 0) => txcharisk(3 downto 0),
      txdata(31 downto 0) => txdata(31 downto 0),
      userclk => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_transceiver is
  port (
    gt0_cplllock_out : out STD_LOGIC;
    gt0_drprdy_out : out STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gt0_rxbyteisaligned_out : out STD_LOGIC;
    gt0_rxbyterealign_out : out STD_LOGIC;
    gt0_rxcommadet_out : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxratedone_out : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txbuferr : out STD_LOGIC;
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpen_in : in STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt0_rxdfeagcovrden_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxlpmen_in : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxpolarity_in : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    powerdown : in STD_LOGIC;
    gt0_txinhibit_in : in STD_LOGIC;
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    userclk : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    userclk2 : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    enablealign : in STD_LOGIC;
    gt0_gtrxreset_in : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC;
    gt0_gttxreset_in : in STD_LOGIC;
    mgt_tx_reset : in STD_LOGIC;
    configuration_vector_ch2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    status_vector_ch2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    configuration_vector_ch3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    status_vector_ch3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    status_vector_ch1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    configuration_vector_ch1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    configuration_vector_ch0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    status_vector_ch0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_rxpcsreset_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_transceiver : entity is "qsgmii_1218_transceiver";
end qsgmii_1218_qsgmii_1218_transceiver;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_transceiver is
  signal data_valid : STD_LOGIC;
  signal data_valid_reg : STD_LOGIC;
  signal data_valid_reg2 : STD_LOGIC;
  signal data_valid_reg_i_2_n_0 : STD_LOGIC;
  signal data_valid_reg_i_3_n_0 : STD_LOGIC;
  signal encommaalign_rec : STD_LOGIC;
  signal \^gt0_txbufstatus_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal rxpcsreset_comb : STD_LOGIC;
begin
  gt0_txbufstatus_out(1 downto 0) <= \^gt0_txbufstatus_out\(1 downto 0);
data_valid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAEEEAEAAAAEEAE"
    )
        port map (
      I0 => data_valid_reg_i_2_n_0,
      I1 => data_valid_reg_i_3_n_0,
      I2 => configuration_vector_ch2(0),
      I3 => status_vector_ch2(0),
      I4 => configuration_vector_ch3(0),
      I5 => status_vector_ch3(0),
      O => data_valid
    );
data_valid_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000001000"
    )
        port map (
      I0 => configuration_vector_ch1(0),
      I1 => configuration_vector_ch0(0),
      I2 => status_vector_ch2(0),
      I3 => configuration_vector_ch2(0),
      I4 => configuration_vector_ch3(0),
      I5 => status_vector_ch3(0),
      O => data_valid_reg_i_2_n_0
    );
data_valid_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B808"
    )
        port map (
      I0 => status_vector_ch1(0),
      I1 => configuration_vector_ch1(0),
      I2 => configuration_vector_ch0(0),
      I3 => status_vector_ch0(0),
      O => data_valid_reg_i_3_n_0
    );
data_valid_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => data_valid,
      Q => data_valid_reg,
      R => '0'
    );
gtwizard_inst: entity work.qsgmii_1218_qsgmii_1218_GTWIZARD
     port map (
      data_in => gt0_txresetdone_out,
      data_out => data_valid_reg2,
      gt0_cplllock_out => gt0_cplllock_out,
      gt0_dmonitorout_out(7 downto 0) => gt0_dmonitorout_out(7 downto 0),
      gt0_drpaddr_in(8 downto 0) => gt0_drpaddr_in(8 downto 0),
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_drpdi_in(15 downto 0) => gt0_drpdi_in(15 downto 0),
      gt0_drpdo_out(15 downto 0) => gt0_drpdo_out(15 downto 0),
      gt0_drpen_in => gt0_drpen_in,
      gt0_drprdy_out => gt0_drprdy_out,
      gt0_drpwe_in => gt0_drpwe_in,
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_eyescanreset_in => gt0_eyescanreset_in,
      gt0_eyescantrigger_in => gt0_eyescantrigger_in,
      gt0_gtrxreset_in => gt0_gtrxreset_in,
      gt0_gttxreset_in => gt0_gttxreset_in,
      gt0_loopback_in(2 downto 0) => gt0_loopback_in(2 downto 0),
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxbufreset_in => gt0_rxbufreset_in,
      gt0_rxbufstatus_out(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      gt0_rxbyteisaligned_out => gt0_rxbyteisaligned_out,
      gt0_rxbyterealign_out => gt0_rxbyterealign_out,
      gt0_rxcdrhold_in => gt0_rxcdrhold_in,
      gt0_rxchariscomma_out(3 downto 0) => gt0_rxchariscomma_out(3 downto 0),
      gt0_rxcharisk_out(3 downto 0) => gt0_rxcharisk_out(3 downto 0),
      gt0_rxcommadet_out => gt0_rxcommadet_out,
      gt0_rxdfeagcovrden_in => gt0_rxdfeagcovrden_in,
      gt0_rxdfelpmreset_in => gt0_rxdfelpmreset_in,
      gt0_rxdisperr_out(3 downto 0) => gt0_rxdisperr_out(3 downto 0),
      gt0_rxlpmen_in => gt0_rxlpmen_in,
      gt0_rxmonitorout_out(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      gt0_rxnotintable_out(3 downto 0) => gt0_rxnotintable_out(3 downto 0),
      gt0_rxpmareset_in => gt0_rxpmareset_in,
      gt0_rxpolarity_in => gt0_rxpolarity_in,
      gt0_rxprbscntreset_in => gt0_rxprbscntreset_in,
      gt0_rxprbserr_out => gt0_rxprbserr_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxrate_in(2 downto 0) => gt0_rxrate_in(2 downto 0),
      gt0_rxratedone_out => gt0_rxratedone_out,
      gt0_rxresetdone_out => gt0_rxresetdone_out,
      gt0_txbufstatus_out(1 downto 0) => \^gt0_txbufstatus_out\(1 downto 0),
      gt0_txdiffctrl_in(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      gt0_txinhibit_in => gt0_txinhibit_in,
      gt0_txpcsreset_in => gt0_txpcsreset_in,
      gt0_txpmareset_in => gt0_txpmareset_in,
      gt0_txpolarity_in => gt0_txpolarity_in,
      gt0_txpostcursor_in(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      gt0_txprbsforceerr_in => gt0_txprbsforceerr_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txprecursor_in(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      gtrefclk => gtrefclk,
      independent_clock_bufg => independent_clock_bufg,
      mgt_rx_reset => mgt_rx_reset,
      mgt_tx_reset => mgt_tx_reset,
      pma_reset => pma_reset,
      powerdown => powerdown,
      reset_out => encommaalign_rec,
      resetdone => resetdone,
      rxdata(31 downto 0) => rxdata(31 downto 0),
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxpcsreset_comb => rxpcsreset_comb,
      rxuserclk => rxuserclk,
      rxuserclk2 => rxuserclk2,
      txcharisk(3 downto 0) => txcharisk(3 downto 0),
      txdata(31 downto 0) => txdata(31 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk
    );
reset_wtd_timer: entity work.qsgmii_1218_qsgmii_1218_reset_wtd_timer
     port map (
      data_out => data_valid_reg2,
      gt0_rxpcsreset_in => gt0_rxpcsreset_in,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      independent_clock_bufg => independent_clock_bufg,
      rxpcsreset_comb => rxpcsreset_comb
    );
rxrecclk_encommaalign: entity work.qsgmii_1218_qsgmii_1218_reset_sync
     port map (
      enablealign => enablealign,
      reset_out => encommaalign_rec,
      rxuserclk2 => rxuserclk2
    );
sync_block_data_valid: entity work.qsgmii_1218_qsgmii_1218_sync_block_2
     port map (
      data_in => data_valid_reg,
      data_out => data_valid_reg2,
      independent_clock_bufg => independent_clock_bufg
    );
txbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => p_0_in,
      Q => txbuferr,
      R => '0'
    );
\txbufstatus_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \^gt0_txbufstatus_out\(1),
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218_qsgmii_1218_block is
  port (
    reset : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    userclk : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    sgmii_clk_en_ch0 : out STD_LOGIC;
    gmii_txd_ch0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch0 : in STD_LOGIC;
    gmii_tx_er_ch0 : in STD_LOGIC;
    gmii_rxd_ch0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch0 : out STD_LOGIC;
    gmii_rx_er_ch0 : out STD_LOGIC;
    configuration_vector_ch0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    an_interrupt_ch0 : out STD_LOGIC;
    link_timer_value_ch0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    an_adv_config_vector_ch0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_restart_config_ch0 : in STD_LOGIC;
    speed_is_10_100_ch0 : in STD_LOGIC;
    speed_is_100_ch0 : in STD_LOGIC;
    status_vector_ch0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sgmii_clk_en_ch1 : out STD_LOGIC;
    gmii_txd_ch1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch1 : in STD_LOGIC;
    gmii_tx_er_ch1 : in STD_LOGIC;
    gmii_rxd_ch1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch1 : out STD_LOGIC;
    gmii_rx_er_ch1 : out STD_LOGIC;
    configuration_vector_ch1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    an_interrupt_ch1 : out STD_LOGIC;
    link_timer_value_ch1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    an_adv_config_vector_ch1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_restart_config_ch1 : in STD_LOGIC;
    speed_is_10_100_ch1 : in STD_LOGIC;
    speed_is_100_ch1 : in STD_LOGIC;
    status_vector_ch1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sgmii_clk_en_ch2 : out STD_LOGIC;
    gmii_txd_ch2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch2 : in STD_LOGIC;
    gmii_tx_er_ch2 : in STD_LOGIC;
    gmii_rxd_ch2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch2 : out STD_LOGIC;
    gmii_rx_er_ch2 : out STD_LOGIC;
    configuration_vector_ch2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    an_interrupt_ch2 : out STD_LOGIC;
    link_timer_value_ch2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    an_adv_config_vector_ch2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_restart_config_ch2 : in STD_LOGIC;
    speed_is_10_100_ch2 : in STD_LOGIC;
    speed_is_100_ch2 : in STD_LOGIC;
    status_vector_ch2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sgmii_clk_en_ch3 : out STD_LOGIC;
    gmii_txd_ch3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch3 : in STD_LOGIC;
    gmii_tx_er_ch3 : in STD_LOGIC;
    gmii_rxd_ch3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch3 : out STD_LOGIC;
    gmii_rx_er_ch3 : out STD_LOGIC;
    configuration_vector_ch3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    an_interrupt_ch3 : out STD_LOGIC;
    link_timer_value_ch3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    an_adv_config_vector_ch3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_restart_config_ch3 : in STD_LOGIC;
    speed_is_10_100_ch3 : in STD_LOGIC;
    speed_is_100_ch3 : in STD_LOGIC;
    status_vector_ch3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_gttxreset_in : in STD_LOGIC;
    gt0_gtrxreset_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxbyteisaligned_out : out STD_LOGIC;
    gt0_rxbyterealign_out : out STD_LOGIC;
    gt0_rxcommadet_out : out STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_rxpolarity_in : in STD_LOGIC;
    gt0_txinhibit_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxdfeagcovrden_in : in STD_LOGIC;
    gt0_rxlpmen_in : in STD_LOGIC;
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txprbsforceerr_in : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_cplllock_out : out STD_LOGIC;
    gt0_rxpmaresetdone_out : out STD_LOGIC;
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen_in : in STD_LOGIC;
    gt0_drprdy_out : out STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gt0_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt0_rxratedone_out : out STD_LOGIC;
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of qsgmii_1218_qsgmii_1218_block : entity is "qsgmii_1218_block";
end qsgmii_1218_qsgmii_1218_block;

architecture STRUCTURE of qsgmii_1218_qsgmii_1218_block is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal enablealign : STD_LOGIC;
  signal gmii_rx_dv_ch0_int : STD_LOGIC;
  signal gmii_rx_dv_ch1_int : STD_LOGIC;
  signal gmii_rx_dv_ch2_int : STD_LOGIC;
  signal gmii_rx_dv_ch3_int : STD_LOGIC;
  signal gmii_rx_dv_out : STD_LOGIC;
  signal gmii_rx_er_ch0_int : STD_LOGIC;
  signal gmii_rx_er_ch1_int : STD_LOGIC;
  signal gmii_rx_er_ch2_int : STD_LOGIC;
  signal gmii_rx_er_ch3_int : STD_LOGIC;
  signal gmii_rx_er_out : STD_LOGIC;
  signal gmii_rxd_ch0_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_rxd_ch1_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_rxd_ch2_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_rxd_ch3_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_rxd_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_tx_en_ch0_int : STD_LOGIC;
  signal gmii_tx_en_ch0_int1 : STD_LOGIC;
  signal gmii_tx_en_ch1_int : STD_LOGIC;
  signal gmii_tx_en_ch1_int1 : STD_LOGIC;
  signal gmii_tx_en_ch2_int : STD_LOGIC;
  signal gmii_tx_en_ch2_int1 : STD_LOGIC;
  signal gmii_tx_en_ch3_int : STD_LOGIC;
  signal gmii_tx_en_ch3_int1 : STD_LOGIC;
  signal gmii_tx_er_ch0_int : STD_LOGIC;
  signal gmii_tx_er_ch0_int1 : STD_LOGIC;
  signal gmii_tx_er_ch1_int : STD_LOGIC;
  signal gmii_tx_er_ch1_int1 : STD_LOGIC;
  signal gmii_tx_er_ch2_int : STD_LOGIC;
  signal gmii_tx_er_ch2_int1 : STD_LOGIC;
  signal gmii_tx_er_ch3_int : STD_LOGIC;
  signal gmii_tx_er_ch3_int1 : STD_LOGIC;
  signal gmii_txd_ch0_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_txd_ch0_int1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_txd_ch1_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_txd_ch1_int1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_txd_ch2_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_txd_ch2_int1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_txd_ch3_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_txd_ch3_int1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gt0_cplllock_out\ : STD_LOGIC;
  signal gt0_resetdone_out_sig : STD_LOGIC;
  signal \^gt0_rxchariscomma_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gt0_rxcharisk_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gt0_rxnotintable_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gt0_rxresetdone_out\ : STD_LOGIC;
  signal gt0_rxresetdone_out_sync : STD_LOGIC;
  signal \^gt0_txresetdone_out\ : STD_LOGIC;
  signal mgt_rx_reset : STD_LOGIC;
  signal mgt_tx_reset : STD_LOGIC;
  signal powerdown : STD_LOGIC;
  signal qsgmii_logic_rx_n_16 : STD_LOGIC;
  signal qsgmii_logic_rx_n_17 : STD_LOGIC;
  signal qsgmii_logic_rx_n_18 : STD_LOGIC;
  signal qsgmii_logic_rx_n_19 : STD_LOGIC;
  signal qsgmii_logic_rx_n_2 : STD_LOGIC;
  signal qsgmii_logic_rx_n_20 : STD_LOGIC;
  signal qsgmii_logic_rx_n_21 : STD_LOGIC;
  signal qsgmii_logic_rx_n_22 : STD_LOGIC;
  signal qsgmii_logic_rx_n_23 : STD_LOGIC;
  signal qsgmii_logic_rx_n_24 : STD_LOGIC;
  signal qsgmii_logic_rx_n_25 : STD_LOGIC;
  signal qsgmii_logic_rx_n_26 : STD_LOGIC;
  signal qsgmii_logic_rx_n_27 : STD_LOGIC;
  signal qsgmii_logic_rx_n_28 : STD_LOGIC;
  signal qsgmii_logic_rx_n_29 : STD_LOGIC;
  signal qsgmii_logic_rx_n_3 : STD_LOGIC;
  signal qsgmii_logic_rx_n_30 : STD_LOGIC;
  signal qsgmii_logic_rx_n_31 : STD_LOGIC;
  signal qsgmii_logic_rx_n_32 : STD_LOGIC;
  signal qsgmii_logic_rx_n_33 : STD_LOGIC;
  signal qsgmii_logic_rx_n_34 : STD_LOGIC;
  signal qsgmii_logic_rx_n_35 : STD_LOGIC;
  signal qsgmii_logic_rx_n_36 : STD_LOGIC;
  signal qsgmii_logic_rx_n_37 : STD_LOGIC;
  signal qsgmii_logic_rx_n_38 : STD_LOGIC;
  signal qsgmii_logic_rx_n_39 : STD_LOGIC;
  signal qsgmii_logic_rx_n_4 : STD_LOGIC;
  signal qsgmii_logic_rx_n_5 : STD_LOGIC;
  signal qsgmii_logic_rx_n_6 : STD_LOGIC;
  signal qsgmii_logic_rx_n_7 : STD_LOGIC;
  signal rxdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sgmii_clk_en_ch0_int : STD_LOGIC;
  signal sgmii_clk_en_ch1_int : STD_LOGIC;
  signal sgmii_clk_en_ch2_int : STD_LOGIC;
  signal sgmii_clk_en_ch3_int : STD_LOGIC;
  signal \^status_vector_ch0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^status_vector_ch1\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^status_vector_ch2\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^status_vector_ch3\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal txbuferr : STD_LOGIC;
  signal txcharisk : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_qsgmii_1218_core_gmii_isolate_ch0_UNCONNECTED : STD_LOGIC;
  signal NLW_qsgmii_1218_core_gmii_isolate_ch1_UNCONNECTED : STD_LOGIC;
  signal NLW_qsgmii_1218_core_gmii_isolate_ch2_UNCONNECTED : STD_LOGIC;
  signal NLW_qsgmii_1218_core_gmii_isolate_ch3_UNCONNECTED : STD_LOGIC;
  signal NLW_qsgmii_1218_core_gt_channel_valid_ch0_UNCONNECTED : STD_LOGIC;
  signal NLW_qsgmii_1218_core_gt_channel_valid_ch1_UNCONNECTED : STD_LOGIC;
  signal NLW_qsgmii_1218_core_gt_channel_valid_ch2_UNCONNECTED : STD_LOGIC;
  signal NLW_qsgmii_1218_core_gt_channel_valid_ch3_UNCONNECTED : STD_LOGIC;
  signal NLW_qsgmii_1218_core_mdio_out_ch0_UNCONNECTED : STD_LOGIC;
  signal NLW_qsgmii_1218_core_mdio_out_ch1_UNCONNECTED : STD_LOGIC;
  signal NLW_qsgmii_1218_core_mdio_out_ch2_UNCONNECTED : STD_LOGIC;
  signal NLW_qsgmii_1218_core_mdio_out_ch3_UNCONNECTED : STD_LOGIC;
  signal NLW_qsgmii_1218_core_mdio_tri_ch0_UNCONNECTED : STD_LOGIC;
  signal NLW_qsgmii_1218_core_mdio_tri_ch1_UNCONNECTED : STD_LOGIC;
  signal NLW_qsgmii_1218_core_mdio_tri_ch2_UNCONNECTED : STD_LOGIC;
  signal NLW_qsgmii_1218_core_mdio_tri_ch3_UNCONNECTED : STD_LOGIC;
  signal NLW_qsgmii_1218_core_status_vector_ch0_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_qsgmii_1218_core_status_vector_ch1_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_qsgmii_1218_core_status_vector_ch2_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_qsgmii_1218_core_status_vector_ch3_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_qsgmii_1218_core_txchardispmode_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_qsgmii_1218_core_txchardispval_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_FAMILY : string;
  attribute C_FAMILY of qsgmii_1218_core : label is "kintex7";
  attribute C_HAS_AN : string;
  attribute C_HAS_AN of qsgmii_1218_core : label is "TRUE";
  attribute C_HAS_MDIO : string;
  attribute C_HAS_MDIO of qsgmii_1218_core : label is "FALSE";
  attribute C_QSGMII_PHY_MODE : string;
  attribute C_QSGMII_PHY_MODE of qsgmii_1218_core : label is "FALSE";
  attribute C_RX_GMII_CLK : string;
  attribute C_RX_GMII_CLK of qsgmii_1218_core : label is "TXOUTCLK";
  attribute c_component_name : string;
  attribute c_component_name of qsgmii_1218_core : label is "qsgmii_1218";
  attribute c_elaboration_transient_dir : string;
  attribute c_elaboration_transient_dir of qsgmii_1218_core : label is "BlankString";
  attribute c_gmii_or_mii_mode : string;
  attribute c_gmii_or_mii_mode of qsgmii_1218_core : label is "TRUE";
begin
  gt0_cplllock_out <= \^gt0_cplllock_out\;
  gt0_rxchariscomma_out(3 downto 0) <= \^gt0_rxchariscomma_out\(3 downto 0);
  gt0_rxcharisk_out(3 downto 0) <= \^gt0_rxcharisk_out\(3 downto 0);
  gt0_rxnotintable_out(3 downto 0) <= \^gt0_rxnotintable_out\(3 downto 0);
  gt0_rxpmaresetdone_out <= \<const1>\;
  gt0_rxresetdone_out <= \^gt0_rxresetdone_out\;
  gt0_txresetdone_out <= \^gt0_txresetdone_out\;
  status_vector_ch0(15) <= \<const0>\;
  status_vector_ch0(14) <= \<const0>\;
  status_vector_ch0(13 downto 9) <= \^status_vector_ch0\(13 downto 9);
  status_vector_ch0(8) <= \<const0>\;
  status_vector_ch0(7 downto 0) <= \^status_vector_ch0\(7 downto 0);
  status_vector_ch1(15) <= \<const0>\;
  status_vector_ch1(14) <= \<const0>\;
  status_vector_ch1(13 downto 9) <= \^status_vector_ch1\(13 downto 9);
  status_vector_ch1(8) <= \<const0>\;
  status_vector_ch1(7 downto 0) <= \^status_vector_ch1\(7 downto 0);
  status_vector_ch2(15) <= \<const0>\;
  status_vector_ch2(14) <= \<const0>\;
  status_vector_ch2(13 downto 9) <= \^status_vector_ch2\(13 downto 9);
  status_vector_ch2(8) <= \<const0>\;
  status_vector_ch2(7 downto 0) <= \^status_vector_ch2\(7 downto 0);
  status_vector_ch3(15) <= \<const0>\;
  status_vector_ch3(14) <= \<const0>\;
  status_vector_ch3(13 downto 9) <= \^status_vector_ch3\(13 downto 9);
  status_vector_ch3(8) <= \<const0>\;
  status_vector_ch3(7 downto 0) <= \^status_vector_ch3\(7 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
gmii_rx_dv_ch0_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_rx_dv_out,
      Q => gmii_rx_dv_ch0,
      R => '0'
    );
gmii_rx_dv_ch1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_2,
      Q => gmii_rx_dv_ch1,
      R => '0'
    );
gmii_rx_dv_ch2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_4,
      Q => gmii_rx_dv_ch2,
      R => '0'
    );
gmii_rx_dv_ch3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_6,
      Q => gmii_rx_dv_ch3,
      R => '0'
    );
gmii_rx_er_ch0_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_rx_er_out,
      Q => gmii_rx_er_ch0,
      R => '0'
    );
gmii_rx_er_ch1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_3,
      Q => gmii_rx_er_ch1,
      R => '0'
    );
gmii_rx_er_ch2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_5,
      Q => gmii_rx_er_ch2,
      R => '0'
    );
gmii_rx_er_ch3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_7,
      Q => gmii_rx_er_ch3,
      R => '0'
    );
\gmii_rxd_ch0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_rxd_out(0),
      Q => gmii_rxd_ch0(0),
      R => '0'
    );
\gmii_rxd_ch0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_rxd_out(1),
      Q => gmii_rxd_ch0(1),
      R => '0'
    );
\gmii_rxd_ch0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_rxd_out(2),
      Q => gmii_rxd_ch0(2),
      R => '0'
    );
\gmii_rxd_ch0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_rxd_out(3),
      Q => gmii_rxd_ch0(3),
      R => '0'
    );
\gmii_rxd_ch0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_rxd_out(4),
      Q => gmii_rxd_ch0(4),
      R => '0'
    );
\gmii_rxd_ch0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_rxd_out(5),
      Q => gmii_rxd_ch0(5),
      R => '0'
    );
\gmii_rxd_ch0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_rxd_out(6),
      Q => gmii_rxd_ch0(6),
      R => '0'
    );
\gmii_rxd_ch0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_rxd_out(7),
      Q => gmii_rxd_ch0(7),
      R => '0'
    );
\gmii_rxd_ch1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_23,
      Q => gmii_rxd_ch1(0),
      R => '0'
    );
\gmii_rxd_ch1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_22,
      Q => gmii_rxd_ch1(1),
      R => '0'
    );
\gmii_rxd_ch1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_21,
      Q => gmii_rxd_ch1(2),
      R => '0'
    );
\gmii_rxd_ch1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_20,
      Q => gmii_rxd_ch1(3),
      R => '0'
    );
\gmii_rxd_ch1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_19,
      Q => gmii_rxd_ch1(4),
      R => '0'
    );
\gmii_rxd_ch1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_18,
      Q => gmii_rxd_ch1(5),
      R => '0'
    );
\gmii_rxd_ch1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_17,
      Q => gmii_rxd_ch1(6),
      R => '0'
    );
\gmii_rxd_ch1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_16,
      Q => gmii_rxd_ch1(7),
      R => '0'
    );
\gmii_rxd_ch2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_31,
      Q => gmii_rxd_ch2(0),
      R => '0'
    );
\gmii_rxd_ch2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_30,
      Q => gmii_rxd_ch2(1),
      R => '0'
    );
\gmii_rxd_ch2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_29,
      Q => gmii_rxd_ch2(2),
      R => '0'
    );
\gmii_rxd_ch2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_28,
      Q => gmii_rxd_ch2(3),
      R => '0'
    );
\gmii_rxd_ch2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_27,
      Q => gmii_rxd_ch2(4),
      R => '0'
    );
\gmii_rxd_ch2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_26,
      Q => gmii_rxd_ch2(5),
      R => '0'
    );
\gmii_rxd_ch2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_25,
      Q => gmii_rxd_ch2(6),
      R => '0'
    );
\gmii_rxd_ch2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_24,
      Q => gmii_rxd_ch2(7),
      R => '0'
    );
\gmii_rxd_ch3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_39,
      Q => gmii_rxd_ch3(0),
      R => '0'
    );
\gmii_rxd_ch3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_38,
      Q => gmii_rxd_ch3(1),
      R => '0'
    );
\gmii_rxd_ch3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_37,
      Q => gmii_rxd_ch3(2),
      R => '0'
    );
\gmii_rxd_ch3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_36,
      Q => gmii_rxd_ch3(3),
      R => '0'
    );
\gmii_rxd_ch3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_35,
      Q => gmii_rxd_ch3(4),
      R => '0'
    );
\gmii_rxd_ch3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_34,
      Q => gmii_rxd_ch3(5),
      R => '0'
    );
\gmii_rxd_ch3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_33,
      Q => gmii_rxd_ch3(6),
      R => '0'
    );
\gmii_rxd_ch3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_32,
      Q => gmii_rxd_ch3(7),
      R => '0'
    );
gmii_tx_en_ch0_int1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_tx_en_ch0,
      Q => gmii_tx_en_ch0_int1,
      R => '0'
    );
gmii_tx_en_ch1_int1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_tx_en_ch1,
      Q => gmii_tx_en_ch1_int1,
      R => '0'
    );
gmii_tx_en_ch2_int1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_tx_en_ch2,
      Q => gmii_tx_en_ch2_int1,
      R => '0'
    );
gmii_tx_en_ch3_int1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_tx_en_ch3,
      Q => gmii_tx_en_ch3_int1,
      R => '0'
    );
gmii_tx_er_ch0_int1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_tx_er_ch0,
      Q => gmii_tx_er_ch0_int1,
      R => '0'
    );
gmii_tx_er_ch1_int1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_tx_er_ch1,
      Q => gmii_tx_er_ch1_int1,
      R => '0'
    );
gmii_tx_er_ch2_int1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_tx_er_ch2,
      Q => gmii_tx_er_ch2_int1,
      R => '0'
    );
gmii_tx_er_ch3_int1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_tx_er_ch3,
      Q => gmii_tx_er_ch3_int1,
      R => '0'
    );
\gmii_txd_ch0_int1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch0(0),
      Q => gmii_txd_ch0_int1(0),
      R => '0'
    );
\gmii_txd_ch0_int1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch0(1),
      Q => gmii_txd_ch0_int1(1),
      R => '0'
    );
\gmii_txd_ch0_int1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch0(2),
      Q => gmii_txd_ch0_int1(2),
      R => '0'
    );
\gmii_txd_ch0_int1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch0(3),
      Q => gmii_txd_ch0_int1(3),
      R => '0'
    );
\gmii_txd_ch0_int1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch0(4),
      Q => gmii_txd_ch0_int1(4),
      R => '0'
    );
\gmii_txd_ch0_int1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch0(5),
      Q => gmii_txd_ch0_int1(5),
      R => '0'
    );
\gmii_txd_ch0_int1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch0(6),
      Q => gmii_txd_ch0_int1(6),
      R => '0'
    );
\gmii_txd_ch0_int1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch0(7),
      Q => gmii_txd_ch0_int1(7),
      R => '0'
    );
\gmii_txd_ch1_int1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch1(0),
      Q => gmii_txd_ch1_int1(0),
      R => '0'
    );
\gmii_txd_ch1_int1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch1(1),
      Q => gmii_txd_ch1_int1(1),
      R => '0'
    );
\gmii_txd_ch1_int1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch1(2),
      Q => gmii_txd_ch1_int1(2),
      R => '0'
    );
\gmii_txd_ch1_int1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch1(3),
      Q => gmii_txd_ch1_int1(3),
      R => '0'
    );
\gmii_txd_ch1_int1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch1(4),
      Q => gmii_txd_ch1_int1(4),
      R => '0'
    );
\gmii_txd_ch1_int1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch1(5),
      Q => gmii_txd_ch1_int1(5),
      R => '0'
    );
\gmii_txd_ch1_int1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch1(6),
      Q => gmii_txd_ch1_int1(6),
      R => '0'
    );
\gmii_txd_ch1_int1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch1(7),
      Q => gmii_txd_ch1_int1(7),
      R => '0'
    );
\gmii_txd_ch2_int1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch2(0),
      Q => gmii_txd_ch2_int1(0),
      R => '0'
    );
\gmii_txd_ch2_int1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch2(1),
      Q => gmii_txd_ch2_int1(1),
      R => '0'
    );
\gmii_txd_ch2_int1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch2(2),
      Q => gmii_txd_ch2_int1(2),
      R => '0'
    );
\gmii_txd_ch2_int1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch2(3),
      Q => gmii_txd_ch2_int1(3),
      R => '0'
    );
\gmii_txd_ch2_int1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch2(4),
      Q => gmii_txd_ch2_int1(4),
      R => '0'
    );
\gmii_txd_ch2_int1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch2(5),
      Q => gmii_txd_ch2_int1(5),
      R => '0'
    );
\gmii_txd_ch2_int1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch2(6),
      Q => gmii_txd_ch2_int1(6),
      R => '0'
    );
\gmii_txd_ch2_int1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch2(7),
      Q => gmii_txd_ch2_int1(7),
      R => '0'
    );
\gmii_txd_ch3_int1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch3(0),
      Q => gmii_txd_ch3_int1(0),
      R => '0'
    );
\gmii_txd_ch3_int1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch3(1),
      Q => gmii_txd_ch3_int1(1),
      R => '0'
    );
\gmii_txd_ch3_int1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch3(2),
      Q => gmii_txd_ch3_int1(2),
      R => '0'
    );
\gmii_txd_ch3_int1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch3(3),
      Q => gmii_txd_ch3_int1(3),
      R => '0'
    );
\gmii_txd_ch3_int1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch3(4),
      Q => gmii_txd_ch3_int1(4),
      R => '0'
    );
\gmii_txd_ch3_int1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch3(5),
      Q => gmii_txd_ch3_int1(5),
      R => '0'
    );
\gmii_txd_ch3_int1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch3(6),
      Q => gmii_txd_ch3_int1(6),
      R => '0'
    );
\gmii_txd_ch3_int1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch3(7),
      Q => gmii_txd_ch3_int1(7),
      R => '0'
    );
qsgmii_1218_core: entity work.qsgmii_1218_quadsgmii_v3_4_4
     port map (
      an_adv_config_val_ch0 => '0',
      an_adv_config_val_ch1 => '0',
      an_adv_config_val_ch2 => '0',
      an_adv_config_val_ch3 => '0',
      an_adv_config_vector_ch0(15 downto 12) => B"0000",
      an_adv_config_vector_ch0(11) => an_adv_config_vector_ch0(11),
      an_adv_config_vector_ch0(10 downto 0) => B"00000000000",
      an_adv_config_vector_ch1(15 downto 12) => B"0000",
      an_adv_config_vector_ch1(11) => an_adv_config_vector_ch1(11),
      an_adv_config_vector_ch1(10 downto 0) => B"00000000000",
      an_adv_config_vector_ch2(15 downto 12) => B"0000",
      an_adv_config_vector_ch2(11) => an_adv_config_vector_ch2(11),
      an_adv_config_vector_ch2(10 downto 0) => B"00000000000",
      an_adv_config_vector_ch3(15 downto 12) => B"0000",
      an_adv_config_vector_ch3(11) => an_adv_config_vector_ch3(11),
      an_adv_config_vector_ch3(10 downto 0) => B"00000000000",
      an_interrupt_ch0 => an_interrupt_ch0,
      an_interrupt_ch1 => an_interrupt_ch1,
      an_interrupt_ch2 => an_interrupt_ch2,
      an_interrupt_ch3 => an_interrupt_ch3,
      an_restart_config_ch0 => an_restart_config_ch0,
      an_restart_config_ch1 => an_restart_config_ch1,
      an_restart_config_ch2 => an_restart_config_ch2,
      an_restart_config_ch3 => an_restart_config_ch3,
      configuration_valid_ch0 => '0',
      configuration_valid_ch1 => '0',
      configuration_valid_ch2 => '0',
      configuration_valid_ch3 => '0',
      configuration_vector_ch0(4 downto 0) => configuration_vector_ch0(4 downto 0),
      configuration_vector_ch1(4 downto 0) => configuration_vector_ch1(4 downto 0),
      configuration_vector_ch2(4 downto 0) => configuration_vector_ch2(4 downto 0),
      configuration_vector_ch3(4 downto 0) => configuration_vector_ch3(4 downto 0),
      dcm_locked => \^gt0_cplllock_out\,
      enablealign => enablealign,
      gmii_isolate_ch0 => NLW_qsgmii_1218_core_gmii_isolate_ch0_UNCONNECTED,
      gmii_isolate_ch1 => NLW_qsgmii_1218_core_gmii_isolate_ch1_UNCONNECTED,
      gmii_isolate_ch2 => NLW_qsgmii_1218_core_gmii_isolate_ch2_UNCONNECTED,
      gmii_isolate_ch3 => NLW_qsgmii_1218_core_gmii_isolate_ch3_UNCONNECTED,
      gmii_rx_dv_ch0 => gmii_rx_dv_ch0_int,
      gmii_rx_dv_ch1 => gmii_rx_dv_ch1_int,
      gmii_rx_dv_ch2 => gmii_rx_dv_ch2_int,
      gmii_rx_dv_ch3 => gmii_rx_dv_ch3_int,
      gmii_rx_er_ch0 => gmii_rx_er_ch0_int,
      gmii_rx_er_ch1 => gmii_rx_er_ch1_int,
      gmii_rx_er_ch2 => gmii_rx_er_ch2_int,
      gmii_rx_er_ch3 => gmii_rx_er_ch3_int,
      gmii_rxd_ch0(7 downto 0) => gmii_rxd_ch0_int(7 downto 0),
      gmii_rxd_ch1(7 downto 0) => gmii_rxd_ch1_int(7 downto 0),
      gmii_rxd_ch2(7 downto 0) => gmii_rxd_ch2_int(7 downto 0),
      gmii_rxd_ch3(7 downto 0) => gmii_rxd_ch3_int(7 downto 0),
      gmii_tx_en_ch0 => gmii_tx_en_ch0_int,
      gmii_tx_en_ch1 => gmii_tx_en_ch1_int,
      gmii_tx_en_ch2 => gmii_tx_en_ch2_int,
      gmii_tx_en_ch3 => gmii_tx_en_ch3_int,
      gmii_tx_er_ch0 => gmii_tx_er_ch0_int,
      gmii_tx_er_ch1 => gmii_tx_er_ch1_int,
      gmii_tx_er_ch2 => gmii_tx_er_ch2_int,
      gmii_tx_er_ch3 => gmii_tx_er_ch3_int,
      gmii_txd_ch0(7 downto 0) => gmii_txd_ch0_int(7 downto 0),
      gmii_txd_ch1(7 downto 0) => gmii_txd_ch1_int(7 downto 0),
      gmii_txd_ch2(7 downto 0) => gmii_txd_ch2_int(7 downto 0),
      gmii_txd_ch3(7 downto 0) => gmii_txd_ch3_int(7 downto 0),
      gt_channel_valid_ch0 => NLW_qsgmii_1218_core_gt_channel_valid_ch0_UNCONNECTED,
      gt_channel_valid_ch1 => NLW_qsgmii_1218_core_gt_channel_valid_ch1_UNCONNECTED,
      gt_channel_valid_ch2 => NLW_qsgmii_1218_core_gt_channel_valid_ch2_UNCONNECTED,
      gt_channel_valid_ch3 => NLW_qsgmii_1218_core_gt_channel_valid_ch3_UNCONNECTED,
      link_timer_value_ch0(8 downto 0) => link_timer_value_ch0(8 downto 0),
      link_timer_value_ch1(8 downto 0) => link_timer_value_ch1(8 downto 0),
      link_timer_value_ch2(8 downto 0) => link_timer_value_ch2(8 downto 0),
      link_timer_value_ch3(8 downto 0) => link_timer_value_ch3(8 downto 0),
      mdc_ch0 => '0',
      mdc_ch1 => '0',
      mdc_ch2 => '0',
      mdc_ch3 => '0',
      mdio_in_ch0 => '0',
      mdio_in_ch1 => '0',
      mdio_in_ch2 => '0',
      mdio_in_ch3 => '0',
      mdio_out_ch0 => NLW_qsgmii_1218_core_mdio_out_ch0_UNCONNECTED,
      mdio_out_ch1 => NLW_qsgmii_1218_core_mdio_out_ch1_UNCONNECTED,
      mdio_out_ch2 => NLW_qsgmii_1218_core_mdio_out_ch2_UNCONNECTED,
      mdio_out_ch3 => NLW_qsgmii_1218_core_mdio_out_ch3_UNCONNECTED,
      mdio_tri_ch0 => NLW_qsgmii_1218_core_mdio_tri_ch0_UNCONNECTED,
      mdio_tri_ch1 => NLW_qsgmii_1218_core_mdio_tri_ch1_UNCONNECTED,
      mdio_tri_ch2 => NLW_qsgmii_1218_core_mdio_tri_ch2_UNCONNECTED,
      mdio_tri_ch3 => NLW_qsgmii_1218_core_mdio_tri_ch3_UNCONNECTED,
      mgt_rx_reset => mgt_rx_reset,
      mgt_tx_reset => mgt_tx_reset,
      phyad_ch0(4 downto 0) => B"00000",
      phyad_ch1(4 downto 0) => B"00000",
      phyad_ch2(4 downto 0) => B"00000",
      phyad_ch3(4 downto 0) => B"00000",
      powerdown => powerdown,
      reset => reset,
      reset_done => gt0_resetdone_out_sig,
      rxchariscomma(3 downto 0) => \^gt0_rxchariscomma_out\(3 downto 0),
      rxcharisk(3 downto 0) => \^gt0_rxcharisk_out\(3 downto 0),
      rxclkcorcnt(2 downto 0) => B"000",
      rxdata(31 downto 0) => rxdata(31 downto 0),
      rxdisperr(3 downto 0) => B"0000",
      rxnotintable(3 downto 0) => \^gt0_rxnotintable_out\(3 downto 0),
      rxrecclk => rxuserclk2,
      rxrundisp(3 downto 0) => B"0000",
      signal_detect => signal_detect,
      status_vector_ch0(15 downto 14) => NLW_qsgmii_1218_core_status_vector_ch0_UNCONNECTED(15 downto 14),
      status_vector_ch0(13 downto 9) => \^status_vector_ch0\(13 downto 9),
      status_vector_ch0(8) => NLW_qsgmii_1218_core_status_vector_ch0_UNCONNECTED(8),
      status_vector_ch0(7 downto 0) => \^status_vector_ch0\(7 downto 0),
      status_vector_ch1(15 downto 14) => NLW_qsgmii_1218_core_status_vector_ch1_UNCONNECTED(15 downto 14),
      status_vector_ch1(13 downto 9) => \^status_vector_ch1\(13 downto 9),
      status_vector_ch1(8) => NLW_qsgmii_1218_core_status_vector_ch1_UNCONNECTED(8),
      status_vector_ch1(7 downto 0) => \^status_vector_ch1\(7 downto 0),
      status_vector_ch2(15 downto 14) => NLW_qsgmii_1218_core_status_vector_ch2_UNCONNECTED(15 downto 14),
      status_vector_ch2(13 downto 9) => \^status_vector_ch2\(13 downto 9),
      status_vector_ch2(8) => NLW_qsgmii_1218_core_status_vector_ch2_UNCONNECTED(8),
      status_vector_ch2(7 downto 0) => \^status_vector_ch2\(7 downto 0),
      status_vector_ch3(15 downto 14) => NLW_qsgmii_1218_core_status_vector_ch3_UNCONNECTED(15 downto 14),
      status_vector_ch3(13 downto 9) => \^status_vector_ch3\(13 downto 9),
      status_vector_ch3(8) => NLW_qsgmii_1218_core_status_vector_ch3_UNCONNECTED(8),
      status_vector_ch3(7 downto 0) => \^status_vector_ch3\(7 downto 0),
      txbuferr => txbuferr,
      txchardispmode(3 downto 0) => NLW_qsgmii_1218_core_txchardispmode_UNCONNECTED(3 downto 0),
      txchardispval(3 downto 0) => NLW_qsgmii_1218_core_txchardispval_UNCONNECTED(3 downto 0),
      txcharisk(3 downto 0) => txcharisk(3 downto 0),
      txdata(31 downto 0) => txdata(31 downto 0),
      userclk => userclk2,
      userclk2 => '0'
    );
qsgmii_logic_rx: entity work.qsgmii_1218_qsgmii_1218_qsgmii_adapt
     port map (
      D(7 downto 0) => gmii_rxd_ch0_int(7 downto 0),
      Q(7 downto 0) => gmii_rxd_out(7 downto 0),
      \RXD_reg[7]\(7 downto 0) => gmii_rxd_ch1_int(7 downto 0),
      \RXD_reg[7]_0\(7 downto 0) => gmii_rxd_ch2_int(7 downto 0),
      \RXD_reg[7]_1\(7 downto 0) => gmii_rxd_ch3_int(7 downto 0),
      gmii_rx_dv_ch0 => gmii_rx_dv_ch0_int,
      gmii_rx_dv_ch1 => gmii_rx_dv_ch1_int,
      gmii_rx_dv_ch1_reg => qsgmii_logic_rx_n_2,
      gmii_rx_dv_ch2 => gmii_rx_dv_ch2_int,
      gmii_rx_dv_ch2_reg => qsgmii_logic_rx_n_4,
      gmii_rx_dv_ch3 => gmii_rx_dv_ch3_int,
      gmii_rx_dv_ch3_reg => qsgmii_logic_rx_n_6,
      gmii_rx_dv_out => gmii_rx_dv_out,
      gmii_rx_er_ch0 => gmii_rx_er_ch0_int,
      gmii_rx_er_ch1 => gmii_rx_er_ch1_int,
      gmii_rx_er_ch1_reg => qsgmii_logic_rx_n_3,
      gmii_rx_er_ch2 => gmii_rx_er_ch2_int,
      gmii_rx_er_ch2_reg => qsgmii_logic_rx_n_5,
      gmii_rx_er_ch3 => gmii_rx_er_ch3_int,
      gmii_rx_er_ch3_reg => qsgmii_logic_rx_n_7,
      gmii_rx_er_out => gmii_rx_er_out,
      \gmii_rxd_ch1_reg[7]\(7) => qsgmii_logic_rx_n_16,
      \gmii_rxd_ch1_reg[7]\(6) => qsgmii_logic_rx_n_17,
      \gmii_rxd_ch1_reg[7]\(5) => qsgmii_logic_rx_n_18,
      \gmii_rxd_ch1_reg[7]\(4) => qsgmii_logic_rx_n_19,
      \gmii_rxd_ch1_reg[7]\(3) => qsgmii_logic_rx_n_20,
      \gmii_rxd_ch1_reg[7]\(2) => qsgmii_logic_rx_n_21,
      \gmii_rxd_ch1_reg[7]\(1) => qsgmii_logic_rx_n_22,
      \gmii_rxd_ch1_reg[7]\(0) => qsgmii_logic_rx_n_23,
      \gmii_rxd_ch2_reg[7]\(7) => qsgmii_logic_rx_n_24,
      \gmii_rxd_ch2_reg[7]\(6) => qsgmii_logic_rx_n_25,
      \gmii_rxd_ch2_reg[7]\(5) => qsgmii_logic_rx_n_26,
      \gmii_rxd_ch2_reg[7]\(4) => qsgmii_logic_rx_n_27,
      \gmii_rxd_ch2_reg[7]\(3) => qsgmii_logic_rx_n_28,
      \gmii_rxd_ch2_reg[7]\(2) => qsgmii_logic_rx_n_29,
      \gmii_rxd_ch2_reg[7]\(1) => qsgmii_logic_rx_n_30,
      \gmii_rxd_ch2_reg[7]\(0) => qsgmii_logic_rx_n_31,
      \gmii_rxd_ch3_reg[7]\(7) => qsgmii_logic_rx_n_32,
      \gmii_rxd_ch3_reg[7]\(6) => qsgmii_logic_rx_n_33,
      \gmii_rxd_ch3_reg[7]\(5) => qsgmii_logic_rx_n_34,
      \gmii_rxd_ch3_reg[7]\(4) => qsgmii_logic_rx_n_35,
      \gmii_rxd_ch3_reg[7]\(3) => qsgmii_logic_rx_n_36,
      \gmii_rxd_ch3_reg[7]\(2) => qsgmii_logic_rx_n_37,
      \gmii_rxd_ch3_reg[7]\(1) => qsgmii_logic_rx_n_38,
      \gmii_rxd_ch3_reg[7]\(0) => qsgmii_logic_rx_n_39,
      reset => reset,
      speed_is_100_ch0 => speed_is_100_ch0,
      speed_is_100_ch1 => speed_is_100_ch1,
      speed_is_100_ch2 => speed_is_100_ch2,
      speed_is_100_ch3 => speed_is_100_ch3,
      speed_is_10_100_ch0 => speed_is_10_100_ch0,
      speed_is_10_100_ch1 => speed_is_10_100_ch1,
      speed_is_10_100_ch2 => speed_is_10_100_ch2,
      speed_is_10_100_ch3 => speed_is_10_100_ch3,
      userclk2 => userclk2
    );
qsgmii_logic_tx: entity work.qsgmii_1218_qsgmii_1218_qsgmii_adapt_0
     port map (
      E(0) => sgmii_clk_en_ch0_int,
      Q(7 downto 0) => gmii_txd_ch0_int(7 downto 0),
      \TXD_REG1_reg[7]\(7 downto 0) => gmii_txd_ch1_int(7 downto 0),
      \TXD_REG1_reg[7]_0\(7 downto 0) => gmii_txd_ch2_int(7 downto 0),
      \TXD_REG1_reg[7]_1\(7 downto 0) => gmii_txd_ch3_int(7 downto 0),
      gmii_tx_en_ch0 => gmii_tx_en_ch0_int,
      gmii_tx_en_ch0_int1 => gmii_tx_en_ch0_int1,
      gmii_tx_en_ch1 => gmii_tx_en_ch1_int,
      gmii_tx_en_ch1_int1 => gmii_tx_en_ch1_int1,
      gmii_tx_en_ch2 => gmii_tx_en_ch2_int,
      gmii_tx_en_ch2_int1 => gmii_tx_en_ch2_int1,
      gmii_tx_en_ch3 => gmii_tx_en_ch3_int,
      gmii_tx_en_ch3_int1 => gmii_tx_en_ch3_int1,
      gmii_tx_er_ch0 => gmii_tx_er_ch0_int,
      gmii_tx_er_ch0_int1 => gmii_tx_er_ch0_int1,
      gmii_tx_er_ch1 => gmii_tx_er_ch1_int,
      gmii_tx_er_ch1_int1 => gmii_tx_er_ch1_int1,
      gmii_tx_er_ch2 => gmii_tx_er_ch2_int,
      gmii_tx_er_ch2_int1 => gmii_tx_er_ch2_int1,
      gmii_tx_er_ch3 => gmii_tx_er_ch3_int,
      gmii_tx_er_ch3_int1 => gmii_tx_er_ch3_int1,
      \gmii_txd_ch0_int1_reg[7]\(7 downto 0) => gmii_txd_ch0_int1(7 downto 0),
      \gmii_txd_ch1_int1_reg[7]\(7 downto 0) => gmii_txd_ch1_int1(7 downto 0),
      \gmii_txd_ch2_int1_reg[7]\(7 downto 0) => gmii_txd_ch2_int1(7 downto 0),
      \gmii_txd_ch3_int1_reg[7]\(7 downto 0) => gmii_txd_ch3_int1(7 downto 0),
      \gmii_txd_out_reg[7]\(0) => sgmii_clk_en_ch1_int,
      \gmii_txd_out_reg[7]_0\(0) => sgmii_clk_en_ch2_int,
      \gmii_txd_out_reg[7]_1\(0) => sgmii_clk_en_ch3_int,
      reset => reset,
      speed_is_100_ch0 => speed_is_100_ch0,
      speed_is_100_ch1 => speed_is_100_ch1,
      speed_is_100_ch2 => speed_is_100_ch2,
      speed_is_100_ch3 => speed_is_100_ch3,
      speed_is_10_100_ch0 => speed_is_10_100_ch0,
      speed_is_10_100_ch1 => speed_is_10_100_ch1,
      speed_is_10_100_ch2 => speed_is_10_100_ch2,
      speed_is_10_100_ch3 => speed_is_10_100_ch3,
      userclk2 => userclk2
    );
sgmii_clk_en_ch0_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_ch0_int,
      Q => sgmii_clk_en_ch0,
      R => '0'
    );
sgmii_clk_en_ch1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_ch1_int,
      Q => sgmii_clk_en_ch1,
      R => '0'
    );
sgmii_clk_en_ch2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_ch2_int,
      Q => sgmii_clk_en_ch2,
      R => '0'
    );
sgmii_clk_en_ch3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_ch3_int,
      Q => sgmii_clk_en_ch3,
      R => '0'
    );
sync_rxresetdone_i: entity work.qsgmii_1218_qsgmii_1218_sync_block
     port map (
      data_out => gt0_rxresetdone_out_sync,
      rx_fsm_reset_done_int_reg => \^gt0_rxresetdone_out\,
      userclk2 => userclk2
    );
sync_txresetdone_i: entity work.qsgmii_1218_qsgmii_1218_sync_block_1
     port map (
      data_out => gt0_rxresetdone_out_sync,
      reset_done => gt0_resetdone_out_sig,
      tx_fsm_reset_done_int_reg => \^gt0_txresetdone_out\,
      userclk2 => userclk2
    );
transceiver_inst: entity work.qsgmii_1218_qsgmii_1218_transceiver
     port map (
      configuration_vector_ch0(0) => configuration_vector_ch0(5),
      configuration_vector_ch1(0) => configuration_vector_ch1(5),
      configuration_vector_ch2(0) => configuration_vector_ch2(5),
      configuration_vector_ch3(0) => configuration_vector_ch3(5),
      enablealign => enablealign,
      gt0_cplllock_out => \^gt0_cplllock_out\,
      gt0_dmonitorout_out(7 downto 0) => gt0_dmonitorout_out(7 downto 0),
      gt0_drpaddr_in(8 downto 0) => gt0_drpaddr_in(8 downto 0),
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_drpdi_in(15 downto 0) => gt0_drpdi_in(15 downto 0),
      gt0_drpdo_out(15 downto 0) => gt0_drpdo_out(15 downto 0),
      gt0_drpen_in => gt0_drpen_in,
      gt0_drprdy_out => gt0_drprdy_out,
      gt0_drpwe_in => gt0_drpwe_in,
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_eyescanreset_in => gt0_eyescanreset_in,
      gt0_eyescantrigger_in => gt0_eyescantrigger_in,
      gt0_gtrxreset_in => gt0_gtrxreset_in,
      gt0_gttxreset_in => gt0_gttxreset_in,
      gt0_loopback_in(2 downto 0) => gt0_loopback_in(2 downto 0),
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxbufreset_in => gt0_rxbufreset_in,
      gt0_rxbufstatus_out(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      gt0_rxbyteisaligned_out => gt0_rxbyteisaligned_out,
      gt0_rxbyterealign_out => gt0_rxbyterealign_out,
      gt0_rxcdrhold_in => gt0_rxcdrhold_in,
      gt0_rxchariscomma_out(3 downto 0) => \^gt0_rxchariscomma_out\(3 downto 0),
      gt0_rxcharisk_out(3 downto 0) => \^gt0_rxcharisk_out\(3 downto 0),
      gt0_rxcommadet_out => gt0_rxcommadet_out,
      gt0_rxdfeagcovrden_in => gt0_rxdfeagcovrden_in,
      gt0_rxdfelpmreset_in => gt0_rxdfelpmreset_in,
      gt0_rxdisperr_out(3 downto 0) => gt0_rxdisperr_out(3 downto 0),
      gt0_rxlpmen_in => gt0_rxlpmen_in,
      gt0_rxmonitorout_out(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      gt0_rxnotintable_out(3 downto 0) => \^gt0_rxnotintable_out\(3 downto 0),
      gt0_rxpcsreset_in => gt0_rxpcsreset_in,
      gt0_rxpmareset_in => gt0_rxpmareset_in,
      gt0_rxpolarity_in => gt0_rxpolarity_in,
      gt0_rxprbscntreset_in => gt0_rxprbscntreset_in,
      gt0_rxprbserr_out => gt0_rxprbserr_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxrate_in(2 downto 0) => gt0_rxrate_in(2 downto 0),
      gt0_rxratedone_out => gt0_rxratedone_out,
      gt0_rxresetdone_out => \^gt0_rxresetdone_out\,
      gt0_txbufstatus_out(1 downto 0) => gt0_txbufstatus_out(1 downto 0),
      gt0_txdiffctrl_in(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      gt0_txinhibit_in => gt0_txinhibit_in,
      gt0_txpcsreset_in => gt0_txpcsreset_in,
      gt0_txpmareset_in => gt0_txpmareset_in,
      gt0_txpolarity_in => gt0_txpolarity_in,
      gt0_txpostcursor_in(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      gt0_txprbsforceerr_in => gt0_txprbsforceerr_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txprecursor_in(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      gt0_txresetdone_out => \^gt0_txresetdone_out\,
      gtrefclk => gtrefclk,
      independent_clock_bufg => independent_clock_bufg,
      mgt_rx_reset => mgt_rx_reset,
      mgt_tx_reset => mgt_tx_reset,
      pma_reset => pma_reset,
      powerdown => powerdown,
      resetdone => resetdone,
      rxdata(31 downto 0) => rxdata(31 downto 0),
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      rxuserclk2 => rxuserclk2,
      status_vector_ch0(0) => \^status_vector_ch0\(1),
      status_vector_ch1(0) => \^status_vector_ch1\(1),
      status_vector_ch2(0) => \^status_vector_ch2\(1),
      status_vector_ch3(0) => \^status_vector_ch3\(1),
      txbuferr => txbuferr,
      txcharisk(3 downto 0) => txcharisk(3 downto 0),
      txdata(31 downto 0) => txdata(31 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity qsgmii_1218 is
  port (
    reset : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    userclk : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    sgmii_clk_en_ch0 : out STD_LOGIC;
    gmii_txd_ch0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch0 : in STD_LOGIC;
    gmii_tx_er_ch0 : in STD_LOGIC;
    gmii_rxd_ch0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch0 : out STD_LOGIC;
    gmii_rx_er_ch0 : out STD_LOGIC;
    configuration_vector_ch0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    an_interrupt_ch0 : out STD_LOGIC;
    an_adv_config_vector_ch0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_restart_config_ch0 : in STD_LOGIC;
    speed_is_10_100_ch0 : in STD_LOGIC;
    speed_is_100_ch0 : in STD_LOGIC;
    status_vector_ch0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sgmii_clk_en_ch1 : out STD_LOGIC;
    gmii_txd_ch1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch1 : in STD_LOGIC;
    gmii_tx_er_ch1 : in STD_LOGIC;
    gmii_rxd_ch1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch1 : out STD_LOGIC;
    gmii_rx_er_ch1 : out STD_LOGIC;
    configuration_vector_ch1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    an_interrupt_ch1 : out STD_LOGIC;
    an_adv_config_vector_ch1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_restart_config_ch1 : in STD_LOGIC;
    speed_is_10_100_ch1 : in STD_LOGIC;
    speed_is_100_ch1 : in STD_LOGIC;
    status_vector_ch1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sgmii_clk_en_ch2 : out STD_LOGIC;
    gmii_txd_ch2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch2 : in STD_LOGIC;
    gmii_tx_er_ch2 : in STD_LOGIC;
    gmii_rxd_ch2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch2 : out STD_LOGIC;
    gmii_rx_er_ch2 : out STD_LOGIC;
    configuration_vector_ch2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    an_interrupt_ch2 : out STD_LOGIC;
    an_adv_config_vector_ch2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_restart_config_ch2 : in STD_LOGIC;
    speed_is_10_100_ch2 : in STD_LOGIC;
    speed_is_100_ch2 : in STD_LOGIC;
    status_vector_ch2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sgmii_clk_en_ch3 : out STD_LOGIC;
    gmii_txd_ch3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch3 : in STD_LOGIC;
    gmii_tx_er_ch3 : in STD_LOGIC;
    gmii_rxd_ch3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch3 : out STD_LOGIC;
    gmii_rx_er_ch3 : out STD_LOGIC;
    configuration_vector_ch3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    an_interrupt_ch3 : out STD_LOGIC;
    an_adv_config_vector_ch3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_restart_config_ch3 : in STD_LOGIC;
    speed_is_10_100_ch3 : in STD_LOGIC;
    speed_is_100_ch3 : in STD_LOGIC;
    status_vector_ch3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_gttxreset_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxbyteisaligned_out : out STD_LOGIC;
    gt0_rxbyterealign_out : out STD_LOGIC;
    gt0_rxcommadet_out : out STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_rxpolarity_in : in STD_LOGIC;
    gt0_txinhibit_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxdfeagcovrden_in : in STD_LOGIC;
    gt0_rxlpmen_in : in STD_LOGIC;
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txprbsforceerr_in : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    gt0_gtrxreset_in : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_cplllock_out : out STD_LOGIC;
    gt0_rxpmaresetdone_out : out STD_LOGIC;
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen_in : in STD_LOGIC;
    gt0_drprdy_out : out STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gt0_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt0_rxratedone_out : out STD_LOGIC;
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of qsgmii_1218 : entity is true;
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of qsgmii_1218 : entity is 0;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of qsgmii_1218 : entity is "quadsgmii_v3_4_4,Vivado 2018.2";
end qsgmii_1218;

architecture STRUCTURE of qsgmii_1218 is
begin
inst: entity work.qsgmii_1218_qsgmii_1218_block
     port map (
      an_adv_config_vector_ch0(15 downto 0) => an_adv_config_vector_ch0(15 downto 0),
      an_adv_config_vector_ch1(15 downto 0) => an_adv_config_vector_ch1(15 downto 0),
      an_adv_config_vector_ch2(15 downto 0) => an_adv_config_vector_ch2(15 downto 0),
      an_adv_config_vector_ch3(15 downto 0) => an_adv_config_vector_ch3(15 downto 0),
      an_interrupt_ch0 => an_interrupt_ch0,
      an_interrupt_ch1 => an_interrupt_ch1,
      an_interrupt_ch2 => an_interrupt_ch2,
      an_interrupt_ch3 => an_interrupt_ch3,
      an_restart_config_ch0 => an_restart_config_ch0,
      an_restart_config_ch1 => an_restart_config_ch1,
      an_restart_config_ch2 => an_restart_config_ch2,
      an_restart_config_ch3 => an_restart_config_ch3,
      configuration_vector_ch0(5 downto 0) => configuration_vector_ch0(5 downto 0),
      configuration_vector_ch1(5 downto 0) => configuration_vector_ch1(5 downto 0),
      configuration_vector_ch2(5 downto 0) => configuration_vector_ch2(5 downto 0),
      configuration_vector_ch3(5 downto 0) => configuration_vector_ch3(5 downto 0),
      gmii_rx_dv_ch0 => gmii_rx_dv_ch0,
      gmii_rx_dv_ch1 => gmii_rx_dv_ch1,
      gmii_rx_dv_ch2 => gmii_rx_dv_ch2,
      gmii_rx_dv_ch3 => gmii_rx_dv_ch3,
      gmii_rx_er_ch0 => gmii_rx_er_ch0,
      gmii_rx_er_ch1 => gmii_rx_er_ch1,
      gmii_rx_er_ch2 => gmii_rx_er_ch2,
      gmii_rx_er_ch3 => gmii_rx_er_ch3,
      gmii_rxd_ch0(7 downto 0) => gmii_rxd_ch0(7 downto 0),
      gmii_rxd_ch1(7 downto 0) => gmii_rxd_ch1(7 downto 0),
      gmii_rxd_ch2(7 downto 0) => gmii_rxd_ch2(7 downto 0),
      gmii_rxd_ch3(7 downto 0) => gmii_rxd_ch3(7 downto 0),
      gmii_tx_en_ch0 => gmii_tx_en_ch0,
      gmii_tx_en_ch1 => gmii_tx_en_ch1,
      gmii_tx_en_ch2 => gmii_tx_en_ch2,
      gmii_tx_en_ch3 => gmii_tx_en_ch3,
      gmii_tx_er_ch0 => gmii_tx_er_ch0,
      gmii_tx_er_ch1 => gmii_tx_er_ch1,
      gmii_tx_er_ch2 => gmii_tx_er_ch2,
      gmii_tx_er_ch3 => gmii_tx_er_ch3,
      gmii_txd_ch0(7 downto 0) => gmii_txd_ch0(7 downto 0),
      gmii_txd_ch1(7 downto 0) => gmii_txd_ch1(7 downto 0),
      gmii_txd_ch2(7 downto 0) => gmii_txd_ch2(7 downto 0),
      gmii_txd_ch3(7 downto 0) => gmii_txd_ch3(7 downto 0),
      gt0_cplllock_out => gt0_cplllock_out,
      gt0_dmonitorout_out(7 downto 0) => gt0_dmonitorout_out(7 downto 0),
      gt0_drpaddr_in(8 downto 0) => gt0_drpaddr_in(8 downto 0),
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_drpdi_in(15 downto 0) => gt0_drpdi_in(15 downto 0),
      gt0_drpdo_out(15 downto 0) => gt0_drpdo_out(15 downto 0),
      gt0_drpen_in => gt0_drpen_in,
      gt0_drprdy_out => gt0_drprdy_out,
      gt0_drpwe_in => gt0_drpwe_in,
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_eyescanreset_in => gt0_eyescanreset_in,
      gt0_eyescantrigger_in => gt0_eyescantrigger_in,
      gt0_gtrxreset_in => gt0_gtrxreset_in,
      gt0_gttxreset_in => gt0_gttxreset_in,
      gt0_loopback_in(2 downto 0) => gt0_loopback_in(2 downto 0),
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxbufreset_in => gt0_rxbufreset_in,
      gt0_rxbufstatus_out(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      gt0_rxbyteisaligned_out => gt0_rxbyteisaligned_out,
      gt0_rxbyterealign_out => gt0_rxbyterealign_out,
      gt0_rxcdrhold_in => gt0_rxcdrhold_in,
      gt0_rxchariscomma_out(3 downto 0) => gt0_rxchariscomma_out(3 downto 0),
      gt0_rxcharisk_out(3 downto 0) => gt0_rxcharisk_out(3 downto 0),
      gt0_rxcommadet_out => gt0_rxcommadet_out,
      gt0_rxdfeagcovrden_in => gt0_rxdfeagcovrden_in,
      gt0_rxdfelpmreset_in => gt0_rxdfelpmreset_in,
      gt0_rxdisperr_out(3 downto 0) => gt0_rxdisperr_out(3 downto 0),
      gt0_rxlpmen_in => gt0_rxlpmen_in,
      gt0_rxmonitorout_out(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      gt0_rxnotintable_out(3 downto 0) => gt0_rxnotintable_out(3 downto 0),
      gt0_rxpcsreset_in => gt0_rxpcsreset_in,
      gt0_rxpmareset_in => gt0_rxpmareset_in,
      gt0_rxpmaresetdone_out => gt0_rxpmaresetdone_out,
      gt0_rxpolarity_in => gt0_rxpolarity_in,
      gt0_rxprbscntreset_in => gt0_rxprbscntreset_in,
      gt0_rxprbserr_out => gt0_rxprbserr_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxrate_in(2 downto 0) => gt0_rxrate_in(2 downto 0),
      gt0_rxratedone_out => gt0_rxratedone_out,
      gt0_rxresetdone_out => gt0_rxresetdone_out,
      gt0_txbufstatus_out(1 downto 0) => gt0_txbufstatus_out(1 downto 0),
      gt0_txdiffctrl_in(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      gt0_txinhibit_in => gt0_txinhibit_in,
      gt0_txpcsreset_in => gt0_txpcsreset_in,
      gt0_txpmareset_in => gt0_txpmareset_in,
      gt0_txpolarity_in => gt0_txpolarity_in,
      gt0_txpostcursor_in(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      gt0_txprbsforceerr_in => gt0_txprbsforceerr_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txprecursor_in(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      gt0_txresetdone_out => gt0_txresetdone_out,
      gtrefclk => gtrefclk,
      independent_clock_bufg => independent_clock_bufg,
      link_timer_value_ch0(8 downto 0) => B"000110010",
      link_timer_value_ch1(8 downto 0) => B"000110010",
      link_timer_value_ch2(8 downto 0) => B"000110010",
      link_timer_value_ch3(8 downto 0) => B"000110010",
      mmcm_locked => mmcm_locked,
      pma_reset => pma_reset,
      reset => reset,
      resetdone => resetdone,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      rxuserclk2 => rxuserclk2,
      sgmii_clk_en_ch0 => sgmii_clk_en_ch0,
      sgmii_clk_en_ch1 => sgmii_clk_en_ch1,
      sgmii_clk_en_ch2 => sgmii_clk_en_ch2,
      sgmii_clk_en_ch3 => sgmii_clk_en_ch3,
      signal_detect => signal_detect,
      speed_is_100_ch0 => speed_is_100_ch0,
      speed_is_100_ch1 => speed_is_100_ch1,
      speed_is_100_ch2 => speed_is_100_ch2,
      speed_is_100_ch3 => speed_is_100_ch3,
      speed_is_10_100_ch0 => speed_is_10_100_ch0,
      speed_is_10_100_ch1 => speed_is_10_100_ch1,
      speed_is_10_100_ch2 => speed_is_10_100_ch2,
      speed_is_10_100_ch3 => speed_is_10_100_ch3,
      status_vector_ch0(15 downto 0) => status_vector_ch0(15 downto 0),
      status_vector_ch1(15 downto 0) => status_vector_ch1(15 downto 0),
      status_vector_ch2(15 downto 0) => status_vector_ch2(15 downto 0),
      status_vector_ch3(15 downto 0) => status_vector_ch3(15 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk,
      userclk2 => userclk2
    );
end STRUCTURE;
