;; Emulate a system with two groups host channels. The primary group
;; has a single CCI-P channel. The second group has four Avalon memory
;; ports.
;;
;; The IntelÂ® FPGA Programmable Acceleration Card (Intel FPGA PAC) D5005
;; v2.0.0 is used as the base system.
;;

[define]
PLATFORM_FPGA_FAMILY_S10=1
PLATFORM_FPGA_PAC=1
PLATFORM_FPGA_PAC_DC=1
native_class=none

[clocks]
pclk_freq=250
native_class=none

[host_chan]
num_ports=1
native_class=native_ccip
vc_supported={ 1, 0, 1, 0 }
vc_default=2
num_phys_channels=1
max_bw_active_lines_c0={ 256, 256, 256, 256 }
max_bw_active_lines_c1={ 128, 128, 128, 128 }

[host_chan.1]
num_ports=4
native_class=native_avalon_rdwr
max_bw_active_lines_rd=256
max_bw_active_lines_wr=128
suggested_timing_reg_stages=1

[local_mem]
native_class=native_avalon
num_banks=4
addr_width=27
data_width=576
suggested_timing_reg_stages=2

[hssi]
native_class=raw_pr
num_ports=2
