# Verilog Projects
This repository is dedicated to projects developed using Verilog HDL.

# Overview
The primary goal for this repository is to serve as a development hub for a RISC-V CPU project. We plan to design and implement a functional RISC-V processor, exploring various architectural aspects and features.
