/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2017.12 Build: 338 Linux 64-bit                             */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    csrCompile -w -c                                                     */
/*    /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/ctype.css -t h  */
/*    /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr        */
/*    -I/home/kinjal/pen_src/asic/capri/verif/common/csr_gen               */
/*    -I/home/kinjal/pen_src/asic/capri/design/common -O                   */
/*                                                                         */
/* Input files:                                                            */
/*    /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr        */
/*                                                                         */
/* Included files:                                                         */
/*    /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr         */
/*    /home/kinjal/pen_src/asic/capri/design/common/csr_scratch.csr.pp     */
/*                                                                         */
/* Configuration files:                                                    */
/*    /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/ctype.css       */
/*                                                                         */
/* Generated on: Fri Jan  5 11:43:24 2018                                  */
/*           by: kinjal                                                    */
/*                                                                         */

#ifndef _DPP_H_
#define _DPP_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: cap_dpp_csr                               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1465 */
/* Register: cap_dpp_csr.base                                              */
#define CAP_DPP_CSR_BASE_ADDRESS 0x0
#define CAP_DPP_CSR_BASE_BYTE_ADDRESS 0x0
/* Register: cap_dpp_csr.cfg_global                                        */
#define CAP_DPP_CSR_CFG_GLOBAL_ADDRESS 0x1
#define CAP_DPP_CSR_CFG_GLOBAL_BYTE_ADDRESS 0x4
/* Wide Register: cap_dpp_csr.cfg_global_hw                                */
#define CAP_DPP_CSR_CFG_GLOBAL_HW_ADDRESS 0x2
#define CAP_DPP_CSR_CFG_GLOBAL_HW_BYTE_ADDRESS 0x8
/* Register: cap_dpp_csr.cfg_global_hw.cfg_global_hw_0_2                   */
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_ADDRESS 0x2
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_BYTE_ADDRESS 0x8
/* Register: cap_dpp_csr.cfg_global_hw.cfg_global_hw_1_2                   */
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_ADDRESS 0x3
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_BYTE_ADDRESS 0xc
/* Wide Register: cap_dpp_csr.cfg_global_1                                 */
#define CAP_DPP_CSR_CFG_GLOBAL_1_ADDRESS 0x4
#define CAP_DPP_CSR_CFG_GLOBAL_1_BYTE_ADDRESS 0x10
/* Register: cap_dpp_csr.cfg_global_1.cfg_global_1_0_2                     */
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_ADDRESS 0x4
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_BYTE_ADDRESS 0x10
/* Register: cap_dpp_csr.cfg_global_1.cfg_global_1_1_2                     */
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_ADDRESS 0x5
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_BYTE_ADDRESS 0x14
/* Register: cap_dpp_csr.cfg_global_hw_1                                   */
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_ADDRESS 0x6
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_BYTE_ADDRESS 0x18
/* Wide Register: cap_dpp_csr.cfg_global_2                                 */
#define CAP_DPP_CSR_CFG_GLOBAL_2_ADDRESS 0x8
#define CAP_DPP_CSR_CFG_GLOBAL_2_BYTE_ADDRESS 0x20
/* Register: cap_dpp_csr.cfg_global_2.cfg_global_2_0_2                     */
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_ADDRESS 0x8
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_BYTE_ADDRESS 0x20
/* Register: cap_dpp_csr.cfg_global_2.cfg_global_2_1_2                     */
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_2_ADDRESS 0x9
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_2_BYTE_ADDRESS 0x24
/* Register: cap_dpp_csr.cfg_global_err_code                               */
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_ADDRESS 0xa
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_BYTE_ADDRESS 0x28
/* Wide Register: cap_dpp_csr.cfg_error_mask                               */
#define CAP_DPP_CSR_CFG_ERROR_MASK_ADDRESS 0xc
#define CAP_DPP_CSR_CFG_ERROR_MASK_BYTE_ADDRESS 0x30
/* Register: cap_dpp_csr.cfg_error_mask.cfg_error_mask_0_2                 */
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ADDRESS 0xc
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_BYTE_ADDRESS 0x30
/* Register: cap_dpp_csr.cfg_error_mask.cfg_error_mask_1_2                 */
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_ADDRESS 0xd
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_BYTE_ADDRESS 0x34
/* Register: cap_dpp_csr.cfg_error_spare_mask                              */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_ADDRESS 0xe
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_BYTE_ADDRESS 0x38
/* Wide Register: cap_dpp_csr.cfg_interrupt_mask                           */
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_ADDRESS 0x10
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_BYTE_ADDRESS 0x40
/* Register: cap_dpp_csr.cfg_interrupt_mask.cfg_interrupt_mask_0_2         */
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ADDRESS 0x10
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_BYTE_ADDRESS 0x40
/* Register: cap_dpp_csr.cfg_interrupt_mask.cfg_interrupt_mask_1_2         */
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_ADDRESS 0x11
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_BYTE_ADDRESS 0x44
/* Register: cap_dpp_csr.cfg_interrupt_spare_mask                          */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_ADDRESS 0x12
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_BYTE_ADDRESS 0x48
/* Wide Register: cap_dpp_csr.cfg_ohi_payload                              */
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_ADDRESS 0x14
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_BYTE_ADDRESS 0x50
/* Register: cap_dpp_csr.cfg_ohi_payload.cfg_ohi_payload_0_2               */
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_0_2_ADDRESS 0x14
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_0_2_BYTE_ADDRESS 0x50
/* Register: cap_dpp_csr.cfg_ohi_payload.cfg_ohi_payload_1_2               */
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_1_2_ADDRESS 0x15
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_1_2_BYTE_ADDRESS 0x54
/* Group: cap_dpp_csr.int_srams_ecc                                        */
#define CAP_DPP_CSR_INT_SRAMS_ECC_ADDRESS 0x18
#define CAP_DPP_CSR_INT_SRAMS_ECC_BYTE_ADDRESS 0x60
/* Register: cap_dpp_csr.int_srams_ecc.intreg                              */
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_ADDRESS 0x18
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_BYTE_ADDRESS 0x60
/* Register: cap_dpp_csr.int_srams_ecc.int_test_set                        */
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_ADDRESS 0x19
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_BYTE_ADDRESS 0x64
/* Register: cap_dpp_csr.int_srams_ecc.int_enable_set                      */
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_ADDRESS 0x1a
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_BYTE_ADDRESS 0x68
/* Register: cap_dpp_csr.int_srams_ecc.int_enable_clear                    */
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_ADDRESS 0x1b
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x6c
/* Register: cap_dpp_csr.csr_intr                                          */
#define CAP_DPP_CSR_CSR_INTR_ADDRESS 0x1c
#define CAP_DPP_CSR_CSR_INTR_BYTE_ADDRESS 0x70
/* Group: cap_dpp_csr.int_groups                                           */
#define CAP_DPP_CSR_INT_GROUPS_ADDRESS 0x20
#define CAP_DPP_CSR_INT_GROUPS_BYTE_ADDRESS 0x80
/* Register: cap_dpp_csr.int_groups.intreg                                 */
#define CAP_DPP_CSR_INT_GROUPS_INTREG_ADDRESS 0x20
#define CAP_DPP_CSR_INT_GROUPS_INTREG_BYTE_ADDRESS 0x80
/* Register: cap_dpp_csr.int_groups.int_enable_rw_reg                      */
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x21
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x84
/* Register: cap_dpp_csr.int_groups.int_rw_reg                             */
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_ADDRESS 0x22
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x88
/* Group: cap_dpp_csr.int_reg1                                             */
#define CAP_DPP_CSR_INT_REG1_ADDRESS 0x24
#define CAP_DPP_CSR_INT_REG1_BYTE_ADDRESS 0x90
/* Register: cap_dpp_csr.int_reg1.intreg                                   */
#define CAP_DPP_CSR_INT_REG1_INTREG_ADDRESS 0x24
#define CAP_DPP_CSR_INT_REG1_INTREG_BYTE_ADDRESS 0x90
/* Register: cap_dpp_csr.int_reg1.int_test_set                             */
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ADDRESS 0x25
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_BYTE_ADDRESS 0x94
/* Register: cap_dpp_csr.int_reg1.int_enable_set                           */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ADDRESS 0x26
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_BYTE_ADDRESS 0x98
/* Register: cap_dpp_csr.int_reg1.int_enable_clear                         */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ADDRESS 0x27
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x9c
/* Group: cap_dpp_csr.int_reg2                                             */
#define CAP_DPP_CSR_INT_REG2_ADDRESS 0x28
#define CAP_DPP_CSR_INT_REG2_BYTE_ADDRESS 0xa0
/* Register: cap_dpp_csr.int_reg2.intreg                                   */
#define CAP_DPP_CSR_INT_REG2_INTREG_ADDRESS 0x28
#define CAP_DPP_CSR_INT_REG2_INTREG_BYTE_ADDRESS 0xa0
/* Register: cap_dpp_csr.int_reg2.int_test_set                             */
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_ADDRESS 0x29
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_BYTE_ADDRESS 0xa4
/* Register: cap_dpp_csr.int_reg2.int_enable_set                           */
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_ADDRESS 0x2a
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_BYTE_ADDRESS 0xa8
/* Register: cap_dpp_csr.int_reg2.int_enable_clear                         */
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_ADDRESS 0x2b
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_BYTE_ADDRESS 0xac
/* Group: cap_dpp_csr.int_fifo                                             */
#define CAP_DPP_CSR_INT_FIFO_ADDRESS 0x2c
#define CAP_DPP_CSR_INT_FIFO_BYTE_ADDRESS 0xb0
/* Register: cap_dpp_csr.int_fifo.intreg                                   */
#define CAP_DPP_CSR_INT_FIFO_INTREG_ADDRESS 0x2c
#define CAP_DPP_CSR_INT_FIFO_INTREG_BYTE_ADDRESS 0xb0
/* Register: cap_dpp_csr.int_fifo.int_test_set                             */
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_ADDRESS 0x2d
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_BYTE_ADDRESS 0xb4
/* Register: cap_dpp_csr.int_fifo.int_enable_set                           */
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_ADDRESS 0x2e
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_BYTE_ADDRESS 0xb8
/* Register: cap_dpp_csr.int_fifo.int_enable_clear                         */
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_ADDRESS 0x2f
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_BYTE_ADDRESS 0xbc
/* Group: cap_dpp_csr.int_credit                                           */
#define CAP_DPP_CSR_INT_CREDIT_ADDRESS 0x30
#define CAP_DPP_CSR_INT_CREDIT_BYTE_ADDRESS 0xc0
/* Register: cap_dpp_csr.int_credit.intreg                                 */
#define CAP_DPP_CSR_INT_CREDIT_INTREG_ADDRESS 0x30
#define CAP_DPP_CSR_INT_CREDIT_INTREG_BYTE_ADDRESS 0xc0
/* Register: cap_dpp_csr.int_credit.int_test_set                           */
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_ADDRESS 0x31
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_BYTE_ADDRESS 0xc4
/* Register: cap_dpp_csr.int_credit.int_enable_set                         */
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_ADDRESS 0x32
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_BYTE_ADDRESS 0xc8
/* Register: cap_dpp_csr.int_credit.int_enable_clear                       */
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_ADDRESS 0x33
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_BYTE_ADDRESS 0xcc
/* Group: cap_dpp_csr.int_spare                                            */
#define CAP_DPP_CSR_INT_SPARE_ADDRESS 0x34
#define CAP_DPP_CSR_INT_SPARE_BYTE_ADDRESS 0xd0
/* Register: cap_dpp_csr.int_spare.intreg                                  */
#define CAP_DPP_CSR_INT_SPARE_INTREG_ADDRESS 0x34
#define CAP_DPP_CSR_INT_SPARE_INTREG_BYTE_ADDRESS 0xd0
/* Register: cap_dpp_csr.int_spare.int_test_set                            */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_ADDRESS 0x35
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_BYTE_ADDRESS 0xd4
/* Register: cap_dpp_csr.int_spare.int_enable_set                          */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_ADDRESS 0x36
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_BYTE_ADDRESS 0xd8
/* Register: cap_dpp_csr.int_spare.int_enable_clear                        */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_ADDRESS 0x37
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_BYTE_ADDRESS 0xdc
/* Register: cap_dpp_csr.cfg_spare_csr                                     */
#define CAP_DPP_CSR_CFG_SPARE_CSR_ADDRESS 0x40
#define CAP_DPP_CSR_CFG_SPARE_CSR_BYTE_ADDRESS 0x100
#define CAP_DPP_CSR_CFG_SPARE_CSR_ARRAY_ELEMENT_SIZE 0x1
#define CAP_DPP_CSR_CFG_SPARE_CSR_ARRAY_COUNT 0x20
#define CAP_DPP_CSR_CFG_SPARE_CSR_ARRAY_INDEX_MAX 0x1f
#define CAP_DPP_CSR_CFG_SPARE_CSR_ARRAY_INDEX_MIN 0x0
/* Register: cap_dpp_csr.cfw_dpp_spare                                     */
#define CAP_DPP_CSR_CFW_DPP_SPARE_ADDRESS 0x60
#define CAP_DPP_CSR_CFW_DPP_SPARE_BYTE_ADDRESS 0x180
/* Addressmap: cap_dpp_csr.hdr                                             */
#define CAP_DPP_CSR_HDR_ADDRESS 0x100
#define CAP_DPP_CSR_HDR_BYTE_ADDRESS 0x400
/* Register: cap_dpp_csr.hdr.cfg_hdr_info                                  */
#define CAP_DPP_CSR_HDR_CFG_HDR_INFO_ADDRESS 0x100
#define CAP_DPP_CSR_HDR_CFG_HDR_INFO_BYTE_ADDRESS 0x400
#define CAP_DPP_CSR_HDR_CFG_HDR_INFO_ARRAY_ELEMENT_SIZE 0x1
#define CAP_DPP_CSR_HDR_CFG_HDR_INFO_ARRAY_COUNT 0x80
#define CAP_DPP_CSR_HDR_CFG_HDR_INFO_ARRAY_INDEX_MAX 0x7f
#define CAP_DPP_CSR_HDR_CFG_HDR_INFO_ARRAY_INDEX_MIN 0x0
/* Register: cap_dpp_csr.hdr.cfg_spare_hdr                                 */
#define CAP_DPP_CSR_HDR_CFG_SPARE_HDR_ADDRESS 0x180
#define CAP_DPP_CSR_HDR_CFG_SPARE_HDR_BYTE_ADDRESS 0x600
#define CAP_DPP_CSR_HDR_CFG_SPARE_HDR_ARRAY_ELEMENT_SIZE 0x1
#define CAP_DPP_CSR_HDR_CFG_SPARE_HDR_ARRAY_COUNT 0x80
#define CAP_DPP_CSR_HDR_CFG_SPARE_HDR_ARRAY_INDEX_MAX 0x7f
#define CAP_DPP_CSR_HDR_CFG_SPARE_HDR_ARRAY_INDEX_MIN 0x0
/* Addressmap: cap_dpp_csr.hdrfld                                          */
#define CAP_DPP_CSR_HDRFLD_ADDRESS 0x200
#define CAP_DPP_CSR_HDRFLD_BYTE_ADDRESS 0x800
/* Register: cap_dpp_csr.hdrfld.cfg_hdrfld_info                            */
#define CAP_DPP_CSR_HDRFLD_CFG_HDRFLD_INFO_ADDRESS 0x200
#define CAP_DPP_CSR_HDRFLD_CFG_HDRFLD_INFO_BYTE_ADDRESS 0x800
#define CAP_DPP_CSR_HDRFLD_CFG_HDRFLD_INFO_ARRAY_ELEMENT_SIZE 0x1
#define CAP_DPP_CSR_HDRFLD_CFG_HDRFLD_INFO_ARRAY_COUNT 0x100
#define CAP_DPP_CSR_HDRFLD_CFG_HDRFLD_INFO_ARRAY_INDEX_MAX 0xff
#define CAP_DPP_CSR_HDRFLD_CFG_HDRFLD_INFO_ARRAY_INDEX_MIN 0x0
/* Register: cap_dpp_csr.hdrfld.cfg_spare_hdrfld                           */
#define CAP_DPP_CSR_HDRFLD_CFG_SPARE_HDRFLD_ADDRESS 0x300
#define CAP_DPP_CSR_HDRFLD_CFG_SPARE_HDRFLD_BYTE_ADDRESS 0xc00
#define CAP_DPP_CSR_HDRFLD_CFG_SPARE_HDRFLD_ARRAY_ELEMENT_SIZE 0x1
#define CAP_DPP_CSR_HDRFLD_CFG_SPARE_HDRFLD_ARRAY_COUNT 0x20
#define CAP_DPP_CSR_HDRFLD_CFG_SPARE_HDRFLD_ARRAY_INDEX_MAX 0x1f
#define CAP_DPP_CSR_HDRFLD_CFG_SPARE_HDRFLD_ARRAY_INDEX_MIN 0x0
/* Addressmap: cap_dpp_csr.csum                                            */
#define CAP_DPP_CSR_CSUM_ADDRESS 0x400
#define CAP_DPP_CSR_CSUM_BYTE_ADDRESS 0x1000
/* Wide Register: cap_dpp_csr.csum.cfg_csum_hdrs                           */
#define CAP_DPP_CSR_CSUM_CFG_CSUM_HDRS_ADDRESS 0x400
#define CAP_DPP_CSR_CSUM_CFG_CSUM_HDRS_BYTE_ADDRESS 0x1000
#define CAP_DPP_CSR_CSUM_CFG_CSUM_HDRS_ARRAY_ELEMENT_SIZE 0x2
#define CAP_DPP_CSR_CSUM_CFG_CSUM_HDRS_ARRAY_COUNT 0x18
#define CAP_DPP_CSR_CSUM_CFG_CSUM_HDRS_ARRAY_INDEX_MAX 0x17
#define CAP_DPP_CSR_CSUM_CFG_CSUM_HDRS_ARRAY_INDEX_MIN 0x0
/* Register: cap_dpp_csr.csum.cfg_csum_hdrs.cfg_csum_hdrs_0_2              */
#define CAP_DPP_CSR_CSUM_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_ADDRESS 0x400
#define CAP_DPP_CSR_CSUM_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_BYTE_ADDRESS 0x1000
/* Register: cap_dpp_csr.csum.cfg_csum_hdrs.cfg_csum_hdrs_1_2              */
#define CAP_DPP_CSR_CSUM_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_ADDRESS 0x401
#define CAP_DPP_CSR_CSUM_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_BYTE_ADDRESS 0x1004
/* Wide Register: cap_dpp_csr.csum.cfg_csum_profile                        */
#define CAP_DPP_CSR_CSUM_CFG_CSUM_PROFILE_ADDRESS 0x440
#define CAP_DPP_CSR_CSUM_CFG_CSUM_PROFILE_BYTE_ADDRESS 0x1100
#define CAP_DPP_CSR_CSUM_CFG_CSUM_PROFILE_ARRAY_ELEMENT_SIZE 0x4
#define CAP_DPP_CSR_CSUM_CFG_CSUM_PROFILE_ARRAY_COUNT 0x10
#define CAP_DPP_CSR_CSUM_CFG_CSUM_PROFILE_ARRAY_INDEX_MAX 0xf
#define CAP_DPP_CSR_CSUM_CFG_CSUM_PROFILE_ARRAY_INDEX_MIN 0x0
/* Register: cap_dpp_csr.csum.cfg_csum_profile.cfg_csum_profile_0_3        */
#define CAP_DPP_CSR_CSUM_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_ADDRESS 0x440
#define CAP_DPP_CSR_CSUM_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_BYTE_ADDRESS 0x1100
/* Register: cap_dpp_csr.csum.cfg_csum_profile.cfg_csum_profile_1_3        */
#define CAP_DPP_CSR_CSUM_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDRESS 0x441
#define CAP_DPP_CSR_CSUM_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_BYTE_ADDRESS 0x1104
/* Register: cap_dpp_csr.csum.cfg_csum_profile.cfg_csum_profile_2_3        */
#define CAP_DPP_CSR_CSUM_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_ADDRESS 0x442
#define CAP_DPP_CSR_CSUM_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_BYTE_ADDRESS 0x1108
/* Wide Register: cap_dpp_csr.csum.cfg_csum_phdr_profile                   */
#define CAP_DPP_CSR_CSUM_CFG_CSUM_PHDR_PROFILE_ADDRESS 0x480
#define CAP_DPP_CSR_CSUM_CFG_CSUM_PHDR_PROFILE_BYTE_ADDRESS 0x1200
#define CAP_DPP_CSR_CSUM_CFG_CSUM_PHDR_PROFILE_ARRAY_ELEMENT_SIZE 0x4
#define CAP_DPP_CSR_CSUM_CFG_CSUM_PHDR_PROFILE_ARRAY_COUNT 0x10
#define CAP_DPP_CSR_CSUM_CFG_CSUM_PHDR_PROFILE_ARRAY_INDEX_MAX 0xf
#define CAP_DPP_CSR_CSUM_CFG_CSUM_PHDR_PROFILE_ARRAY_INDEX_MIN 0x0
/* Register: cap_dpp_csr.csum.cfg_csum_phdr_profile.cfg_csum_phdr_profile_0_4 */
#define CAP_DPP_CSR_CSUM_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_ADDRESS 0x480
#define CAP_DPP_CSR_CSUM_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_BYTE_ADDRESS 0x1200
/* Register: cap_dpp_csr.csum.cfg_csum_phdr_profile.cfg_csum_phdr_profile_1_4 */
#define CAP_DPP_CSR_CSUM_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_ADDRESS 0x481
#define CAP_DPP_CSR_CSUM_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_BYTE_ADDRESS 0x1204
/* Register: cap_dpp_csr.csum.cfg_csum_phdr_profile.cfg_csum_phdr_profile_2_4 */
#define CAP_DPP_CSR_CSUM_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_ADDRESS 0x482
#define CAP_DPP_CSR_CSUM_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_BYTE_ADDRESS 0x1208
/* Register: cap_dpp_csr.csum.cfg_csum_phdr_profile.cfg_csum_phdr_profile_3_4 */
#define CAP_DPP_CSR_CSUM_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_ADDRESS 0x483
#define CAP_DPP_CSR_CSUM_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_BYTE_ADDRESS 0x120c
/* Wide Register: cap_dpp_csr.csum.cfg_crc_hdrs                            */
#define CAP_DPP_CSR_CSUM_CFG_CRC_HDRS_ADDRESS 0x4c0
#define CAP_DPP_CSR_CSUM_CFG_CRC_HDRS_BYTE_ADDRESS 0x1300
#define CAP_DPP_CSR_CSUM_CFG_CRC_HDRS_ARRAY_ELEMENT_SIZE 0x2
#define CAP_DPP_CSR_CSUM_CFG_CRC_HDRS_ARRAY_COUNT 0x10
#define CAP_DPP_CSR_CSUM_CFG_CRC_HDRS_ARRAY_INDEX_MAX 0xf
#define CAP_DPP_CSR_CSUM_CFG_CRC_HDRS_ARRAY_INDEX_MIN 0x0
/* Register: cap_dpp_csr.csum.cfg_crc_hdrs.cfg_crc_hdrs_0_2                */
#define CAP_DPP_CSR_CSUM_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_ADDRESS 0x4c0
#define CAP_DPP_CSR_CSUM_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_BYTE_ADDRESS 0x1300
/* Register: cap_dpp_csr.csum.cfg_crc_hdrs.cfg_crc_hdrs_1_2                */
#define CAP_DPP_CSR_CSUM_CFG_CRC_HDRS_CFG_CRC_HDRS_1_2_ADDRESS 0x4c1
#define CAP_DPP_CSR_CSUM_CFG_CRC_HDRS_CFG_CRC_HDRS_1_2_BYTE_ADDRESS 0x1304
/* Wide Register: cap_dpp_csr.csum.cfg_crc_profile                         */
#define CAP_DPP_CSR_CSUM_CFG_CRC_PROFILE_ADDRESS 0x500
#define CAP_DPP_CSR_CSUM_CFG_CRC_PROFILE_BYTE_ADDRESS 0x1400
#define CAP_DPP_CSR_CSUM_CFG_CRC_PROFILE_ARRAY_ELEMENT_SIZE 0x4
#define CAP_DPP_CSR_CSUM_CFG_CRC_PROFILE_ARRAY_COUNT 0xc
#define CAP_DPP_CSR_CSUM_CFG_CRC_PROFILE_ARRAY_INDEX_MAX 0xb
#define CAP_DPP_CSR_CSUM_CFG_CRC_PROFILE_ARRAY_INDEX_MIN 0x0
/* Register: cap_dpp_csr.csum.cfg_crc_profile.cfg_crc_profile_0_3          */
#define CAP_DPP_CSR_CSUM_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_ADDRESS 0x500
#define CAP_DPP_CSR_CSUM_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_BYTE_ADDRESS 0x1400
/* Register: cap_dpp_csr.csum.cfg_crc_profile.cfg_crc_profile_1_3          */
#define CAP_DPP_CSR_CSUM_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_ADDRESS 0x501
#define CAP_DPP_CSR_CSUM_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_BYTE_ADDRESS 0x1404
/* Register: cap_dpp_csr.csum.cfg_crc_profile.cfg_crc_profile_2_3          */
#define CAP_DPP_CSR_CSUM_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_ADDRESS 0x502
#define CAP_DPP_CSR_CSUM_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_BYTE_ADDRESS 0x1408
/* Wide Register: cap_dpp_csr.csum.cfg_crc_mask_profile                    */
#define CAP_DPP_CSR_CSUM_CFG_CRC_MASK_PROFILE_ADDRESS 0x580
#define CAP_DPP_CSR_CSUM_CFG_CRC_MASK_PROFILE_BYTE_ADDRESS 0x1600
#define CAP_DPP_CSR_CSUM_CFG_CRC_MASK_PROFILE_ARRAY_ELEMENT_SIZE 0x8
#define CAP_DPP_CSR_CSUM_CFG_CRC_MASK_PROFILE_ARRAY_COUNT 0xc
#define CAP_DPP_CSR_CSUM_CFG_CRC_MASK_PROFILE_ARRAY_INDEX_MAX 0xb
#define CAP_DPP_CSR_CSUM_CFG_CRC_MASK_PROFILE_ARRAY_INDEX_MIN 0x0
/* Register: cap_dpp_csr.csum.cfg_crc_mask_profile.cfg_crc_mask_profile_0_6 */
#define CAP_DPP_CSR_CSUM_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_ADDRESS 0x580
#define CAP_DPP_CSR_CSUM_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_BYTE_ADDRESS 0x1600
/* Register: cap_dpp_csr.csum.cfg_crc_mask_profile.cfg_crc_mask_profile_1_6 */
#define CAP_DPP_CSR_CSUM_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_ADDRESS 0x581
#define CAP_DPP_CSR_CSUM_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_BYTE_ADDRESS 0x1604
/* Register: cap_dpp_csr.csum.cfg_crc_mask_profile.cfg_crc_mask_profile_2_6 */
#define CAP_DPP_CSR_CSUM_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_ADDRESS 0x582
#define CAP_DPP_CSR_CSUM_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_BYTE_ADDRESS 0x1608
/* Register: cap_dpp_csr.csum.cfg_crc_mask_profile.cfg_crc_mask_profile_3_6 */
#define CAP_DPP_CSR_CSUM_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_ADDRESS 0x583
#define CAP_DPP_CSR_CSUM_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_BYTE_ADDRESS 0x160c
/* Register: cap_dpp_csr.csum.cfg_crc_mask_profile.cfg_crc_mask_profile_4_6 */
#define CAP_DPP_CSR_CSUM_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_ADDRESS 0x584
#define CAP_DPP_CSR_CSUM_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_BYTE_ADDRESS 0x1610
/* Register: cap_dpp_csr.csum.cfg_crc_mask_profile.cfg_crc_mask_profile_5_6 */
#define CAP_DPP_CSR_CSUM_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_5_6_ADDRESS 0x585
#define CAP_DPP_CSR_CSUM_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_5_6_BYTE_ADDRESS 0x1614
/* Register: cap_dpp_csr.csum.cfg_spare_csum                               */
#define CAP_DPP_CSR_CSUM_CFG_SPARE_CSUM_ADDRESS 0x600
#define CAP_DPP_CSR_CSUM_CFG_SPARE_CSUM_BYTE_ADDRESS 0x1800
#define CAP_DPP_CSR_CSUM_CFG_SPARE_CSUM_ARRAY_ELEMENT_SIZE 0x1
#define CAP_DPP_CSR_CSUM_CFG_SPARE_CSUM_ARRAY_COUNT 0x20
#define CAP_DPP_CSR_CSUM_CFG_SPARE_CSUM_ARRAY_INDEX_MAX 0x1f
#define CAP_DPP_CSR_CSUM_CFG_SPARE_CSUM_ARRAY_INDEX_MIN 0x0
/* Addressmap: cap_dpp_csr.stats                                           */
#define CAP_DPP_CSR_STATS_ADDRESS 0x800
#define CAP_DPP_CSR_STATS_BYTE_ADDRESS 0x2000
/* Register: cap_dpp_csr.stats.cfg_capture                                 */
#define CAP_DPP_CSR_STATS_CFG_CAPTURE_ADDRESS 0x800
#define CAP_DPP_CSR_STATS_CFG_CAPTURE_BYTE_ADDRESS 0x2000
/* Register: cap_dpp_csr.stats.cfg_spare_stats                             */
#define CAP_DPP_CSR_STATS_CFG_SPARE_STATS_ADDRESS 0x840
#define CAP_DPP_CSR_STATS_CFG_SPARE_STATS_BYTE_ADDRESS 0x2100
#define CAP_DPP_CSR_STATS_CFG_SPARE_STATS_ARRAY_ELEMENT_SIZE 0x1
#define CAP_DPP_CSR_STATS_CFG_SPARE_STATS_ARRAY_COUNT 0x40
#define CAP_DPP_CSR_STATS_CFG_SPARE_STATS_ARRAY_INDEX_MAX 0x3f
#define CAP_DPP_CSR_STATS_CFG_SPARE_STATS_ARRAY_INDEX_MIN 0x0
/* Wide Register: cap_dpp_csr.stats.sym_phv0_capture                       */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_ADDRESS 0x880
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_BYTE_ADDRESS 0x2200
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_0_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_ADDRESS 0x880
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_BYTE_ADDRESS 0x2200
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_1_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_ADDRESS 0x881
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_BYTE_ADDRESS 0x2204
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_2_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_ADDRESS 0x882
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_BYTE_ADDRESS 0x2208
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_3_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_ADDRESS 0x883
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_BYTE_ADDRESS 0x220c
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_4_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_ADDRESS 0x884
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_BYTE_ADDRESS 0x2210
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_5_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_ADDRESS 0x885
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_BYTE_ADDRESS 0x2214
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_6_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_ADDRESS 0x886
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_BYTE_ADDRESS 0x2218
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_7_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_ADDRESS 0x887
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_BYTE_ADDRESS 0x221c
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_8_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_ADDRESS 0x888
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_BYTE_ADDRESS 0x2220
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_9_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_ADDRESS 0x889
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_BYTE_ADDRESS 0x2224
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_10_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_ADDRESS 0x88a
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_BYTE_ADDRESS 0x2228
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_11_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_ADDRESS 0x88b
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_BYTE_ADDRESS 0x222c
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_12_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_ADDRESS 0x88c
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_BYTE_ADDRESS 0x2230
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_13_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_ADDRESS 0x88d
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_BYTE_ADDRESS 0x2234
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_14_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_ADDRESS 0x88e
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_BYTE_ADDRESS 0x2238
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_15_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_ADDRESS 0x88f
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_BYTE_ADDRESS 0x223c
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_16_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_ADDRESS 0x890
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_BYTE_ADDRESS 0x2240
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_17_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_ADDRESS 0x891
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_BYTE_ADDRESS 0x2244
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_18_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_ADDRESS 0x892
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_BYTE_ADDRESS 0x2248
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_19_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_ADDRESS 0x893
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_BYTE_ADDRESS 0x224c
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_20_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_ADDRESS 0x894
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_BYTE_ADDRESS 0x2250
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_21_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_ADDRESS 0x895
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_BYTE_ADDRESS 0x2254
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_22_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_ADDRESS 0x896
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_BYTE_ADDRESS 0x2258
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_23_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_ADDRESS 0x897
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_BYTE_ADDRESS 0x225c
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_24_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_ADDRESS 0x898
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_BYTE_ADDRESS 0x2260
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_25_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_ADDRESS 0x899
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_BYTE_ADDRESS 0x2264
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_26_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_ADDRESS 0x89a
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_BYTE_ADDRESS 0x2268
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_27_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_ADDRESS 0x89b
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_BYTE_ADDRESS 0x226c
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_28_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_ADDRESS 0x89c
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_BYTE_ADDRESS 0x2270
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_29_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_ADDRESS 0x89d
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_BYTE_ADDRESS 0x2274
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_30_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_ADDRESS 0x89e
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_BYTE_ADDRESS 0x2278
/* Register: cap_dpp_csr.stats.sym_phv0_capture.sym_phv0_capture_31_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_ADDRESS 0x89f
#define CAP_DPP_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_BYTE_ADDRESS 0x227c
/* Wide Register: cap_dpp_csr.stats.sym_phv1_capture                       */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_ADDRESS 0x8a0
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_BYTE_ADDRESS 0x2280
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_0_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_ADDRESS 0x8a0
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_BYTE_ADDRESS 0x2280
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_1_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_ADDRESS 0x8a1
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_BYTE_ADDRESS 0x2284
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_2_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_ADDRESS 0x8a2
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_BYTE_ADDRESS 0x2288
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_3_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_ADDRESS 0x8a3
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_BYTE_ADDRESS 0x228c
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_4_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_ADDRESS 0x8a4
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_BYTE_ADDRESS 0x2290
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_5_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_ADDRESS 0x8a5
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_BYTE_ADDRESS 0x2294
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_6_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_ADDRESS 0x8a6
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_BYTE_ADDRESS 0x2298
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_7_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_ADDRESS 0x8a7
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_BYTE_ADDRESS 0x229c
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_8_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_ADDRESS 0x8a8
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_BYTE_ADDRESS 0x22a0
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_9_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_ADDRESS 0x8a9
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_BYTE_ADDRESS 0x22a4
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_10_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_ADDRESS 0x8aa
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_BYTE_ADDRESS 0x22a8
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_11_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_ADDRESS 0x8ab
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_BYTE_ADDRESS 0x22ac
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_12_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_ADDRESS 0x8ac
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_BYTE_ADDRESS 0x22b0
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_13_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_ADDRESS 0x8ad
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_BYTE_ADDRESS 0x22b4
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_14_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_ADDRESS 0x8ae
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_BYTE_ADDRESS 0x22b8
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_15_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_ADDRESS 0x8af
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_BYTE_ADDRESS 0x22bc
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_16_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_ADDRESS 0x8b0
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_BYTE_ADDRESS 0x22c0
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_17_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_ADDRESS 0x8b1
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_BYTE_ADDRESS 0x22c4
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_18_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_ADDRESS 0x8b2
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_BYTE_ADDRESS 0x22c8
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_19_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_ADDRESS 0x8b3
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_BYTE_ADDRESS 0x22cc
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_20_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_ADDRESS 0x8b4
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_BYTE_ADDRESS 0x22d0
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_21_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_ADDRESS 0x8b5
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_BYTE_ADDRESS 0x22d4
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_22_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_ADDRESS 0x8b6
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_BYTE_ADDRESS 0x22d8
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_23_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_ADDRESS 0x8b7
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_BYTE_ADDRESS 0x22dc
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_24_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_ADDRESS 0x8b8
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_BYTE_ADDRESS 0x22e0
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_25_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_ADDRESS 0x8b9
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_BYTE_ADDRESS 0x22e4
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_26_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_ADDRESS 0x8ba
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_BYTE_ADDRESS 0x22e8
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_27_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_ADDRESS 0x8bb
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_BYTE_ADDRESS 0x22ec
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_28_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_ADDRESS 0x8bc
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_BYTE_ADDRESS 0x22f0
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_29_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_ADDRESS 0x8bd
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_BYTE_ADDRESS 0x22f4
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_30_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_ADDRESS 0x8be
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_BYTE_ADDRESS 0x22f8
/* Register: cap_dpp_csr.stats.sym_phv1_capture.sym_phv1_capture_31_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_ADDRESS 0x8bf
#define CAP_DPP_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_BYTE_ADDRESS 0x22fc
/* Wide Register: cap_dpp_csr.stats.sym_phv2_capture                       */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_ADDRESS 0x8c0
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_BYTE_ADDRESS 0x2300
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_0_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_ADDRESS 0x8c0
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_BYTE_ADDRESS 0x2300
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_1_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_ADDRESS 0x8c1
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_BYTE_ADDRESS 0x2304
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_2_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_ADDRESS 0x8c2
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_BYTE_ADDRESS 0x2308
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_3_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_ADDRESS 0x8c3
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_BYTE_ADDRESS 0x230c
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_4_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_ADDRESS 0x8c4
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_BYTE_ADDRESS 0x2310
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_5_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_ADDRESS 0x8c5
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_BYTE_ADDRESS 0x2314
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_6_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_ADDRESS 0x8c6
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_BYTE_ADDRESS 0x2318
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_7_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_ADDRESS 0x8c7
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_BYTE_ADDRESS 0x231c
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_8_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_ADDRESS 0x8c8
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_BYTE_ADDRESS 0x2320
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_9_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_ADDRESS 0x8c9
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_BYTE_ADDRESS 0x2324
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_10_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_ADDRESS 0x8ca
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_BYTE_ADDRESS 0x2328
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_11_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_ADDRESS 0x8cb
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_BYTE_ADDRESS 0x232c
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_12_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_ADDRESS 0x8cc
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_BYTE_ADDRESS 0x2330
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_13_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_ADDRESS 0x8cd
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_BYTE_ADDRESS 0x2334
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_14_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_ADDRESS 0x8ce
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_BYTE_ADDRESS 0x2338
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_15_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_ADDRESS 0x8cf
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_BYTE_ADDRESS 0x233c
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_16_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_ADDRESS 0x8d0
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_BYTE_ADDRESS 0x2340
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_17_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_ADDRESS 0x8d1
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_BYTE_ADDRESS 0x2344
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_18_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_ADDRESS 0x8d2
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_BYTE_ADDRESS 0x2348
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_19_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_ADDRESS 0x8d3
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_BYTE_ADDRESS 0x234c
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_20_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_ADDRESS 0x8d4
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_BYTE_ADDRESS 0x2350
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_21_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_ADDRESS 0x8d5
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_BYTE_ADDRESS 0x2354
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_22_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_ADDRESS 0x8d6
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_BYTE_ADDRESS 0x2358
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_23_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_ADDRESS 0x8d7
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_BYTE_ADDRESS 0x235c
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_24_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_ADDRESS 0x8d8
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_BYTE_ADDRESS 0x2360
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_25_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_ADDRESS 0x8d9
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_BYTE_ADDRESS 0x2364
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_26_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_ADDRESS 0x8da
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_BYTE_ADDRESS 0x2368
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_27_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_ADDRESS 0x8db
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_BYTE_ADDRESS 0x236c
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_28_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_ADDRESS 0x8dc
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_BYTE_ADDRESS 0x2370
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_29_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_ADDRESS 0x8dd
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_BYTE_ADDRESS 0x2374
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_30_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_ADDRESS 0x8de
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_BYTE_ADDRESS 0x2378
/* Register: cap_dpp_csr.stats.sym_phv2_capture.sym_phv2_capture_31_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_ADDRESS 0x8df
#define CAP_DPP_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_BYTE_ADDRESS 0x237c
/* Wide Register: cap_dpp_csr.stats.sym_phv3_capture                       */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_ADDRESS 0x8e0
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_BYTE_ADDRESS 0x2380
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_0_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_ADDRESS 0x8e0
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_BYTE_ADDRESS 0x2380
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_1_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_ADDRESS 0x8e1
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_BYTE_ADDRESS 0x2384
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_2_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_ADDRESS 0x8e2
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_BYTE_ADDRESS 0x2388
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_3_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_ADDRESS 0x8e3
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_BYTE_ADDRESS 0x238c
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_4_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_ADDRESS 0x8e4
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_BYTE_ADDRESS 0x2390
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_5_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_ADDRESS 0x8e5
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_BYTE_ADDRESS 0x2394
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_6_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_ADDRESS 0x8e6
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_BYTE_ADDRESS 0x2398
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_7_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_ADDRESS 0x8e7
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_BYTE_ADDRESS 0x239c
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_8_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_ADDRESS 0x8e8
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_BYTE_ADDRESS 0x23a0
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_9_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_ADDRESS 0x8e9
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_BYTE_ADDRESS 0x23a4
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_10_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_ADDRESS 0x8ea
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_BYTE_ADDRESS 0x23a8
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_11_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_ADDRESS 0x8eb
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_BYTE_ADDRESS 0x23ac
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_12_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_ADDRESS 0x8ec
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_BYTE_ADDRESS 0x23b0
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_13_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_ADDRESS 0x8ed
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_BYTE_ADDRESS 0x23b4
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_14_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_ADDRESS 0x8ee
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_BYTE_ADDRESS 0x23b8
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_15_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_ADDRESS 0x8ef
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_BYTE_ADDRESS 0x23bc
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_16_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_ADDRESS 0x8f0
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_BYTE_ADDRESS 0x23c0
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_17_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_ADDRESS 0x8f1
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_BYTE_ADDRESS 0x23c4
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_18_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_ADDRESS 0x8f2
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_BYTE_ADDRESS 0x23c8
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_19_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_ADDRESS 0x8f3
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_BYTE_ADDRESS 0x23cc
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_20_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_ADDRESS 0x8f4
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_BYTE_ADDRESS 0x23d0
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_21_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_ADDRESS 0x8f5
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_BYTE_ADDRESS 0x23d4
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_22_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_ADDRESS 0x8f6
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_BYTE_ADDRESS 0x23d8
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_23_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_ADDRESS 0x8f7
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_BYTE_ADDRESS 0x23dc
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_24_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_ADDRESS 0x8f8
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_BYTE_ADDRESS 0x23e0
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_25_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_ADDRESS 0x8f9
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_BYTE_ADDRESS 0x23e4
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_26_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_ADDRESS 0x8fa
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_BYTE_ADDRESS 0x23e8
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_27_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_ADDRESS 0x8fb
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_BYTE_ADDRESS 0x23ec
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_28_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_ADDRESS 0x8fc
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_BYTE_ADDRESS 0x23f0
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_29_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_ADDRESS 0x8fd
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_BYTE_ADDRESS 0x23f4
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_30_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_ADDRESS 0x8fe
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_BYTE_ADDRESS 0x23f8
/* Register: cap_dpp_csr.stats.sym_phv3_capture.sym_phv3_capture_31_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_ADDRESS 0x8ff
#define CAP_DPP_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_BYTE_ADDRESS 0x23fc
/* Wide Register: cap_dpp_csr.stats.sym_phv4_capture                       */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_ADDRESS 0x900
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_BYTE_ADDRESS 0x2400
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_0_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_ADDRESS 0x900
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_BYTE_ADDRESS 0x2400
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_1_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_ADDRESS 0x901
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_BYTE_ADDRESS 0x2404
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_2_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_ADDRESS 0x902
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_BYTE_ADDRESS 0x2408
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_3_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_ADDRESS 0x903
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_BYTE_ADDRESS 0x240c
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_4_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_ADDRESS 0x904
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_BYTE_ADDRESS 0x2410
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_5_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_ADDRESS 0x905
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_BYTE_ADDRESS 0x2414
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_6_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_ADDRESS 0x906
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_BYTE_ADDRESS 0x2418
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_7_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_ADDRESS 0x907
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_BYTE_ADDRESS 0x241c
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_8_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_ADDRESS 0x908
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_BYTE_ADDRESS 0x2420
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_9_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_ADDRESS 0x909
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_BYTE_ADDRESS 0x2424
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_10_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_ADDRESS 0x90a
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_BYTE_ADDRESS 0x2428
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_11_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_ADDRESS 0x90b
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_BYTE_ADDRESS 0x242c
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_12_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_ADDRESS 0x90c
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_BYTE_ADDRESS 0x2430
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_13_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_ADDRESS 0x90d
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_BYTE_ADDRESS 0x2434
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_14_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_ADDRESS 0x90e
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_BYTE_ADDRESS 0x2438
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_15_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_ADDRESS 0x90f
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_BYTE_ADDRESS 0x243c
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_16_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_ADDRESS 0x910
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_BYTE_ADDRESS 0x2440
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_17_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_ADDRESS 0x911
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_BYTE_ADDRESS 0x2444
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_18_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_ADDRESS 0x912
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_BYTE_ADDRESS 0x2448
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_19_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_ADDRESS 0x913
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_BYTE_ADDRESS 0x244c
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_20_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_ADDRESS 0x914
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_BYTE_ADDRESS 0x2450
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_21_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_ADDRESS 0x915
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_BYTE_ADDRESS 0x2454
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_22_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_ADDRESS 0x916
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_BYTE_ADDRESS 0x2458
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_23_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_ADDRESS 0x917
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_BYTE_ADDRESS 0x245c
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_24_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_ADDRESS 0x918
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_BYTE_ADDRESS 0x2460
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_25_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_ADDRESS 0x919
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_BYTE_ADDRESS 0x2464
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_26_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_ADDRESS 0x91a
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_BYTE_ADDRESS 0x2468
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_27_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_ADDRESS 0x91b
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_BYTE_ADDRESS 0x246c
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_28_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_ADDRESS 0x91c
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_BYTE_ADDRESS 0x2470
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_29_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_ADDRESS 0x91d
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_BYTE_ADDRESS 0x2474
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_30_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_ADDRESS 0x91e
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_BYTE_ADDRESS 0x2478
/* Register: cap_dpp_csr.stats.sym_phv4_capture.sym_phv4_capture_31_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_ADDRESS 0x91f
#define CAP_DPP_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_BYTE_ADDRESS 0x247c
/* Wide Register: cap_dpp_csr.stats.sym_phv5_capture                       */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_ADDRESS 0x920
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_BYTE_ADDRESS 0x2480
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_0_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_ADDRESS 0x920
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_BYTE_ADDRESS 0x2480
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_1_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_ADDRESS 0x921
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_BYTE_ADDRESS 0x2484
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_2_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_ADDRESS 0x922
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_BYTE_ADDRESS 0x2488
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_3_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_ADDRESS 0x923
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_BYTE_ADDRESS 0x248c
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_4_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_ADDRESS 0x924
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_BYTE_ADDRESS 0x2490
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_5_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_ADDRESS 0x925
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_BYTE_ADDRESS 0x2494
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_6_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_ADDRESS 0x926
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_BYTE_ADDRESS 0x2498
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_7_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_ADDRESS 0x927
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_BYTE_ADDRESS 0x249c
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_8_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_ADDRESS 0x928
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_BYTE_ADDRESS 0x24a0
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_9_32      */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_ADDRESS 0x929
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_BYTE_ADDRESS 0x24a4
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_10_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_ADDRESS 0x92a
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_BYTE_ADDRESS 0x24a8
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_11_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_ADDRESS 0x92b
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_BYTE_ADDRESS 0x24ac
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_12_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_ADDRESS 0x92c
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_BYTE_ADDRESS 0x24b0
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_13_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_ADDRESS 0x92d
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_BYTE_ADDRESS 0x24b4
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_14_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_ADDRESS 0x92e
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_BYTE_ADDRESS 0x24b8
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_15_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_ADDRESS 0x92f
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_BYTE_ADDRESS 0x24bc
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_16_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_ADDRESS 0x930
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_BYTE_ADDRESS 0x24c0
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_17_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_ADDRESS 0x931
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_BYTE_ADDRESS 0x24c4
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_18_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_ADDRESS 0x932
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_BYTE_ADDRESS 0x24c8
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_19_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_ADDRESS 0x933
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_BYTE_ADDRESS 0x24cc
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_20_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_ADDRESS 0x934
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_BYTE_ADDRESS 0x24d0
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_21_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_ADDRESS 0x935
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_BYTE_ADDRESS 0x24d4
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_22_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_ADDRESS 0x936
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_BYTE_ADDRESS 0x24d8
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_23_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_ADDRESS 0x937
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_BYTE_ADDRESS 0x24dc
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_24_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_ADDRESS 0x938
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_BYTE_ADDRESS 0x24e0
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_25_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_ADDRESS 0x939
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_BYTE_ADDRESS 0x24e4
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_26_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_ADDRESS 0x93a
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_BYTE_ADDRESS 0x24e8
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_27_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_ADDRESS 0x93b
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_BYTE_ADDRESS 0x24ec
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_28_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_ADDRESS 0x93c
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_BYTE_ADDRESS 0x24f0
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_29_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_ADDRESS 0x93d
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_BYTE_ADDRESS 0x24f4
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_30_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_ADDRESS 0x93e
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_BYTE_ADDRESS 0x24f8
/* Register: cap_dpp_csr.stats.sym_phv5_capture.sym_phv5_capture_31_32     */
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_ADDRESS 0x93f
#define CAP_DPP_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_BYTE_ADDRESS 0x24fc
/* Wide Register: cap_dpp_csr.stats.sym_ohi_capture                        */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_ADDRESS 0x940
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_BYTE_ADDRESS 0x2500
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_0_32        */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_ADDRESS 0x940
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_BYTE_ADDRESS 0x2500
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_1_32        */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_ADDRESS 0x941
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_BYTE_ADDRESS 0x2504
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_2_32        */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_ADDRESS 0x942
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_BYTE_ADDRESS 0x2508
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_3_32        */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_ADDRESS 0x943
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_BYTE_ADDRESS 0x250c
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_4_32        */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_ADDRESS 0x944
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_BYTE_ADDRESS 0x2510
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_5_32        */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_ADDRESS 0x945
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_BYTE_ADDRESS 0x2514
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_6_32        */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_ADDRESS 0x946
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_BYTE_ADDRESS 0x2518
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_7_32        */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_ADDRESS 0x947
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_BYTE_ADDRESS 0x251c
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_8_32        */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_ADDRESS 0x948
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_BYTE_ADDRESS 0x2520
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_9_32        */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_ADDRESS 0x949
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_BYTE_ADDRESS 0x2524
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_10_32       */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_ADDRESS 0x94a
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_BYTE_ADDRESS 0x2528
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_11_32       */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_ADDRESS 0x94b
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_BYTE_ADDRESS 0x252c
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_12_32       */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_ADDRESS 0x94c
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_BYTE_ADDRESS 0x2530
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_13_32       */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_ADDRESS 0x94d
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_BYTE_ADDRESS 0x2534
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_14_32       */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_ADDRESS 0x94e
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_BYTE_ADDRESS 0x2538
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_15_32       */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_ADDRESS 0x94f
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_BYTE_ADDRESS 0x253c
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_16_32       */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_ADDRESS 0x950
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_BYTE_ADDRESS 0x2540
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_17_32       */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_ADDRESS 0x951
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_BYTE_ADDRESS 0x2544
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_18_32       */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_ADDRESS 0x952
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_BYTE_ADDRESS 0x2548
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_19_32       */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_ADDRESS 0x953
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_BYTE_ADDRESS 0x254c
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_20_32       */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_ADDRESS 0x954
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_BYTE_ADDRESS 0x2550
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_21_32       */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_ADDRESS 0x955
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_BYTE_ADDRESS 0x2554
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_22_32       */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_ADDRESS 0x956
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_BYTE_ADDRESS 0x2558
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_23_32       */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_ADDRESS 0x957
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_BYTE_ADDRESS 0x255c
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_24_32       */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_ADDRESS 0x958
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_BYTE_ADDRESS 0x2560
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_25_32       */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_ADDRESS 0x959
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_BYTE_ADDRESS 0x2564
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_26_32       */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_ADDRESS 0x95a
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_BYTE_ADDRESS 0x2568
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_27_32       */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_ADDRESS 0x95b
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_BYTE_ADDRESS 0x256c
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_28_32       */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_ADDRESS 0x95c
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_BYTE_ADDRESS 0x2570
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_29_32       */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_ADDRESS 0x95d
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_BYTE_ADDRESS 0x2574
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_30_32       */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_ADDRESS 0x95e
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_BYTE_ADDRESS 0x2578
/* Register: cap_dpp_csr.stats.sym_ohi_capture.sym_ohi_capture_31_32       */
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_ADDRESS 0x95f
#define CAP_DPP_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_BYTE_ADDRESS 0x257c
/* Wide Register: cap_dpp_csr.stats.sym_hdrfld_vld_capture                 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_VLD_CAPTURE_ADDRESS 0x960
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_VLD_CAPTURE_BYTE_ADDRESS 0x2580
/* Register: cap_dpp_csr.stats.sym_hdrfld_vld_capture.sym_hdrfld_vld_capture_0_8 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_0_8_ADDRESS 0x960
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_0_8_BYTE_ADDRESS 0x2580
/* Register: cap_dpp_csr.stats.sym_hdrfld_vld_capture.sym_hdrfld_vld_capture_1_8 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_1_8_ADDRESS 0x961
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_1_8_BYTE_ADDRESS 0x2584
/* Register: cap_dpp_csr.stats.sym_hdrfld_vld_capture.sym_hdrfld_vld_capture_2_8 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_2_8_ADDRESS 0x962
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_2_8_BYTE_ADDRESS 0x2588
/* Register: cap_dpp_csr.stats.sym_hdrfld_vld_capture.sym_hdrfld_vld_capture_3_8 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_3_8_ADDRESS 0x963
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_3_8_BYTE_ADDRESS 0x258c
/* Register: cap_dpp_csr.stats.sym_hdrfld_vld_capture.sym_hdrfld_vld_capture_4_8 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_4_8_ADDRESS 0x964
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_4_8_BYTE_ADDRESS 0x2590
/* Register: cap_dpp_csr.stats.sym_hdrfld_vld_capture.sym_hdrfld_vld_capture_5_8 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_5_8_ADDRESS 0x965
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_5_8_BYTE_ADDRESS 0x2594
/* Register: cap_dpp_csr.stats.sym_hdrfld_vld_capture.sym_hdrfld_vld_capture_6_8 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_6_8_ADDRESS 0x966
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_6_8_BYTE_ADDRESS 0x2598
/* Register: cap_dpp_csr.stats.sym_hdrfld_vld_capture.sym_hdrfld_vld_capture_7_8 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_7_8_ADDRESS 0x967
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_7_8_BYTE_ADDRESS 0x259c
/* Wide Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture               */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_ADDRESS 0x980
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_BYTE_ADDRESS 0x2600
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_0_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_0_32_ADDRESS 0x980
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_0_32_BYTE_ADDRESS 0x2600
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_1_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_1_32_ADDRESS 0x981
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_1_32_BYTE_ADDRESS 0x2604
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_2_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_2_32_ADDRESS 0x982
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_2_32_BYTE_ADDRESS 0x2608
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_3_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_3_32_ADDRESS 0x983
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_3_32_BYTE_ADDRESS 0x260c
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_4_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_4_32_ADDRESS 0x984
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_4_32_BYTE_ADDRESS 0x2610
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_5_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_5_32_ADDRESS 0x985
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_5_32_BYTE_ADDRESS 0x2614
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_6_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_6_32_ADDRESS 0x986
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_6_32_BYTE_ADDRESS 0x2618
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_7_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_7_32_ADDRESS 0x987
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_7_32_BYTE_ADDRESS 0x261c
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_8_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_8_32_ADDRESS 0x988
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_8_32_BYTE_ADDRESS 0x2620
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_9_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_9_32_ADDRESS 0x989
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_9_32_BYTE_ADDRESS 0x2624
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_10_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_10_32_ADDRESS 0x98a
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_10_32_BYTE_ADDRESS 0x2628
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_11_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_11_32_ADDRESS 0x98b
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_11_32_BYTE_ADDRESS 0x262c
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_12_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_12_32_ADDRESS 0x98c
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_12_32_BYTE_ADDRESS 0x2630
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_13_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_13_32_ADDRESS 0x98d
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_13_32_BYTE_ADDRESS 0x2634
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_14_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_14_32_ADDRESS 0x98e
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_14_32_BYTE_ADDRESS 0x2638
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_15_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_15_32_ADDRESS 0x98f
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_15_32_BYTE_ADDRESS 0x263c
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_16_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_16_32_ADDRESS 0x990
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_16_32_BYTE_ADDRESS 0x2640
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_17_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_17_32_ADDRESS 0x991
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_17_32_BYTE_ADDRESS 0x2644
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_18_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_18_32_ADDRESS 0x992
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_18_32_BYTE_ADDRESS 0x2648
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_19_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_19_32_ADDRESS 0x993
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_19_32_BYTE_ADDRESS 0x264c
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_20_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_20_32_ADDRESS 0x994
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_20_32_BYTE_ADDRESS 0x2650
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_21_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_21_32_ADDRESS 0x995
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_21_32_BYTE_ADDRESS 0x2654
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_22_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_22_32_ADDRESS 0x996
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_22_32_BYTE_ADDRESS 0x2658
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_23_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_23_32_ADDRESS 0x997
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_23_32_BYTE_ADDRESS 0x265c
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_24_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_24_32_ADDRESS 0x998
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_24_32_BYTE_ADDRESS 0x2660
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_25_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_25_32_ADDRESS 0x999
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_25_32_BYTE_ADDRESS 0x2664
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_26_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_26_32_ADDRESS 0x99a
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_26_32_BYTE_ADDRESS 0x2668
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_27_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_27_32_ADDRESS 0x99b
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_27_32_BYTE_ADDRESS 0x266c
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_28_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_28_32_ADDRESS 0x99c
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_28_32_BYTE_ADDRESS 0x2670
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_29_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_29_32_ADDRESS 0x99d
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_29_32_BYTE_ADDRESS 0x2674
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_30_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_30_32_ADDRESS 0x99e
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_30_32_BYTE_ADDRESS 0x2678
/* Register: cap_dpp_csr.stats.sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_31_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_31_32_ADDRESS 0x99f
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_31_32_BYTE_ADDRESS 0x267c
/* Wide Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture               */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_ADDRESS 0x9a0
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_BYTE_ADDRESS 0x2680
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_0_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_0_32_ADDRESS 0x9a0
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_0_32_BYTE_ADDRESS 0x2680
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_1_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_1_32_ADDRESS 0x9a1
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_1_32_BYTE_ADDRESS 0x2684
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_2_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_2_32_ADDRESS 0x9a2
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_2_32_BYTE_ADDRESS 0x2688
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_3_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_3_32_ADDRESS 0x9a3
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_3_32_BYTE_ADDRESS 0x268c
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_4_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_4_32_ADDRESS 0x9a4
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_4_32_BYTE_ADDRESS 0x2690
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_5_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_5_32_ADDRESS 0x9a5
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_5_32_BYTE_ADDRESS 0x2694
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_6_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_6_32_ADDRESS 0x9a6
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_6_32_BYTE_ADDRESS 0x2698
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_7_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_7_32_ADDRESS 0x9a7
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_7_32_BYTE_ADDRESS 0x269c
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_8_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_8_32_ADDRESS 0x9a8
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_8_32_BYTE_ADDRESS 0x26a0
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_9_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_9_32_ADDRESS 0x9a9
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_9_32_BYTE_ADDRESS 0x26a4
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_10_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_10_32_ADDRESS 0x9aa
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_10_32_BYTE_ADDRESS 0x26a8
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_11_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_11_32_ADDRESS 0x9ab
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_11_32_BYTE_ADDRESS 0x26ac
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_12_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_12_32_ADDRESS 0x9ac
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_12_32_BYTE_ADDRESS 0x26b0
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_13_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_13_32_ADDRESS 0x9ad
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_13_32_BYTE_ADDRESS 0x26b4
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_14_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_14_32_ADDRESS 0x9ae
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_14_32_BYTE_ADDRESS 0x26b8
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_15_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_15_32_ADDRESS 0x9af
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_15_32_BYTE_ADDRESS 0x26bc
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_16_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_16_32_ADDRESS 0x9b0
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_16_32_BYTE_ADDRESS 0x26c0
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_17_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_17_32_ADDRESS 0x9b1
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_17_32_BYTE_ADDRESS 0x26c4
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_18_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_18_32_ADDRESS 0x9b2
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_18_32_BYTE_ADDRESS 0x26c8
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_19_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_19_32_ADDRESS 0x9b3
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_19_32_BYTE_ADDRESS 0x26cc
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_20_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_20_32_ADDRESS 0x9b4
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_20_32_BYTE_ADDRESS 0x26d0
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_21_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_21_32_ADDRESS 0x9b5
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_21_32_BYTE_ADDRESS 0x26d4
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_22_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_22_32_ADDRESS 0x9b6
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_22_32_BYTE_ADDRESS 0x26d8
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_23_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_23_32_ADDRESS 0x9b7
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_23_32_BYTE_ADDRESS 0x26dc
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_24_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_24_32_ADDRESS 0x9b8
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_24_32_BYTE_ADDRESS 0x26e0
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_25_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_25_32_ADDRESS 0x9b9
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_25_32_BYTE_ADDRESS 0x26e4
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_26_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_26_32_ADDRESS 0x9ba
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_26_32_BYTE_ADDRESS 0x26e8
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_27_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_27_32_ADDRESS 0x9bb
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_27_32_BYTE_ADDRESS 0x26ec
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_28_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_28_32_ADDRESS 0x9bc
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_28_32_BYTE_ADDRESS 0x26f0
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_29_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_29_32_ADDRESS 0x9bd
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_29_32_BYTE_ADDRESS 0x26f4
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_30_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_30_32_ADDRESS 0x9be
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_30_32_BYTE_ADDRESS 0x26f8
/* Register: cap_dpp_csr.stats.sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_31_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_31_32_ADDRESS 0x9bf
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_31_32_BYTE_ADDRESS 0x26fc
/* Wide Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture               */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_ADDRESS 0x9c0
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_BYTE_ADDRESS 0x2700
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_0_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_0_32_ADDRESS 0x9c0
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_0_32_BYTE_ADDRESS 0x2700
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_1_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_1_32_ADDRESS 0x9c1
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_1_32_BYTE_ADDRESS 0x2704
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_2_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_2_32_ADDRESS 0x9c2
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_2_32_BYTE_ADDRESS 0x2708
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_3_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_3_32_ADDRESS 0x9c3
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_3_32_BYTE_ADDRESS 0x270c
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_4_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_4_32_ADDRESS 0x9c4
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_4_32_BYTE_ADDRESS 0x2710
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_5_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_5_32_ADDRESS 0x9c5
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_5_32_BYTE_ADDRESS 0x2714
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_6_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_6_32_ADDRESS 0x9c6
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_6_32_BYTE_ADDRESS 0x2718
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_7_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_7_32_ADDRESS 0x9c7
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_7_32_BYTE_ADDRESS 0x271c
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_8_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_8_32_ADDRESS 0x9c8
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_8_32_BYTE_ADDRESS 0x2720
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_9_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_9_32_ADDRESS 0x9c9
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_9_32_BYTE_ADDRESS 0x2724
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_10_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_10_32_ADDRESS 0x9ca
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_10_32_BYTE_ADDRESS 0x2728
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_11_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_11_32_ADDRESS 0x9cb
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_11_32_BYTE_ADDRESS 0x272c
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_12_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_12_32_ADDRESS 0x9cc
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_12_32_BYTE_ADDRESS 0x2730
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_13_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_13_32_ADDRESS 0x9cd
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_13_32_BYTE_ADDRESS 0x2734
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_14_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_14_32_ADDRESS 0x9ce
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_14_32_BYTE_ADDRESS 0x2738
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_15_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_15_32_ADDRESS 0x9cf
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_15_32_BYTE_ADDRESS 0x273c
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_16_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_16_32_ADDRESS 0x9d0
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_16_32_BYTE_ADDRESS 0x2740
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_17_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_17_32_ADDRESS 0x9d1
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_17_32_BYTE_ADDRESS 0x2744
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_18_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_18_32_ADDRESS 0x9d2
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_18_32_BYTE_ADDRESS 0x2748
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_19_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_19_32_ADDRESS 0x9d3
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_19_32_BYTE_ADDRESS 0x274c
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_20_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_20_32_ADDRESS 0x9d4
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_20_32_BYTE_ADDRESS 0x2750
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_21_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_21_32_ADDRESS 0x9d5
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_21_32_BYTE_ADDRESS 0x2754
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_22_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_22_32_ADDRESS 0x9d6
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_22_32_BYTE_ADDRESS 0x2758
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_23_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_23_32_ADDRESS 0x9d7
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_23_32_BYTE_ADDRESS 0x275c
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_24_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_24_32_ADDRESS 0x9d8
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_24_32_BYTE_ADDRESS 0x2760
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_25_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_25_32_ADDRESS 0x9d9
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_25_32_BYTE_ADDRESS 0x2764
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_26_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_26_32_ADDRESS 0x9da
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_26_32_BYTE_ADDRESS 0x2768
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_27_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_27_32_ADDRESS 0x9db
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_27_32_BYTE_ADDRESS 0x276c
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_28_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_28_32_ADDRESS 0x9dc
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_28_32_BYTE_ADDRESS 0x2770
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_29_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_29_32_ADDRESS 0x9dd
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_29_32_BYTE_ADDRESS 0x2774
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_30_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_30_32_ADDRESS 0x9de
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_30_32_BYTE_ADDRESS 0x2778
/* Register: cap_dpp_csr.stats.sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_31_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_31_32_ADDRESS 0x9df
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_31_32_BYTE_ADDRESS 0x277c
/* Wide Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture               */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_ADDRESS 0x9e0
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_BYTE_ADDRESS 0x2780
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_0_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_0_32_ADDRESS 0x9e0
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_0_32_BYTE_ADDRESS 0x2780
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_1_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_1_32_ADDRESS 0x9e1
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_1_32_BYTE_ADDRESS 0x2784
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_2_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_2_32_ADDRESS 0x9e2
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_2_32_BYTE_ADDRESS 0x2788
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_3_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_3_32_ADDRESS 0x9e3
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_3_32_BYTE_ADDRESS 0x278c
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_4_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_4_32_ADDRESS 0x9e4
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_4_32_BYTE_ADDRESS 0x2790
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_5_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_5_32_ADDRESS 0x9e5
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_5_32_BYTE_ADDRESS 0x2794
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_6_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_6_32_ADDRESS 0x9e6
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_6_32_BYTE_ADDRESS 0x2798
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_7_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_7_32_ADDRESS 0x9e7
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_7_32_BYTE_ADDRESS 0x279c
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_8_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_8_32_ADDRESS 0x9e8
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_8_32_BYTE_ADDRESS 0x27a0
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_9_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_9_32_ADDRESS 0x9e9
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_9_32_BYTE_ADDRESS 0x27a4
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_10_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_10_32_ADDRESS 0x9ea
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_10_32_BYTE_ADDRESS 0x27a8
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_11_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_11_32_ADDRESS 0x9eb
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_11_32_BYTE_ADDRESS 0x27ac
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_12_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_12_32_ADDRESS 0x9ec
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_12_32_BYTE_ADDRESS 0x27b0
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_13_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_13_32_ADDRESS 0x9ed
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_13_32_BYTE_ADDRESS 0x27b4
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_14_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_14_32_ADDRESS 0x9ee
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_14_32_BYTE_ADDRESS 0x27b8
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_15_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_15_32_ADDRESS 0x9ef
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_15_32_BYTE_ADDRESS 0x27bc
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_16_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_16_32_ADDRESS 0x9f0
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_16_32_BYTE_ADDRESS 0x27c0
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_17_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_17_32_ADDRESS 0x9f1
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_17_32_BYTE_ADDRESS 0x27c4
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_18_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_18_32_ADDRESS 0x9f2
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_18_32_BYTE_ADDRESS 0x27c8
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_19_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_19_32_ADDRESS 0x9f3
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_19_32_BYTE_ADDRESS 0x27cc
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_20_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_20_32_ADDRESS 0x9f4
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_20_32_BYTE_ADDRESS 0x27d0
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_21_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_21_32_ADDRESS 0x9f5
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_21_32_BYTE_ADDRESS 0x27d4
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_22_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_22_32_ADDRESS 0x9f6
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_22_32_BYTE_ADDRESS 0x27d8
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_23_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_23_32_ADDRESS 0x9f7
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_23_32_BYTE_ADDRESS 0x27dc
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_24_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_24_32_ADDRESS 0x9f8
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_24_32_BYTE_ADDRESS 0x27e0
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_25_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_25_32_ADDRESS 0x9f9
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_25_32_BYTE_ADDRESS 0x27e4
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_26_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_26_32_ADDRESS 0x9fa
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_26_32_BYTE_ADDRESS 0x27e8
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_27_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_27_32_ADDRESS 0x9fb
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_27_32_BYTE_ADDRESS 0x27ec
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_28_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_28_32_ADDRESS 0x9fc
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_28_32_BYTE_ADDRESS 0x27f0
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_29_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_29_32_ADDRESS 0x9fd
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_29_32_BYTE_ADDRESS 0x27f4
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_30_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_30_32_ADDRESS 0x9fe
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_30_32_BYTE_ADDRESS 0x27f8
/* Register: cap_dpp_csr.stats.sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_31_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_31_32_ADDRESS 0x9ff
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_31_32_BYTE_ADDRESS 0x27fc
/* Wide Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture             */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_ADDRESS 0xa00
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_BYTE_ADDRESS 0x2800
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_0_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_0_32_ADDRESS 0xa00
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_0_32_BYTE_ADDRESS 0x2800
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_1_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_1_32_ADDRESS 0xa01
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_1_32_BYTE_ADDRESS 0x2804
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_2_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_2_32_ADDRESS 0xa02
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_2_32_BYTE_ADDRESS 0x2808
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_3_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_3_32_ADDRESS 0xa03
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_3_32_BYTE_ADDRESS 0x280c
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_4_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_4_32_ADDRESS 0xa04
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_4_32_BYTE_ADDRESS 0x2810
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_5_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_5_32_ADDRESS 0xa05
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_5_32_BYTE_ADDRESS 0x2814
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_6_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_6_32_ADDRESS 0xa06
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_6_32_BYTE_ADDRESS 0x2818
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_7_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_7_32_ADDRESS 0xa07
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_7_32_BYTE_ADDRESS 0x281c
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_8_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_8_32_ADDRESS 0xa08
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_8_32_BYTE_ADDRESS 0x2820
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_9_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_9_32_ADDRESS 0xa09
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_9_32_BYTE_ADDRESS 0x2824
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_10_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_10_32_ADDRESS 0xa0a
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_10_32_BYTE_ADDRESS 0x2828
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_11_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_11_32_ADDRESS 0xa0b
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_11_32_BYTE_ADDRESS 0x282c
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_12_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_12_32_ADDRESS 0xa0c
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_12_32_BYTE_ADDRESS 0x2830
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_13_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_13_32_ADDRESS 0xa0d
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_13_32_BYTE_ADDRESS 0x2834
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_14_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_14_32_ADDRESS 0xa0e
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_14_32_BYTE_ADDRESS 0x2838
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_15_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_15_32_ADDRESS 0xa0f
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_15_32_BYTE_ADDRESS 0x283c
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_16_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_16_32_ADDRESS 0xa10
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_16_32_BYTE_ADDRESS 0x2840
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_17_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_17_32_ADDRESS 0xa11
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_17_32_BYTE_ADDRESS 0x2844
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_18_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_18_32_ADDRESS 0xa12
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_18_32_BYTE_ADDRESS 0x2848
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_19_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_19_32_ADDRESS 0xa13
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_19_32_BYTE_ADDRESS 0x284c
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_20_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_20_32_ADDRESS 0xa14
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_20_32_BYTE_ADDRESS 0x2850
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_21_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_21_32_ADDRESS 0xa15
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_21_32_BYTE_ADDRESS 0x2854
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_22_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_22_32_ADDRESS 0xa16
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_22_32_BYTE_ADDRESS 0x2858
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_23_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_23_32_ADDRESS 0xa17
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_23_32_BYTE_ADDRESS 0x285c
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_24_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_24_32_ADDRESS 0xa18
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_24_32_BYTE_ADDRESS 0x2860
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_25_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_25_32_ADDRESS 0xa19
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_25_32_BYTE_ADDRESS 0x2864
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_26_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_26_32_ADDRESS 0xa1a
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_26_32_BYTE_ADDRESS 0x2868
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_27_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_27_32_ADDRESS 0xa1b
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_27_32_BYTE_ADDRESS 0x286c
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_28_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_28_32_ADDRESS 0xa1c
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_28_32_BYTE_ADDRESS 0x2870
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_29_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_29_32_ADDRESS 0xa1d
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_29_32_BYTE_ADDRESS 0x2874
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_30_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_30_32_ADDRESS 0xa1e
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_30_32_BYTE_ADDRESS 0x2878
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_31_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_31_32_ADDRESS 0xa1f
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_31_32_BYTE_ADDRESS 0x287c
/* Wide Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture             */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_ADDRESS 0xa20
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_BYTE_ADDRESS 0x2880
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_0_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_0_32_ADDRESS 0xa20
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_0_32_BYTE_ADDRESS 0x2880
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_1_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_1_32_ADDRESS 0xa21
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_1_32_BYTE_ADDRESS 0x2884
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_2_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_2_32_ADDRESS 0xa22
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_2_32_BYTE_ADDRESS 0x2888
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_3_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_3_32_ADDRESS 0xa23
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_3_32_BYTE_ADDRESS 0x288c
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_4_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_4_32_ADDRESS 0xa24
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_4_32_BYTE_ADDRESS 0x2890
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_5_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_5_32_ADDRESS 0xa25
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_5_32_BYTE_ADDRESS 0x2894
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_6_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_6_32_ADDRESS 0xa26
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_6_32_BYTE_ADDRESS 0x2898
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_7_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_7_32_ADDRESS 0xa27
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_7_32_BYTE_ADDRESS 0x289c
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_8_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_8_32_ADDRESS 0xa28
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_8_32_BYTE_ADDRESS 0x28a0
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_9_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_9_32_ADDRESS 0xa29
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_9_32_BYTE_ADDRESS 0x28a4
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_10_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_10_32_ADDRESS 0xa2a
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_10_32_BYTE_ADDRESS 0x28a8
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_11_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_11_32_ADDRESS 0xa2b
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_11_32_BYTE_ADDRESS 0x28ac
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_12_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_12_32_ADDRESS 0xa2c
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_12_32_BYTE_ADDRESS 0x28b0
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_13_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_13_32_ADDRESS 0xa2d
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_13_32_BYTE_ADDRESS 0x28b4
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_14_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_14_32_ADDRESS 0xa2e
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_14_32_BYTE_ADDRESS 0x28b8
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_15_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_15_32_ADDRESS 0xa2f
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_15_32_BYTE_ADDRESS 0x28bc
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_16_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_16_32_ADDRESS 0xa30
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_16_32_BYTE_ADDRESS 0x28c0
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_17_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_17_32_ADDRESS 0xa31
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_17_32_BYTE_ADDRESS 0x28c4
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_18_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_18_32_ADDRESS 0xa32
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_18_32_BYTE_ADDRESS 0x28c8
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_19_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_19_32_ADDRESS 0xa33
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_19_32_BYTE_ADDRESS 0x28cc
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_20_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_20_32_ADDRESS 0xa34
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_20_32_BYTE_ADDRESS 0x28d0
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_21_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_21_32_ADDRESS 0xa35
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_21_32_BYTE_ADDRESS 0x28d4
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_22_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_22_32_ADDRESS 0xa36
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_22_32_BYTE_ADDRESS 0x28d8
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_23_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_23_32_ADDRESS 0xa37
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_23_32_BYTE_ADDRESS 0x28dc
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_24_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_24_32_ADDRESS 0xa38
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_24_32_BYTE_ADDRESS 0x28e0
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_25_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_25_32_ADDRESS 0xa39
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_25_32_BYTE_ADDRESS 0x28e4
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_26_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_26_32_ADDRESS 0xa3a
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_26_32_BYTE_ADDRESS 0x28e8
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_27_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_27_32_ADDRESS 0xa3b
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_27_32_BYTE_ADDRESS 0x28ec
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_28_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_28_32_ADDRESS 0xa3c
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_28_32_BYTE_ADDRESS 0x28f0
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_29_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_29_32_ADDRESS 0xa3d
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_29_32_BYTE_ADDRESS 0x28f4
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_30_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_30_32_ADDRESS 0xa3e
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_30_32_BYTE_ADDRESS 0x28f8
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_31_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_31_32_ADDRESS 0xa3f
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_31_32_BYTE_ADDRESS 0x28fc
/* Wide Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture             */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_ADDRESS 0xa40
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_BYTE_ADDRESS 0x2900
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_0_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_0_32_ADDRESS 0xa40
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_0_32_BYTE_ADDRESS 0x2900
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_1_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_1_32_ADDRESS 0xa41
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_1_32_BYTE_ADDRESS 0x2904
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_2_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_2_32_ADDRESS 0xa42
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_2_32_BYTE_ADDRESS 0x2908
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_3_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_3_32_ADDRESS 0xa43
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_3_32_BYTE_ADDRESS 0x290c
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_4_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_4_32_ADDRESS 0xa44
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_4_32_BYTE_ADDRESS 0x2910
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_5_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_5_32_ADDRESS 0xa45
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_5_32_BYTE_ADDRESS 0x2914
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_6_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_6_32_ADDRESS 0xa46
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_6_32_BYTE_ADDRESS 0x2918
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_7_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_7_32_ADDRESS 0xa47
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_7_32_BYTE_ADDRESS 0x291c
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_8_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_8_32_ADDRESS 0xa48
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_8_32_BYTE_ADDRESS 0x2920
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_9_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_9_32_ADDRESS 0xa49
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_9_32_BYTE_ADDRESS 0x2924
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_10_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_10_32_ADDRESS 0xa4a
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_10_32_BYTE_ADDRESS 0x2928
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_11_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_11_32_ADDRESS 0xa4b
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_11_32_BYTE_ADDRESS 0x292c
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_12_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_12_32_ADDRESS 0xa4c
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_12_32_BYTE_ADDRESS 0x2930
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_13_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_13_32_ADDRESS 0xa4d
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_13_32_BYTE_ADDRESS 0x2934
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_14_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_14_32_ADDRESS 0xa4e
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_14_32_BYTE_ADDRESS 0x2938
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_15_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_15_32_ADDRESS 0xa4f
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_15_32_BYTE_ADDRESS 0x293c
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_16_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_16_32_ADDRESS 0xa50
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_16_32_BYTE_ADDRESS 0x2940
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_17_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_17_32_ADDRESS 0xa51
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_17_32_BYTE_ADDRESS 0x2944
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_18_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_18_32_ADDRESS 0xa52
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_18_32_BYTE_ADDRESS 0x2948
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_19_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_19_32_ADDRESS 0xa53
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_19_32_BYTE_ADDRESS 0x294c
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_20_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_20_32_ADDRESS 0xa54
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_20_32_BYTE_ADDRESS 0x2950
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_21_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_21_32_ADDRESS 0xa55
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_21_32_BYTE_ADDRESS 0x2954
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_22_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_22_32_ADDRESS 0xa56
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_22_32_BYTE_ADDRESS 0x2958
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_23_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_23_32_ADDRESS 0xa57
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_23_32_BYTE_ADDRESS 0x295c
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_24_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_24_32_ADDRESS 0xa58
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_24_32_BYTE_ADDRESS 0x2960
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_25_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_25_32_ADDRESS 0xa59
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_25_32_BYTE_ADDRESS 0x2964
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_26_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_26_32_ADDRESS 0xa5a
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_26_32_BYTE_ADDRESS 0x2968
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_27_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_27_32_ADDRESS 0xa5b
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_27_32_BYTE_ADDRESS 0x296c
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_28_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_28_32_ADDRESS 0xa5c
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_28_32_BYTE_ADDRESS 0x2970
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_29_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_29_32_ADDRESS 0xa5d
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_29_32_BYTE_ADDRESS 0x2974
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_30_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_30_32_ADDRESS 0xa5e
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_30_32_BYTE_ADDRESS 0x2978
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_31_32 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_31_32_ADDRESS 0xa5f
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_31_32_BYTE_ADDRESS 0x297c
/* Wide Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture             */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_ADDRESS 0xa80
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_BYTE_ADDRESS 0x2a00
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_0_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_0_33_ADDRESS 0xa80
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_0_33_BYTE_ADDRESS 0x2a00
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_1_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_1_33_ADDRESS 0xa81
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_1_33_BYTE_ADDRESS 0x2a04
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_2_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_2_33_ADDRESS 0xa82
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_2_33_BYTE_ADDRESS 0x2a08
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_3_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_3_33_ADDRESS 0xa83
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_3_33_BYTE_ADDRESS 0x2a0c
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_4_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_4_33_ADDRESS 0xa84
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_4_33_BYTE_ADDRESS 0x2a10
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_5_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_5_33_ADDRESS 0xa85
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_5_33_BYTE_ADDRESS 0x2a14
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_6_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_6_33_ADDRESS 0xa86
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_6_33_BYTE_ADDRESS 0x2a18
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_7_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_7_33_ADDRESS 0xa87
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_7_33_BYTE_ADDRESS 0x2a1c
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_8_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_8_33_ADDRESS 0xa88
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_8_33_BYTE_ADDRESS 0x2a20
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_9_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_9_33_ADDRESS 0xa89
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_9_33_BYTE_ADDRESS 0x2a24
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_10_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_10_33_ADDRESS 0xa8a
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_10_33_BYTE_ADDRESS 0x2a28
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_11_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_11_33_ADDRESS 0xa8b
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_11_33_BYTE_ADDRESS 0x2a2c
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_12_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_12_33_ADDRESS 0xa8c
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_12_33_BYTE_ADDRESS 0x2a30
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_13_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_13_33_ADDRESS 0xa8d
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_13_33_BYTE_ADDRESS 0x2a34
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_14_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_14_33_ADDRESS 0xa8e
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_14_33_BYTE_ADDRESS 0x2a38
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_15_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_15_33_ADDRESS 0xa8f
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_15_33_BYTE_ADDRESS 0x2a3c
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_16_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_16_33_ADDRESS 0xa90
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_16_33_BYTE_ADDRESS 0x2a40
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_17_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_17_33_ADDRESS 0xa91
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_17_33_BYTE_ADDRESS 0x2a44
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_18_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_18_33_ADDRESS 0xa92
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_18_33_BYTE_ADDRESS 0x2a48
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_19_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_19_33_ADDRESS 0xa93
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_19_33_BYTE_ADDRESS 0x2a4c
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_20_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_20_33_ADDRESS 0xa94
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_20_33_BYTE_ADDRESS 0x2a50
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_21_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_21_33_ADDRESS 0xa95
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_21_33_BYTE_ADDRESS 0x2a54
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_22_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_22_33_ADDRESS 0xa96
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_22_33_BYTE_ADDRESS 0x2a58
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_23_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_23_33_ADDRESS 0xa97
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_23_33_BYTE_ADDRESS 0x2a5c
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_24_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_24_33_ADDRESS 0xa98
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_24_33_BYTE_ADDRESS 0x2a60
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_25_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_25_33_ADDRESS 0xa99
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_25_33_BYTE_ADDRESS 0x2a64
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_26_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_26_33_ADDRESS 0xa9a
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_26_33_BYTE_ADDRESS 0x2a68
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_27_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_27_33_ADDRESS 0xa9b
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_27_33_BYTE_ADDRESS 0x2a6c
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_28_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_28_33_ADDRESS 0xa9c
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_28_33_BYTE_ADDRESS 0x2a70
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_29_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_29_33_ADDRESS 0xa9d
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_29_33_BYTE_ADDRESS 0x2a74
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_30_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_30_33_ADDRESS 0xa9e
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_30_33_BYTE_ADDRESS 0x2a78
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_31_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_31_33_ADDRESS 0xa9f
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_31_33_BYTE_ADDRESS 0x2a7c
/* Register: cap_dpp_csr.stats.sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_32_33 */
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_32_33_ADDRESS 0xaa0
#define CAP_DPP_CSR_STATS_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_32_33_BYTE_ADDRESS 0x2a80
/* Register: cap_dpp_csr.stats.sta_global                                  */
#define CAP_DPP_CSR_STATS_STA_GLOBAL_ADDRESS 0xac0
#define CAP_DPP_CSR_STATS_STA_GLOBAL_BYTE_ADDRESS 0x2b00
/* Register: cap_dpp_csr.stats.sta_spare                                   */
#define CAP_DPP_CSR_STATS_STA_SPARE_ADDRESS 0xac1
#define CAP_DPP_CSR_STATS_STA_SPARE_BYTE_ADDRESS 0x2b04
/* Wide Register: cap_dpp_csr.stats.CNT_dpp                                */
#define CAP_DPP_CSR_STATS_CNT_DPP_ADDRESS 0xad0
#define CAP_DPP_CSR_STATS_CNT_DPP_BYTE_ADDRESS 0x2b40
/* Register: cap_dpp_csr.stats.CNT_dpp.CNT_dpp_0_10                        */
#define CAP_DPP_CSR_STATS_CNT_DPP_CNT_DPP_0_10_ADDRESS 0xad0
#define CAP_DPP_CSR_STATS_CNT_DPP_CNT_DPP_0_10_BYTE_ADDRESS 0x2b40
/* Register: cap_dpp_csr.stats.CNT_dpp.CNT_dpp_1_10                        */
#define CAP_DPP_CSR_STATS_CNT_DPP_CNT_DPP_1_10_ADDRESS 0xad1
#define CAP_DPP_CSR_STATS_CNT_DPP_CNT_DPP_1_10_BYTE_ADDRESS 0x2b44
/* Register: cap_dpp_csr.stats.CNT_dpp.CNT_dpp_2_10                        */
#define CAP_DPP_CSR_STATS_CNT_DPP_CNT_DPP_2_10_ADDRESS 0xad2
#define CAP_DPP_CSR_STATS_CNT_DPP_CNT_DPP_2_10_BYTE_ADDRESS 0x2b48
/* Register: cap_dpp_csr.stats.CNT_dpp.CNT_dpp_3_10                        */
#define CAP_DPP_CSR_STATS_CNT_DPP_CNT_DPP_3_10_ADDRESS 0xad3
#define CAP_DPP_CSR_STATS_CNT_DPP_CNT_DPP_3_10_BYTE_ADDRESS 0x2b4c
/* Register: cap_dpp_csr.stats.CNT_dpp.CNT_dpp_4_10                        */
#define CAP_DPP_CSR_STATS_CNT_DPP_CNT_DPP_4_10_ADDRESS 0xad4
#define CAP_DPP_CSR_STATS_CNT_DPP_CNT_DPP_4_10_BYTE_ADDRESS 0x2b50
/* Register: cap_dpp_csr.stats.CNT_dpp.CNT_dpp_5_10                        */
#define CAP_DPP_CSR_STATS_CNT_DPP_CNT_DPP_5_10_ADDRESS 0xad5
#define CAP_DPP_CSR_STATS_CNT_DPP_CNT_DPP_5_10_BYTE_ADDRESS 0x2b54
/* Register: cap_dpp_csr.stats.CNT_dpp.CNT_dpp_6_10                        */
#define CAP_DPP_CSR_STATS_CNT_DPP_CNT_DPP_6_10_ADDRESS 0xad6
#define CAP_DPP_CSR_STATS_CNT_DPP_CNT_DPP_6_10_BYTE_ADDRESS 0x2b58
/* Register: cap_dpp_csr.stats.CNT_dpp.CNT_dpp_7_10                        */
#define CAP_DPP_CSR_STATS_CNT_DPP_CNT_DPP_7_10_ADDRESS 0xad7
#define CAP_DPP_CSR_STATS_CNT_DPP_CNT_DPP_7_10_BYTE_ADDRESS 0x2b5c
/* Register: cap_dpp_csr.stats.CNT_dpp.CNT_dpp_8_10                        */
#define CAP_DPP_CSR_STATS_CNT_DPP_CNT_DPP_8_10_ADDRESS 0xad8
#define CAP_DPP_CSR_STATS_CNT_DPP_CNT_DPP_8_10_BYTE_ADDRESS 0x2b60
/* Register: cap_dpp_csr.stats.CNT_dpp.CNT_dpp_9_10                        */
#define CAP_DPP_CSR_STATS_CNT_DPP_CNT_DPP_9_10_ADDRESS 0xad9
#define CAP_DPP_CSR_STATS_CNT_DPP_CNT_DPP_9_10_BYTE_ADDRESS 0x2b64
/* Register: cap_dpp_csr.stats.CNT_dpp_phv_lines                           */
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_LINES_ADDRESS 0xae0
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_LINES_BYTE_ADDRESS 0x2b80
/* Register: cap_dpp_csr.stats.CNT_dpp_ohi_lines                           */
#define CAP_DPP_CSR_STATS_CNT_DPP_OHI_LINES_ADDRESS 0xae1
#define CAP_DPP_CSR_STATS_CNT_DPP_OHI_LINES_BYTE_ADDRESS 0x2b84
/* Register: cap_dpp_csr.stats.CNT_dpp_hdrfld_sel_lines                    */
#define CAP_DPP_CSR_STATS_CNT_DPP_HDRFLD_SEL_LINES_ADDRESS 0xae2
#define CAP_DPP_CSR_STATS_CNT_DPP_HDRFLD_SEL_LINES_BYTE_ADDRESS 0x2b88
/* Wide Register: cap_dpp_csr.stats.CNT_dpp_phv                            */
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_ADDRESS 0xae4
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_BYTE_ADDRESS 0x2b90
/* Register: cap_dpp_csr.stats.CNT_dpp_phv.CNT_dpp_phv_0_2                 */
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_CNT_DPP_PHV_0_2_ADDRESS 0xae4
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_CNT_DPP_PHV_0_2_BYTE_ADDRESS 0x2b90
/* Register: cap_dpp_csr.stats.CNT_dpp_phv.CNT_dpp_phv_1_2                 */
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_CNT_DPP_PHV_1_2_ADDRESS 0xae5
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_CNT_DPP_PHV_1_2_BYTE_ADDRESS 0x2b94
/* Wide Register: cap_dpp_csr.stats.CNT_dpp_phv_drop                       */
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_DROP_ADDRESS 0xae6
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_DROP_BYTE_ADDRESS 0x2b98
/* Register: cap_dpp_csr.stats.CNT_dpp_phv_drop.CNT_dpp_phv_drop_0_2       */
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_0_2_ADDRESS 0xae6
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_0_2_BYTE_ADDRESS 0x2b98
/* Register: cap_dpp_csr.stats.CNT_dpp_phv_drop.CNT_dpp_phv_drop_1_2       */
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_1_2_ADDRESS 0xae7
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_1_2_BYTE_ADDRESS 0x2b9c
/* Wide Register: cap_dpp_csr.stats.CNT_dpp_phv_no_data                    */
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_NO_DATA_ADDRESS 0xae8
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_NO_DATA_BYTE_ADDRESS 0x2ba0
/* Register: cap_dpp_csr.stats.CNT_dpp_phv_no_data.CNT_dpp_phv_no_data_0_2 */
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_0_2_ADDRESS 0xae8
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_0_2_BYTE_ADDRESS 0x2ba0
/* Register: cap_dpp_csr.stats.CNT_dpp_phv_no_data.CNT_dpp_phv_no_data_1_2 */
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_1_2_ADDRESS 0xae9
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_1_2_BYTE_ADDRESS 0x2ba4
/* Wide Register: cap_dpp_csr.stats.CNT_dpp_phv_no_data_drop               */
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_NO_DATA_DROP_ADDRESS 0xaea
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_NO_DATA_DROP_BYTE_ADDRESS 0x2ba8
/* Register: cap_dpp_csr.stats.CNT_dpp_phv_no_data_drop.CNT_dpp_phv_no_data_drop_0_2 */
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_0_2_ADDRESS 0xaea
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_0_2_BYTE_ADDRESS 0x2ba8
/* Register: cap_dpp_csr.stats.CNT_dpp_phv_no_data_drop.CNT_dpp_phv_no_data_drop_1_2 */
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_1_2_ADDRESS 0xaeb
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_1_2_BYTE_ADDRESS 0x2bac
/* Wide Register: cap_dpp_csr.stats.CNT_dpp_phv_no_data_drop_drop          */
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_NO_DATA_DROP_DROP_ADDRESS 0xaec
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_NO_DATA_DROP_DROP_BYTE_ADDRESS 0x2bb0
/* Register: cap_dpp_csr.stats.CNT_dpp_phv_no_data_drop_drop.CNT_dpp_phv_no_data_drop_drop_0_2 */
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_0_2_ADDRESS 0xaec
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_0_2_BYTE_ADDRESS 0x2bb0
/* Register: cap_dpp_csr.stats.CNT_dpp_phv_no_data_drop_drop.CNT_dpp_phv_no_data_drop_drop_1_2 */
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_1_2_ADDRESS 0xaed
#define CAP_DPP_CSR_STATS_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_1_2_BYTE_ADDRESS 0x2bb4
/* Wide Register: cap_dpp_csr.stats.CNT_dpp_ohi                            */
#define CAP_DPP_CSR_STATS_CNT_DPP_OHI_ADDRESS 0xaee
#define CAP_DPP_CSR_STATS_CNT_DPP_OHI_BYTE_ADDRESS 0x2bb8
/* Register: cap_dpp_csr.stats.CNT_dpp_ohi.CNT_dpp_ohi_0_2                 */
#define CAP_DPP_CSR_STATS_CNT_DPP_OHI_CNT_DPP_OHI_0_2_ADDRESS 0xaee
#define CAP_DPP_CSR_STATS_CNT_DPP_OHI_CNT_DPP_OHI_0_2_BYTE_ADDRESS 0x2bb8
/* Register: cap_dpp_csr.stats.CNT_dpp_ohi.CNT_dpp_ohi_1_2                 */
#define CAP_DPP_CSR_STATS_CNT_DPP_OHI_CNT_DPP_OHI_1_2_ADDRESS 0xaef
#define CAP_DPP_CSR_STATS_CNT_DPP_OHI_CNT_DPP_OHI_1_2_BYTE_ADDRESS 0x2bbc
/* Wide Register: cap_dpp_csr.stats.CNT_dpp_dpr_xn                         */
#define CAP_DPP_CSR_STATS_CNT_DPP_DPR_XN_ADDRESS 0xaf0
#define CAP_DPP_CSR_STATS_CNT_DPP_DPR_XN_BYTE_ADDRESS 0x2bc0
/* Register: cap_dpp_csr.stats.CNT_dpp_dpr_xn.CNT_dpp_dpr_xn_0_2           */
#define CAP_DPP_CSR_STATS_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_0_2_ADDRESS 0xaf0
#define CAP_DPP_CSR_STATS_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_0_2_BYTE_ADDRESS 0x2bc0
/* Register: cap_dpp_csr.stats.CNT_dpp_dpr_xn.CNT_dpp_dpr_xn_1_2           */
#define CAP_DPP_CSR_STATS_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_1_2_ADDRESS 0xaf1
#define CAP_DPP_CSR_STATS_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_1_2_BYTE_ADDRESS 0x2bc4
/* Wide Register: cap_dpp_csr.stats.CNT_dpp_dpr_csum_crc_xn                */
#define CAP_DPP_CSR_STATS_CNT_DPP_DPR_CSUM_CRC_XN_ADDRESS 0xaf2
#define CAP_DPP_CSR_STATS_CNT_DPP_DPR_CSUM_CRC_XN_BYTE_ADDRESS 0x2bc8
/* Register: cap_dpp_csr.stats.CNT_dpp_dpr_csum_crc_xn.CNT_dpp_dpr_csum_crc_xn_0_2 */
#define CAP_DPP_CSR_STATS_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_0_2_ADDRESS 0xaf2
#define CAP_DPP_CSR_STATS_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_0_2_BYTE_ADDRESS 0x2bc8
/* Register: cap_dpp_csr.stats.CNT_dpp_dpr_csum_crc_xn.CNT_dpp_dpr_csum_crc_xn_1_2 */
#define CAP_DPP_CSR_STATS_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_1_2_ADDRESS 0xaf3
#define CAP_DPP_CSR_STATS_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_1_2_BYTE_ADDRESS 0x2bcc
/* Wide Register: cap_dpp_csr.stats.CNT_dpp_spare_0                        */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_0_ADDRESS 0xaf4
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_0_BYTE_ADDRESS 0x2bd0
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_0.CNT_dpp_spare_0_0_2         */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_0_2_ADDRESS 0xaf4
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_0_2_BYTE_ADDRESS 0x2bd0
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_0.CNT_dpp_spare_0_1_2         */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_1_2_ADDRESS 0xaf5
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_1_2_BYTE_ADDRESS 0x2bd4
/* Wide Register: cap_dpp_csr.stats.CNT_dpp_spare_1                        */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_1_ADDRESS 0xaf6
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_1_BYTE_ADDRESS 0x2bd8
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_1.CNT_dpp_spare_1_0_2         */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_0_2_ADDRESS 0xaf6
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_0_2_BYTE_ADDRESS 0x2bd8
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_1.CNT_dpp_spare_1_1_2         */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_1_2_ADDRESS 0xaf7
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_1_2_BYTE_ADDRESS 0x2bdc
/* Wide Register: cap_dpp_csr.stats.CNT_dpp_spare_2                        */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_2_ADDRESS 0xaf8
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_2_BYTE_ADDRESS 0x2be0
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_2.CNT_dpp_spare_2_0_2         */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_0_2_ADDRESS 0xaf8
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_0_2_BYTE_ADDRESS 0x2be0
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_2.CNT_dpp_spare_2_1_2         */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_1_2_ADDRESS 0xaf9
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_1_2_BYTE_ADDRESS 0x2be4
/* Wide Register: cap_dpp_csr.stats.CNT_dpp_spare_3                        */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_3_ADDRESS 0xafa
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_3_BYTE_ADDRESS 0x2be8
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_3.CNT_dpp_spare_3_0_2         */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_0_2_ADDRESS 0xafa
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_0_2_BYTE_ADDRESS 0x2be8
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_3.CNT_dpp_spare_3_1_2         */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_1_2_ADDRESS 0xafb
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_1_2_BYTE_ADDRESS 0x2bec
/* Wide Register: cap_dpp_csr.stats.CNT_dpp_spare_4                        */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_4_ADDRESS 0xafc
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_4_BYTE_ADDRESS 0x2bf0
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_4.CNT_dpp_spare_4_0_2         */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_0_2_ADDRESS 0xafc
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_0_2_BYTE_ADDRESS 0x2bf0
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_4.CNT_dpp_spare_4_1_2         */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_1_2_ADDRESS 0xafd
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_1_2_BYTE_ADDRESS 0x2bf4
/* Wide Register: cap_dpp_csr.stats.CNT_dpp_spare_5                        */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_5_ADDRESS 0xafe
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_5_BYTE_ADDRESS 0x2bf8
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_5.CNT_dpp_spare_5_0_2         */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_0_2_ADDRESS 0xafe
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_0_2_BYTE_ADDRESS 0x2bf8
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_5.CNT_dpp_spare_5_1_2         */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_1_2_ADDRESS 0xaff
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_1_2_BYTE_ADDRESS 0x2bfc
/* Wide Register: cap_dpp_csr.stats.CNT_dpp_spare_6                        */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_6_ADDRESS 0xb00
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_6_BYTE_ADDRESS 0x2c00
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_6.CNT_dpp_spare_6_0_2         */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_0_2_ADDRESS 0xb00
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_0_2_BYTE_ADDRESS 0x2c00
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_6.CNT_dpp_spare_6_1_2         */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_1_2_ADDRESS 0xb01
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_1_2_BYTE_ADDRESS 0x2c04
/* Wide Register: cap_dpp_csr.stats.CNT_dpp_spare_7                        */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_7_ADDRESS 0xb02
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_7_BYTE_ADDRESS 0x2c08
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_7.CNT_dpp_spare_7_0_2         */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_0_2_ADDRESS 0xb02
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_0_2_BYTE_ADDRESS 0x2c08
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_7.CNT_dpp_spare_7_1_2         */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_1_2_ADDRESS 0xb03
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_1_2_BYTE_ADDRESS 0x2c0c
/* Wide Register: cap_dpp_csr.stats.CNT_dpp_spare_8                        */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_8_ADDRESS 0xb04
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_8_BYTE_ADDRESS 0x2c10
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_8.CNT_dpp_spare_8_0_2         */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_0_2_ADDRESS 0xb04
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_0_2_BYTE_ADDRESS 0x2c10
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_8.CNT_dpp_spare_8_1_2         */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_1_2_ADDRESS 0xb05
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_1_2_BYTE_ADDRESS 0x2c14
/* Wide Register: cap_dpp_csr.stats.CNT_dpp_spare_9                        */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_9_ADDRESS 0xb06
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_9_BYTE_ADDRESS 0x2c18
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_9.CNT_dpp_spare_9_0_2         */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_0_2_ADDRESS 0xb06
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_0_2_BYTE_ADDRESS 0x2c18
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_9.CNT_dpp_spare_9_1_2         */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_1_2_ADDRESS 0xb07
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_1_2_BYTE_ADDRESS 0x2c1c
/* Wide Register: cap_dpp_csr.stats.CNT_dpp_spare_10                       */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_10_ADDRESS 0xb08
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_10_BYTE_ADDRESS 0x2c20
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_10.CNT_dpp_spare_10_0_2       */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_0_2_ADDRESS 0xb08
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_0_2_BYTE_ADDRESS 0x2c20
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_10.CNT_dpp_spare_10_1_2       */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_1_2_ADDRESS 0xb09
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_1_2_BYTE_ADDRESS 0x2c24
/* Wide Register: cap_dpp_csr.stats.CNT_dpp_spare_11                       */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_11_ADDRESS 0xb0a
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_11_BYTE_ADDRESS 0x2c28
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_11.CNT_dpp_spare_11_0_2       */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_0_2_ADDRESS 0xb0a
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_0_2_BYTE_ADDRESS 0x2c28
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_11.CNT_dpp_spare_11_1_2       */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_1_2_ADDRESS 0xb0b
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_1_2_BYTE_ADDRESS 0x2c2c
/* Wide Register: cap_dpp_csr.stats.CNT_dpp_spare_12                       */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_12_ADDRESS 0xb0c
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_12_BYTE_ADDRESS 0x2c30
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_12.CNT_dpp_spare_12_0_2       */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_0_2_ADDRESS 0xb0c
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_0_2_BYTE_ADDRESS 0x2c30
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_12.CNT_dpp_spare_12_1_2       */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_1_2_ADDRESS 0xb0d
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_1_2_BYTE_ADDRESS 0x2c34
/* Wide Register: cap_dpp_csr.stats.CNT_dpp_spare_13                       */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_13_ADDRESS 0xb0e
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_13_BYTE_ADDRESS 0x2c38
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_13.CNT_dpp_spare_13_0_2       */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_0_2_ADDRESS 0xb0e
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_0_2_BYTE_ADDRESS 0x2c38
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_13.CNT_dpp_spare_13_1_2       */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_1_2_ADDRESS 0xb0f
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_1_2_BYTE_ADDRESS 0x2c3c
/* Wide Register: cap_dpp_csr.stats.CNT_dpp_spare_14                       */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_14_ADDRESS 0xb10
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_14_BYTE_ADDRESS 0x2c40
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_14.CNT_dpp_spare_14_0_2       */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_0_2_ADDRESS 0xb10
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_0_2_BYTE_ADDRESS 0x2c40
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_14.CNT_dpp_spare_14_1_2       */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_1_2_ADDRESS 0xb11
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_1_2_BYTE_ADDRESS 0x2c44
/* Wide Register: cap_dpp_csr.stats.CNT_dpp_spare_15                       */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_15_ADDRESS 0xb12
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_15_BYTE_ADDRESS 0x2c48
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_15.CNT_dpp_spare_15_0_2       */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_0_2_ADDRESS 0xb12
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_0_2_BYTE_ADDRESS 0x2c48
/* Register: cap_dpp_csr.stats.CNT_dpp_spare_15.CNT_dpp_spare_15_1_2       */
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_1_2_ADDRESS 0xb13
#define CAP_DPP_CSR_STATS_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_1_2_BYTE_ADDRESS 0x2c4c
/* Wide Register: cap_dpp_csr.stats.SAT_dpp_err                            */
#define CAP_DPP_CSR_STATS_SAT_DPP_ERR_ADDRESS 0xb18
#define CAP_DPP_CSR_STATS_SAT_DPP_ERR_BYTE_ADDRESS 0x2c60
/* Register: cap_dpp_csr.stats.SAT_dpp_err.SAT_dpp_err_0_5                 */
#define CAP_DPP_CSR_STATS_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ADDRESS 0xb18
#define CAP_DPP_CSR_STATS_SAT_DPP_ERR_SAT_DPP_ERR_0_5_BYTE_ADDRESS 0x2c60
/* Register: cap_dpp_csr.stats.SAT_dpp_err.SAT_dpp_err_1_5                 */
#define CAP_DPP_CSR_STATS_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ADDRESS 0xb19
#define CAP_DPP_CSR_STATS_SAT_DPP_ERR_SAT_DPP_ERR_1_5_BYTE_ADDRESS 0x2c64
/* Register: cap_dpp_csr.stats.SAT_dpp_err.SAT_dpp_err_2_5                 */
#define CAP_DPP_CSR_STATS_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ADDRESS 0xb1a
#define CAP_DPP_CSR_STATS_SAT_DPP_ERR_SAT_DPP_ERR_2_5_BYTE_ADDRESS 0x2c68
/* Register: cap_dpp_csr.stats.SAT_dpp_err.SAT_dpp_err_3_5                 */
#define CAP_DPP_CSR_STATS_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ADDRESS 0xb1b
#define CAP_DPP_CSR_STATS_SAT_DPP_ERR_SAT_DPP_ERR_3_5_BYTE_ADDRESS 0x2c6c
/* Register: cap_dpp_csr.stats.SAT_dpp_err.SAT_dpp_err_4_5                 */
#define CAP_DPP_CSR_STATS_SAT_DPP_ERR_SAT_DPP_ERR_4_5_ADDRESS 0xb1c
#define CAP_DPP_CSR_STATS_SAT_DPP_ERR_SAT_DPP_ERR_4_5_BYTE_ADDRESS 0x2c70
/* Wide Register: cap_dpp_csr.stats.SAT_dpp_ff_err                         */
#define CAP_DPP_CSR_STATS_SAT_DPP_FF_ERR_ADDRESS 0xb20
#define CAP_DPP_CSR_STATS_SAT_DPP_FF_ERR_BYTE_ADDRESS 0x2c80
/* Register: cap_dpp_csr.stats.SAT_dpp_ff_err.SAT_dpp_ff_err_0_3           */
#define CAP_DPP_CSR_STATS_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_ADDRESS 0xb20
#define CAP_DPP_CSR_STATS_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_BYTE_ADDRESS 0x2c80
/* Register: cap_dpp_csr.stats.SAT_dpp_ff_err.SAT_dpp_ff_err_1_3           */
#define CAP_DPP_CSR_STATS_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_ADDRESS 0xb21
#define CAP_DPP_CSR_STATS_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_BYTE_ADDRESS 0x2c84
/* Register: cap_dpp_csr.stats.SAT_dpp_ff_err.SAT_dpp_ff_err_2_3           */
#define CAP_DPP_CSR_STATS_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_ADDRESS 0xb22
#define CAP_DPP_CSR_STATS_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_BYTE_ADDRESS 0x2c88
/* Wide Register: cap_dpp_csr.stats.SAT_dpp_spare_err                      */
#define CAP_DPP_CSR_STATS_SAT_DPP_SPARE_ERR_ADDRESS 0xb28
#define CAP_DPP_CSR_STATS_SAT_DPP_SPARE_ERR_BYTE_ADDRESS 0x2ca0
/* Register: cap_dpp_csr.stats.SAT_dpp_spare_err.SAT_dpp_spare_err_0_8     */
#define CAP_DPP_CSR_STATS_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_ADDRESS 0xb28
#define CAP_DPP_CSR_STATS_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_BYTE_ADDRESS 0x2ca0
/* Register: cap_dpp_csr.stats.SAT_dpp_spare_err.SAT_dpp_spare_err_1_8     */
#define CAP_DPP_CSR_STATS_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_ADDRESS 0xb29
#define CAP_DPP_CSR_STATS_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_BYTE_ADDRESS 0x2ca4
/* Register: cap_dpp_csr.stats.SAT_dpp_spare_err.SAT_dpp_spare_err_2_8     */
#define CAP_DPP_CSR_STATS_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_ADDRESS 0xb2a
#define CAP_DPP_CSR_STATS_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_BYTE_ADDRESS 0x2ca8
/* Register: cap_dpp_csr.stats.SAT_dpp_spare_err.SAT_dpp_spare_err_3_8     */
#define CAP_DPP_CSR_STATS_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_ADDRESS 0xb2b
#define CAP_DPP_CSR_STATS_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_BYTE_ADDRESS 0x2cac
/* Register: cap_dpp_csr.stats.SAT_dpp_spare_err.SAT_dpp_spare_err_4_8     */
#define CAP_DPP_CSR_STATS_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_ADDRESS 0xb2c
#define CAP_DPP_CSR_STATS_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_BYTE_ADDRESS 0x2cb0
/* Register: cap_dpp_csr.stats.SAT_dpp_spare_err.SAT_dpp_spare_err_5_8     */
#define CAP_DPP_CSR_STATS_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_ADDRESS 0xb2d
#define CAP_DPP_CSR_STATS_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_BYTE_ADDRESS 0x2cb4
/* Register: cap_dpp_csr.stats.SAT_dpp_spare_err.SAT_dpp_spare_err_6_8     */
#define CAP_DPP_CSR_STATS_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_ADDRESS 0xb2e
#define CAP_DPP_CSR_STATS_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_BYTE_ADDRESS 0x2cb8
/* Register: cap_dpp_csr.stats.SAT_dpp_spare_err.SAT_dpp_spare_err_7_8     */
#define CAP_DPP_CSR_STATS_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_ADDRESS 0xb2f
#define CAP_DPP_CSR_STATS_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_BYTE_ADDRESS 0x2cbc
/* Addressmap: cap_dpp_csr.mem                                             */
#define CAP_DPP_CSR_MEM_ADDRESS 0x10000
#define CAP_DPP_CSR_MEM_BYTE_ADDRESS 0x40000
/* Wide Memory: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram                      */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ADDRESS 0x10000
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_BYTE_ADDRESS 0x40000
/* Wide Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry              */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ADDRESS 0x10000
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_BYTE_ADDRESS 0x40000
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ARRAY_COUNT 0x280
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ARRAY_INDEX_MAX 0x27f
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_0_32        */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_ADDRESS 0x10000
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_BYTE_ADDRESS 0x40000
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_1_32        */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_ADDRESS 0x10001
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_BYTE_ADDRESS 0x40004
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_2_32        */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_ADDRESS 0x10002
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_BYTE_ADDRESS 0x40008
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_3_32        */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_ADDRESS 0x10003
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_BYTE_ADDRESS 0x4000c
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_4_32        */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_ADDRESS 0x10004
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_BYTE_ADDRESS 0x40010
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_5_32        */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_ADDRESS 0x10005
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_BYTE_ADDRESS 0x40014
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_6_32        */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_ADDRESS 0x10006
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_BYTE_ADDRESS 0x40018
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_7_32        */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_ADDRESS 0x10007
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_BYTE_ADDRESS 0x4001c
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_8_32        */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_ADDRESS 0x10008
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_BYTE_ADDRESS 0x40020
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_9_32        */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_ADDRESS 0x10009
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_BYTE_ADDRESS 0x40024
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_10_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_ADDRESS 0x1000a
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_BYTE_ADDRESS 0x40028
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_11_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_ADDRESS 0x1000b
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_BYTE_ADDRESS 0x4002c
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_12_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_ADDRESS 0x1000c
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_BYTE_ADDRESS 0x40030
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_13_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_ADDRESS 0x1000d
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_BYTE_ADDRESS 0x40034
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_14_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_ADDRESS 0x1000e
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_BYTE_ADDRESS 0x40038
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_15_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_ADDRESS 0x1000f
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_BYTE_ADDRESS 0x4003c
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_16_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_ADDRESS 0x10010
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_BYTE_ADDRESS 0x40040
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_17_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_ADDRESS 0x10011
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_BYTE_ADDRESS 0x40044
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_18_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_18_32_ADDRESS 0x10012
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_18_32_BYTE_ADDRESS 0x40048
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_19_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_19_32_ADDRESS 0x10013
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_19_32_BYTE_ADDRESS 0x4004c
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_20_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_20_32_ADDRESS 0x10014
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_20_32_BYTE_ADDRESS 0x40050
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_21_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_21_32_ADDRESS 0x10015
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_21_32_BYTE_ADDRESS 0x40054
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_22_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_22_32_ADDRESS 0x10016
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_22_32_BYTE_ADDRESS 0x40058
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_23_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_23_32_ADDRESS 0x10017
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_23_32_BYTE_ADDRESS 0x4005c
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_24_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_24_32_ADDRESS 0x10018
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_24_32_BYTE_ADDRESS 0x40060
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_25_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_25_32_ADDRESS 0x10019
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_25_32_BYTE_ADDRESS 0x40064
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_26_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_26_32_ADDRESS 0x1001a
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_26_32_BYTE_ADDRESS 0x40068
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_27_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_27_32_ADDRESS 0x1001b
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_27_32_BYTE_ADDRESS 0x4006c
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_28_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_28_32_ADDRESS 0x1001c
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_28_32_BYTE_ADDRESS 0x40070
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_29_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_29_32_ADDRESS 0x1001d
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_29_32_BYTE_ADDRESS 0x40074
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_30_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_30_32_ADDRESS 0x1001e
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_30_32_BYTE_ADDRESS 0x40078
/* Register: cap_dpp_csr.mem.dhs_dpp_phv_fifo_sram.entry.entry_31_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_31_32_ADDRESS 0x1001f
#define CAP_DPP_CSR_MEM_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_31_32_BYTE_ADDRESS 0x4007c
/* Register: cap_dpp_csr.mem.cfg_dpp_phv_fifo                              */
#define CAP_DPP_CSR_MEM_CFG_DPP_PHV_FIFO_ADDRESS 0x18000
#define CAP_DPP_CSR_MEM_CFG_DPP_PHV_FIFO_BYTE_ADDRESS 0x60000
/* Wide Register: cap_dpp_csr.mem.sta_srams_ecc_dpp_phv_fifo               */
#define CAP_DPP_CSR_MEM_STA_SRAMS_ECC_DPP_PHV_FIFO_ADDRESS 0x18002
#define CAP_DPP_CSR_MEM_STA_SRAMS_ECC_DPP_PHV_FIFO_BYTE_ADDRESS 0x60008
/* Register: cap_dpp_csr.mem.sta_srams_ecc_dpp_phv_fifo.sta_srams_ecc_dpp_phv_fifo_0_2 */
#define CAP_DPP_CSR_MEM_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_ADDRESS 0x18002
#define CAP_DPP_CSR_MEM_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_BYTE_ADDRESS 0x60008
/* Register: cap_dpp_csr.mem.sta_srams_ecc_dpp_phv_fifo.sta_srams_ecc_dpp_phv_fifo_1_2 */
#define CAP_DPP_CSR_MEM_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_ADDRESS 0x18003
#define CAP_DPP_CSR_MEM_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_BYTE_ADDRESS 0x6000c
/* Register: cap_dpp_csr.mem.sta_ff_ptr_dpp_phv_fifo                       */
#define CAP_DPP_CSR_MEM_STA_FF_PTR_DPP_PHV_FIFO_ADDRESS 0x18004
#define CAP_DPP_CSR_MEM_STA_FF_PTR_DPP_PHV_FIFO_BYTE_ADDRESS 0x60010
/* Register: cap_dpp_csr.mem.cfw_ff_dpp_phv_fifo                           */
#define CAP_DPP_CSR_MEM_CFW_FF_DPP_PHV_FIFO_ADDRESS 0x18005
#define CAP_DPP_CSR_MEM_CFW_FF_DPP_PHV_FIFO_BYTE_ADDRESS 0x60014
/* Wide Memory: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram                      */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ADDRESS 0x1a000
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_BYTE_ADDRESS 0x68000
/* Wide Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry              */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ADDRESS 0x1a000
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_BYTE_ADDRESS 0x68000
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ARRAY_COUNT 0xd2
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ARRAY_INDEX_MAX 0xd1
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_0_32        */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_ADDRESS 0x1a000
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_BYTE_ADDRESS 0x68000
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_1_32        */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_ADDRESS 0x1a001
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_BYTE_ADDRESS 0x68004
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_2_32        */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_ADDRESS 0x1a002
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_BYTE_ADDRESS 0x68008
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_3_32        */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_ADDRESS 0x1a003
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_BYTE_ADDRESS 0x6800c
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_4_32        */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_ADDRESS 0x1a004
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_BYTE_ADDRESS 0x68010
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_5_32        */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_ADDRESS 0x1a005
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_BYTE_ADDRESS 0x68014
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_6_32        */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_ADDRESS 0x1a006
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_BYTE_ADDRESS 0x68018
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_7_32        */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_ADDRESS 0x1a007
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_BYTE_ADDRESS 0x6801c
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_8_32        */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_ADDRESS 0x1a008
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_BYTE_ADDRESS 0x68020
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_9_32        */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_ADDRESS 0x1a009
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_BYTE_ADDRESS 0x68024
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_10_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_ADDRESS 0x1a00a
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_BYTE_ADDRESS 0x68028
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_11_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_ADDRESS 0x1a00b
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_BYTE_ADDRESS 0x6802c
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_12_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_ADDRESS 0x1a00c
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_BYTE_ADDRESS 0x68030
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_13_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_ADDRESS 0x1a00d
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_BYTE_ADDRESS 0x68034
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_14_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_ADDRESS 0x1a00e
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_BYTE_ADDRESS 0x68038
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_15_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_ADDRESS 0x1a00f
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_BYTE_ADDRESS 0x6803c
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_16_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_ADDRESS 0x1a010
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_BYTE_ADDRESS 0x68040
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_17_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_ADDRESS 0x1a011
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_BYTE_ADDRESS 0x68044
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_18_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_18_32_ADDRESS 0x1a012
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_18_32_BYTE_ADDRESS 0x68048
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_19_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_19_32_ADDRESS 0x1a013
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_19_32_BYTE_ADDRESS 0x6804c
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_20_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_20_32_ADDRESS 0x1a014
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_20_32_BYTE_ADDRESS 0x68050
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_21_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_21_32_ADDRESS 0x1a015
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_21_32_BYTE_ADDRESS 0x68054
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_22_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_22_32_ADDRESS 0x1a016
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_22_32_BYTE_ADDRESS 0x68058
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_23_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_23_32_ADDRESS 0x1a017
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_23_32_BYTE_ADDRESS 0x6805c
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_24_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_24_32_ADDRESS 0x1a018
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_24_32_BYTE_ADDRESS 0x68060
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_25_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_25_32_ADDRESS 0x1a019
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_25_32_BYTE_ADDRESS 0x68064
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_26_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_26_32_ADDRESS 0x1a01a
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_26_32_BYTE_ADDRESS 0x68068
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_27_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_27_32_ADDRESS 0x1a01b
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_27_32_BYTE_ADDRESS 0x6806c
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_28_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_28_32_ADDRESS 0x1a01c
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_28_32_BYTE_ADDRESS 0x68070
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_29_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_29_32_ADDRESS 0x1a01d
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_29_32_BYTE_ADDRESS 0x68074
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_30_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_30_32_ADDRESS 0x1a01e
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_30_32_BYTE_ADDRESS 0x68078
/* Register: cap_dpp_csr.mem.dhs_dpp_ohi_fifo_sram.entry.entry_31_32       */
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_31_32_ADDRESS 0x1a01f
#define CAP_DPP_CSR_MEM_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_31_32_BYTE_ADDRESS 0x6807c
/* Register: cap_dpp_csr.mem.cfg_dpp_ohi_fifo                              */
#define CAP_DPP_CSR_MEM_CFG_DPP_OHI_FIFO_ADDRESS 0x1c000
#define CAP_DPP_CSR_MEM_CFG_DPP_OHI_FIFO_BYTE_ADDRESS 0x70000
/* Wide Register: cap_dpp_csr.mem.sta_srams_ecc_dpp_ohi_fifo               */
#define CAP_DPP_CSR_MEM_STA_SRAMS_ECC_DPP_OHI_FIFO_ADDRESS 0x1c002
#define CAP_DPP_CSR_MEM_STA_SRAMS_ECC_DPP_OHI_FIFO_BYTE_ADDRESS 0x70008
/* Register: cap_dpp_csr.mem.sta_srams_ecc_dpp_ohi_fifo.sta_srams_ecc_dpp_ohi_fifo_0_2 */
#define CAP_DPP_CSR_MEM_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_ADDRESS 0x1c002
#define CAP_DPP_CSR_MEM_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_BYTE_ADDRESS 0x70008
/* Register: cap_dpp_csr.mem.sta_srams_ecc_dpp_ohi_fifo.sta_srams_ecc_dpp_ohi_fifo_1_2 */
#define CAP_DPP_CSR_MEM_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_ADDRESS 0x1c003
#define CAP_DPP_CSR_MEM_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_BYTE_ADDRESS 0x7000c
/* Register: cap_dpp_csr.mem.sta_ff_ptr_dpp_ohi_fifo                       */
#define CAP_DPP_CSR_MEM_STA_FF_PTR_DPP_OHI_FIFO_ADDRESS 0x1c004
#define CAP_DPP_CSR_MEM_STA_FF_PTR_DPP_OHI_FIFO_BYTE_ADDRESS 0x70010
/* Register: cap_dpp_csr.mem.cfw_ff_dpp_ohi_fifo                           */
#define CAP_DPP_CSR_MEM_CFW_FF_DPP_OHI_FIFO_ADDRESS 0x1c005
#define CAP_DPP_CSR_MEM_CFW_FF_DPP_OHI_FIFO_BYTE_ADDRESS 0x70014


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: cap_dpp_csr                                            */
/* Addressmap template: cap_dpp_csr                                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 815 */
#define CAP_DPP_CSR_SIZE 0x20000
#define CAP_DPP_CSR_BYTE_SIZE 0x80000
/* Register member: cap_dpp_csr.base                                       */
/* Register type referenced: cap_dpp_csr::base                             */
/* Register template referenced: cap_dpp_csr::base                         */
#define CAP_DPP_CSR_BASE_OFFSET 0x0
#define CAP_DPP_CSR_BASE_BYTE_OFFSET 0x0
#define CAP_DPP_CSR_BASE_READ_ACCESS 1
#define CAP_DPP_CSR_BASE_WRITE_ACCESS 1
#define CAP_DPP_CSR_BASE_RESET_VALUE 0x00000001
#define CAP_DPP_CSR_BASE_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_BASE_READ_MASK 0xffffffff
#define CAP_DPP_CSR_BASE_WRITE_MASK 0xffffffff
/* Register member: cap_dpp_csr.cfg_global                                 */
/* Register type referenced: cap_dpp_csr::cfg_global                       */
/* Register template referenced: cap_dpp_csr::cfg_global                   */
#define CAP_DPP_CSR_CFG_GLOBAL_OFFSET 0x1
#define CAP_DPP_CSR_CFG_GLOBAL_BYTE_OFFSET 0x4
#define CAP_DPP_CSR_CFG_GLOBAL_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_CFG_GLOBAL_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_GLOBAL_READ_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_GLOBAL_WRITE_MASK 0x0000007f
/* Wide Register member: cap_dpp_csr.cfg_global_hw                         */
/* Wide Register type referenced: cap_dpp_csr::cfg_global_hw               */
/* Wide Register template referenced: cap_dpp_csr::cfg_global_hw           */
#define CAP_DPP_CSR_CFG_GLOBAL_HW_OFFSET 0x2
#define CAP_DPP_CSR_CFG_GLOBAL_HW_BYTE_OFFSET 0x8
#define CAP_DPP_CSR_CFG_GLOBAL_HW_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_WRITE_ACCESS 1
/* Register member: cap_dpp_csr::cfg_global_hw.cfg_global_hw_0_2           */
/* Register type referenced: cap_dpp_csr::cfg_global_hw::cfg_global_hw_0_2 */
/* Register template referenced: cap_dpp_csr::cfg_global_hw::cfg_global_hw_0_2 */
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_OFFSET 0x2
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_BYTE_OFFSET 0x8
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_RESET_VALUE 0x6bdef637
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_READ_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dpp_csr::cfg_global_hw.cfg_global_hw_1_2           */
/* Register type referenced: cap_dpp_csr::cfg_global_hw::cfg_global_hw_1_2 */
/* Register template referenced: cap_dpp_csr::cfg_global_hw::cfg_global_hw_1_2 */
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_OFFSET 0x3
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_BYTE_OFFSET 0xc
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_RESET_VALUE 0x00000001
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_READ_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_WRITE_MASK 0x00000001
/* Wide Register member: cap_dpp_csr.cfg_global_1                          */
/* Wide Register type referenced: cap_dpp_csr::cfg_global_1                */
/* Wide Register template referenced: cap_dpp_csr::cfg_global_1            */
#define CAP_DPP_CSR_CFG_GLOBAL_1_OFFSET 0x4
#define CAP_DPP_CSR_CFG_GLOBAL_1_BYTE_OFFSET 0x10
#define CAP_DPP_CSR_CFG_GLOBAL_1_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_1_WRITE_ACCESS 1
/* Register member: cap_dpp_csr::cfg_global_1.cfg_global_1_0_2             */
/* Register type referenced: cap_dpp_csr::cfg_global_1::cfg_global_1_0_2   */
/* Register template referenced: cap_dpp_csr::cfg_global_1::cfg_global_1_0_2 */
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_OFFSET 0x4
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_BYTE_OFFSET 0x10
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_RESET_VALUE 0x3fff3fff
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_READ_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dpp_csr::cfg_global_1.cfg_global_1_1_2             */
/* Register type referenced: cap_dpp_csr::cfg_global_1::cfg_global_1_1_2   */
/* Register template referenced: cap_dpp_csr::cfg_global_1::cfg_global_1_1_2 */
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_OFFSET 0x5
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_BYTE_OFFSET 0x14
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_RESET_VALUE 0x00000110
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_READ_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_WRITE_MASK 0x000fffff
/* Register member: cap_dpp_csr.cfg_global_hw_1                            */
/* Register type referenced: cap_dpp_csr::cfg_global_hw_1                  */
/* Register template referenced: cap_dpp_csr::cfg_global_hw_1              */
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_OFFSET 0x6
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_BYTE_OFFSET 0x18
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_RESET_VALUE 0x0004011f
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_READ_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_WRITE_MASK 0x03ffffff
/* Wide Register member: cap_dpp_csr.cfg_global_2                          */
/* Wide Register type referenced: cap_dpp_csr::cfg_global_2                */
/* Wide Register template referenced: cap_dpp_csr::cfg_global_2            */
#define CAP_DPP_CSR_CFG_GLOBAL_2_OFFSET 0x8
#define CAP_DPP_CSR_CFG_GLOBAL_2_BYTE_OFFSET 0x20
#define CAP_DPP_CSR_CFG_GLOBAL_2_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_2_WRITE_ACCESS 1
/* Register member: cap_dpp_csr::cfg_global_2.cfg_global_2_0_2             */
/* Register type referenced: cap_dpp_csr::cfg_global_2::cfg_global_2_0_2   */
/* Register template referenced: cap_dpp_csr::cfg_global_2::cfg_global_2_0_2 */
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_OFFSET 0x8
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_BYTE_OFFSET 0x20
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_READ_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dpp_csr::cfg_global_2.cfg_global_2_1_2             */
/* Register type referenced: cap_dpp_csr::cfg_global_2::cfg_global_2_1_2   */
/* Register template referenced: cap_dpp_csr::cfg_global_2::cfg_global_2_1_2 */
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_2_OFFSET 0x9
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_2_BYTE_OFFSET 0x24
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_2_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_2_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_2_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_2_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_2_READ_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_2_WRITE_MASK 0x00000001
/* Register member: cap_dpp_csr.cfg_global_err_code                        */
/* Register type referenced: cap_dpp_csr::cfg_global_err_code              */
/* Register template referenced: cap_dpp_csr::cfg_global_err_code          */
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_OFFSET 0xa
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_BYTE_OFFSET 0x28
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_RESET_VALUE 0x000000d1
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_READ_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_WRITE_MASK 0x000001ff
/* Wide Register member: cap_dpp_csr.cfg_error_mask                        */
/* Wide Register type referenced: cap_dpp_csr::cfg_error_mask              */
/* Wide Register template referenced: cap_dpp_csr::cfg_error_mask          */
#define CAP_DPP_CSR_CFG_ERROR_MASK_OFFSET 0xc
#define CAP_DPP_CSR_CFG_ERROR_MASK_BYTE_OFFSET 0x30
#define CAP_DPP_CSR_CFG_ERROR_MASK_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_WRITE_ACCESS 1
/* Register member: cap_dpp_csr::cfg_error_mask.cfg_error_mask_0_2         */
/* Register type referenced: cap_dpp_csr::cfg_error_mask::cfg_error_mask_0_2 */
/* Register template referenced: cap_dpp_csr::cfg_error_mask::cfg_error_mask_0_2 */
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_OFFSET 0xc
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_BYTE_OFFSET 0x30
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_READ_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dpp_csr::cfg_error_mask.cfg_error_mask_1_2         */
/* Register type referenced: cap_dpp_csr::cfg_error_mask::cfg_error_mask_1_2 */
/* Register template referenced: cap_dpp_csr::cfg_error_mask::cfg_error_mask_1_2 */
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_OFFSET 0xd
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_BYTE_OFFSET 0x34
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_READ_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_WRITE_MASK 0x0001ffff
/* Register member: cap_dpp_csr.cfg_error_spare_mask                       */
/* Register type referenced: cap_dpp_csr::cfg_error_spare_mask             */
/* Register template referenced: cap_dpp_csr::cfg_error_spare_mask         */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_OFFSET 0xe
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_BYTE_OFFSET 0x38
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_READ_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_WRITE_MASK 0xffffffff
/* Wide Register member: cap_dpp_csr.cfg_interrupt_mask                    */
/* Wide Register type referenced: cap_dpp_csr::cfg_interrupt_mask          */
/* Wide Register template referenced: cap_dpp_csr::cfg_interrupt_mask      */
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_OFFSET 0x10
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_BYTE_OFFSET 0x40
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_WRITE_ACCESS 1
/* Register member: cap_dpp_csr::cfg_interrupt_mask.cfg_interrupt_mask_0_2 */
/* Register type referenced: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2 */
/* Register template referenced: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2 */
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_OFFSET 0x10
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_BYTE_OFFSET 0x40
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_READ_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dpp_csr::cfg_interrupt_mask.cfg_interrupt_mask_1_2 */
/* Register type referenced: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_1_2 */
/* Register template referenced: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_1_2 */
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_OFFSET 0x11
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_BYTE_OFFSET 0x44
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_READ_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_WRITE_MASK 0x0001ffff
/* Register member: cap_dpp_csr.cfg_interrupt_spare_mask                   */
/* Register type referenced: cap_dpp_csr::cfg_interrupt_spare_mask         */
/* Register template referenced: cap_dpp_csr::cfg_interrupt_spare_mask     */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_OFFSET 0x12
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_BYTE_OFFSET 0x48
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_READ_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_WRITE_MASK 0xffffffff
/* Wide Register member: cap_dpp_csr.cfg_ohi_payload                       */
/* Wide Register type referenced: cap_dpp_csr::cfg_ohi_payload             */
/* Wide Register template referenced: cap_dpp_csr::cfg_ohi_payload         */
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_OFFSET 0x14
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_BYTE_OFFSET 0x50
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_WRITE_ACCESS 1
/* Register member: cap_dpp_csr::cfg_ohi_payload.cfg_ohi_payload_0_2       */
/* Register type referenced: cap_dpp_csr::cfg_ohi_payload::cfg_ohi_payload_0_2 */
/* Register template referenced: cap_dpp_csr::cfg_ohi_payload::cfg_ohi_payload_0_2 */
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_0_2_OFFSET 0x14
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_0_2_BYTE_OFFSET 0x50
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_0_2_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_0_2_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_0_2_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_0_2_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_0_2_READ_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dpp_csr::cfg_ohi_payload.cfg_ohi_payload_1_2       */
/* Register type referenced: cap_dpp_csr::cfg_ohi_payload::cfg_ohi_payload_1_2 */
/* Register template referenced: cap_dpp_csr::cfg_ohi_payload::cfg_ohi_payload_1_2 */
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_1_2_OFFSET 0x15
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_1_2_BYTE_OFFSET 0x54
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_1_2_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_1_2_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_1_2_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_1_2_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_1_2_READ_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_1_2_WRITE_MASK 0xffffffff
/* Group member: cap_dpp_csr.int_srams_ecc                                 */
/* Group type referenced: cap_dpp_csr::int_srams_ecc                       */
/* Group template referenced: cap_dpp_csr::intgrp                          */
#define CAP_DPP_CSR_INT_SRAMS_ECC_OFFSET 0x18
#define CAP_DPP_CSR_INT_SRAMS_ECC_BYTE_OFFSET 0x60
#define CAP_DPP_CSR_INT_SRAMS_ECC_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_WRITE_ACCESS 1
/* Register member: cap_dpp_csr.csr_intr                                   */
/* Register type referenced: cap_dpp_csr::csr_intr                         */
/* Register template referenced: cap_dpp_csr::csr_intr                     */
#define CAP_DPP_CSR_CSR_INTR_OFFSET 0x1c
#define CAP_DPP_CSR_CSR_INTR_BYTE_OFFSET 0x70
#define CAP_DPP_CSR_CSR_INTR_READ_ACCESS 1
#define CAP_DPP_CSR_CSR_INTR_WRITE_ACCESS 1
#define CAP_DPP_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define CAP_DPP_CSR_CSR_INTR_READ_MASK 0xffffffff
#define CAP_DPP_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: cap_dpp_csr.int_groups                                    */
/* Group type referenced: cap_dpp_csr::int_groups                          */
/* Group template referenced: cap_dpp_csr::intgrp_status                   */
#define CAP_DPP_CSR_INT_GROUPS_OFFSET 0x20
#define CAP_DPP_CSR_INT_GROUPS_BYTE_OFFSET 0x80
#define CAP_DPP_CSR_INT_GROUPS_READ_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: cap_dpp_csr.int_reg1                                      */
/* Group type referenced: cap_dpp_csr::int_reg1                            */
/* Group template referenced: cap_dpp_csr::intgrp                          */
#define CAP_DPP_CSR_INT_REG1_OFFSET 0x24
#define CAP_DPP_CSR_INT_REG1_BYTE_OFFSET 0x90
#define CAP_DPP_CSR_INT_REG1_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_WRITE_ACCESS 1
/* Group member: cap_dpp_csr.int_reg2                                      */
/* Group type referenced: cap_dpp_csr::int_reg2                            */
/* Group template referenced: cap_dpp_csr::intgrp                          */
#define CAP_DPP_CSR_INT_REG2_OFFSET 0x28
#define CAP_DPP_CSR_INT_REG2_BYTE_OFFSET 0xa0
#define CAP_DPP_CSR_INT_REG2_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG2_WRITE_ACCESS 1
/* Group member: cap_dpp_csr.int_fifo                                      */
/* Group type referenced: cap_dpp_csr::int_fifo                            */
/* Group template referenced: cap_dpp_csr::intgrp                          */
#define CAP_DPP_CSR_INT_FIFO_OFFSET 0x2c
#define CAP_DPP_CSR_INT_FIFO_BYTE_OFFSET 0xb0
#define CAP_DPP_CSR_INT_FIFO_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_WRITE_ACCESS 1
/* Group member: cap_dpp_csr.int_credit                                    */
/* Group type referenced: cap_dpp_csr::int_credit                          */
/* Group template referenced: cap_dpp_csr::intgrp                          */
#define CAP_DPP_CSR_INT_CREDIT_OFFSET 0x30
#define CAP_DPP_CSR_INT_CREDIT_BYTE_OFFSET 0xc0
#define CAP_DPP_CSR_INT_CREDIT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_WRITE_ACCESS 1
/* Group member: cap_dpp_csr.int_spare                                     */
/* Group type referenced: cap_dpp_csr::int_spare                           */
/* Group template referenced: cap_dpp_csr::intgrp                          */
#define CAP_DPP_CSR_INT_SPARE_OFFSET 0x34
#define CAP_DPP_CSR_INT_SPARE_BYTE_OFFSET 0xd0
#define CAP_DPP_CSR_INT_SPARE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_WRITE_ACCESS 1
/* Register member: cap_dpp_csr.cfg_spare_csr                              */
/* Register type referenced: cap_dpp_csr::cfg_spare_csr                    */
/* Register template referenced: cap_dpp_csr::cfg_spare_csr                */
#define CAP_DPP_CSR_CFG_SPARE_CSR_OFFSET 0x40
#define CAP_DPP_CSR_CFG_SPARE_CSR_BYTE_OFFSET 0x100
#define CAP_DPP_CSR_CFG_SPARE_CSR_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_SPARE_CSR_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_SPARE_CSR_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_CFG_SPARE_CSR_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_SPARE_CSR_READ_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_SPARE_CSR_WRITE_MASK 0xffffffff
/* Register member: cap_dpp_csr.cfw_dpp_spare                              */
/* Register type referenced: cap_dpp_csr::cfw_dpp_spare                    */
/* Register template referenced: cap_dpp_csr::cfw_dpp_spare                */
#define CAP_DPP_CSR_CFW_DPP_SPARE_OFFSET 0x60
#define CAP_DPP_CSR_CFW_DPP_SPARE_BYTE_OFFSET 0x180
#define CAP_DPP_CSR_CFW_DPP_SPARE_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_CFW_DPP_SPARE_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_CFW_DPP_SPARE_READ_MASK 0xffffffff
#define CAP_DPP_CSR_CFW_DPP_SPARE_WRITE_MASK 0xffffffff
/* Addressmap member: cap_dpp_csr.hdr                                      */
/* Addressmap type referenced: cap_dpphdr_csr                              */
/* Addressmap template referenced: cap_dpphdr_csr                          */
#define CAP_DPP_CSR_HDR_OFFSET 0x100
#define CAP_DPP_CSR_HDR_BYTE_OFFSET 0x400
#define CAP_DPP_CSR_HDR_READ_ACCESS 1
#define CAP_DPP_CSR_HDR_WRITE_ACCESS 1
/* Addressmap member: cap_dpp_csr.hdrfld                                   */
/* Addressmap type referenced: cap_dpphdrfld_csr                           */
/* Addressmap template referenced: cap_dpphdrfld_csr                       */
#define CAP_DPP_CSR_HDRFLD_OFFSET 0x200
#define CAP_DPP_CSR_HDRFLD_BYTE_OFFSET 0x800
#define CAP_DPP_CSR_HDRFLD_READ_ACCESS 1
#define CAP_DPP_CSR_HDRFLD_WRITE_ACCESS 1
/* Addressmap member: cap_dpp_csr.csum                                     */
/* Addressmap type referenced: cap_dppcsum_csr                             */
/* Addressmap template referenced: cap_dppcsum_csr                         */
#define CAP_DPP_CSR_CSUM_OFFSET 0x400
#define CAP_DPP_CSR_CSUM_BYTE_OFFSET 0x1000
#define CAP_DPP_CSR_CSUM_READ_ACCESS 1
#define CAP_DPP_CSR_CSUM_WRITE_ACCESS 1
/* Addressmap member: cap_dpp_csr.stats                                    */
/* Addressmap type referenced: cap_dppstats_csr                            */
/* Addressmap template referenced: cap_dppstats_csr                        */
#define CAP_DPP_CSR_STATS_OFFSET 0x800
#define CAP_DPP_CSR_STATS_BYTE_OFFSET 0x2000
#define CAP_DPP_CSR_STATS_READ_ACCESS 1
#define CAP_DPP_CSR_STATS_WRITE_ACCESS 1
/* Addressmap member: cap_dpp_csr.mem                                      */
/* Addressmap type referenced: cap_dppmem_csr                              */
/* Addressmap template referenced: cap_dppmem_csr                          */
#define CAP_DPP_CSR_MEM_OFFSET 0x10000
#define CAP_DPP_CSR_MEM_BYTE_OFFSET 0x40000
#define CAP_DPP_CSR_MEM_READ_ACCESS 1
#define CAP_DPP_CSR_MEM_WRITE_ACCESS 1

/* Register type: cap_dpp_csr::base                                        */
/* Register template: cap_dpp_csr::base                                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/csr_scratch.csr.pp, line: 2 */
/* Field member: cap_dpp_csr::base.scratch_reg                             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPP_CSR_BASE_SCRATCH_REG_MSB 31
#define CAP_DPP_CSR_BASE_SCRATCH_REG_LSB 0
#define CAP_DPP_CSR_BASE_SCRATCH_REG_WIDTH 32
#define CAP_DPP_CSR_BASE_SCRATCH_REG_READ_ACCESS 1
#define CAP_DPP_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1
#define CAP_DPP_CSR_BASE_SCRATCH_REG_RESET 0x00000001
#define CAP_DPP_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xffffffff
#define CAP_DPP_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xffffffff)
#define CAP_DPP_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xffffffff)
#define CAP_DPP_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_dpp_csr::cfg_global                                  */
/* Register template: cap_dpp_csr::cfg_global                              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 944 */
/* Field member: cap_dpp_csr::cfg_global.hdr_vld_phv_mask                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_HDR_VLD_PHV_MASK_MSB 6
#define CAP_DPP_CSR_CFG_GLOBAL_HDR_VLD_PHV_MASK_LSB 0
#define CAP_DPP_CSR_CFG_GLOBAL_HDR_VLD_PHV_MASK_WIDTH 7
#define CAP_DPP_CSR_CFG_GLOBAL_HDR_VLD_PHV_MASK_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HDR_VLD_PHV_MASK_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HDR_VLD_PHV_MASK_RESET 0x00
#define CAP_DPP_CSR_CFG_GLOBAL_HDR_VLD_PHV_MASK_FIELD_MASK 0x0000007f
#define CAP_DPP_CSR_CFG_GLOBAL_HDR_VLD_PHV_MASK_GET(x) ((x) & 0x0000007f)
#define CAP_DPP_CSR_CFG_GLOBAL_HDR_VLD_PHV_MASK_SET(x) ((x) & 0x0000007f)
#define CAP_DPP_CSR_CFG_GLOBAL_HDR_VLD_PHV_MASK_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Register type: cap_dpp_csr::cfg_global_hw                          */
/* Wide Register template: cap_dpp_csr::cfg_global_hw                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 952 */
#define CAP_DPP_CSR_CFG_GLOBAL_HW_SIZE 0x2
#define CAP_DPP_CSR_CFG_GLOBAL_HW_BYTE_SIZE 0x8

/* Register type: cap_dpp_csr::cfg_global_hw::cfg_global_hw_0_2            */
/* Register template: cap_dpp_csr::cfg_global_hw::cfg_global_hw_0_2        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 952 */
/* Field member: cap_dpp_csr::cfg_global_hw::cfg_global_hw_0_2.framer_eop_pacer_timer */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_EOP_PACER_TIMER_MSB 31
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_EOP_PACER_TIMER_LSB 28
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_EOP_PACER_TIMER_WIDTH 4
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_EOP_PACER_TIMER_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_EOP_PACER_TIMER_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_EOP_PACER_TIMER_RESET 0x6
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_EOP_PACER_TIMER_FIELD_MASK 0xf0000000
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_EOP_PACER_TIMER_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_EOP_PACER_TIMER_SET(x) \
   (((x) << 28) & 0xf0000000)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_EOP_PACER_TIMER_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: cap_dpp_csr::cfg_global_hw::cfg_global_hw_0_2.framer_pacer_timer_en */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PACER_TIMER_EN_MSB 27
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PACER_TIMER_EN_LSB 27
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PACER_TIMER_EN_WIDTH 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PACER_TIMER_EN_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PACER_TIMER_EN_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PACER_TIMER_EN_RESET 0x1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PACER_TIMER_EN_FIELD_MASK 0x08000000
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PACER_TIMER_EN_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PACER_TIMER_EN_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PACER_TIMER_EN_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_dpp_csr::cfg_global_hw::cfg_global_hw_0_2.framer_pacer_timer */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PACER_TIMER_MSB 26
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PACER_TIMER_LSB 23
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PACER_TIMER_WIDTH 4
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PACER_TIMER_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PACER_TIMER_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PACER_TIMER_RESET 0x7
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PACER_TIMER_FIELD_MASK 0x07800000
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PACER_TIMER_GET(x) \
   (((x) & 0x07800000) >> 23)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PACER_TIMER_SET(x) \
   (((x) << 23) & 0x07800000)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PACER_TIMER_MODIFY(r, x) \
   ((((x) << 23) & 0x07800000) | ((r) & 0xf87fffff))
/* Field member: cap_dpp_csr::cfg_global_hw::cfg_global_hw_0_2.framer_ptr_fifo_credit_en */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PTR_FIFO_CREDIT_EN_MSB 22
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PTR_FIFO_CREDIT_EN_LSB 22
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PTR_FIFO_CREDIT_EN_WIDTH 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PTR_FIFO_CREDIT_EN_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PTR_FIFO_CREDIT_EN_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PTR_FIFO_CREDIT_EN_RESET 0x1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PTR_FIFO_CREDIT_EN_FIELD_MASK 0x00400000
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PTR_FIFO_CREDIT_EN_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PTR_FIFO_CREDIT_EN_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PTR_FIFO_CREDIT_EN_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_dpp_csr::cfg_global_hw::cfg_global_hw_0_2.framer_ptr_fifo_credit */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PTR_FIFO_CREDIT_MSB 21
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PTR_FIFO_CREDIT_LSB 16
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PTR_FIFO_CREDIT_WIDTH 6
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PTR_FIFO_CREDIT_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PTR_FIFO_CREDIT_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PTR_FIFO_CREDIT_RESET 0x1e
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PTR_FIFO_CREDIT_FIELD_MASK 0x003f0000
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PTR_FIFO_CREDIT_GET(x) \
   (((x) & 0x003f0000) >> 16)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PTR_FIFO_CREDIT_SET(x) \
   (((x) << 16) & 0x003f0000)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_FRAMER_PTR_FIFO_CREDIT_MODIFY(r, x) \
   ((((x) << 16) & 0x003f0000) | ((r) & 0xffc0ffff))
/* Field member: cap_dpp_csr::cfg_global_hw::cfg_global_hw_0_2.phv_framer_credit_en */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FRAMER_CREDIT_EN_MSB 15
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FRAMER_CREDIT_EN_LSB 15
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FRAMER_CREDIT_EN_WIDTH 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FRAMER_CREDIT_EN_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FRAMER_CREDIT_EN_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FRAMER_CREDIT_EN_RESET 0x1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FRAMER_CREDIT_EN_FIELD_MASK 0x00008000
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FRAMER_CREDIT_EN_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FRAMER_CREDIT_EN_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FRAMER_CREDIT_EN_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpp_csr::cfg_global_hw::cfg_global_hw_0_2.phv_framer_credit */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FRAMER_CREDIT_MSB 14
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FRAMER_CREDIT_LSB 13
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FRAMER_CREDIT_WIDTH 2
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FRAMER_CREDIT_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FRAMER_CREDIT_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FRAMER_CREDIT_RESET 0x3
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FRAMER_CREDIT_FIELD_MASK 0x00006000
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FRAMER_CREDIT_GET(x) \
   (((x) & 0x00006000) >> 13)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FRAMER_CREDIT_SET(x) \
   (((x) << 13) & 0x00006000)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FRAMER_CREDIT_MODIFY(r, x) \
   ((((x) << 13) & 0x00006000) | ((r) & 0xffff9fff))
/* Field member: cap_dpp_csr::cfg_global_hw::cfg_global_hw_0_2.packet_in_flight_credit_en */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PACKET_IN_FLIGHT_CREDIT_EN_MSB 12
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PACKET_IN_FLIGHT_CREDIT_EN_LSB 12
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PACKET_IN_FLIGHT_CREDIT_EN_WIDTH 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PACKET_IN_FLIGHT_CREDIT_EN_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PACKET_IN_FLIGHT_CREDIT_EN_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PACKET_IN_FLIGHT_CREDIT_EN_RESET 0x1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PACKET_IN_FLIGHT_CREDIT_EN_FIELD_MASK 0x00001000
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PACKET_IN_FLIGHT_CREDIT_EN_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PACKET_IN_FLIGHT_CREDIT_EN_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PACKET_IN_FLIGHT_CREDIT_EN_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpp_csr::cfg_global_hw::cfg_global_hw_0_2.packet_in_flight_credit */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PACKET_IN_FLIGHT_CREDIT_MSB 11
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PACKET_IN_FLIGHT_CREDIT_LSB 8
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PACKET_IN_FLIGHT_CREDIT_WIDTH 4
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PACKET_IN_FLIGHT_CREDIT_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PACKET_IN_FLIGHT_CREDIT_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PACKET_IN_FLIGHT_CREDIT_RESET 0x6
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PACKET_IN_FLIGHT_CREDIT_FIELD_MASK 0x00000f00
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PACKET_IN_FLIGHT_CREDIT_GET(x) \
   (((x) & 0x00000f00) >> 8)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PACKET_IN_FLIGHT_CREDIT_SET(x) \
   (((x) << 8) & 0x00000f00)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PACKET_IN_FLIGHT_CREDIT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: cap_dpp_csr::cfg_global_hw::cfg_global_hw_0_2.input_pacer_release */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_RELEASE_MSB 7
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_RELEASE_LSB 4
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_RELEASE_WIDTH 4
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_RELEASE_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_RELEASE_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_RELEASE_RESET 0x3
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_RELEASE_FIELD_MASK 0x000000f0
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_RELEASE_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_RELEASE_SET(x) \
   (((x) << 4) & 0x000000f0)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_RELEASE_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_dpp_csr::cfg_global_hw::cfg_global_hw_0_2.input_pacer_timer */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_TIMER_MSB 3
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_TIMER_LSB 0
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_TIMER_WIDTH 4
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_TIMER_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_TIMER_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_TIMER_RESET 0x7
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_TIMER_FIELD_MASK 0x0000000f
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_TIMER_GET(x) \
   ((x) & 0x0000000f)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_TIMER_SET(x) \
   ((x) & 0x0000000f)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_TIMER_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_dpp_csr::cfg_global_hw::cfg_global_hw_1_2            */
/* Register template: cap_dpp_csr::cfg_global_hw::cfg_global_hw_1_2        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 952 */
/* Field member: cap_dpp_csr::cfg_global_hw::cfg_global_hw_1_2.framer_eop_pacer_timer_en */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_FRAMER_EOP_PACER_TIMER_EN_MSB 0
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_FRAMER_EOP_PACER_TIMER_EN_LSB 0
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_FRAMER_EOP_PACER_TIMER_EN_WIDTH 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_FRAMER_EOP_PACER_TIMER_EN_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_FRAMER_EOP_PACER_TIMER_EN_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_FRAMER_EOP_PACER_TIMER_EN_RESET 0x1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_FRAMER_EOP_PACER_TIMER_EN_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_FRAMER_EOP_PACER_TIMER_EN_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_FRAMER_EOP_PACER_TIMER_EN_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_FRAMER_EOP_PACER_TIMER_EN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_dpp_csr::cfg_global_1                           */
/* Wide Register template: cap_dpp_csr::cfg_global_1                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 971 */
#define CAP_DPP_CSR_CFG_GLOBAL_1_SIZE 0x2
#define CAP_DPP_CSR_CFG_GLOBAL_1_BYTE_SIZE 0x8

/* Register type: cap_dpp_csr::cfg_global_1::cfg_global_1_0_2              */
/* Register template: cap_dpp_csr::cfg_global_1::cfg_global_1_0_2          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 971 */
/* Field member: cap_dpp_csr::cfg_global_1::cfg_global_1_0_2.max_pkt_size  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_PKT_SIZE_MSB 31
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_PKT_SIZE_LSB 16
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_PKT_SIZE_WIDTH 16
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_PKT_SIZE_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_PKT_SIZE_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_PKT_SIZE_RESET 0x3fff
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_PKT_SIZE_FIELD_MASK 0xffff0000
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_PKT_SIZE_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_PKT_SIZE_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_PKT_SIZE_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_dpp_csr::cfg_global_1::cfg_global_1_0_2.max_hdrfld_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_HDRFLD_SIZE_MSB 15
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_HDRFLD_SIZE_LSB 0
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_HDRFLD_SIZE_WIDTH 16
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_HDRFLD_SIZE_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_HDRFLD_SIZE_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_HDRFLD_SIZE_RESET 0x3fff
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_HDRFLD_SIZE_FIELD_MASK 0x0000ffff
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_HDRFLD_SIZE_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_HDRFLD_SIZE_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_HDRFLD_SIZE_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_dpp_csr::cfg_global_1::cfg_global_1_1_2              */
/* Register template: cap_dpp_csr::cfg_global_1::cfg_global_1_1_2          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 971 */
/* Field member: cap_dpp_csr::cfg_global_1::cfg_global_1_1_2.max_bypass_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_MAX_BYPASS_SIZE_MSB 19
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_MAX_BYPASS_SIZE_LSB 4
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_MAX_BYPASS_SIZE_WIDTH 16
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_MAX_BYPASS_SIZE_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_MAX_BYPASS_SIZE_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_MAX_BYPASS_SIZE_RESET 0x0011
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_MAX_BYPASS_SIZE_FIELD_MASK 0x000ffff0
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_MAX_BYPASS_SIZE_GET(x) \
   (((x) & 0x000ffff0) >> 4)
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_MAX_BYPASS_SIZE_SET(x) \
   (((x) << 4) & 0x000ffff0)
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_MAX_BYPASS_SIZE_MODIFY(r, x) \
   ((((x) << 4) & 0x000ffff0) | ((r) & 0xfff0000f))
/* Field member: cap_dpp_csr::cfg_global_1::cfg_global_1_1_2.phv_drop_bypass_en */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PHV_DROP_BYPASS_EN_MSB 3
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PHV_DROP_BYPASS_EN_LSB 3
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PHV_DROP_BYPASS_EN_WIDTH 1
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PHV_DROP_BYPASS_EN_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PHV_DROP_BYPASS_EN_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PHV_DROP_BYPASS_EN_RESET 0x0
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PHV_DROP_BYPASS_EN_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PHV_DROP_BYPASS_EN_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PHV_DROP_BYPASS_EN_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PHV_DROP_BYPASS_EN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::cfg_global_1::cfg_global_1_1_2.bypass_mode   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_BYPASS_MODE_MSB 2
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_BYPASS_MODE_LSB 2
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_BYPASS_MODE_WIDTH 1
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_BYPASS_MODE_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_BYPASS_MODE_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_BYPASS_MODE_RESET 0x0
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_BYPASS_MODE_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_BYPASS_MODE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_BYPASS_MODE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_BYPASS_MODE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::cfg_global_1::cfg_global_1_1_2.ignore_hdrfld_size_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_IGNORE_HDRFLD_SIZE_0_MSB 1
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_IGNORE_HDRFLD_SIZE_0_LSB 1
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_IGNORE_HDRFLD_SIZE_0_WIDTH 1
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_IGNORE_HDRFLD_SIZE_0_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_IGNORE_HDRFLD_SIZE_0_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_IGNORE_HDRFLD_SIZE_0_RESET 0x0
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_IGNORE_HDRFLD_SIZE_0_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_IGNORE_HDRFLD_SIZE_0_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_IGNORE_HDRFLD_SIZE_0_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_IGNORE_HDRFLD_SIZE_0_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::cfg_global_1::cfg_global_1_1_2.pkt_truncation_en */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PKT_TRUNCATION_EN_MSB 0
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PKT_TRUNCATION_EN_LSB 0
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PKT_TRUNCATION_EN_WIDTH 1
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PKT_TRUNCATION_EN_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PKT_TRUNCATION_EN_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PKT_TRUNCATION_EN_RESET 0x0
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PKT_TRUNCATION_EN_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PKT_TRUNCATION_EN_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PKT_TRUNCATION_EN_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PKT_TRUNCATION_EN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::cfg_global_hw_1                             */
/* Register template: cap_dpp_csr::cfg_global_hw_1                         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 991 */
/* Field member: cap_dpp_csr::cfg_global_hw_1.debug_port_enable            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_DEBUG_PORT_ENABLE_MSB 25
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_DEBUG_PORT_ENABLE_LSB 25
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_DEBUG_PORT_ENABLE_WIDTH 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_DEBUG_PORT_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_DEBUG_PORT_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_DEBUG_PORT_ENABLE_RESET 0x0
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_DEBUG_PORT_ENABLE_FIELD_MASK 0x02000000
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_DEBUG_PORT_ENABLE_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_DEBUG_PORT_ENABLE_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_DEBUG_PORT_ENABLE_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_dpp_csr::cfg_global_hw_1.ohi_fifo_almost_full_threshold */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_OHI_FIFO_ALMOST_FULL_THRESHOLD_MSB 24
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_OHI_FIFO_ALMOST_FULL_THRESHOLD_LSB 15
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_OHI_FIFO_ALMOST_FULL_THRESHOLD_WIDTH 10
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_OHI_FIFO_ALMOST_FULL_THRESHOLD_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_OHI_FIFO_ALMOST_FULL_THRESHOLD_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_OHI_FIFO_ALMOST_FULL_THRESHOLD_RESET 0x008
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_OHI_FIFO_ALMOST_FULL_THRESHOLD_FIELD_MASK 0x01ff8000
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_OHI_FIFO_ALMOST_FULL_THRESHOLD_GET(x) \
   (((x) & 0x01ff8000) >> 15)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_OHI_FIFO_ALMOST_FULL_THRESHOLD_SET(x) \
   (((x) << 15) & 0x01ff8000)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_OHI_FIFO_ALMOST_FULL_THRESHOLD_MODIFY(r, x) \
   ((((x) << 15) & 0x01ff8000) | ((r) & 0xfe007fff))
/* Field member: cap_dpp_csr::cfg_global_hw_1.phv_fifo_almost_full_threshold */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_PHV_FIFO_ALMOST_FULL_THRESHOLD_MSB 14
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_PHV_FIFO_ALMOST_FULL_THRESHOLD_LSB 5
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_PHV_FIFO_ALMOST_FULL_THRESHOLD_WIDTH 10
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_PHV_FIFO_ALMOST_FULL_THRESHOLD_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_PHV_FIFO_ALMOST_FULL_THRESHOLD_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_PHV_FIFO_ALMOST_FULL_THRESHOLD_RESET 0x008
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_PHV_FIFO_ALMOST_FULL_THRESHOLD_FIELD_MASK 0x00007fe0
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_PHV_FIFO_ALMOST_FULL_THRESHOLD_GET(x) \
   (((x) & 0x00007fe0) >> 5)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_PHV_FIFO_ALMOST_FULL_THRESHOLD_SET(x) \
   (((x) << 5) & 0x00007fe0)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_PHV_FIFO_ALMOST_FULL_THRESHOLD_MODIFY(r, x) \
   ((((x) << 5) & 0x00007fe0) | ((r) & 0xffff801f))
/* Field member: cap_dpp_csr::cfg_global_hw_1.ptr_fifo_fc_thr              */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_PTR_FIFO_FC_THR_MSB 4
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_PTR_FIFO_FC_THR_LSB 0
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_PTR_FIFO_FC_THR_WIDTH 5
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_PTR_FIFO_FC_THR_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_PTR_FIFO_FC_THR_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_PTR_FIFO_FC_THR_RESET 0x1f
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_PTR_FIFO_FC_THR_FIELD_MASK 0x0000001f
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_PTR_FIFO_FC_THR_GET(x) ((x) & 0x0000001f)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_PTR_FIFO_FC_THR_SET(x) ((x) & 0x0000001f)
#define CAP_DPP_CSR_CFG_GLOBAL_HW_1_PTR_FIFO_FC_THR_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Wide Register type: cap_dpp_csr::cfg_global_2                           */
/* Wide Register template: cap_dpp_csr::cfg_global_2                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1004 */
#define CAP_DPP_CSR_CFG_GLOBAL_2_SIZE 0x2
#define CAP_DPP_CSR_CFG_GLOBAL_2_BYTE_SIZE 0x8

/* Register type: cap_dpp_csr::cfg_global_2::cfg_global_2_0_2              */
/* Register template: cap_dpp_csr::cfg_global_2::cfg_global_2_0_2          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1004 */
/* Field member: cap_dpp_csr::cfg_global_2::cfg_global_2_0_2.rsvd_29_0     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_RSVD_29_0_MSB 31
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_RSVD_29_0_LSB 2
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_RSVD_29_0_WIDTH 30
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_RSVD_29_0_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_RSVD_29_0_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_RSVD_29_0_RESET 0x00000000
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_RSVD_29_0_FIELD_MASK 0xfffffffc
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_RSVD_29_0_GET(x) \
   (((x) & 0xfffffffc) >> 2)
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_RSVD_29_0_SET(x) \
   (((x) << 2) & 0xfffffffc)
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_RSVD_29_0_MODIFY(r, x) \
   ((((x) << 2) & 0xfffffffc) | ((r) & 0x00000003))
/* Field member: cap_dpp_csr::cfg_global_2::cfg_global_2_0_2.dump_drop_no_data_phv_1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_DUMP_DROP_NO_DATA_PHV_1_MSB 1
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_DUMP_DROP_NO_DATA_PHV_1_LSB 1
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_DUMP_DROP_NO_DATA_PHV_1_WIDTH 1
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_DUMP_DROP_NO_DATA_PHV_1_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_DUMP_DROP_NO_DATA_PHV_1_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_DUMP_DROP_NO_DATA_PHV_1_RESET 0x0
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_DUMP_DROP_NO_DATA_PHV_1_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_DUMP_DROP_NO_DATA_PHV_1_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_DUMP_DROP_NO_DATA_PHV_1_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_DUMP_DROP_NO_DATA_PHV_1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::cfg_global_2::cfg_global_2_0_2.dump_drop_no_data_phv_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_DUMP_DROP_NO_DATA_PHV_0_MSB 0
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_DUMP_DROP_NO_DATA_PHV_0_LSB 0
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_DUMP_DROP_NO_DATA_PHV_0_WIDTH 1
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_DUMP_DROP_NO_DATA_PHV_0_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_DUMP_DROP_NO_DATA_PHV_0_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_DUMP_DROP_NO_DATA_PHV_0_RESET 0x0
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_DUMP_DROP_NO_DATA_PHV_0_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_DUMP_DROP_NO_DATA_PHV_0_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_DUMP_DROP_NO_DATA_PHV_0_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_2_DUMP_DROP_NO_DATA_PHV_0_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::cfg_global_2::cfg_global_2_1_2              */
/* Register template: cap_dpp_csr::cfg_global_2::cfg_global_2_1_2          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1004 */
/* Field member: cap_dpp_csr::cfg_global_2::cfg_global_2_1_2.rsvd_30_30    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_2_RSVD_30_30_MSB 0
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_2_RSVD_30_30_LSB 0
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_2_RSVD_30_30_WIDTH 1
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_2_RSVD_30_30_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_2_RSVD_30_30_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_2_RSVD_30_30_RESET 0x0
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_2_RSVD_30_30_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_2_RSVD_30_30_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_2_RSVD_30_30_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_2_RSVD_30_30_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::cfg_global_err_code                         */
/* Register template: cap_dpp_csr::cfg_global_err_code                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1017 */
/* Field member: cap_dpp_csr::cfg_global_err_code.mtu_err                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_MTU_ERR_MSB 8
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_MTU_ERR_LSB 6
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_MTU_ERR_WIDTH 3
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_MTU_ERR_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_MTU_ERR_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_MTU_ERR_RESET 0x3
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_MTU_ERR_FIELD_MASK 0x000001c0
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_MTU_ERR_GET(x) \
   (((x) & 0x000001c0) >> 6)
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_MTU_ERR_SET(x) \
   (((x) << 6) & 0x000001c0)
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_MTU_ERR_MODIFY(r, x) \
   ((((x) << 6) & 0x000001c0) | ((r) & 0xfffffe3f))
/* Field member: cap_dpp_csr::cfg_global_err_code.cfg_err                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_CFG_ERR_MSB 5
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_CFG_ERR_LSB 3
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_CFG_ERR_WIDTH 3
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_CFG_ERR_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_CFG_ERR_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_CFG_ERR_RESET 0x2
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_CFG_ERR_FIELD_MASK 0x00000038
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_CFG_ERR_GET(x) \
   (((x) & 0x00000038) >> 3)
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_CFG_ERR_SET(x) \
   (((x) << 3) & 0x00000038)
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_CFG_ERR_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038) | ((r) & 0xffffffc7))
/* Field member: cap_dpp_csr::cfg_global_err_code.hw_err                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_HW_ERR_MSB 2
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_HW_ERR_LSB 0
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_HW_ERR_WIDTH 3
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_HW_ERR_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_HW_ERR_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_HW_ERR_RESET 0x1
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_HW_ERR_FIELD_MASK 0x00000007
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_HW_ERR_GET(x) ((x) & 0x00000007)
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_HW_ERR_SET(x) ((x) & 0x00000007)
#define CAP_DPP_CSR_CFG_GLOBAL_ERR_CODE_HW_ERR_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Wide Register type: cap_dpp_csr::cfg_error_mask                         */
/* Wide Register template: cap_dpp_csr::cfg_error_mask                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1029 */
#define CAP_DPP_CSR_CFG_ERROR_MASK_SIZE 0x2
#define CAP_DPP_CSR_CFG_ERROR_MASK_BYTE_SIZE 0x8

/* Register type: cap_dpp_csr::cfg_error_mask::cfg_error_mask_0_2          */
/* Register template: cap_dpp_csr::cfg_error_mask::cfg_error_mask_0_2      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1029 */
/* Field member: cap_dpp_csr::cfg_error_mask::cfg_error_mask_0_2.rsvd_14_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_RSVD_14_0_MSB 31
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_RSVD_14_0_LSB 17
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_RSVD_14_0_WIDTH 15
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_RSVD_14_0_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_RSVD_14_0_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_RSVD_14_0_RESET 0x0000
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_RSVD_14_0_FIELD_MASK 0xfffe0000
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_RSVD_14_0_GET(x) \
   (((x) & 0xfffe0000) >> 17)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_RSVD_14_0_SET(x) \
   (((x) << 17) & 0xfffe0000)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_RSVD_14_0_MODIFY(r, x) \
   ((((x) << 17) & 0xfffe0000) | ((r) & 0x0001ffff))
/* Field member: cap_dpp_csr::cfg_error_mask::cfg_error_mask_0_2.err_min_pkt_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MIN_PKT_SIZE_MSB 16
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MIN_PKT_SIZE_LSB 16
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MIN_PKT_SIZE_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MIN_PKT_SIZE_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MIN_PKT_SIZE_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MIN_PKT_SIZE_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MIN_PKT_SIZE_FIELD_MASK 0x00010000
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MIN_PKT_SIZE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MIN_PKT_SIZE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MIN_PKT_SIZE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpp_csr::cfg_error_mask::cfg_error_mask_0_2.err_clip_max_pkt_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CLIP_MAX_PKT_SIZE_MSB 15
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CLIP_MAX_PKT_SIZE_LSB 15
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CLIP_MAX_PKT_SIZE_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CLIP_MAX_PKT_SIZE_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CLIP_MAX_PKT_SIZE_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CLIP_MAX_PKT_SIZE_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CLIP_MAX_PKT_SIZE_FIELD_MASK 0x00008000
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CLIP_MAX_PKT_SIZE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CLIP_MAX_PKT_SIZE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CLIP_MAX_PKT_SIZE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpp_csr::cfg_error_mask::cfg_error_mask_0_2.err_ptr_fifo_credit_overrun */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FIFO_CREDIT_OVERRUN_MSB 14
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FIFO_CREDIT_OVERRUN_LSB 14
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FIFO_CREDIT_OVERRUN_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FIFO_CREDIT_OVERRUN_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FIFO_CREDIT_OVERRUN_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FIFO_CREDIT_OVERRUN_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FIFO_CREDIT_OVERRUN_FIELD_MASK 0x00004000
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FIFO_CREDIT_OVERRUN_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FIFO_CREDIT_OVERRUN_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FIFO_CREDIT_OVERRUN_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpp_csr::cfg_error_mask::cfg_error_mask_0_2.err_crc_multiple_hdr */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_MULTIPLE_HDR_MSB 13
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_MULTIPLE_HDR_LSB 13
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_MULTIPLE_HDR_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_MULTIPLE_HDR_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_MULTIPLE_HDR_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_MULTIPLE_HDR_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_MULTIPLE_HDR_FIELD_MASK 0x00002000
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_MULTIPLE_HDR_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_MULTIPLE_HDR_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_MULTIPLE_HDR_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpp_csr::cfg_error_mask::cfg_error_mask_0_2.err_csum_multiple_hdr_copy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_COPY_MSB 12
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_COPY_LSB 12
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_COPY_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_COPY_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_COPY_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_COPY_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_COPY_FIELD_MASK 0x00001000
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_COPY_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_COPY_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_COPY_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpp_csr::cfg_error_mask::cfg_error_mask_0_2.err_csum_multiple_hdr */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_MSB 11
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_LSB 11
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_FIELD_MASK 0x00000800
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpp_csr::cfg_error_mask::cfg_error_mask_0_2.err_phv_no_data_reference_ohi */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_NO_DATA_REFERENCE_OHI_MSB 10
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_NO_DATA_REFERENCE_OHI_LSB 10
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_NO_DATA_REFERENCE_OHI_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_NO_DATA_REFERENCE_OHI_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_NO_DATA_REFERENCE_OHI_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_NO_DATA_REFERENCE_OHI_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_NO_DATA_REFERENCE_OHI_FIELD_MASK 0x00000400
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_NO_DATA_REFERENCE_OHI_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_NO_DATA_REFERENCE_OHI_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_NO_DATA_REFERENCE_OHI_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpp_csr::cfg_error_mask::cfg_error_mask_0_2.err_max_active_hdrs */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MAX_ACTIVE_HDRS_MSB 9
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MAX_ACTIVE_HDRS_LSB 9
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MAX_ACTIVE_HDRS_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MAX_ACTIVE_HDRS_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MAX_ACTIVE_HDRS_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MAX_ACTIVE_HDRS_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MAX_ACTIVE_HDRS_FIELD_MASK 0x00000200
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MAX_ACTIVE_HDRS_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MAX_ACTIVE_HDRS_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MAX_ACTIVE_HDRS_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpp_csr::cfg_error_mask::cfg_error_mask_0_2.err_max_pkt_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MAX_PKT_SIZE_MSB 8
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MAX_PKT_SIZE_LSB 8
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MAX_PKT_SIZE_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MAX_PKT_SIZE_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MAX_PKT_SIZE_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MAX_PKT_SIZE_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MAX_PKT_SIZE_FIELD_MASK 0x00000100
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MAX_PKT_SIZE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MAX_PKT_SIZE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_MAX_PKT_SIZE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpp_csr::cfg_error_mask::cfg_error_mask_0_2.err_null_hdrfld_vld */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_NULL_HDRFLD_VLD_MSB 7
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_NULL_HDRFLD_VLD_LSB 7
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_NULL_HDRFLD_VLD_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_NULL_HDRFLD_VLD_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_NULL_HDRFLD_VLD_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_NULL_HDRFLD_VLD_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_NULL_HDRFLD_VLD_FIELD_MASK 0x00000080
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_NULL_HDRFLD_VLD_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_NULL_HDRFLD_VLD_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_NULL_HDRFLD_VLD_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpp_csr::cfg_error_mask::cfg_error_mask_0_2.err_null_hdr_vld */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_NULL_HDR_VLD_MSB 6
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_NULL_HDR_VLD_LSB 6
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_NULL_HDR_VLD_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_NULL_HDR_VLD_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_NULL_HDR_VLD_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_NULL_HDR_VLD_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_NULL_HDR_VLD_FIELD_MASK 0x00000040
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_NULL_HDR_VLD_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_NULL_HDR_VLD_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_NULL_HDR_VLD_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpp_csr::cfg_error_mask::cfg_error_mask_0_2.err_packets_in_flight_credit_overrun */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_MSB 5
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_LSB 5
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_FIELD_MASK 0x00000020
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpp_csr::cfg_error_mask::cfg_error_mask_0_2.err_framer_credit_overrun */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_FRAMER_CREDIT_OVERRUN_MSB 4
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_FRAMER_CREDIT_OVERRUN_LSB 4
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_FRAMER_CREDIT_OVERRUN_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_FRAMER_CREDIT_OVERRUN_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_FRAMER_CREDIT_OVERRUN_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_FRAMER_CREDIT_OVERRUN_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_FRAMER_CREDIT_OVERRUN_FIELD_MASK 0x00000010
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_FRAMER_CREDIT_OVERRUN_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_FRAMER_CREDIT_OVERRUN_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_FRAMER_CREDIT_OVERRUN_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpp_csr::cfg_error_mask::cfg_error_mask_0_2.err_ohi_eop_no_sop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_EOP_NO_SOP_MSB 3
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_EOP_NO_SOP_LSB 3
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_EOP_NO_SOP_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_EOP_NO_SOP_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_EOP_NO_SOP_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_EOP_NO_SOP_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_EOP_NO_SOP_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_EOP_NO_SOP_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_EOP_NO_SOP_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_EOP_NO_SOP_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::cfg_error_mask::cfg_error_mask_0_2.err_ohi_sop_no_eop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_SOP_NO_EOP_MSB 2
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_SOP_NO_EOP_LSB 2
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_SOP_NO_EOP_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_SOP_NO_EOP_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_SOP_NO_EOP_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_SOP_NO_EOP_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_SOP_NO_EOP_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_SOP_NO_EOP_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_SOP_NO_EOP_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_SOP_NO_EOP_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::cfg_error_mask::cfg_error_mask_0_2.err_phv_eop_no_sop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_EOP_NO_SOP_MSB 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_EOP_NO_SOP_LSB 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_EOP_NO_SOP_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_EOP_NO_SOP_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_EOP_NO_SOP_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_EOP_NO_SOP_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_EOP_NO_SOP_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_EOP_NO_SOP_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_EOP_NO_SOP_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_EOP_NO_SOP_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::cfg_error_mask::cfg_error_mask_0_2.err_phv_sop_no_eop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_SOP_NO_EOP_MSB 0
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_SOP_NO_EOP_LSB 0
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_SOP_NO_EOP_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_SOP_NO_EOP_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_SOP_NO_EOP_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_SOP_NO_EOP_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_SOP_NO_EOP_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_SOP_NO_EOP_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_SOP_NO_EOP_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_SOP_NO_EOP_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::cfg_error_mask::cfg_error_mask_1_2          */
/* Register template: cap_dpp_csr::cfg_error_mask::cfg_error_mask_1_2      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1029 */
/* Field member: cap_dpp_csr::cfg_error_mask::cfg_error_mask_1_2.rsvd_31_15 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_RSVD_31_15_MSB 16
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_RSVD_31_15_LSB 0
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_RSVD_31_15_WIDTH 17
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_RSVD_31_15_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_RSVD_31_15_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_RSVD_31_15_RESET 0x00000
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_RSVD_31_15_FIELD_MASK 0x0001ffff
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_RSVD_31_15_GET(x) \
   ((x) & 0x0001ffff)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_RSVD_31_15_SET(x) \
   ((x) & 0x0001ffff)
#define CAP_DPP_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_RSVD_31_15_MODIFY(r, x) \
   (((x) & 0x0001ffff) | ((r) & 0xfffe0000))

/* Register type: cap_dpp_csr::cfg_error_spare_mask                        */
/* Register template: cap_dpp_csr::cfg_error_spare_mask                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1055 */
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_31                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_31_MSB 31
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_31_LSB 31
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_31_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_31_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_31_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_31_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_31_FIELD_MASK 0x80000000
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_31_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_31_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_31_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_30                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_30_MSB 30
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_30_LSB 30
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_30_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_30_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_30_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_30_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_30_FIELD_MASK 0x40000000
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_30_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_30_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_30_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_29                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_29_MSB 29
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_29_LSB 29
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_29_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_29_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_29_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_29_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_29_FIELD_MASK 0x20000000
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_29_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_29_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_29_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_28                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_28_MSB 28
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_28_LSB 28
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_28_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_28_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_28_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_28_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_28_FIELD_MASK 0x10000000
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_28_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_28_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_28_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_27                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_27_MSB 27
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_27_LSB 27
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_27_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_27_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_27_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_27_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_27_FIELD_MASK 0x08000000
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_27_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_27_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_27_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_26                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_26_MSB 26
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_26_LSB 26
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_26_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_26_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_26_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_26_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_26_FIELD_MASK 0x04000000
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_26_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_26_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_26_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_25                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_25_MSB 25
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_25_LSB 25
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_25_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_25_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_25_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_25_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_25_FIELD_MASK 0x02000000
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_25_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_25_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_25_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_24                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_24_MSB 24
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_24_LSB 24
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_24_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_24_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_24_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_24_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_24_FIELD_MASK 0x01000000
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_24_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_24_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_24_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_23                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_23_MSB 23
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_23_LSB 23
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_23_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_23_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_23_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_23_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_23_FIELD_MASK 0x00800000
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_23_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_23_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_23_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_22                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_22_MSB 22
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_22_LSB 22
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_22_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_22_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_22_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_22_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_22_FIELD_MASK 0x00400000
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_22_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_22_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_22_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_21                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_21_MSB 21
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_21_LSB 21
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_21_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_21_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_21_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_21_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_21_FIELD_MASK 0x00200000
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_21_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_21_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_21_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_20                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_20_MSB 20
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_20_LSB 20
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_20_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_20_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_20_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_20_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_20_FIELD_MASK 0x00100000
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_20_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_20_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_20_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_19                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_19_MSB 19
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_19_LSB 19
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_19_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_19_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_19_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_19_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_19_FIELD_MASK 0x00080000
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_19_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_19_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_19_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_18                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_18_MSB 18
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_18_LSB 18
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_18_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_18_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_18_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_18_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_18_FIELD_MASK 0x00040000
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_18_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_18_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_18_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_17                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_17_MSB 17
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_17_LSB 17
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_17_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_17_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_17_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_17_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_17_FIELD_MASK 0x00020000
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_17_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_17_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_17_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_16                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_16_MSB 16
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_16_LSB 16
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_16_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_16_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_16_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_16_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_16_FIELD_MASK 0x00010000
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_16_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_16_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_16_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_15                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_15_MSB 15
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_15_LSB 15
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_15_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_15_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_15_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_15_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_15_FIELD_MASK 0x00008000
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_15_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_15_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_15_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_14                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_14_MSB 14
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_14_LSB 14
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_14_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_14_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_14_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_14_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_14_FIELD_MASK 0x00004000
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_14_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_14_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_14_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_13                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_13_MSB 13
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_13_LSB 13
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_13_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_13_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_13_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_13_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_13_FIELD_MASK 0x00002000
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_13_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_13_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_13_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_12                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_12_MSB 12
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_12_LSB 12
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_12_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_12_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_12_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_12_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_12_FIELD_MASK 0x00001000
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_12_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_12_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_12_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_11                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_11_MSB 11
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_11_LSB 11
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_11_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_11_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_11_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_11_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_11_FIELD_MASK 0x00000800
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_11_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_11_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_11_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_10                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_10_MSB 10
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_10_LSB 10
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_10_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_10_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_10_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_10_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_10_FIELD_MASK 0x00000400
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_10_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_10_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_10_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_9                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_9_MSB 9
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_9_LSB 9
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_9_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_9_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_9_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_9_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_9_FIELD_MASK 0x00000200
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_9_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_9_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_8                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_8_MSB 8
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_8_LSB 8
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_8_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_8_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_8_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_8_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_8_FIELD_MASK 0x00000100
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_8_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_8_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_7                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_7_MSB 7
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_7_LSB 7
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_7_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_7_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_7_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_7_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_7_FIELD_MASK 0x00000080
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_7_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_7_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_6                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_6_MSB 6
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_6_LSB 6
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_6_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_6_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_6_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_6_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_6_FIELD_MASK 0x00000040
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_6_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_6_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_5                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_5_MSB 5
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_5_LSB 5
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_5_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_5_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_5_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_5_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_5_FIELD_MASK 0x00000020
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_5_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_5_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_4                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_4_MSB 4
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_4_LSB 4
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_4_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_4_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_4_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_4_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_4_FIELD_MASK 0x00000010
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_4_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_4_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_3                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_3_MSB 3
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_3_LSB 3
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_3_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_3_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_3_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_3_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_3_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_3_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_3_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_2                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_2_MSB 2
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_2_LSB 2
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_2_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_2_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_2_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_2_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_2_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_2_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_2_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_1                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_1_MSB 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_1_LSB 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_1_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_1_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_1_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_1_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_1_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_1_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_1_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::cfg_error_spare_mask.spare_0                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_0_MSB 0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_0_LSB 0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_0_WIDTH 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_0_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_0_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_0_RESET 0x0
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_0_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_0_GET(x) ((x) & 0x00000001)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_0_SET(x) ((x) & 0x00000001)
#define CAP_DPP_CSR_CFG_ERROR_SPARE_MASK_SPARE_0_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_dpp_csr::cfg_interrupt_mask                     */
/* Wide Register template: cap_dpp_csr::cfg_interrupt_mask                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1095 */
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_SIZE 0x2
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_BYTE_SIZE 0x8

/* Register type: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2  */
/* Register template: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1095 */
/* Field member: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.rsvd_14_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_RSVD_14_0_MSB 31
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_RSVD_14_0_LSB 17
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_RSVD_14_0_WIDTH 15
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_RSVD_14_0_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_RSVD_14_0_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_RSVD_14_0_RESET 0x0000
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_RSVD_14_0_FIELD_MASK 0xfffe0000
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_RSVD_14_0_GET(x) \
   (((x) & 0xfffe0000) >> 17)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_RSVD_14_0_SET(x) \
   (((x) << 17) & 0xfffe0000)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_RSVD_14_0_MODIFY(r, x) \
   ((((x) << 17) & 0xfffe0000) | ((r) & 0x0001ffff))
/* Field member: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_min_pkt_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MIN_PKT_SIZE_MSB 16
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MIN_PKT_SIZE_LSB 16
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MIN_PKT_SIZE_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MIN_PKT_SIZE_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MIN_PKT_SIZE_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MIN_PKT_SIZE_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MIN_PKT_SIZE_FIELD_MASK 0x00010000
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MIN_PKT_SIZE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MIN_PKT_SIZE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MIN_PKT_SIZE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_clip_max_pkt_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CLIP_MAX_PKT_SIZE_MSB 15
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CLIP_MAX_PKT_SIZE_LSB 15
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CLIP_MAX_PKT_SIZE_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CLIP_MAX_PKT_SIZE_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CLIP_MAX_PKT_SIZE_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CLIP_MAX_PKT_SIZE_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CLIP_MAX_PKT_SIZE_FIELD_MASK 0x00008000
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CLIP_MAX_PKT_SIZE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CLIP_MAX_PKT_SIZE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CLIP_MAX_PKT_SIZE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_ptr_fifo_credit_overrun */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FIFO_CREDIT_OVERRUN_MSB 14
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FIFO_CREDIT_OVERRUN_LSB 14
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FIFO_CREDIT_OVERRUN_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FIFO_CREDIT_OVERRUN_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FIFO_CREDIT_OVERRUN_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FIFO_CREDIT_OVERRUN_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FIFO_CREDIT_OVERRUN_FIELD_MASK 0x00004000
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FIFO_CREDIT_OVERRUN_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FIFO_CREDIT_OVERRUN_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FIFO_CREDIT_OVERRUN_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_crc_multiple_hdr */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_MULTIPLE_HDR_MSB 13
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_MULTIPLE_HDR_LSB 13
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_MULTIPLE_HDR_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_MULTIPLE_HDR_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_MULTIPLE_HDR_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_MULTIPLE_HDR_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_MULTIPLE_HDR_FIELD_MASK 0x00002000
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_MULTIPLE_HDR_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_MULTIPLE_HDR_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_MULTIPLE_HDR_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_csum_multiple_hdr_copy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_COPY_MSB 12
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_COPY_LSB 12
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_COPY_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_COPY_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_COPY_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_COPY_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_COPY_FIELD_MASK 0x00001000
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_COPY_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_COPY_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_COPY_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_csum_multiple_hdr */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_MSB 11
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_LSB 11
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_FIELD_MASK 0x00000800
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_MULTIPLE_HDR_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_phv_no_data_reference_ohi */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_NO_DATA_REFERENCE_OHI_MSB 10
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_NO_DATA_REFERENCE_OHI_LSB 10
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_NO_DATA_REFERENCE_OHI_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_NO_DATA_REFERENCE_OHI_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_NO_DATA_REFERENCE_OHI_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_NO_DATA_REFERENCE_OHI_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_NO_DATA_REFERENCE_OHI_FIELD_MASK 0x00000400
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_NO_DATA_REFERENCE_OHI_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_NO_DATA_REFERENCE_OHI_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_NO_DATA_REFERENCE_OHI_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_max_active_hdrs */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MAX_ACTIVE_HDRS_MSB 9
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MAX_ACTIVE_HDRS_LSB 9
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MAX_ACTIVE_HDRS_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MAX_ACTIVE_HDRS_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MAX_ACTIVE_HDRS_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MAX_ACTIVE_HDRS_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MAX_ACTIVE_HDRS_FIELD_MASK 0x00000200
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MAX_ACTIVE_HDRS_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MAX_ACTIVE_HDRS_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MAX_ACTIVE_HDRS_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_max_pkt_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MAX_PKT_SIZE_MSB 8
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MAX_PKT_SIZE_LSB 8
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MAX_PKT_SIZE_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MAX_PKT_SIZE_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MAX_PKT_SIZE_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MAX_PKT_SIZE_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MAX_PKT_SIZE_FIELD_MASK 0x00000100
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MAX_PKT_SIZE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MAX_PKT_SIZE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_MAX_PKT_SIZE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_null_hdrfld_vld */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_NULL_HDRFLD_VLD_MSB 7
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_NULL_HDRFLD_VLD_LSB 7
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_NULL_HDRFLD_VLD_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_NULL_HDRFLD_VLD_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_NULL_HDRFLD_VLD_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_NULL_HDRFLD_VLD_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_NULL_HDRFLD_VLD_FIELD_MASK 0x00000080
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_NULL_HDRFLD_VLD_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_NULL_HDRFLD_VLD_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_NULL_HDRFLD_VLD_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_null_hdr_vld */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_NULL_HDR_VLD_MSB 6
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_NULL_HDR_VLD_LSB 6
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_NULL_HDR_VLD_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_NULL_HDR_VLD_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_NULL_HDR_VLD_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_NULL_HDR_VLD_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_NULL_HDR_VLD_FIELD_MASK 0x00000040
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_NULL_HDR_VLD_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_NULL_HDR_VLD_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_NULL_HDR_VLD_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_packets_in_flight_credit_overrun */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_MSB 5
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_LSB 5
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_FIELD_MASK 0x00000020
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_framer_credit_overrun */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_FRAMER_CREDIT_OVERRUN_MSB 4
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_FRAMER_CREDIT_OVERRUN_LSB 4
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_FRAMER_CREDIT_OVERRUN_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_FRAMER_CREDIT_OVERRUN_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_FRAMER_CREDIT_OVERRUN_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_FRAMER_CREDIT_OVERRUN_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_FRAMER_CREDIT_OVERRUN_FIELD_MASK 0x00000010
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_FRAMER_CREDIT_OVERRUN_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_FRAMER_CREDIT_OVERRUN_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_FRAMER_CREDIT_OVERRUN_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_ohi_eop_no_sop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_EOP_NO_SOP_MSB 3
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_EOP_NO_SOP_LSB 3
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_EOP_NO_SOP_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_EOP_NO_SOP_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_EOP_NO_SOP_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_EOP_NO_SOP_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_EOP_NO_SOP_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_EOP_NO_SOP_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_EOP_NO_SOP_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_EOP_NO_SOP_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_ohi_sop_no_eop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_SOP_NO_EOP_MSB 2
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_SOP_NO_EOP_LSB 2
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_SOP_NO_EOP_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_SOP_NO_EOP_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_SOP_NO_EOP_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_SOP_NO_EOP_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_SOP_NO_EOP_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_SOP_NO_EOP_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_SOP_NO_EOP_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_SOP_NO_EOP_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_phv_eop_no_sop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_EOP_NO_SOP_MSB 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_EOP_NO_SOP_LSB 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_EOP_NO_SOP_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_EOP_NO_SOP_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_EOP_NO_SOP_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_EOP_NO_SOP_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_EOP_NO_SOP_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_EOP_NO_SOP_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_EOP_NO_SOP_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_EOP_NO_SOP_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_phv_sop_no_eop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_SOP_NO_EOP_MSB 0
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_SOP_NO_EOP_LSB 0
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_SOP_NO_EOP_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_SOP_NO_EOP_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_SOP_NO_EOP_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_SOP_NO_EOP_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_SOP_NO_EOP_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_SOP_NO_EOP_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_SOP_NO_EOP_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_SOP_NO_EOP_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_1_2  */
/* Register template: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1095 */
/* Field member: cap_dpp_csr::cfg_interrupt_mask::cfg_interrupt_mask_1_2.rsvd_31_15 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_RSVD_31_15_MSB 16
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_RSVD_31_15_LSB 0
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_RSVD_31_15_WIDTH 17
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_RSVD_31_15_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_RSVD_31_15_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_RSVD_31_15_RESET 0x00000
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_RSVD_31_15_FIELD_MASK 0x0001ffff
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_RSVD_31_15_GET(x) \
   ((x) & 0x0001ffff)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_RSVD_31_15_SET(x) \
   ((x) & 0x0001ffff)
#define CAP_DPP_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_RSVD_31_15_MODIFY(r, x) \
   (((x) & 0x0001ffff) | ((r) & 0xfffe0000))

/* Register type: cap_dpp_csr::cfg_interrupt_spare_mask                    */
/* Register template: cap_dpp_csr::cfg_interrupt_spare_mask                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1122 */
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_31            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_31_MSB 31
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_31_LSB 31
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_31_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_31_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_31_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_31_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_31_FIELD_MASK 0x80000000
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_31_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_31_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_31_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_30            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_30_MSB 30
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_30_LSB 30
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_30_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_30_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_30_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_30_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_30_FIELD_MASK 0x40000000
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_30_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_30_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_30_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_29            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_29_MSB 29
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_29_LSB 29
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_29_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_29_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_29_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_29_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_29_FIELD_MASK 0x20000000
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_29_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_29_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_29_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_28            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_28_MSB 28
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_28_LSB 28
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_28_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_28_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_28_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_28_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_28_FIELD_MASK 0x10000000
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_28_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_28_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_28_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_27            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_27_MSB 27
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_27_LSB 27
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_27_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_27_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_27_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_27_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_27_FIELD_MASK 0x08000000
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_27_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_27_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_27_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_26            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_26_MSB 26
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_26_LSB 26
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_26_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_26_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_26_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_26_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_26_FIELD_MASK 0x04000000
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_26_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_26_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_26_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_25            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_25_MSB 25
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_25_LSB 25
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_25_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_25_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_25_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_25_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_25_FIELD_MASK 0x02000000
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_25_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_25_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_25_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_24            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_24_MSB 24
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_24_LSB 24
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_24_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_24_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_24_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_24_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_24_FIELD_MASK 0x01000000
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_24_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_24_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_24_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_23            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_23_MSB 23
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_23_LSB 23
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_23_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_23_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_23_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_23_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_23_FIELD_MASK 0x00800000
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_23_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_23_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_23_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_22            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_22_MSB 22
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_22_LSB 22
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_22_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_22_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_22_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_22_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_22_FIELD_MASK 0x00400000
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_22_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_22_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_22_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_21            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_21_MSB 21
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_21_LSB 21
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_21_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_21_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_21_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_21_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_21_FIELD_MASK 0x00200000
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_21_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_21_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_21_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_20            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_20_MSB 20
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_20_LSB 20
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_20_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_20_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_20_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_20_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_20_FIELD_MASK 0x00100000
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_20_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_20_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_20_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_19            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_19_MSB 19
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_19_LSB 19
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_19_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_19_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_19_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_19_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_19_FIELD_MASK 0x00080000
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_19_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_19_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_19_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_18            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_18_MSB 18
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_18_LSB 18
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_18_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_18_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_18_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_18_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_18_FIELD_MASK 0x00040000
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_18_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_18_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_18_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_17            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_17_MSB 17
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_17_LSB 17
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_17_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_17_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_17_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_17_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_17_FIELD_MASK 0x00020000
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_17_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_17_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_17_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_16            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_16_MSB 16
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_16_LSB 16
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_16_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_16_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_16_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_16_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_16_FIELD_MASK 0x00010000
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_16_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_16_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_16_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_15            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_15_MSB 15
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_15_LSB 15
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_15_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_15_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_15_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_15_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_15_FIELD_MASK 0x00008000
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_15_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_15_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_15_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_14            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_14_MSB 14
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_14_LSB 14
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_14_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_14_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_14_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_14_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_14_FIELD_MASK 0x00004000
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_14_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_14_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_14_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_13            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_13_MSB 13
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_13_LSB 13
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_13_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_13_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_13_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_13_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_13_FIELD_MASK 0x00002000
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_13_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_13_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_13_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_12            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_12_MSB 12
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_12_LSB 12
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_12_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_12_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_12_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_12_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_12_FIELD_MASK 0x00001000
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_12_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_12_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_12_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_11            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_11_MSB 11
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_11_LSB 11
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_11_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_11_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_11_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_11_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_11_FIELD_MASK 0x00000800
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_11_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_11_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_11_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_10            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_10_MSB 10
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_10_LSB 10
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_10_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_10_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_10_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_10_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_10_FIELD_MASK 0x00000400
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_10_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_10_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_10_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_9             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_9_MSB 9
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_9_LSB 9
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_9_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_9_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_9_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_9_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_9_FIELD_MASK 0x00000200
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_9_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_9_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_8             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_8_MSB 8
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_8_LSB 8
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_8_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_8_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_8_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_8_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_8_FIELD_MASK 0x00000100
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_8_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_8_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_7             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_7_MSB 7
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_7_LSB 7
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_7_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_7_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_7_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_7_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_7_FIELD_MASK 0x00000080
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_7_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_7_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_6             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_6_MSB 6
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_6_LSB 6
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_6_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_6_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_6_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_6_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_6_FIELD_MASK 0x00000040
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_6_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_6_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_5             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_5_MSB 5
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_5_LSB 5
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_5_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_5_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_5_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_5_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_5_FIELD_MASK 0x00000020
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_5_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_5_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_4             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_4_MSB 4
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_4_LSB 4
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_4_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_4_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_4_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_4_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_4_FIELD_MASK 0x00000010
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_4_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_4_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_3             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_3_MSB 3
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_3_LSB 3
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_3_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_3_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_3_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_3_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_3_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_3_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_3_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_2             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_2_MSB 2
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_2_LSB 2
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_2_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_2_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_2_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_2_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_2_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_2_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_2_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_1             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_1_MSB 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_1_LSB 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_1_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_1_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_1_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_1_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_1_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_1_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_1_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::cfg_interrupt_spare_mask.spare_0             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_0_MSB 0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_0_LSB 0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_0_WIDTH 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_0_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_0_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_0_RESET 0x0
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_0_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_0_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_0_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_CFG_INTERRUPT_SPARE_MASK_SPARE_0_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_dpp_csr::cfg_ohi_payload                        */
/* Wide Register template: cap_dpp_csr::cfg_ohi_payload                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1162 */
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_SIZE 0x2
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_BYTE_SIZE 0x8

/* Register type: cap_dpp_csr::cfg_ohi_payload::cfg_ohi_payload_0_2        */
/* Register template: cap_dpp_csr::cfg_ohi_payload::cfg_ohi_payload_0_2    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1162 */
/* Field member: cap_dpp_csr::cfg_ohi_payload::cfg_ohi_payload_0_2.ohi_slot_payload_ptr_bm_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_0_2_OHI_SLOT_PAYLOAD_PTR_BM_31_0_MSB 31
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_0_2_OHI_SLOT_PAYLOAD_PTR_BM_31_0_LSB 0
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_0_2_OHI_SLOT_PAYLOAD_PTR_BM_31_0_WIDTH 32
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_0_2_OHI_SLOT_PAYLOAD_PTR_BM_31_0_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_0_2_OHI_SLOT_PAYLOAD_PTR_BM_31_0_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_0_2_OHI_SLOT_PAYLOAD_PTR_BM_31_0_RESET 0x00000000
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_0_2_OHI_SLOT_PAYLOAD_PTR_BM_31_0_FIELD_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_0_2_OHI_SLOT_PAYLOAD_PTR_BM_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_0_2_OHI_SLOT_PAYLOAD_PTR_BM_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_0_2_OHI_SLOT_PAYLOAD_PTR_BM_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dpp_csr::cfg_ohi_payload::cfg_ohi_payload_1_2        */
/* Register template: cap_dpp_csr::cfg_ohi_payload::cfg_ohi_payload_1_2    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1162 */
/* Field member: cap_dpp_csr::cfg_ohi_payload::cfg_ohi_payload_1_2.ohi_slot_payload_ptr_bm_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_1_2_OHI_SLOT_PAYLOAD_PTR_BM_63_32_MSB 31
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_1_2_OHI_SLOT_PAYLOAD_PTR_BM_63_32_LSB 0
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_1_2_OHI_SLOT_PAYLOAD_PTR_BM_63_32_WIDTH 32
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_1_2_OHI_SLOT_PAYLOAD_PTR_BM_63_32_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_1_2_OHI_SLOT_PAYLOAD_PTR_BM_63_32_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_1_2_OHI_SLOT_PAYLOAD_PTR_BM_63_32_RESET 0x00000000
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_1_2_OHI_SLOT_PAYLOAD_PTR_BM_63_32_FIELD_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_1_2_OHI_SLOT_PAYLOAD_PTR_BM_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_1_2_OHI_SLOT_PAYLOAD_PTR_BM_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPP_CSR_CFG_OHI_PAYLOAD_CFG_OHI_PAYLOAD_1_2_OHI_SLOT_PAYLOAD_PTR_BM_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Group type: cap_dpp_csr::int_srams_ecc                                  */
/* Group template: cap_dpp_csr::intgrp                                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 888 */
#define CAP_DPP_CSR_INT_SRAMS_ECC_SIZE 0x4
#define CAP_DPP_CSR_INT_SRAMS_ECC_BYTE_SIZE 0x10
/* Register member: cap_dpp_csr::intgrp.intreg                             */
/* Register type referenced: cap_dpp_csr::int_srams_ecc::intreg            */
/* Register template referenced: cap_dpp_csr::intreg                       */
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_OFFSET 0x0
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_BYTE_OFFSET 0x0
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_WRITE_MASK 0x0000000f
/* Register member: cap_dpp_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_dpp_csr::int_srams_ecc::int_test_set      */
/* Register template referenced: cap_dpp_csr::intreg                       */
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_OFFSET 0x1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_WRITE_MASK 0x0000000f
/* Register member: cap_dpp_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_dpp_csr::int_srams_ecc::int_enable_set    */
/* Register template referenced: cap_dpp_csr::intreg_enable                */
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_OFFSET 0x2
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_WRITE_MASK 0x0000000f
/* Register member: cap_dpp_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_dpp_csr::int_srams_ecc::int_enable_clear  */
/* Register template referenced: cap_dpp_csr::intreg_enable                */
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_WRITE_MASK 0x0000000f

/* Register type: cap_dpp_csr::int_srams_ecc::intreg                       */
/* Register template: cap_dpp_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 824 */
/* Field member: cap_dpp_csr::intreg.dpp_ohi_fifo_correctable_interrupt    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_OHI_FIFO_CORRECTABLE_INTERRUPT_MSB 3
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_OHI_FIFO_CORRECTABLE_INTERRUPT_LSB 3
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_OHI_FIFO_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_OHI_FIFO_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_OHI_FIFO_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_OHI_FIFO_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_OHI_FIFO_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_OHI_FIFO_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_OHI_FIFO_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_OHI_FIFO_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::intreg.dpp_ohi_fifo_uncorrectable_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_OHI_FIFO_UNCORRECTABLE_INTERRUPT_MSB 2
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_OHI_FIFO_UNCORRECTABLE_INTERRUPT_LSB 2
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_OHI_FIFO_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_OHI_FIFO_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_OHI_FIFO_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_OHI_FIFO_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_OHI_FIFO_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_OHI_FIFO_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_OHI_FIFO_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_OHI_FIFO_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::intreg.dpp_phv_fifo_correctable_interrupt    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_PHV_FIFO_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_PHV_FIFO_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_PHV_FIFO_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_PHV_FIFO_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_PHV_FIFO_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_PHV_FIFO_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_PHV_FIFO_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_PHV_FIFO_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_PHV_FIFO_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_PHV_FIFO_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg.dpp_phv_fifo_uncorrectable_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_PHV_FIFO_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_PHV_FIFO_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_PHV_FIFO_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_PHV_FIFO_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_PHV_FIFO_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_PHV_FIFO_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_PHV_FIFO_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_PHV_FIFO_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_PHV_FIFO_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INTREG_DPP_PHV_FIFO_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::int_srams_ecc::int_test_set                 */
/* Register template: cap_dpp_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 824 */
/* Field member: cap_dpp_csr::intreg.dpp_ohi_fifo_correctable_interrupt    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_OHI_FIFO_CORRECTABLE_INTERRUPT_MSB 3
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_OHI_FIFO_CORRECTABLE_INTERRUPT_LSB 3
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_OHI_FIFO_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_OHI_FIFO_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_OHI_FIFO_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_OHI_FIFO_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_OHI_FIFO_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_OHI_FIFO_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_OHI_FIFO_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_OHI_FIFO_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::intreg.dpp_ohi_fifo_uncorrectable_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_OHI_FIFO_UNCORRECTABLE_INTERRUPT_MSB 2
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_OHI_FIFO_UNCORRECTABLE_INTERRUPT_LSB 2
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_OHI_FIFO_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_OHI_FIFO_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_OHI_FIFO_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_OHI_FIFO_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_OHI_FIFO_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_OHI_FIFO_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_OHI_FIFO_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_OHI_FIFO_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::intreg.dpp_phv_fifo_correctable_interrupt    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_PHV_FIFO_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_PHV_FIFO_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_PHV_FIFO_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_PHV_FIFO_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_PHV_FIFO_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_PHV_FIFO_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_PHV_FIFO_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_PHV_FIFO_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_PHV_FIFO_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_PHV_FIFO_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg.dpp_phv_fifo_uncorrectable_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_PHV_FIFO_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_PHV_FIFO_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_PHV_FIFO_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_PHV_FIFO_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_PHV_FIFO_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_PHV_FIFO_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_PHV_FIFO_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_PHV_FIFO_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_PHV_FIFO_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPP_PHV_FIFO_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::int_srams_ecc::int_enable_set               */
/* Register template: cap_dpp_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 847 */
/* Field member: cap_dpp_csr::intreg_enable.dpp_ohi_fifo_correctable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_OHI_FIFO_CORRECTABLE_ENABLE_MSB 3
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_OHI_FIFO_CORRECTABLE_ENABLE_LSB 3
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_OHI_FIFO_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_OHI_FIFO_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_OHI_FIFO_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_OHI_FIFO_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_OHI_FIFO_CORRECTABLE_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_OHI_FIFO_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_OHI_FIFO_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_OHI_FIFO_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::intreg_enable.dpp_ohi_fifo_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_OHI_FIFO_UNCORRECTABLE_ENABLE_MSB 2
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_OHI_FIFO_UNCORRECTABLE_ENABLE_LSB 2
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_OHI_FIFO_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_OHI_FIFO_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_OHI_FIFO_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_OHI_FIFO_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_OHI_FIFO_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_OHI_FIFO_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_OHI_FIFO_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_OHI_FIFO_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::intreg_enable.dpp_phv_fifo_correctable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_PHV_FIFO_CORRECTABLE_ENABLE_MSB 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_PHV_FIFO_CORRECTABLE_ENABLE_LSB 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_PHV_FIFO_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_PHV_FIFO_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_PHV_FIFO_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_PHV_FIFO_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_PHV_FIFO_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_PHV_FIFO_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_PHV_FIFO_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_PHV_FIFO_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg_enable.dpp_phv_fifo_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_PHV_FIFO_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_PHV_FIFO_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_PHV_FIFO_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_PHV_FIFO_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_PHV_FIFO_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_PHV_FIFO_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_PHV_FIFO_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_PHV_FIFO_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_PHV_FIFO_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPP_PHV_FIFO_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::int_srams_ecc::int_enable_clear             */
/* Register template: cap_dpp_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 847 */
/* Field member: cap_dpp_csr::intreg_enable.dpp_ohi_fifo_correctable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_OHI_FIFO_CORRECTABLE_ENABLE_MSB 3
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_OHI_FIFO_CORRECTABLE_ENABLE_LSB 3
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_OHI_FIFO_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_OHI_FIFO_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_OHI_FIFO_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_OHI_FIFO_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_OHI_FIFO_CORRECTABLE_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_OHI_FIFO_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_OHI_FIFO_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_OHI_FIFO_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::intreg_enable.dpp_ohi_fifo_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_OHI_FIFO_UNCORRECTABLE_ENABLE_MSB 2
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_OHI_FIFO_UNCORRECTABLE_ENABLE_LSB 2
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_OHI_FIFO_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_OHI_FIFO_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_OHI_FIFO_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_OHI_FIFO_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_OHI_FIFO_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_OHI_FIFO_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_OHI_FIFO_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_OHI_FIFO_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::intreg_enable.dpp_phv_fifo_correctable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_PHV_FIFO_CORRECTABLE_ENABLE_MSB 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_PHV_FIFO_CORRECTABLE_ENABLE_LSB 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_PHV_FIFO_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_PHV_FIFO_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_PHV_FIFO_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_PHV_FIFO_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_PHV_FIFO_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_PHV_FIFO_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_PHV_FIFO_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_PHV_FIFO_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg_enable.dpp_phv_fifo_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_PHV_FIFO_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_PHV_FIFO_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_PHV_FIFO_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_PHV_FIFO_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_PHV_FIFO_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_PHV_FIFO_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_PHV_FIFO_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_PHV_FIFO_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_PHV_FIFO_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPP_PHV_FIFO_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::csr_intr                                    */
/* Register template: cap_dpp_csr::csr_intr                                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 925 */
/* Field member: cap_dpp_csr::csr_intr.dowstream_enable                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define CAP_DPP_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define CAP_DPP_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define CAP_DPP_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define CAP_DPP_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::csr_intr.dowstream                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPP_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define CAP_DPP_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define CAP_DPP_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define CAP_DPP_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define CAP_DPP_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define CAP_DPP_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define CAP_DPP_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define CAP_DPP_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_dpp_csr::int_groups                                     */
/* Group template: cap_dpp_csr::intgrp_status                              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 909 */
#define CAP_DPP_CSR_INT_GROUPS_SIZE 0x4
#define CAP_DPP_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: cap_dpp_csr::intgrp_status.intreg                      */
/* Register type referenced: cap_dpp_csr::int_groups::intreg               */
/* Register template referenced: cap_dpp_csr::intreg_status                */
#define CAP_DPP_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define CAP_DPP_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define CAP_DPP_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define CAP_DPP_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_GROUPS_INTREG_RESET_MASK 0xffffffc0
#define CAP_DPP_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: cap_dpp_csr::intgrp_status.int_enable_rw_reg           */
/* Register type referenced: cap_dpp_csr::int_groups::int_enable_rw_reg    */
/* Register template referenced: cap_dpp_csr::intreg_enable                */
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x0000003f
/* Register member: cap_dpp_csr::intgrp_status.int_rw_reg                  */
/* Register type referenced: cap_dpp_csr::int_groups::int_rw_reg           */
/* Register template referenced: cap_dpp_csr::intreg_status                */
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xffffffc0
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: cap_dpp_csr::int_groups::intreg                          */
/* Register template: cap_dpp_csr::intreg_status                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 859 */
/* Field member: cap_dpp_csr::intreg_status.int_credit_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_CREDIT_INTERRUPT_MSB 5
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_CREDIT_INTERRUPT_LSB 5
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_CREDIT_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_CREDIT_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_CREDIT_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_CREDIT_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_CREDIT_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_CREDIT_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_CREDIT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpp_csr::intreg_status.int_spare_interrupt            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_SPARE_INTERRUPT_MSB 4
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_SPARE_INTERRUPT_LSB 4
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_SPARE_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_SPARE_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_SPARE_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_SPARE_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_SPARE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_SPARE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_SPARE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpp_csr::intreg_status.int_fifo_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_MSB 3
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_LSB 3
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::intreg_status.int_srams_ecc_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_MSB 2
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_LSB 2
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::intreg_status.int_reg2_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_REG2_INTERRUPT_MSB 1
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_REG2_INTERRUPT_LSB 1
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_REG2_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_REG2_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_REG2_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_REG2_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_REG2_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_REG2_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_REG2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg_status.int_reg1_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_MSB 0
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_LSB 0
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::int_groups::int_enable_rw_reg               */
/* Register template: cap_dpp_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 847 */
/* Field member: cap_dpp_csr::intreg_enable.int_credit_enable              */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CREDIT_ENABLE_MSB 5
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CREDIT_ENABLE_LSB 5
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CREDIT_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CREDIT_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CREDIT_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CREDIT_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CREDIT_ENABLE_FIELD_MASK 0x00000020
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CREDIT_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CREDIT_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CREDIT_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpp_csr::intreg_enable.int_spare_enable               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SPARE_ENABLE_MSB 4
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SPARE_ENABLE_LSB 4
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SPARE_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SPARE_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SPARE_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SPARE_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SPARE_ENABLE_FIELD_MASK 0x00000010
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SPARE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SPARE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SPARE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpp_csr::intreg_enable.int_fifo_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_MSB 3
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_LSB 3
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::intreg_enable.int_srams_ecc_enable           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_MSB 2
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_LSB 2
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::intreg_enable.int_reg2_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG2_ENABLE_MSB 1
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG2_ENABLE_LSB 1
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG2_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG2_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG2_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG2_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG2_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG2_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG2_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG2_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg_enable.int_reg1_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_MSB 0
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_LSB 0
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::int_groups::int_rw_reg                      */
/* Register template: cap_dpp_csr::intreg_status                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 859 */
/* Field member: cap_dpp_csr::intreg_status.int_credit_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_CREDIT_INTERRUPT_MSB 5
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_CREDIT_INTERRUPT_LSB 5
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_CREDIT_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_CREDIT_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_CREDIT_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_CREDIT_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_CREDIT_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_CREDIT_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_CREDIT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpp_csr::intreg_status.int_spare_interrupt            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_SPARE_INTERRUPT_MSB 4
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_SPARE_INTERRUPT_LSB 4
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_SPARE_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_SPARE_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_SPARE_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_SPARE_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_SPARE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_SPARE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_SPARE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpp_csr::intreg_status.int_fifo_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_MSB 3
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_LSB 3
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::intreg_status.int_srams_ecc_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_MSB 2
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_LSB 2
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::intreg_status.int_reg2_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_REG2_INTERRUPT_MSB 1
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_REG2_INTERRUPT_LSB 1
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_REG2_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_REG2_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_REG2_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_REG2_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_REG2_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_REG2_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_REG2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg_status.int_reg1_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_MSB 0
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_LSB 0
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_dpp_csr::int_reg1                                       */
/* Group template: cap_dpp_csr::intgrp                                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 888 */
#define CAP_DPP_CSR_INT_REG1_SIZE 0x4
#define CAP_DPP_CSR_INT_REG1_BYTE_SIZE 0x10
/* Register member: cap_dpp_csr::intgrp.intreg                             */
/* Register type referenced: cap_dpp_csr::int_reg1::intreg                 */
/* Register template referenced: cap_dpp_csr::intreg                       */
#define CAP_DPP_CSR_INT_REG1_INTREG_OFFSET 0x0
#define CAP_DPP_CSR_INT_REG1_INTREG_BYTE_OFFSET 0x0
#define CAP_DPP_CSR_INT_REG1_INTREG_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_REG1_INTREG_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_INT_REG1_INTREG_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_REG1_INTREG_WRITE_MASK 0x0001ffff
/* Register member: cap_dpp_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_dpp_csr::int_reg1::int_test_set           */
/* Register template referenced: cap_dpp_csr::intreg                       */
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_OFFSET 0x1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_WRITE_MASK 0x0001ffff
/* Register member: cap_dpp_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_dpp_csr::int_reg1::int_enable_set         */
/* Register template referenced: cap_dpp_csr::intreg_enable                */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_OFFSET 0x2
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_WRITE_MASK 0x0001ffff
/* Register member: cap_dpp_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_dpp_csr::int_reg1::int_enable_clear       */
/* Register template referenced: cap_dpp_csr::intreg_enable                */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_WRITE_MASK 0x0001ffff

/* Register type: cap_dpp_csr::int_reg1::intreg                            */
/* Register template: cap_dpp_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 824 */
/* Field member: cap_dpp_csr::intreg.err_min_pkt_size_interrupt            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MIN_PKT_SIZE_INTERRUPT_MSB 16
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MIN_PKT_SIZE_INTERRUPT_LSB 16
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MIN_PKT_SIZE_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MIN_PKT_SIZE_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MIN_PKT_SIZE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MIN_PKT_SIZE_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MIN_PKT_SIZE_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MIN_PKT_SIZE_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MIN_PKT_SIZE_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MIN_PKT_SIZE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpp_csr::intreg.err_clip_max_pkt_size_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CLIP_MAX_PKT_SIZE_INTERRUPT_MSB 15
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CLIP_MAX_PKT_SIZE_INTERRUPT_LSB 15
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CLIP_MAX_PKT_SIZE_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CLIP_MAX_PKT_SIZE_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CLIP_MAX_PKT_SIZE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CLIP_MAX_PKT_SIZE_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CLIP_MAX_PKT_SIZE_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CLIP_MAX_PKT_SIZE_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CLIP_MAX_PKT_SIZE_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CLIP_MAX_PKT_SIZE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpp_csr::intreg.err_ptr_fifo_credit_overrun_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PTR_FIFO_CREDIT_OVERRUN_INTERRUPT_MSB 14
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PTR_FIFO_CREDIT_OVERRUN_INTERRUPT_LSB 14
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PTR_FIFO_CREDIT_OVERRUN_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PTR_FIFO_CREDIT_OVERRUN_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PTR_FIFO_CREDIT_OVERRUN_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PTR_FIFO_CREDIT_OVERRUN_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PTR_FIFO_CREDIT_OVERRUN_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PTR_FIFO_CREDIT_OVERRUN_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PTR_FIFO_CREDIT_OVERRUN_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PTR_FIFO_CREDIT_OVERRUN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpp_csr::intreg.err_crc_multiple_hdr_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CRC_MULTIPLE_HDR_INTERRUPT_MSB 13
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CRC_MULTIPLE_HDR_INTERRUPT_LSB 13
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CRC_MULTIPLE_HDR_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CRC_MULTIPLE_HDR_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CRC_MULTIPLE_HDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CRC_MULTIPLE_HDR_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CRC_MULTIPLE_HDR_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CRC_MULTIPLE_HDR_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CRC_MULTIPLE_HDR_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CRC_MULTIPLE_HDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpp_csr::intreg.err_csum_multiple_hdr_copy_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CSUM_MULTIPLE_HDR_COPY_INTERRUPT_MSB 12
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CSUM_MULTIPLE_HDR_COPY_INTERRUPT_LSB 12
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CSUM_MULTIPLE_HDR_COPY_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CSUM_MULTIPLE_HDR_COPY_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CSUM_MULTIPLE_HDR_COPY_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CSUM_MULTIPLE_HDR_COPY_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CSUM_MULTIPLE_HDR_COPY_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CSUM_MULTIPLE_HDR_COPY_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CSUM_MULTIPLE_HDR_COPY_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CSUM_MULTIPLE_HDR_COPY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpp_csr::intreg.err_csum_multiple_hdr_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CSUM_MULTIPLE_HDR_INTERRUPT_MSB 11
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CSUM_MULTIPLE_HDR_INTERRUPT_LSB 11
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CSUM_MULTIPLE_HDR_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CSUM_MULTIPLE_HDR_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CSUM_MULTIPLE_HDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CSUM_MULTIPLE_HDR_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CSUM_MULTIPLE_HDR_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CSUM_MULTIPLE_HDR_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CSUM_MULTIPLE_HDR_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_CSUM_MULTIPLE_HDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpp_csr::intreg.err_phv_no_data_reference_ohi_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_NO_DATA_REFERENCE_OHI_INTERRUPT_MSB 10
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_NO_DATA_REFERENCE_OHI_INTERRUPT_LSB 10
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_NO_DATA_REFERENCE_OHI_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_NO_DATA_REFERENCE_OHI_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_NO_DATA_REFERENCE_OHI_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_NO_DATA_REFERENCE_OHI_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_NO_DATA_REFERENCE_OHI_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_NO_DATA_REFERENCE_OHI_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_NO_DATA_REFERENCE_OHI_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_NO_DATA_REFERENCE_OHI_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpp_csr::intreg.err_max_active_hdrs_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MAX_ACTIVE_HDRS_INTERRUPT_MSB 9
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MAX_ACTIVE_HDRS_INTERRUPT_LSB 9
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MAX_ACTIVE_HDRS_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MAX_ACTIVE_HDRS_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MAX_ACTIVE_HDRS_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MAX_ACTIVE_HDRS_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MAX_ACTIVE_HDRS_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MAX_ACTIVE_HDRS_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MAX_ACTIVE_HDRS_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MAX_ACTIVE_HDRS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpp_csr::intreg.err_max_pkt_size_interrupt            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MAX_PKT_SIZE_INTERRUPT_MSB 8
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MAX_PKT_SIZE_INTERRUPT_LSB 8
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MAX_PKT_SIZE_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MAX_PKT_SIZE_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MAX_PKT_SIZE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MAX_PKT_SIZE_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MAX_PKT_SIZE_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MAX_PKT_SIZE_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MAX_PKT_SIZE_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_MAX_PKT_SIZE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpp_csr::intreg.err_null_hdrfld_vld_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_NULL_HDRFLD_VLD_INTERRUPT_MSB 7
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_NULL_HDRFLD_VLD_INTERRUPT_LSB 7
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_NULL_HDRFLD_VLD_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_NULL_HDRFLD_VLD_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_NULL_HDRFLD_VLD_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_NULL_HDRFLD_VLD_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_NULL_HDRFLD_VLD_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_NULL_HDRFLD_VLD_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_NULL_HDRFLD_VLD_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_NULL_HDRFLD_VLD_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpp_csr::intreg.err_null_hdr_vld_interrupt            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_NULL_HDR_VLD_INTERRUPT_MSB 6
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_NULL_HDR_VLD_INTERRUPT_LSB 6
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_NULL_HDR_VLD_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_NULL_HDR_VLD_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_NULL_HDR_VLD_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_NULL_HDR_VLD_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_NULL_HDR_VLD_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_NULL_HDR_VLD_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_NULL_HDR_VLD_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_NULL_HDR_VLD_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpp_csr::intreg.err_packets_in_flight_credit_overrun_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_INTERRUPT_MSB 5
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_INTERRUPT_LSB 5
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpp_csr::intreg.err_framer_credit_overrun_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_FRAMER_CREDIT_OVERRUN_INTERRUPT_MSB 4
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_FRAMER_CREDIT_OVERRUN_INTERRUPT_LSB 4
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_FRAMER_CREDIT_OVERRUN_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_FRAMER_CREDIT_OVERRUN_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_FRAMER_CREDIT_OVERRUN_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_FRAMER_CREDIT_OVERRUN_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_FRAMER_CREDIT_OVERRUN_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_FRAMER_CREDIT_OVERRUN_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_FRAMER_CREDIT_OVERRUN_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_FRAMER_CREDIT_OVERRUN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpp_csr::intreg.err_ohi_eop_no_sop_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_OHI_EOP_NO_SOP_INTERRUPT_MSB 3
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_OHI_EOP_NO_SOP_INTERRUPT_LSB 3
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_OHI_EOP_NO_SOP_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_OHI_EOP_NO_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_OHI_EOP_NO_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_OHI_EOP_NO_SOP_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_OHI_EOP_NO_SOP_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_OHI_EOP_NO_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_OHI_EOP_NO_SOP_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_OHI_EOP_NO_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::intreg.err_ohi_sop_no_eop_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_OHI_SOP_NO_EOP_INTERRUPT_MSB 2
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_OHI_SOP_NO_EOP_INTERRUPT_LSB 2
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_OHI_SOP_NO_EOP_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_OHI_SOP_NO_EOP_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_OHI_SOP_NO_EOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_OHI_SOP_NO_EOP_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_OHI_SOP_NO_EOP_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_OHI_SOP_NO_EOP_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_OHI_SOP_NO_EOP_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_OHI_SOP_NO_EOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::intreg.err_phv_eop_no_sop_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_EOP_NO_SOP_INTERRUPT_MSB 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_EOP_NO_SOP_INTERRUPT_LSB 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_EOP_NO_SOP_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_EOP_NO_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_EOP_NO_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_EOP_NO_SOP_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_EOP_NO_SOP_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_EOP_NO_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_EOP_NO_SOP_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_EOP_NO_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg.err_phv_sop_no_eop_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_SOP_NO_EOP_INTERRUPT_MSB 0
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_SOP_NO_EOP_INTERRUPT_LSB 0
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_SOP_NO_EOP_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_SOP_NO_EOP_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_SOP_NO_EOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_SOP_NO_EOP_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_SOP_NO_EOP_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_SOP_NO_EOP_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_SOP_NO_EOP_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_REG1_INTREG_ERR_PHV_SOP_NO_EOP_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::int_reg1::int_test_set                      */
/* Register template: cap_dpp_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 824 */
/* Field member: cap_dpp_csr::intreg.err_min_pkt_size_interrupt            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MIN_PKT_SIZE_INTERRUPT_MSB 16
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MIN_PKT_SIZE_INTERRUPT_LSB 16
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MIN_PKT_SIZE_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MIN_PKT_SIZE_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MIN_PKT_SIZE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MIN_PKT_SIZE_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MIN_PKT_SIZE_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MIN_PKT_SIZE_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MIN_PKT_SIZE_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MIN_PKT_SIZE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpp_csr::intreg.err_clip_max_pkt_size_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CLIP_MAX_PKT_SIZE_INTERRUPT_MSB 15
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CLIP_MAX_PKT_SIZE_INTERRUPT_LSB 15
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CLIP_MAX_PKT_SIZE_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CLIP_MAX_PKT_SIZE_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CLIP_MAX_PKT_SIZE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CLIP_MAX_PKT_SIZE_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CLIP_MAX_PKT_SIZE_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CLIP_MAX_PKT_SIZE_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CLIP_MAX_PKT_SIZE_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CLIP_MAX_PKT_SIZE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpp_csr::intreg.err_ptr_fifo_credit_overrun_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FIFO_CREDIT_OVERRUN_INTERRUPT_MSB 14
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FIFO_CREDIT_OVERRUN_INTERRUPT_LSB 14
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FIFO_CREDIT_OVERRUN_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FIFO_CREDIT_OVERRUN_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FIFO_CREDIT_OVERRUN_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FIFO_CREDIT_OVERRUN_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FIFO_CREDIT_OVERRUN_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FIFO_CREDIT_OVERRUN_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FIFO_CREDIT_OVERRUN_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FIFO_CREDIT_OVERRUN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpp_csr::intreg.err_crc_multiple_hdr_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_MULTIPLE_HDR_INTERRUPT_MSB 13
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_MULTIPLE_HDR_INTERRUPT_LSB 13
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_MULTIPLE_HDR_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_MULTIPLE_HDR_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_MULTIPLE_HDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_MULTIPLE_HDR_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_MULTIPLE_HDR_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_MULTIPLE_HDR_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_MULTIPLE_HDR_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_MULTIPLE_HDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpp_csr::intreg.err_csum_multiple_hdr_copy_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_MULTIPLE_HDR_COPY_INTERRUPT_MSB 12
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_MULTIPLE_HDR_COPY_INTERRUPT_LSB 12
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_MULTIPLE_HDR_COPY_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_MULTIPLE_HDR_COPY_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_MULTIPLE_HDR_COPY_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_MULTIPLE_HDR_COPY_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_MULTIPLE_HDR_COPY_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_MULTIPLE_HDR_COPY_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_MULTIPLE_HDR_COPY_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_MULTIPLE_HDR_COPY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpp_csr::intreg.err_csum_multiple_hdr_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_MULTIPLE_HDR_INTERRUPT_MSB 11
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_MULTIPLE_HDR_INTERRUPT_LSB 11
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_MULTIPLE_HDR_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_MULTIPLE_HDR_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_MULTIPLE_HDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_MULTIPLE_HDR_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_MULTIPLE_HDR_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_MULTIPLE_HDR_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_MULTIPLE_HDR_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_MULTIPLE_HDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpp_csr::intreg.err_phv_no_data_reference_ohi_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_NO_DATA_REFERENCE_OHI_INTERRUPT_MSB 10
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_NO_DATA_REFERENCE_OHI_INTERRUPT_LSB 10
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_NO_DATA_REFERENCE_OHI_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_NO_DATA_REFERENCE_OHI_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_NO_DATA_REFERENCE_OHI_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_NO_DATA_REFERENCE_OHI_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_NO_DATA_REFERENCE_OHI_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_NO_DATA_REFERENCE_OHI_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_NO_DATA_REFERENCE_OHI_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_NO_DATA_REFERENCE_OHI_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpp_csr::intreg.err_max_active_hdrs_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MAX_ACTIVE_HDRS_INTERRUPT_MSB 9
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MAX_ACTIVE_HDRS_INTERRUPT_LSB 9
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MAX_ACTIVE_HDRS_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MAX_ACTIVE_HDRS_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MAX_ACTIVE_HDRS_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MAX_ACTIVE_HDRS_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MAX_ACTIVE_HDRS_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MAX_ACTIVE_HDRS_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MAX_ACTIVE_HDRS_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MAX_ACTIVE_HDRS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpp_csr::intreg.err_max_pkt_size_interrupt            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MAX_PKT_SIZE_INTERRUPT_MSB 8
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MAX_PKT_SIZE_INTERRUPT_LSB 8
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MAX_PKT_SIZE_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MAX_PKT_SIZE_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MAX_PKT_SIZE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MAX_PKT_SIZE_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MAX_PKT_SIZE_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MAX_PKT_SIZE_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MAX_PKT_SIZE_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_MAX_PKT_SIZE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpp_csr::intreg.err_null_hdrfld_vld_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_NULL_HDRFLD_VLD_INTERRUPT_MSB 7
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_NULL_HDRFLD_VLD_INTERRUPT_LSB 7
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_NULL_HDRFLD_VLD_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_NULL_HDRFLD_VLD_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_NULL_HDRFLD_VLD_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_NULL_HDRFLD_VLD_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_NULL_HDRFLD_VLD_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_NULL_HDRFLD_VLD_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_NULL_HDRFLD_VLD_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_NULL_HDRFLD_VLD_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpp_csr::intreg.err_null_hdr_vld_interrupt            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_NULL_HDR_VLD_INTERRUPT_MSB 6
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_NULL_HDR_VLD_INTERRUPT_LSB 6
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_NULL_HDR_VLD_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_NULL_HDR_VLD_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_NULL_HDR_VLD_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_NULL_HDR_VLD_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_NULL_HDR_VLD_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_NULL_HDR_VLD_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_NULL_HDR_VLD_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_NULL_HDR_VLD_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpp_csr::intreg.err_packets_in_flight_credit_overrun_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_INTERRUPT_MSB 5
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_INTERRUPT_LSB 5
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpp_csr::intreg.err_framer_credit_overrun_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_FRAMER_CREDIT_OVERRUN_INTERRUPT_MSB 4
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_FRAMER_CREDIT_OVERRUN_INTERRUPT_LSB 4
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_FRAMER_CREDIT_OVERRUN_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_FRAMER_CREDIT_OVERRUN_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_FRAMER_CREDIT_OVERRUN_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_FRAMER_CREDIT_OVERRUN_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_FRAMER_CREDIT_OVERRUN_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_FRAMER_CREDIT_OVERRUN_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_FRAMER_CREDIT_OVERRUN_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_FRAMER_CREDIT_OVERRUN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpp_csr::intreg.err_ohi_eop_no_sop_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_EOP_NO_SOP_INTERRUPT_MSB 3
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_EOP_NO_SOP_INTERRUPT_LSB 3
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_EOP_NO_SOP_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_EOP_NO_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_EOP_NO_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_EOP_NO_SOP_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_EOP_NO_SOP_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_EOP_NO_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_EOP_NO_SOP_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_EOP_NO_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::intreg.err_ohi_sop_no_eop_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_SOP_NO_EOP_INTERRUPT_MSB 2
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_SOP_NO_EOP_INTERRUPT_LSB 2
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_SOP_NO_EOP_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_SOP_NO_EOP_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_SOP_NO_EOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_SOP_NO_EOP_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_SOP_NO_EOP_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_SOP_NO_EOP_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_SOP_NO_EOP_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_SOP_NO_EOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::intreg.err_phv_eop_no_sop_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_EOP_NO_SOP_INTERRUPT_MSB 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_EOP_NO_SOP_INTERRUPT_LSB 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_EOP_NO_SOP_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_EOP_NO_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_EOP_NO_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_EOP_NO_SOP_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_EOP_NO_SOP_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_EOP_NO_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_EOP_NO_SOP_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_EOP_NO_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg.err_phv_sop_no_eop_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_SOP_NO_EOP_INTERRUPT_MSB 0
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_SOP_NO_EOP_INTERRUPT_LSB 0
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_SOP_NO_EOP_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_SOP_NO_EOP_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_SOP_NO_EOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_SOP_NO_EOP_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_SOP_NO_EOP_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_SOP_NO_EOP_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_SOP_NO_EOP_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_SOP_NO_EOP_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::int_reg1::int_enable_set                    */
/* Register template: cap_dpp_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 847 */
/* Field member: cap_dpp_csr::intreg_enable.err_min_pkt_size_enable        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MIN_PKT_SIZE_ENABLE_MSB 16
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MIN_PKT_SIZE_ENABLE_LSB 16
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MIN_PKT_SIZE_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MIN_PKT_SIZE_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MIN_PKT_SIZE_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MIN_PKT_SIZE_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MIN_PKT_SIZE_ENABLE_FIELD_MASK 0x00010000
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MIN_PKT_SIZE_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MIN_PKT_SIZE_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MIN_PKT_SIZE_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpp_csr::intreg_enable.err_clip_max_pkt_size_enable   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CLIP_MAX_PKT_SIZE_ENABLE_MSB 15
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CLIP_MAX_PKT_SIZE_ENABLE_LSB 15
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CLIP_MAX_PKT_SIZE_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CLIP_MAX_PKT_SIZE_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CLIP_MAX_PKT_SIZE_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CLIP_MAX_PKT_SIZE_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CLIP_MAX_PKT_SIZE_ENABLE_FIELD_MASK 0x00008000
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CLIP_MAX_PKT_SIZE_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CLIP_MAX_PKT_SIZE_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CLIP_MAX_PKT_SIZE_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpp_csr::intreg_enable.err_ptr_fifo_credit_overrun_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FIFO_CREDIT_OVERRUN_ENABLE_MSB 14
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FIFO_CREDIT_OVERRUN_ENABLE_LSB 14
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FIFO_CREDIT_OVERRUN_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FIFO_CREDIT_OVERRUN_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FIFO_CREDIT_OVERRUN_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FIFO_CREDIT_OVERRUN_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FIFO_CREDIT_OVERRUN_ENABLE_FIELD_MASK 0x00004000
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FIFO_CREDIT_OVERRUN_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FIFO_CREDIT_OVERRUN_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FIFO_CREDIT_OVERRUN_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpp_csr::intreg_enable.err_crc_multiple_hdr_enable    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_MULTIPLE_HDR_ENABLE_MSB 13
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_MULTIPLE_HDR_ENABLE_LSB 13
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_MULTIPLE_HDR_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_MULTIPLE_HDR_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_MULTIPLE_HDR_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_MULTIPLE_HDR_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_MULTIPLE_HDR_ENABLE_FIELD_MASK 0x00002000
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_MULTIPLE_HDR_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_MULTIPLE_HDR_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_MULTIPLE_HDR_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpp_csr::intreg_enable.err_csum_multiple_hdr_copy_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_MULTIPLE_HDR_COPY_ENABLE_MSB 12
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_MULTIPLE_HDR_COPY_ENABLE_LSB 12
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_MULTIPLE_HDR_COPY_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_MULTIPLE_HDR_COPY_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_MULTIPLE_HDR_COPY_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_MULTIPLE_HDR_COPY_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_MULTIPLE_HDR_COPY_ENABLE_FIELD_MASK 0x00001000
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_MULTIPLE_HDR_COPY_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_MULTIPLE_HDR_COPY_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_MULTIPLE_HDR_COPY_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpp_csr::intreg_enable.err_csum_multiple_hdr_enable   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_MULTIPLE_HDR_ENABLE_MSB 11
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_MULTIPLE_HDR_ENABLE_LSB 11
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_MULTIPLE_HDR_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_MULTIPLE_HDR_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_MULTIPLE_HDR_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_MULTIPLE_HDR_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_MULTIPLE_HDR_ENABLE_FIELD_MASK 0x00000800
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_MULTIPLE_HDR_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_MULTIPLE_HDR_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_MULTIPLE_HDR_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpp_csr::intreg_enable.err_phv_no_data_reference_ohi_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_NO_DATA_REFERENCE_OHI_ENABLE_MSB 10
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_NO_DATA_REFERENCE_OHI_ENABLE_LSB 10
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_NO_DATA_REFERENCE_OHI_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_NO_DATA_REFERENCE_OHI_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_NO_DATA_REFERENCE_OHI_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_NO_DATA_REFERENCE_OHI_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_NO_DATA_REFERENCE_OHI_ENABLE_FIELD_MASK 0x00000400
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_NO_DATA_REFERENCE_OHI_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_NO_DATA_REFERENCE_OHI_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_NO_DATA_REFERENCE_OHI_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpp_csr::intreg_enable.err_max_active_hdrs_enable     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MAX_ACTIVE_HDRS_ENABLE_MSB 9
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MAX_ACTIVE_HDRS_ENABLE_LSB 9
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MAX_ACTIVE_HDRS_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MAX_ACTIVE_HDRS_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MAX_ACTIVE_HDRS_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MAX_ACTIVE_HDRS_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MAX_ACTIVE_HDRS_ENABLE_FIELD_MASK 0x00000200
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MAX_ACTIVE_HDRS_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MAX_ACTIVE_HDRS_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MAX_ACTIVE_HDRS_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpp_csr::intreg_enable.err_max_pkt_size_enable        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MAX_PKT_SIZE_ENABLE_MSB 8
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MAX_PKT_SIZE_ENABLE_LSB 8
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MAX_PKT_SIZE_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MAX_PKT_SIZE_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MAX_PKT_SIZE_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MAX_PKT_SIZE_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MAX_PKT_SIZE_ENABLE_FIELD_MASK 0x00000100
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MAX_PKT_SIZE_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MAX_PKT_SIZE_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_MAX_PKT_SIZE_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpp_csr::intreg_enable.err_null_hdrfld_vld_enable     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_NULL_HDRFLD_VLD_ENABLE_MSB 7
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_NULL_HDRFLD_VLD_ENABLE_LSB 7
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_NULL_HDRFLD_VLD_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_NULL_HDRFLD_VLD_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_NULL_HDRFLD_VLD_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_NULL_HDRFLD_VLD_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_NULL_HDRFLD_VLD_ENABLE_FIELD_MASK 0x00000080
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_NULL_HDRFLD_VLD_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_NULL_HDRFLD_VLD_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_NULL_HDRFLD_VLD_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpp_csr::intreg_enable.err_null_hdr_vld_enable        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_NULL_HDR_VLD_ENABLE_MSB 6
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_NULL_HDR_VLD_ENABLE_LSB 6
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_NULL_HDR_VLD_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_NULL_HDR_VLD_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_NULL_HDR_VLD_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_NULL_HDR_VLD_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_NULL_HDR_VLD_ENABLE_FIELD_MASK 0x00000040
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_NULL_HDR_VLD_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_NULL_HDR_VLD_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_NULL_HDR_VLD_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpp_csr::intreg_enable.err_packets_in_flight_credit_overrun_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_ENABLE_MSB 5
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_ENABLE_LSB 5
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_ENABLE_FIELD_MASK 0x00000020
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpp_csr::intreg_enable.err_framer_credit_overrun_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_FRAMER_CREDIT_OVERRUN_ENABLE_MSB 4
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_FRAMER_CREDIT_OVERRUN_ENABLE_LSB 4
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_FRAMER_CREDIT_OVERRUN_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_FRAMER_CREDIT_OVERRUN_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_FRAMER_CREDIT_OVERRUN_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_FRAMER_CREDIT_OVERRUN_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_FRAMER_CREDIT_OVERRUN_ENABLE_FIELD_MASK 0x00000010
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_FRAMER_CREDIT_OVERRUN_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_FRAMER_CREDIT_OVERRUN_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_FRAMER_CREDIT_OVERRUN_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpp_csr::intreg_enable.err_ohi_eop_no_sop_enable      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_EOP_NO_SOP_ENABLE_MSB 3
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_EOP_NO_SOP_ENABLE_LSB 3
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_EOP_NO_SOP_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_EOP_NO_SOP_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_EOP_NO_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_EOP_NO_SOP_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_EOP_NO_SOP_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_EOP_NO_SOP_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_EOP_NO_SOP_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_EOP_NO_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::intreg_enable.err_ohi_sop_no_eop_enable      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_SOP_NO_EOP_ENABLE_MSB 2
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_SOP_NO_EOP_ENABLE_LSB 2
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_SOP_NO_EOP_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_SOP_NO_EOP_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_SOP_NO_EOP_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_SOP_NO_EOP_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_SOP_NO_EOP_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_SOP_NO_EOP_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_SOP_NO_EOP_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_SOP_NO_EOP_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::intreg_enable.err_phv_eop_no_sop_enable      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_EOP_NO_SOP_ENABLE_MSB 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_EOP_NO_SOP_ENABLE_LSB 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_EOP_NO_SOP_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_EOP_NO_SOP_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_EOP_NO_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_EOP_NO_SOP_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_EOP_NO_SOP_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_EOP_NO_SOP_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_EOP_NO_SOP_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_EOP_NO_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg_enable.err_phv_sop_no_eop_enable      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_SOP_NO_EOP_ENABLE_MSB 0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_SOP_NO_EOP_ENABLE_LSB 0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_SOP_NO_EOP_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_SOP_NO_EOP_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_SOP_NO_EOP_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_SOP_NO_EOP_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_SOP_NO_EOP_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_SOP_NO_EOP_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_SOP_NO_EOP_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_SOP_NO_EOP_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::int_reg1::int_enable_clear                  */
/* Register template: cap_dpp_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 847 */
/* Field member: cap_dpp_csr::intreg_enable.err_min_pkt_size_enable        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MIN_PKT_SIZE_ENABLE_MSB 16
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MIN_PKT_SIZE_ENABLE_LSB 16
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MIN_PKT_SIZE_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MIN_PKT_SIZE_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MIN_PKT_SIZE_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MIN_PKT_SIZE_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MIN_PKT_SIZE_ENABLE_FIELD_MASK 0x00010000
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MIN_PKT_SIZE_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MIN_PKT_SIZE_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MIN_PKT_SIZE_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpp_csr::intreg_enable.err_clip_max_pkt_size_enable   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CLIP_MAX_PKT_SIZE_ENABLE_MSB 15
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CLIP_MAX_PKT_SIZE_ENABLE_LSB 15
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CLIP_MAX_PKT_SIZE_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CLIP_MAX_PKT_SIZE_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CLIP_MAX_PKT_SIZE_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CLIP_MAX_PKT_SIZE_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CLIP_MAX_PKT_SIZE_ENABLE_FIELD_MASK 0x00008000
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CLIP_MAX_PKT_SIZE_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CLIP_MAX_PKT_SIZE_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CLIP_MAX_PKT_SIZE_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpp_csr::intreg_enable.err_ptr_fifo_credit_overrun_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FIFO_CREDIT_OVERRUN_ENABLE_MSB 14
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FIFO_CREDIT_OVERRUN_ENABLE_LSB 14
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FIFO_CREDIT_OVERRUN_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FIFO_CREDIT_OVERRUN_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FIFO_CREDIT_OVERRUN_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FIFO_CREDIT_OVERRUN_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FIFO_CREDIT_OVERRUN_ENABLE_FIELD_MASK 0x00004000
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FIFO_CREDIT_OVERRUN_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FIFO_CREDIT_OVERRUN_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FIFO_CREDIT_OVERRUN_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpp_csr::intreg_enable.err_crc_multiple_hdr_enable    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_MULTIPLE_HDR_ENABLE_MSB 13
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_MULTIPLE_HDR_ENABLE_LSB 13
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_MULTIPLE_HDR_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_MULTIPLE_HDR_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_MULTIPLE_HDR_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_MULTIPLE_HDR_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_MULTIPLE_HDR_ENABLE_FIELD_MASK 0x00002000
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_MULTIPLE_HDR_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_MULTIPLE_HDR_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_MULTIPLE_HDR_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpp_csr::intreg_enable.err_csum_multiple_hdr_copy_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_MULTIPLE_HDR_COPY_ENABLE_MSB 12
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_MULTIPLE_HDR_COPY_ENABLE_LSB 12
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_MULTIPLE_HDR_COPY_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_MULTIPLE_HDR_COPY_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_MULTIPLE_HDR_COPY_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_MULTIPLE_HDR_COPY_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_MULTIPLE_HDR_COPY_ENABLE_FIELD_MASK 0x00001000
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_MULTIPLE_HDR_COPY_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_MULTIPLE_HDR_COPY_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_MULTIPLE_HDR_COPY_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpp_csr::intreg_enable.err_csum_multiple_hdr_enable   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_MULTIPLE_HDR_ENABLE_MSB 11
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_MULTIPLE_HDR_ENABLE_LSB 11
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_MULTIPLE_HDR_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_MULTIPLE_HDR_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_MULTIPLE_HDR_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_MULTIPLE_HDR_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_MULTIPLE_HDR_ENABLE_FIELD_MASK 0x00000800
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_MULTIPLE_HDR_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_MULTIPLE_HDR_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_MULTIPLE_HDR_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpp_csr::intreg_enable.err_phv_no_data_reference_ohi_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_NO_DATA_REFERENCE_OHI_ENABLE_MSB 10
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_NO_DATA_REFERENCE_OHI_ENABLE_LSB 10
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_NO_DATA_REFERENCE_OHI_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_NO_DATA_REFERENCE_OHI_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_NO_DATA_REFERENCE_OHI_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_NO_DATA_REFERENCE_OHI_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_NO_DATA_REFERENCE_OHI_ENABLE_FIELD_MASK 0x00000400
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_NO_DATA_REFERENCE_OHI_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_NO_DATA_REFERENCE_OHI_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_NO_DATA_REFERENCE_OHI_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpp_csr::intreg_enable.err_max_active_hdrs_enable     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MAX_ACTIVE_HDRS_ENABLE_MSB 9
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MAX_ACTIVE_HDRS_ENABLE_LSB 9
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MAX_ACTIVE_HDRS_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MAX_ACTIVE_HDRS_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MAX_ACTIVE_HDRS_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MAX_ACTIVE_HDRS_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MAX_ACTIVE_HDRS_ENABLE_FIELD_MASK 0x00000200
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MAX_ACTIVE_HDRS_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MAX_ACTIVE_HDRS_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MAX_ACTIVE_HDRS_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpp_csr::intreg_enable.err_max_pkt_size_enable        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MAX_PKT_SIZE_ENABLE_MSB 8
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MAX_PKT_SIZE_ENABLE_LSB 8
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MAX_PKT_SIZE_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MAX_PKT_SIZE_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MAX_PKT_SIZE_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MAX_PKT_SIZE_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MAX_PKT_SIZE_ENABLE_FIELD_MASK 0x00000100
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MAX_PKT_SIZE_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MAX_PKT_SIZE_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_MAX_PKT_SIZE_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpp_csr::intreg_enable.err_null_hdrfld_vld_enable     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_NULL_HDRFLD_VLD_ENABLE_MSB 7
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_NULL_HDRFLD_VLD_ENABLE_LSB 7
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_NULL_HDRFLD_VLD_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_NULL_HDRFLD_VLD_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_NULL_HDRFLD_VLD_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_NULL_HDRFLD_VLD_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_NULL_HDRFLD_VLD_ENABLE_FIELD_MASK 0x00000080
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_NULL_HDRFLD_VLD_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_NULL_HDRFLD_VLD_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_NULL_HDRFLD_VLD_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpp_csr::intreg_enable.err_null_hdr_vld_enable        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_NULL_HDR_VLD_ENABLE_MSB 6
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_NULL_HDR_VLD_ENABLE_LSB 6
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_NULL_HDR_VLD_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_NULL_HDR_VLD_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_NULL_HDR_VLD_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_NULL_HDR_VLD_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_NULL_HDR_VLD_ENABLE_FIELD_MASK 0x00000040
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_NULL_HDR_VLD_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_NULL_HDR_VLD_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_NULL_HDR_VLD_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpp_csr::intreg_enable.err_packets_in_flight_credit_overrun_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_ENABLE_MSB 5
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_ENABLE_LSB 5
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_ENABLE_FIELD_MASK 0x00000020
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpp_csr::intreg_enable.err_framer_credit_overrun_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_FRAMER_CREDIT_OVERRUN_ENABLE_MSB 4
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_FRAMER_CREDIT_OVERRUN_ENABLE_LSB 4
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_FRAMER_CREDIT_OVERRUN_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_FRAMER_CREDIT_OVERRUN_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_FRAMER_CREDIT_OVERRUN_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_FRAMER_CREDIT_OVERRUN_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_FRAMER_CREDIT_OVERRUN_ENABLE_FIELD_MASK 0x00000010
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_FRAMER_CREDIT_OVERRUN_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_FRAMER_CREDIT_OVERRUN_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_FRAMER_CREDIT_OVERRUN_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpp_csr::intreg_enable.err_ohi_eop_no_sop_enable      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_EOP_NO_SOP_ENABLE_MSB 3
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_EOP_NO_SOP_ENABLE_LSB 3
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_EOP_NO_SOP_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_EOP_NO_SOP_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_EOP_NO_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_EOP_NO_SOP_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_EOP_NO_SOP_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_EOP_NO_SOP_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_EOP_NO_SOP_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_EOP_NO_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::intreg_enable.err_ohi_sop_no_eop_enable      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_SOP_NO_EOP_ENABLE_MSB 2
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_SOP_NO_EOP_ENABLE_LSB 2
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_SOP_NO_EOP_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_SOP_NO_EOP_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_SOP_NO_EOP_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_SOP_NO_EOP_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_SOP_NO_EOP_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_SOP_NO_EOP_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_SOP_NO_EOP_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_SOP_NO_EOP_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::intreg_enable.err_phv_eop_no_sop_enable      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_EOP_NO_SOP_ENABLE_MSB 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_EOP_NO_SOP_ENABLE_LSB 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_EOP_NO_SOP_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_EOP_NO_SOP_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_EOP_NO_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_EOP_NO_SOP_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_EOP_NO_SOP_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_EOP_NO_SOP_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_EOP_NO_SOP_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_EOP_NO_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg_enable.err_phv_sop_no_eop_enable      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_SOP_NO_EOP_ENABLE_MSB 0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_SOP_NO_EOP_ENABLE_LSB 0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_SOP_NO_EOP_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_SOP_NO_EOP_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_SOP_NO_EOP_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_SOP_NO_EOP_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_SOP_NO_EOP_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_SOP_NO_EOP_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_SOP_NO_EOP_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_SOP_NO_EOP_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_dpp_csr::int_reg2                                       */
/* Group template: cap_dpp_csr::intgrp                                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 888 */
#define CAP_DPP_CSR_INT_REG2_SIZE 0x4
#define CAP_DPP_CSR_INT_REG2_BYTE_SIZE 0x10
/* Register member: cap_dpp_csr::intgrp.intreg                             */
/* Register type referenced: cap_dpp_csr::int_reg2::intreg                 */
/* Register template referenced: cap_dpp_csr::intreg                       */
#define CAP_DPP_CSR_INT_REG2_INTREG_OFFSET 0x0
#define CAP_DPP_CSR_INT_REG2_INTREG_BYTE_OFFSET 0x0
#define CAP_DPP_CSR_INT_REG2_INTREG_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG2_INTREG_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG2_INTREG_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_REG2_INTREG_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_INT_REG2_INTREG_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_REG2_INTREG_WRITE_MASK 0x00000003
/* Register member: cap_dpp_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_dpp_csr::int_reg2::int_test_set           */
/* Register template referenced: cap_dpp_csr::intreg                       */
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_OFFSET 0x1
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_WRITE_MASK 0x00000003
/* Register member: cap_dpp_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_dpp_csr::int_reg2::int_enable_set         */
/* Register template referenced: cap_dpp_csr::intreg_enable                */
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_OFFSET 0x2
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_WRITE_MASK 0x00000003
/* Register member: cap_dpp_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_dpp_csr::int_reg2::int_enable_clear       */
/* Register template referenced: cap_dpp_csr::intreg_enable                */
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_WRITE_MASK 0x00000003

/* Register type: cap_dpp_csr::int_reg2::intreg                            */
/* Register template: cap_dpp_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 824 */
/* Field member: cap_dpp_csr::intreg.fieldD_interrupt                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG2_INTREG_FIELDD_INTERRUPT_MSB 1
#define CAP_DPP_CSR_INT_REG2_INTREG_FIELDD_INTERRUPT_LSB 1
#define CAP_DPP_CSR_INT_REG2_INTREG_FIELDD_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG2_INTREG_FIELDD_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG2_INTREG_FIELDD_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG2_INTREG_FIELDD_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG2_INTREG_FIELDD_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_REG2_INTREG_FIELDD_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_REG2_INTREG_FIELDD_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_REG2_INTREG_FIELDD_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg.fieldC_interrupt                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG2_INTREG_FIELDC_INTERRUPT_MSB 0
#define CAP_DPP_CSR_INT_REG2_INTREG_FIELDC_INTERRUPT_LSB 0
#define CAP_DPP_CSR_INT_REG2_INTREG_FIELDC_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG2_INTREG_FIELDC_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG2_INTREG_FIELDC_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG2_INTREG_FIELDC_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG2_INTREG_FIELDC_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_REG2_INTREG_FIELDC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_REG2_INTREG_FIELDC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_REG2_INTREG_FIELDC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::int_reg2::int_test_set                      */
/* Register template: cap_dpp_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 824 */
/* Field member: cap_dpp_csr::intreg.fieldD_interrupt                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_FIELDD_INTERRUPT_MSB 1
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_FIELDD_INTERRUPT_LSB 1
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_FIELDD_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_FIELDD_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_FIELDD_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_FIELDD_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_FIELDD_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_FIELDD_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_FIELDD_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_FIELDD_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg.fieldC_interrupt                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_FIELDC_INTERRUPT_MSB 0
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_FIELDC_INTERRUPT_LSB 0
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_FIELDC_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_FIELDC_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_FIELDC_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_FIELDC_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_FIELDC_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_FIELDC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_FIELDC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_REG2_INT_TEST_SET_FIELDC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::int_reg2::int_enable_set                    */
/* Register template: cap_dpp_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 847 */
/* Field member: cap_dpp_csr::intreg_enable.fieldD_enable                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_FIELDD_ENABLE_MSB 1
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_FIELDD_ENABLE_LSB 1
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_FIELDD_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_FIELDD_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_FIELDD_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_FIELDD_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_FIELDD_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_FIELDD_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_FIELDD_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_FIELDD_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg_enable.fieldC_enable                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_FIELDC_ENABLE_MSB 0
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_FIELDC_ENABLE_LSB 0
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_FIELDC_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_FIELDC_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_FIELDC_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_FIELDC_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_FIELDC_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_FIELDC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_FIELDC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_SET_FIELDC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::int_reg2::int_enable_clear                  */
/* Register template: cap_dpp_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 847 */
/* Field member: cap_dpp_csr::intreg_enable.fieldD_enable                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDD_ENABLE_MSB 1
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDD_ENABLE_LSB 1
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDD_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDD_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDD_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDD_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDD_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDD_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDD_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDD_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg_enable.fieldC_enable                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDC_ENABLE_MSB 0
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDC_ENABLE_LSB 0
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDC_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDC_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDC_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDC_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDC_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_dpp_csr::int_fifo                                       */
/* Group template: cap_dpp_csr::intgrp                                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 888 */
#define CAP_DPP_CSR_INT_FIFO_SIZE 0x4
#define CAP_DPP_CSR_INT_FIFO_BYTE_SIZE 0x10
/* Register member: cap_dpp_csr::intgrp.intreg                             */
/* Register type referenced: cap_dpp_csr::int_fifo::intreg                 */
/* Register template referenced: cap_dpp_csr::intreg                       */
#define CAP_DPP_CSR_INT_FIFO_INTREG_OFFSET 0x0
#define CAP_DPP_CSR_INT_FIFO_INTREG_BYTE_OFFSET 0x0
#define CAP_DPP_CSR_INT_FIFO_INTREG_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INTREG_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INTREG_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_FIFO_INTREG_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_INT_FIFO_INTREG_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_FIFO_INTREG_WRITE_MASK 0x0000003f
/* Register member: cap_dpp_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_dpp_csr::int_fifo::int_test_set           */
/* Register template referenced: cap_dpp_csr::intreg                       */
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_OFFSET 0x1
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_WRITE_MASK 0x0000003f
/* Register member: cap_dpp_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_dpp_csr::int_fifo::int_enable_set         */
/* Register template referenced: cap_dpp_csr::intreg_enable                */
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_OFFSET 0x2
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_WRITE_MASK 0x0000003f
/* Register member: cap_dpp_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_dpp_csr::int_fifo::int_enable_clear       */
/* Register template referenced: cap_dpp_csr::intreg_enable                */
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_WRITE_MASK 0x0000003f

/* Register type: cap_dpp_csr::int_fifo::intreg                            */
/* Register template: cap_dpp_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 824 */
/* Field member: cap_dpp_csr::intreg.csum_phv_ff_undflow_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_FIFO_INTREG_CSUM_PHV_FF_UNDFLOW_INTERRUPT_MSB 5
#define CAP_DPP_CSR_INT_FIFO_INTREG_CSUM_PHV_FF_UNDFLOW_INTERRUPT_LSB 5
#define CAP_DPP_CSR_INT_FIFO_INTREG_CSUM_PHV_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_FIFO_INTREG_CSUM_PHV_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INTREG_CSUM_PHV_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INTREG_CSUM_PHV_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_FIFO_INTREG_CSUM_PHV_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_DPP_CSR_INT_FIFO_INTREG_CSUM_PHV_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPP_CSR_INT_FIFO_INTREG_CSUM_PHV_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPP_CSR_INT_FIFO_INTREG_CSUM_PHV_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpp_csr::intreg.csum_phv_ff_ovflow_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_FIFO_INTREG_CSUM_PHV_FF_OVFLOW_INTERRUPT_MSB 4
#define CAP_DPP_CSR_INT_FIFO_INTREG_CSUM_PHV_FF_OVFLOW_INTERRUPT_LSB 4
#define CAP_DPP_CSR_INT_FIFO_INTREG_CSUM_PHV_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_FIFO_INTREG_CSUM_PHV_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INTREG_CSUM_PHV_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INTREG_CSUM_PHV_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_FIFO_INTREG_CSUM_PHV_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_DPP_CSR_INT_FIFO_INTREG_CSUM_PHV_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPP_CSR_INT_FIFO_INTREG_CSUM_PHV_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPP_CSR_INT_FIFO_INTREG_CSUM_PHV_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpp_csr::intreg.pkt_size_ff_undflow_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_FIFO_INTREG_PKT_SIZE_FF_UNDFLOW_INTERRUPT_MSB 3
#define CAP_DPP_CSR_INT_FIFO_INTREG_PKT_SIZE_FF_UNDFLOW_INTERRUPT_LSB 3
#define CAP_DPP_CSR_INT_FIFO_INTREG_PKT_SIZE_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_FIFO_INTREG_PKT_SIZE_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INTREG_PKT_SIZE_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INTREG_PKT_SIZE_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_FIFO_INTREG_PKT_SIZE_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_INT_FIFO_INTREG_PKT_SIZE_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_INT_FIFO_INTREG_PKT_SIZE_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_INT_FIFO_INTREG_PKT_SIZE_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::intreg.pkt_size_ff_ovflow_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_FIFO_INTREG_PKT_SIZE_FF_OVFLOW_INTERRUPT_MSB 2
#define CAP_DPP_CSR_INT_FIFO_INTREG_PKT_SIZE_FF_OVFLOW_INTERRUPT_LSB 2
#define CAP_DPP_CSR_INT_FIFO_INTREG_PKT_SIZE_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_FIFO_INTREG_PKT_SIZE_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INTREG_PKT_SIZE_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INTREG_PKT_SIZE_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_FIFO_INTREG_PKT_SIZE_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_INT_FIFO_INTREG_PKT_SIZE_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_INT_FIFO_INTREG_PKT_SIZE_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_INT_FIFO_INTREG_PKT_SIZE_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::intreg.ohi_ff_overflow_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_FIFO_INTREG_OHI_FF_OVERFLOW_INTERRUPT_MSB 1
#define CAP_DPP_CSR_INT_FIFO_INTREG_OHI_FF_OVERFLOW_INTERRUPT_LSB 1
#define CAP_DPP_CSR_INT_FIFO_INTREG_OHI_FF_OVERFLOW_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_FIFO_INTREG_OHI_FF_OVERFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INTREG_OHI_FF_OVERFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INTREG_OHI_FF_OVERFLOW_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_FIFO_INTREG_OHI_FF_OVERFLOW_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_FIFO_INTREG_OHI_FF_OVERFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_FIFO_INTREG_OHI_FF_OVERFLOW_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_FIFO_INTREG_OHI_FF_OVERFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg.phv_ff_overflow_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_FIFO_INTREG_PHV_FF_OVERFLOW_INTERRUPT_MSB 0
#define CAP_DPP_CSR_INT_FIFO_INTREG_PHV_FF_OVERFLOW_INTERRUPT_LSB 0
#define CAP_DPP_CSR_INT_FIFO_INTREG_PHV_FF_OVERFLOW_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_FIFO_INTREG_PHV_FF_OVERFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INTREG_PHV_FF_OVERFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INTREG_PHV_FF_OVERFLOW_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_FIFO_INTREG_PHV_FF_OVERFLOW_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_FIFO_INTREG_PHV_FF_OVERFLOW_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_FIFO_INTREG_PHV_FF_OVERFLOW_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_FIFO_INTREG_PHV_FF_OVERFLOW_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::int_fifo::int_test_set                      */
/* Register template: cap_dpp_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 824 */
/* Field member: cap_dpp_csr::intreg.csum_phv_ff_undflow_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_CSUM_PHV_FF_UNDFLOW_INTERRUPT_MSB 5
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_CSUM_PHV_FF_UNDFLOW_INTERRUPT_LSB 5
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_CSUM_PHV_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_CSUM_PHV_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_CSUM_PHV_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_CSUM_PHV_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_CSUM_PHV_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_CSUM_PHV_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_CSUM_PHV_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_CSUM_PHV_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpp_csr::intreg.csum_phv_ff_ovflow_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_CSUM_PHV_FF_OVFLOW_INTERRUPT_MSB 4
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_CSUM_PHV_FF_OVFLOW_INTERRUPT_LSB 4
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_CSUM_PHV_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_CSUM_PHV_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_CSUM_PHV_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_CSUM_PHV_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_CSUM_PHV_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_CSUM_PHV_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_CSUM_PHV_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_CSUM_PHV_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpp_csr::intreg.pkt_size_ff_undflow_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PKT_SIZE_FF_UNDFLOW_INTERRUPT_MSB 3
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PKT_SIZE_FF_UNDFLOW_INTERRUPT_LSB 3
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PKT_SIZE_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PKT_SIZE_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PKT_SIZE_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PKT_SIZE_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PKT_SIZE_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PKT_SIZE_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PKT_SIZE_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PKT_SIZE_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::intreg.pkt_size_ff_ovflow_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PKT_SIZE_FF_OVFLOW_INTERRUPT_MSB 2
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PKT_SIZE_FF_OVFLOW_INTERRUPT_LSB 2
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PKT_SIZE_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PKT_SIZE_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PKT_SIZE_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PKT_SIZE_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PKT_SIZE_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PKT_SIZE_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PKT_SIZE_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PKT_SIZE_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::intreg.ohi_ff_overflow_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_OHI_FF_OVERFLOW_INTERRUPT_MSB 1
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_OHI_FF_OVERFLOW_INTERRUPT_LSB 1
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_OHI_FF_OVERFLOW_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_OHI_FF_OVERFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_OHI_FF_OVERFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_OHI_FF_OVERFLOW_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_OHI_FF_OVERFLOW_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_OHI_FF_OVERFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_OHI_FF_OVERFLOW_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_OHI_FF_OVERFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg.phv_ff_overflow_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PHV_FF_OVERFLOW_INTERRUPT_MSB 0
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PHV_FF_OVERFLOW_INTERRUPT_LSB 0
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PHV_FF_OVERFLOW_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PHV_FF_OVERFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PHV_FF_OVERFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PHV_FF_OVERFLOW_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PHV_FF_OVERFLOW_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PHV_FF_OVERFLOW_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PHV_FF_OVERFLOW_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_FIFO_INT_TEST_SET_PHV_FF_OVERFLOW_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::int_fifo::int_enable_set                    */
/* Register template: cap_dpp_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 847 */
/* Field member: cap_dpp_csr::intreg_enable.csum_phv_ff_undflow_enable     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_PHV_FF_UNDFLOW_ENABLE_MSB 5
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_PHV_FF_UNDFLOW_ENABLE_LSB 5
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_PHV_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_PHV_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_PHV_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_PHV_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_PHV_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000020
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_PHV_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_PHV_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_PHV_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpp_csr::intreg_enable.csum_phv_ff_ovflow_enable      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_PHV_FF_OVFLOW_ENABLE_MSB 4
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_PHV_FF_OVFLOW_ENABLE_LSB 4
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_PHV_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_PHV_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_PHV_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_PHV_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_PHV_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000010
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_PHV_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_PHV_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_PHV_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpp_csr::intreg_enable.pkt_size_ff_undflow_enable     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PKT_SIZE_FF_UNDFLOW_ENABLE_MSB 3
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PKT_SIZE_FF_UNDFLOW_ENABLE_LSB 3
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PKT_SIZE_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PKT_SIZE_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PKT_SIZE_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PKT_SIZE_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PKT_SIZE_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PKT_SIZE_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PKT_SIZE_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PKT_SIZE_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::intreg_enable.pkt_size_ff_ovflow_enable      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PKT_SIZE_FF_OVFLOW_ENABLE_MSB 2
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PKT_SIZE_FF_OVFLOW_ENABLE_LSB 2
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PKT_SIZE_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PKT_SIZE_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PKT_SIZE_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PKT_SIZE_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PKT_SIZE_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PKT_SIZE_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PKT_SIZE_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PKT_SIZE_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::intreg_enable.ohi_ff_overflow_enable         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_OHI_FF_OVERFLOW_ENABLE_MSB 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_OHI_FF_OVERFLOW_ENABLE_LSB 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_OHI_FF_OVERFLOW_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_OHI_FF_OVERFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_OHI_FF_OVERFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_OHI_FF_OVERFLOW_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_OHI_FF_OVERFLOW_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_OHI_FF_OVERFLOW_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_OHI_FF_OVERFLOW_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_OHI_FF_OVERFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg_enable.phv_ff_overflow_enable         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PHV_FF_OVERFLOW_ENABLE_MSB 0
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PHV_FF_OVERFLOW_ENABLE_LSB 0
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PHV_FF_OVERFLOW_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PHV_FF_OVERFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PHV_FF_OVERFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PHV_FF_OVERFLOW_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PHV_FF_OVERFLOW_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PHV_FF_OVERFLOW_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PHV_FF_OVERFLOW_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_SET_PHV_FF_OVERFLOW_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::int_fifo::int_enable_clear                  */
/* Register template: cap_dpp_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 847 */
/* Field member: cap_dpp_csr::intreg_enable.csum_phv_ff_undflow_enable     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_PHV_FF_UNDFLOW_ENABLE_MSB 5
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_PHV_FF_UNDFLOW_ENABLE_LSB 5
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_PHV_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_PHV_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_PHV_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_PHV_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_PHV_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000020
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_PHV_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_PHV_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_PHV_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpp_csr::intreg_enable.csum_phv_ff_ovflow_enable      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_PHV_FF_OVFLOW_ENABLE_MSB 4
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_PHV_FF_OVFLOW_ENABLE_LSB 4
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_PHV_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_PHV_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_PHV_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_PHV_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_PHV_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000010
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_PHV_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_PHV_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_PHV_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpp_csr::intreg_enable.pkt_size_ff_undflow_enable     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_SIZE_FF_UNDFLOW_ENABLE_MSB 3
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_SIZE_FF_UNDFLOW_ENABLE_LSB 3
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_SIZE_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_SIZE_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_SIZE_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_SIZE_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_SIZE_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_SIZE_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_SIZE_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_SIZE_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::intreg_enable.pkt_size_ff_ovflow_enable      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_SIZE_FF_OVFLOW_ENABLE_MSB 2
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_SIZE_FF_OVFLOW_ENABLE_LSB 2
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_SIZE_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_SIZE_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_SIZE_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_SIZE_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_SIZE_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_SIZE_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_SIZE_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_SIZE_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::intreg_enable.ohi_ff_overflow_enable         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_OHI_FF_OVERFLOW_ENABLE_MSB 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_OHI_FF_OVERFLOW_ENABLE_LSB 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_OHI_FF_OVERFLOW_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_OHI_FF_OVERFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_OHI_FF_OVERFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_OHI_FF_OVERFLOW_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_OHI_FF_OVERFLOW_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_OHI_FF_OVERFLOW_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_OHI_FF_OVERFLOW_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_OHI_FF_OVERFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg_enable.phv_ff_overflow_enable         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PHV_FF_OVERFLOW_ENABLE_MSB 0
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PHV_FF_OVERFLOW_ENABLE_LSB 0
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PHV_FF_OVERFLOW_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PHV_FF_OVERFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PHV_FF_OVERFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PHV_FF_OVERFLOW_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PHV_FF_OVERFLOW_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PHV_FF_OVERFLOW_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PHV_FF_OVERFLOW_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_FIFO_INT_ENABLE_CLEAR_PHV_FF_OVERFLOW_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_dpp_csr::int_credit                                     */
/* Group template: cap_dpp_csr::intgrp                                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 888 */
#define CAP_DPP_CSR_INT_CREDIT_SIZE 0x4
#define CAP_DPP_CSR_INT_CREDIT_BYTE_SIZE 0x10
/* Register member: cap_dpp_csr::intgrp.intreg                             */
/* Register type referenced: cap_dpp_csr::int_credit::intreg               */
/* Register template referenced: cap_dpp_csr::intreg                       */
#define CAP_DPP_CSR_INT_CREDIT_INTREG_OFFSET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INTREG_BYTE_OFFSET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INTREG_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_CREDIT_INTREG_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_INT_CREDIT_INTREG_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_CREDIT_INTREG_WRITE_MASK 0x000001ff
/* Register member: cap_dpp_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_dpp_csr::int_credit::int_test_set         */
/* Register template referenced: cap_dpp_csr::intreg                       */
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_OFFSET 0x1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_WRITE_MASK 0x000001ff
/* Register member: cap_dpp_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_dpp_csr::int_credit::int_enable_set       */
/* Register template referenced: cap_dpp_csr::intreg_enable                */
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_OFFSET 0x2
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_WRITE_MASK 0x000001ff
/* Register member: cap_dpp_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_dpp_csr::int_credit::int_enable_clear     */
/* Register template referenced: cap_dpp_csr::intreg_enable                */
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_WRITE_MASK 0x000001ff

/* Register type: cap_dpp_csr::int_credit::intreg                          */
/* Register template: cap_dpp_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 824 */
/* Field member: cap_dpp_csr::intreg.err_framer_hdrsize_zero_ovfl_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_CREDIT_INTREG_ERR_FRAMER_HDRSIZE_ZERO_OVFL_INTERRUPT_MSB 8
#define CAP_DPP_CSR_INT_CREDIT_INTREG_ERR_FRAMER_HDRSIZE_ZERO_OVFL_INTERRUPT_LSB 8
#define CAP_DPP_CSR_INT_CREDIT_INTREG_ERR_FRAMER_HDRSIZE_ZERO_OVFL_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_ERR_FRAMER_HDRSIZE_ZERO_OVFL_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_ERR_FRAMER_HDRSIZE_ZERO_OVFL_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_ERR_FRAMER_HDRSIZE_ZERO_OVFL_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INTREG_ERR_FRAMER_HDRSIZE_ZERO_OVFL_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_DPP_CSR_INT_CREDIT_INTREG_ERR_FRAMER_HDRSIZE_ZERO_OVFL_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPP_CSR_INT_CREDIT_INTREG_ERR_FRAMER_HDRSIZE_ZERO_OVFL_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPP_CSR_INT_CREDIT_INTREG_ERR_FRAMER_HDRSIZE_ZERO_OVFL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpp_csr::intreg.framer_hdrfld_offset_ovfl_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_HDRFLD_OFFSET_OVFL_INTERRUPT_MSB 7
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_HDRFLD_OFFSET_OVFL_INTERRUPT_LSB 7
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_HDRFLD_OFFSET_OVFL_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_HDRFLD_OFFSET_OVFL_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_HDRFLD_OFFSET_OVFL_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_HDRFLD_OFFSET_OVFL_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_HDRFLD_OFFSET_OVFL_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_HDRFLD_OFFSET_OVFL_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_HDRFLD_OFFSET_OVFL_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_HDRFLD_OFFSET_OVFL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpp_csr::intreg.framer_hdrfld_vld_ovfl_interrupt      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_HDRFLD_VLD_OVFL_INTERRUPT_MSB 6
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_HDRFLD_VLD_OVFL_INTERRUPT_LSB 6
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_HDRFLD_VLD_OVFL_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_HDRFLD_VLD_OVFL_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_HDRFLD_VLD_OVFL_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_HDRFLD_VLD_OVFL_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_HDRFLD_VLD_OVFL_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_HDRFLD_VLD_OVFL_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_HDRFLD_VLD_OVFL_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_HDRFLD_VLD_OVFL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpp_csr::intreg.framer_credit_undflow_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_CREDIT_UNDFLOW_INTERRUPT_MSB 5
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_CREDIT_UNDFLOW_INTERRUPT_LSB 5
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_CREDIT_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_CREDIT_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_CREDIT_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_CREDIT_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_CREDIT_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_CREDIT_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_CREDIT_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_CREDIT_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpp_csr::intreg.framer_credit_ovflow_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_CREDIT_OVFLOW_INTERRUPT_MSB 4
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_CREDIT_OVFLOW_INTERRUPT_LSB 4
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_CREDIT_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_CREDIT_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_CREDIT_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_CREDIT_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_CREDIT_OVFLOW_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_CREDIT_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_CREDIT_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPP_CSR_INT_CREDIT_INTREG_FRAMER_CREDIT_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpp_csr::intreg.pkt_credit_undflow_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PKT_CREDIT_UNDFLOW_INTERRUPT_MSB 3
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PKT_CREDIT_UNDFLOW_INTERRUPT_LSB 3
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PKT_CREDIT_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PKT_CREDIT_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PKT_CREDIT_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PKT_CREDIT_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PKT_CREDIT_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PKT_CREDIT_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PKT_CREDIT_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PKT_CREDIT_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::intreg.pkt_credit_ovflow_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PKT_CREDIT_OVFLOW_INTERRUPT_MSB 2
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PKT_CREDIT_OVFLOW_INTERRUPT_LSB 2
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PKT_CREDIT_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PKT_CREDIT_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PKT_CREDIT_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PKT_CREDIT_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PKT_CREDIT_OVFLOW_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PKT_CREDIT_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PKT_CREDIT_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PKT_CREDIT_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::intreg.ptr_credit_undflow_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PTR_CREDIT_UNDFLOW_INTERRUPT_MSB 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PTR_CREDIT_UNDFLOW_INTERRUPT_LSB 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PTR_CREDIT_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PTR_CREDIT_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PTR_CREDIT_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PTR_CREDIT_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PTR_CREDIT_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PTR_CREDIT_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PTR_CREDIT_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PTR_CREDIT_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg.ptr_credit_ovflow_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PTR_CREDIT_OVFLOW_INTERRUPT_MSB 0
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PTR_CREDIT_OVFLOW_INTERRUPT_LSB 0
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PTR_CREDIT_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PTR_CREDIT_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PTR_CREDIT_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PTR_CREDIT_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PTR_CREDIT_OVFLOW_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PTR_CREDIT_OVFLOW_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PTR_CREDIT_OVFLOW_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_CREDIT_INTREG_PTR_CREDIT_OVFLOW_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::int_credit::int_test_set                    */
/* Register template: cap_dpp_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 824 */
/* Field member: cap_dpp_csr::intreg.err_framer_hdrsize_zero_ovfl_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_ERR_FRAMER_HDRSIZE_ZERO_OVFL_INTERRUPT_MSB 8
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_ERR_FRAMER_HDRSIZE_ZERO_OVFL_INTERRUPT_LSB 8
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_ERR_FRAMER_HDRSIZE_ZERO_OVFL_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_ERR_FRAMER_HDRSIZE_ZERO_OVFL_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_ERR_FRAMER_HDRSIZE_ZERO_OVFL_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_ERR_FRAMER_HDRSIZE_ZERO_OVFL_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_ERR_FRAMER_HDRSIZE_ZERO_OVFL_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_ERR_FRAMER_HDRSIZE_ZERO_OVFL_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_ERR_FRAMER_HDRSIZE_ZERO_OVFL_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_ERR_FRAMER_HDRSIZE_ZERO_OVFL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpp_csr::intreg.framer_hdrfld_offset_ovfl_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_HDRFLD_OFFSET_OVFL_INTERRUPT_MSB 7
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_HDRFLD_OFFSET_OVFL_INTERRUPT_LSB 7
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_HDRFLD_OFFSET_OVFL_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_HDRFLD_OFFSET_OVFL_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_HDRFLD_OFFSET_OVFL_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_HDRFLD_OFFSET_OVFL_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_HDRFLD_OFFSET_OVFL_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_HDRFLD_OFFSET_OVFL_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_HDRFLD_OFFSET_OVFL_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_HDRFLD_OFFSET_OVFL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpp_csr::intreg.framer_hdrfld_vld_ovfl_interrupt      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_HDRFLD_VLD_OVFL_INTERRUPT_MSB 6
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_HDRFLD_VLD_OVFL_INTERRUPT_LSB 6
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_HDRFLD_VLD_OVFL_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_HDRFLD_VLD_OVFL_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_HDRFLD_VLD_OVFL_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_HDRFLD_VLD_OVFL_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_HDRFLD_VLD_OVFL_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_HDRFLD_VLD_OVFL_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_HDRFLD_VLD_OVFL_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_HDRFLD_VLD_OVFL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpp_csr::intreg.framer_credit_undflow_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_CREDIT_UNDFLOW_INTERRUPT_MSB 5
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_CREDIT_UNDFLOW_INTERRUPT_LSB 5
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_CREDIT_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_CREDIT_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_CREDIT_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_CREDIT_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_CREDIT_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_CREDIT_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_CREDIT_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_CREDIT_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpp_csr::intreg.framer_credit_ovflow_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_CREDIT_OVFLOW_INTERRUPT_MSB 4
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_CREDIT_OVFLOW_INTERRUPT_LSB 4
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_CREDIT_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_CREDIT_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_CREDIT_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_CREDIT_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_CREDIT_OVFLOW_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_CREDIT_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_CREDIT_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_FRAMER_CREDIT_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpp_csr::intreg.pkt_credit_undflow_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PKT_CREDIT_UNDFLOW_INTERRUPT_MSB 3
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PKT_CREDIT_UNDFLOW_INTERRUPT_LSB 3
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PKT_CREDIT_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PKT_CREDIT_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PKT_CREDIT_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PKT_CREDIT_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PKT_CREDIT_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PKT_CREDIT_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PKT_CREDIT_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PKT_CREDIT_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::intreg.pkt_credit_ovflow_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PKT_CREDIT_OVFLOW_INTERRUPT_MSB 2
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PKT_CREDIT_OVFLOW_INTERRUPT_LSB 2
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PKT_CREDIT_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PKT_CREDIT_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PKT_CREDIT_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PKT_CREDIT_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PKT_CREDIT_OVFLOW_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PKT_CREDIT_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PKT_CREDIT_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PKT_CREDIT_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::intreg.ptr_credit_undflow_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PTR_CREDIT_UNDFLOW_INTERRUPT_MSB 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PTR_CREDIT_UNDFLOW_INTERRUPT_LSB 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PTR_CREDIT_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PTR_CREDIT_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PTR_CREDIT_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PTR_CREDIT_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PTR_CREDIT_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PTR_CREDIT_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PTR_CREDIT_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PTR_CREDIT_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg.ptr_credit_ovflow_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PTR_CREDIT_OVFLOW_INTERRUPT_MSB 0
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PTR_CREDIT_OVFLOW_INTERRUPT_LSB 0
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PTR_CREDIT_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PTR_CREDIT_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PTR_CREDIT_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PTR_CREDIT_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PTR_CREDIT_OVFLOW_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PTR_CREDIT_OVFLOW_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PTR_CREDIT_OVFLOW_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_CREDIT_INT_TEST_SET_PTR_CREDIT_OVFLOW_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::int_credit::int_enable_set                  */
/* Register template: cap_dpp_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 847 */
/* Field member: cap_dpp_csr::intreg_enable.err_framer_hdrsize_zero_ovfl_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_ERR_FRAMER_HDRSIZE_ZERO_OVFL_ENABLE_MSB 8
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_ERR_FRAMER_HDRSIZE_ZERO_OVFL_ENABLE_LSB 8
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_ERR_FRAMER_HDRSIZE_ZERO_OVFL_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_ERR_FRAMER_HDRSIZE_ZERO_OVFL_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_ERR_FRAMER_HDRSIZE_ZERO_OVFL_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_ERR_FRAMER_HDRSIZE_ZERO_OVFL_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_ERR_FRAMER_HDRSIZE_ZERO_OVFL_ENABLE_FIELD_MASK 0x00000100
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_ERR_FRAMER_HDRSIZE_ZERO_OVFL_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_ERR_FRAMER_HDRSIZE_ZERO_OVFL_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_ERR_FRAMER_HDRSIZE_ZERO_OVFL_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpp_csr::intreg_enable.framer_hdrfld_offset_ovfl_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_HDRFLD_OFFSET_OVFL_ENABLE_MSB 7
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_HDRFLD_OFFSET_OVFL_ENABLE_LSB 7
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_HDRFLD_OFFSET_OVFL_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_HDRFLD_OFFSET_OVFL_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_HDRFLD_OFFSET_OVFL_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_HDRFLD_OFFSET_OVFL_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_HDRFLD_OFFSET_OVFL_ENABLE_FIELD_MASK 0x00000080
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_HDRFLD_OFFSET_OVFL_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_HDRFLD_OFFSET_OVFL_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_HDRFLD_OFFSET_OVFL_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpp_csr::intreg_enable.framer_hdrfld_vld_ovfl_enable  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_HDRFLD_VLD_OVFL_ENABLE_MSB 6
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_HDRFLD_VLD_OVFL_ENABLE_LSB 6
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_HDRFLD_VLD_OVFL_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_HDRFLD_VLD_OVFL_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_HDRFLD_VLD_OVFL_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_HDRFLD_VLD_OVFL_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_HDRFLD_VLD_OVFL_ENABLE_FIELD_MASK 0x00000040
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_HDRFLD_VLD_OVFL_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_HDRFLD_VLD_OVFL_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_HDRFLD_VLD_OVFL_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpp_csr::intreg_enable.framer_credit_undflow_enable   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_CREDIT_UNDFLOW_ENABLE_MSB 5
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_CREDIT_UNDFLOW_ENABLE_LSB 5
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_CREDIT_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_CREDIT_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_CREDIT_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_CREDIT_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_CREDIT_UNDFLOW_ENABLE_FIELD_MASK 0x00000020
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_CREDIT_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_CREDIT_UNDFLOW_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_CREDIT_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpp_csr::intreg_enable.framer_credit_ovflow_enable    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_CREDIT_OVFLOW_ENABLE_MSB 4
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_CREDIT_OVFLOW_ENABLE_LSB 4
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_CREDIT_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_CREDIT_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_CREDIT_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_CREDIT_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_CREDIT_OVFLOW_ENABLE_FIELD_MASK 0x00000010
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_CREDIT_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_CREDIT_OVFLOW_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_FRAMER_CREDIT_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpp_csr::intreg_enable.pkt_credit_undflow_enable      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PKT_CREDIT_UNDFLOW_ENABLE_MSB 3
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PKT_CREDIT_UNDFLOW_ENABLE_LSB 3
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PKT_CREDIT_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PKT_CREDIT_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PKT_CREDIT_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PKT_CREDIT_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PKT_CREDIT_UNDFLOW_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PKT_CREDIT_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PKT_CREDIT_UNDFLOW_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PKT_CREDIT_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::intreg_enable.pkt_credit_ovflow_enable       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PKT_CREDIT_OVFLOW_ENABLE_MSB 2
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PKT_CREDIT_OVFLOW_ENABLE_LSB 2
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PKT_CREDIT_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PKT_CREDIT_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PKT_CREDIT_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PKT_CREDIT_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PKT_CREDIT_OVFLOW_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PKT_CREDIT_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PKT_CREDIT_OVFLOW_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PKT_CREDIT_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::intreg_enable.ptr_credit_undflow_enable      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PTR_CREDIT_UNDFLOW_ENABLE_MSB 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PTR_CREDIT_UNDFLOW_ENABLE_LSB 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PTR_CREDIT_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PTR_CREDIT_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PTR_CREDIT_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PTR_CREDIT_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PTR_CREDIT_UNDFLOW_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PTR_CREDIT_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PTR_CREDIT_UNDFLOW_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PTR_CREDIT_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg_enable.ptr_credit_ovflow_enable       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PTR_CREDIT_OVFLOW_ENABLE_MSB 0
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PTR_CREDIT_OVFLOW_ENABLE_LSB 0
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PTR_CREDIT_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PTR_CREDIT_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PTR_CREDIT_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PTR_CREDIT_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PTR_CREDIT_OVFLOW_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PTR_CREDIT_OVFLOW_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PTR_CREDIT_OVFLOW_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_SET_PTR_CREDIT_OVFLOW_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::int_credit::int_enable_clear                */
/* Register template: cap_dpp_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 847 */
/* Field member: cap_dpp_csr::intreg_enable.err_framer_hdrsize_zero_ovfl_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_ERR_FRAMER_HDRSIZE_ZERO_OVFL_ENABLE_MSB 8
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_ERR_FRAMER_HDRSIZE_ZERO_OVFL_ENABLE_LSB 8
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_ERR_FRAMER_HDRSIZE_ZERO_OVFL_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_ERR_FRAMER_HDRSIZE_ZERO_OVFL_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_ERR_FRAMER_HDRSIZE_ZERO_OVFL_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_ERR_FRAMER_HDRSIZE_ZERO_OVFL_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_ERR_FRAMER_HDRSIZE_ZERO_OVFL_ENABLE_FIELD_MASK 0x00000100
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_ERR_FRAMER_HDRSIZE_ZERO_OVFL_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_ERR_FRAMER_HDRSIZE_ZERO_OVFL_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_ERR_FRAMER_HDRSIZE_ZERO_OVFL_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpp_csr::intreg_enable.framer_hdrfld_offset_ovfl_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_HDRFLD_OFFSET_OVFL_ENABLE_MSB 7
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_HDRFLD_OFFSET_OVFL_ENABLE_LSB 7
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_HDRFLD_OFFSET_OVFL_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_HDRFLD_OFFSET_OVFL_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_HDRFLD_OFFSET_OVFL_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_HDRFLD_OFFSET_OVFL_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_HDRFLD_OFFSET_OVFL_ENABLE_FIELD_MASK 0x00000080
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_HDRFLD_OFFSET_OVFL_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_HDRFLD_OFFSET_OVFL_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_HDRFLD_OFFSET_OVFL_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpp_csr::intreg_enable.framer_hdrfld_vld_ovfl_enable  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_HDRFLD_VLD_OVFL_ENABLE_MSB 6
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_HDRFLD_VLD_OVFL_ENABLE_LSB 6
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_HDRFLD_VLD_OVFL_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_HDRFLD_VLD_OVFL_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_HDRFLD_VLD_OVFL_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_HDRFLD_VLD_OVFL_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_HDRFLD_VLD_OVFL_ENABLE_FIELD_MASK 0x00000040
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_HDRFLD_VLD_OVFL_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_HDRFLD_VLD_OVFL_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_HDRFLD_VLD_OVFL_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpp_csr::intreg_enable.framer_credit_undflow_enable   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_CREDIT_UNDFLOW_ENABLE_MSB 5
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_CREDIT_UNDFLOW_ENABLE_LSB 5
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_CREDIT_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_CREDIT_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_CREDIT_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_CREDIT_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_CREDIT_UNDFLOW_ENABLE_FIELD_MASK 0x00000020
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_CREDIT_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_CREDIT_UNDFLOW_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_CREDIT_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpp_csr::intreg_enable.framer_credit_ovflow_enable    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_CREDIT_OVFLOW_ENABLE_MSB 4
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_CREDIT_OVFLOW_ENABLE_LSB 4
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_CREDIT_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_CREDIT_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_CREDIT_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_CREDIT_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_CREDIT_OVFLOW_ENABLE_FIELD_MASK 0x00000010
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_CREDIT_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_CREDIT_OVFLOW_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_FRAMER_CREDIT_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpp_csr::intreg_enable.pkt_credit_undflow_enable      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKT_CREDIT_UNDFLOW_ENABLE_MSB 3
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKT_CREDIT_UNDFLOW_ENABLE_LSB 3
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKT_CREDIT_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKT_CREDIT_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKT_CREDIT_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKT_CREDIT_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKT_CREDIT_UNDFLOW_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKT_CREDIT_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKT_CREDIT_UNDFLOW_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKT_CREDIT_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::intreg_enable.pkt_credit_ovflow_enable       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKT_CREDIT_OVFLOW_ENABLE_MSB 2
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKT_CREDIT_OVFLOW_ENABLE_LSB 2
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKT_CREDIT_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKT_CREDIT_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKT_CREDIT_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKT_CREDIT_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKT_CREDIT_OVFLOW_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKT_CREDIT_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKT_CREDIT_OVFLOW_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKT_CREDIT_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::intreg_enable.ptr_credit_undflow_enable      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PTR_CREDIT_UNDFLOW_ENABLE_MSB 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PTR_CREDIT_UNDFLOW_ENABLE_LSB 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PTR_CREDIT_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PTR_CREDIT_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PTR_CREDIT_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PTR_CREDIT_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PTR_CREDIT_UNDFLOW_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PTR_CREDIT_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PTR_CREDIT_UNDFLOW_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PTR_CREDIT_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg_enable.ptr_credit_ovflow_enable       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PTR_CREDIT_OVFLOW_ENABLE_MSB 0
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PTR_CREDIT_OVFLOW_ENABLE_LSB 0
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PTR_CREDIT_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PTR_CREDIT_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PTR_CREDIT_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PTR_CREDIT_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PTR_CREDIT_OVFLOW_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PTR_CREDIT_OVFLOW_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PTR_CREDIT_OVFLOW_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PTR_CREDIT_OVFLOW_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_dpp_csr::int_spare                                      */
/* Group template: cap_dpp_csr::intgrp                                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 888 */
#define CAP_DPP_CSR_INT_SPARE_SIZE 0x4
#define CAP_DPP_CSR_INT_SPARE_BYTE_SIZE 0x10
/* Register member: cap_dpp_csr::intgrp.intreg                             */
/* Register type referenced: cap_dpp_csr::int_spare::intreg                */
/* Register template referenced: cap_dpp_csr::intreg                       */
#define CAP_DPP_CSR_INT_SPARE_INTREG_OFFSET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_BYTE_OFFSET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_SPARE_INTREG_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_INT_SPARE_INTREG_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_SPARE_INTREG_WRITE_MASK 0xffffffff
/* Register member: cap_dpp_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_dpp_csr::int_spare::int_test_set          */
/* Register template referenced: cap_dpp_csr::intreg                       */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_OFFSET 0x1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_WRITE_MASK 0xffffffff
/* Register member: cap_dpp_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_dpp_csr::int_spare::int_enable_set        */
/* Register template referenced: cap_dpp_csr::intreg_enable                */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_OFFSET 0x2
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_WRITE_MASK 0xffffffff
/* Register member: cap_dpp_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_dpp_csr::int_spare::int_enable_clear      */
/* Register template referenced: cap_dpp_csr::intreg_enable                */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_WRITE_MASK 0xffffffff

/* Register type: cap_dpp_csr::int_spare::intreg                           */
/* Register template: cap_dpp_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 824 */
/* Field member: cap_dpp_csr::intreg.spare_31_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_31_INTERRUPT_MSB 31
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_31_INTERRUPT_LSB 31
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_31_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_31_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_31_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_31_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_31_INTERRUPT_FIELD_MASK 0x80000000
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_31_INTERRUPT_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_31_INTERRUPT_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_31_INTERRUPT_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_dpp_csr::intreg.spare_30_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_30_INTERRUPT_MSB 30
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_30_INTERRUPT_LSB 30
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_30_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_30_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_30_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_30_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_30_INTERRUPT_FIELD_MASK 0x40000000
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_30_INTERRUPT_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_30_INTERRUPT_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_30_INTERRUPT_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_dpp_csr::intreg.spare_29_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_29_INTERRUPT_MSB 29
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_29_INTERRUPT_LSB 29
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_29_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_29_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_29_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_29_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_29_INTERRUPT_FIELD_MASK 0x20000000
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_29_INTERRUPT_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_29_INTERRUPT_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_29_INTERRUPT_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_dpp_csr::intreg.spare_28_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_28_INTERRUPT_MSB 28
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_28_INTERRUPT_LSB 28
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_28_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_28_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_28_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_28_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_28_INTERRUPT_FIELD_MASK 0x10000000
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_28_INTERRUPT_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_28_INTERRUPT_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_28_INTERRUPT_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_dpp_csr::intreg.spare_27_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_27_INTERRUPT_MSB 27
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_27_INTERRUPT_LSB 27
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_27_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_27_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_27_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_27_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_27_INTERRUPT_FIELD_MASK 0x08000000
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_27_INTERRUPT_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_27_INTERRUPT_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_27_INTERRUPT_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_dpp_csr::intreg.spare_26_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_26_INTERRUPT_MSB 26
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_26_INTERRUPT_LSB 26
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_26_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_26_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_26_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_26_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_26_INTERRUPT_FIELD_MASK 0x04000000
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_26_INTERRUPT_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_26_INTERRUPT_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_26_INTERRUPT_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_dpp_csr::intreg.spare_25_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_25_INTERRUPT_MSB 25
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_25_INTERRUPT_LSB 25
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_25_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_25_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_25_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_25_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_25_INTERRUPT_FIELD_MASK 0x02000000
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_25_INTERRUPT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_25_INTERRUPT_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_25_INTERRUPT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_dpp_csr::intreg.spare_24_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_24_INTERRUPT_MSB 24
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_24_INTERRUPT_LSB 24
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_24_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_24_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_24_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_24_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_24_INTERRUPT_FIELD_MASK 0x01000000
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_24_INTERRUPT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_24_INTERRUPT_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_24_INTERRUPT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_dpp_csr::intreg.spare_23_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_23_INTERRUPT_MSB 23
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_23_INTERRUPT_LSB 23
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_23_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_23_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_23_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_23_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_23_INTERRUPT_FIELD_MASK 0x00800000
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_23_INTERRUPT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_23_INTERRUPT_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_23_INTERRUPT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_dpp_csr::intreg.spare_22_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_22_INTERRUPT_MSB 22
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_22_INTERRUPT_LSB 22
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_22_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_22_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_22_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_22_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_22_INTERRUPT_FIELD_MASK 0x00400000
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_22_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_22_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_22_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_dpp_csr::intreg.spare_21_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_21_INTERRUPT_MSB 21
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_21_INTERRUPT_LSB 21
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_21_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_21_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_21_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_21_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_21_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_21_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_21_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_21_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_dpp_csr::intreg.spare_20_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_20_INTERRUPT_MSB 20
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_20_INTERRUPT_LSB 20
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_20_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_20_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_20_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_20_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_20_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_20_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_20_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_20_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_dpp_csr::intreg.spare_19_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_19_INTERRUPT_MSB 19
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_19_INTERRUPT_LSB 19
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_19_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_19_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_19_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_19_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_19_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_19_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_19_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_19_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dpp_csr::intreg.spare_18_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_18_INTERRUPT_MSB 18
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_18_INTERRUPT_LSB 18
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_18_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_18_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_18_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_18_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_18_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_18_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_18_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_18_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpp_csr::intreg.spare_17_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_17_INTERRUPT_MSB 17
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_17_INTERRUPT_LSB 17
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_17_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_17_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_17_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_17_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_17_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_17_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_17_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_17_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpp_csr::intreg.spare_16_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_16_INTERRUPT_MSB 16
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_16_INTERRUPT_LSB 16
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_16_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_16_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_16_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_16_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_16_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_16_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_16_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_16_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpp_csr::intreg.spare_15_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_15_INTERRUPT_MSB 15
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_15_INTERRUPT_LSB 15
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_15_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_15_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_15_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_15_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_15_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_15_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_15_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_15_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpp_csr::intreg.spare_14_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_14_INTERRUPT_MSB 14
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_14_INTERRUPT_LSB 14
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_14_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_14_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_14_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_14_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_14_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_14_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_14_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_14_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpp_csr::intreg.spare_13_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_13_INTERRUPT_MSB 13
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_13_INTERRUPT_LSB 13
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_13_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_13_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_13_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_13_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_13_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_13_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_13_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_13_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpp_csr::intreg.spare_12_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_12_INTERRUPT_MSB 12
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_12_INTERRUPT_LSB 12
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_12_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_12_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_12_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_12_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_12_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_12_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_12_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_12_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpp_csr::intreg.spare_11_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_11_INTERRUPT_MSB 11
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_11_INTERRUPT_LSB 11
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_11_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_11_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_11_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_11_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_11_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_11_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_11_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_11_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpp_csr::intreg.spare_10_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_10_INTERRUPT_MSB 10
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_10_INTERRUPT_LSB 10
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_10_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_10_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_10_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_10_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_10_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_10_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_10_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_10_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpp_csr::intreg.spare_9_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_9_INTERRUPT_MSB 9
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_9_INTERRUPT_LSB 9
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_9_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_9_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_9_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_9_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_9_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_9_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_9_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_9_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpp_csr::intreg.spare_8_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_8_INTERRUPT_MSB 8
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_8_INTERRUPT_LSB 8
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_8_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_8_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_8_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_8_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_8_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_8_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_8_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_8_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpp_csr::intreg.spare_7_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_7_INTERRUPT_MSB 7
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_7_INTERRUPT_LSB 7
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_7_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_7_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_7_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_7_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_7_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_7_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_7_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_7_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpp_csr::intreg.spare_6_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_6_INTERRUPT_MSB 6
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_6_INTERRUPT_LSB 6
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_6_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_6_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_6_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_6_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_6_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_6_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_6_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_6_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpp_csr::intreg.spare_5_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_5_INTERRUPT_MSB 5
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_5_INTERRUPT_LSB 5
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_5_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_5_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_5_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_5_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_5_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_5_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_5_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_5_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpp_csr::intreg.spare_4_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_4_INTERRUPT_MSB 4
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_4_INTERRUPT_LSB 4
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_4_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_4_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_4_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_4_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_4_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_4_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_4_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpp_csr::intreg.spare_3_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_3_INTERRUPT_MSB 3
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_3_INTERRUPT_LSB 3
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_3_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_3_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_3_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_3_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_3_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_3_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::intreg.spare_2_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_2_INTERRUPT_MSB 2
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_2_INTERRUPT_LSB 2
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_2_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_2_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_2_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_2_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_2_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_2_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::intreg.spare_1_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_1_INTERRUPT_MSB 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_1_INTERRUPT_LSB 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_1_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_1_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_1_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_1_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_1_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_1_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg.spare_0_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_0_INTERRUPT_MSB 0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_0_INTERRUPT_LSB 0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_0_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_0_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_0_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_0_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_0_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_0_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_SPARE_INTREG_SPARE_0_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::int_spare::int_test_set                     */
/* Register template: cap_dpp_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 824 */
/* Field member: cap_dpp_csr::intreg.spare_31_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_31_INTERRUPT_MSB 31
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_31_INTERRUPT_LSB 31
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_31_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_31_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_31_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_31_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_31_INTERRUPT_FIELD_MASK 0x80000000
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_31_INTERRUPT_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_31_INTERRUPT_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_31_INTERRUPT_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_dpp_csr::intreg.spare_30_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_30_INTERRUPT_MSB 30
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_30_INTERRUPT_LSB 30
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_30_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_30_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_30_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_30_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_30_INTERRUPT_FIELD_MASK 0x40000000
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_30_INTERRUPT_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_30_INTERRUPT_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_30_INTERRUPT_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_dpp_csr::intreg.spare_29_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_29_INTERRUPT_MSB 29
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_29_INTERRUPT_LSB 29
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_29_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_29_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_29_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_29_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_29_INTERRUPT_FIELD_MASK 0x20000000
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_29_INTERRUPT_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_29_INTERRUPT_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_29_INTERRUPT_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_dpp_csr::intreg.spare_28_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_28_INTERRUPT_MSB 28
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_28_INTERRUPT_LSB 28
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_28_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_28_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_28_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_28_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_28_INTERRUPT_FIELD_MASK 0x10000000
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_28_INTERRUPT_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_28_INTERRUPT_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_28_INTERRUPT_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_dpp_csr::intreg.spare_27_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_27_INTERRUPT_MSB 27
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_27_INTERRUPT_LSB 27
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_27_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_27_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_27_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_27_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_27_INTERRUPT_FIELD_MASK 0x08000000
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_27_INTERRUPT_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_27_INTERRUPT_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_27_INTERRUPT_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_dpp_csr::intreg.spare_26_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_26_INTERRUPT_MSB 26
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_26_INTERRUPT_LSB 26
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_26_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_26_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_26_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_26_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_26_INTERRUPT_FIELD_MASK 0x04000000
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_26_INTERRUPT_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_26_INTERRUPT_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_26_INTERRUPT_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_dpp_csr::intreg.spare_25_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_25_INTERRUPT_MSB 25
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_25_INTERRUPT_LSB 25
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_25_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_25_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_25_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_25_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_25_INTERRUPT_FIELD_MASK 0x02000000
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_25_INTERRUPT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_25_INTERRUPT_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_25_INTERRUPT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_dpp_csr::intreg.spare_24_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_24_INTERRUPT_MSB 24
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_24_INTERRUPT_LSB 24
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_24_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_24_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_24_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_24_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_24_INTERRUPT_FIELD_MASK 0x01000000
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_24_INTERRUPT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_24_INTERRUPT_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_24_INTERRUPT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_dpp_csr::intreg.spare_23_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_23_INTERRUPT_MSB 23
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_23_INTERRUPT_LSB 23
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_23_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_23_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_23_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_23_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_23_INTERRUPT_FIELD_MASK 0x00800000
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_23_INTERRUPT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_23_INTERRUPT_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_23_INTERRUPT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_dpp_csr::intreg.spare_22_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_22_INTERRUPT_MSB 22
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_22_INTERRUPT_LSB 22
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_22_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_22_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_22_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_22_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_22_INTERRUPT_FIELD_MASK 0x00400000
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_22_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_22_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_22_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_dpp_csr::intreg.spare_21_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_21_INTERRUPT_MSB 21
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_21_INTERRUPT_LSB 21
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_21_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_21_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_21_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_21_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_21_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_21_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_21_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_21_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_dpp_csr::intreg.spare_20_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_20_INTERRUPT_MSB 20
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_20_INTERRUPT_LSB 20
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_20_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_20_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_20_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_20_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_20_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_20_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_20_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_20_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_dpp_csr::intreg.spare_19_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_19_INTERRUPT_MSB 19
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_19_INTERRUPT_LSB 19
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_19_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_19_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_19_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_19_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_19_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_19_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_19_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_19_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dpp_csr::intreg.spare_18_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_18_INTERRUPT_MSB 18
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_18_INTERRUPT_LSB 18
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_18_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_18_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_18_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_18_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_18_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_18_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_18_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_18_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpp_csr::intreg.spare_17_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_17_INTERRUPT_MSB 17
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_17_INTERRUPT_LSB 17
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_17_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_17_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_17_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_17_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_17_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_17_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_17_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_17_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpp_csr::intreg.spare_16_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_16_INTERRUPT_MSB 16
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_16_INTERRUPT_LSB 16
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_16_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_16_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_16_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_16_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_16_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_16_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_16_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_16_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpp_csr::intreg.spare_15_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_15_INTERRUPT_MSB 15
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_15_INTERRUPT_LSB 15
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_15_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_15_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_15_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_15_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_15_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_15_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_15_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_15_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpp_csr::intreg.spare_14_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_14_INTERRUPT_MSB 14
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_14_INTERRUPT_LSB 14
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_14_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_14_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_14_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_14_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_14_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_14_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_14_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_14_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpp_csr::intreg.spare_13_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_13_INTERRUPT_MSB 13
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_13_INTERRUPT_LSB 13
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_13_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_13_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_13_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_13_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_13_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_13_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_13_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_13_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpp_csr::intreg.spare_12_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_12_INTERRUPT_MSB 12
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_12_INTERRUPT_LSB 12
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_12_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_12_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_12_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_12_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_12_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_12_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_12_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_12_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpp_csr::intreg.spare_11_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_11_INTERRUPT_MSB 11
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_11_INTERRUPT_LSB 11
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_11_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_11_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_11_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_11_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_11_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_11_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_11_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_11_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpp_csr::intreg.spare_10_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_10_INTERRUPT_MSB 10
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_10_INTERRUPT_LSB 10
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_10_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_10_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_10_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_10_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_10_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_10_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_10_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_10_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpp_csr::intreg.spare_9_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_9_INTERRUPT_MSB 9
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_9_INTERRUPT_LSB 9
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_9_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_9_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_9_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_9_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_9_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_9_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_9_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_9_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpp_csr::intreg.spare_8_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_8_INTERRUPT_MSB 8
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_8_INTERRUPT_LSB 8
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_8_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_8_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_8_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_8_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_8_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_8_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_8_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_8_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpp_csr::intreg.spare_7_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_7_INTERRUPT_MSB 7
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_7_INTERRUPT_LSB 7
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_7_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_7_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_7_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_7_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_7_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_7_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_7_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_7_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpp_csr::intreg.spare_6_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_6_INTERRUPT_MSB 6
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_6_INTERRUPT_LSB 6
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_6_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_6_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_6_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_6_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_6_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_6_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_6_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_6_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpp_csr::intreg.spare_5_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_5_INTERRUPT_MSB 5
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_5_INTERRUPT_LSB 5
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_5_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_5_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_5_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_5_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_5_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_5_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_5_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_5_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpp_csr::intreg.spare_4_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_4_INTERRUPT_MSB 4
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_4_INTERRUPT_LSB 4
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_4_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_4_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_4_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_4_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_4_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_4_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_4_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpp_csr::intreg.spare_3_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_3_INTERRUPT_MSB 3
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_3_INTERRUPT_LSB 3
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_3_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_3_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_3_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_3_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_3_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_3_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::intreg.spare_2_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_2_INTERRUPT_MSB 2
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_2_INTERRUPT_LSB 2
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_2_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_2_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_2_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_2_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_2_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_2_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::intreg.spare_1_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_1_INTERRUPT_MSB 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_1_INTERRUPT_LSB 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_1_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_1_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_1_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_1_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_1_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_1_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg.spare_0_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_0_INTERRUPT_MSB 0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_0_INTERRUPT_LSB 0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_0_INTERRUPT_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_0_INTERRUPT_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_0_INTERRUPT_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_0_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_0_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_0_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_SPARE_INT_TEST_SET_SPARE_0_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::int_spare::int_enable_set                   */
/* Register template: cap_dpp_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 847 */
/* Field member: cap_dpp_csr::intreg_enable.spare_31_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_31_ENABLE_MSB 31
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_31_ENABLE_LSB 31
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_31_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_31_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_31_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_31_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_31_ENABLE_FIELD_MASK 0x80000000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_31_ENABLE_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_31_ENABLE_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_31_ENABLE_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_30_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_30_ENABLE_MSB 30
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_30_ENABLE_LSB 30
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_30_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_30_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_30_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_30_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_30_ENABLE_FIELD_MASK 0x40000000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_30_ENABLE_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_30_ENABLE_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_30_ENABLE_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_29_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_29_ENABLE_MSB 29
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_29_ENABLE_LSB 29
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_29_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_29_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_29_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_29_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_29_ENABLE_FIELD_MASK 0x20000000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_29_ENABLE_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_29_ENABLE_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_29_ENABLE_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_28_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_28_ENABLE_MSB 28
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_28_ENABLE_LSB 28
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_28_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_28_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_28_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_28_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_28_ENABLE_FIELD_MASK 0x10000000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_28_ENABLE_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_28_ENABLE_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_28_ENABLE_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_27_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_27_ENABLE_MSB 27
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_27_ENABLE_LSB 27
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_27_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_27_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_27_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_27_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_27_ENABLE_FIELD_MASK 0x08000000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_27_ENABLE_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_27_ENABLE_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_27_ENABLE_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_26_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_26_ENABLE_MSB 26
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_26_ENABLE_LSB 26
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_26_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_26_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_26_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_26_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_26_ENABLE_FIELD_MASK 0x04000000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_26_ENABLE_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_26_ENABLE_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_26_ENABLE_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_25_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_25_ENABLE_MSB 25
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_25_ENABLE_LSB 25
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_25_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_25_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_25_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_25_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_25_ENABLE_FIELD_MASK 0x02000000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_25_ENABLE_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_25_ENABLE_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_25_ENABLE_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_24_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_24_ENABLE_MSB 24
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_24_ENABLE_LSB 24
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_24_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_24_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_24_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_24_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_24_ENABLE_FIELD_MASK 0x01000000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_24_ENABLE_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_24_ENABLE_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_24_ENABLE_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_23_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_23_ENABLE_MSB 23
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_23_ENABLE_LSB 23
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_23_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_23_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_23_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_23_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_23_ENABLE_FIELD_MASK 0x00800000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_23_ENABLE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_23_ENABLE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_23_ENABLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_22_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_22_ENABLE_MSB 22
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_22_ENABLE_LSB 22
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_22_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_22_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_22_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_22_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_22_ENABLE_FIELD_MASK 0x00400000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_22_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_22_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_22_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_21_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_21_ENABLE_MSB 21
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_21_ENABLE_LSB 21
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_21_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_21_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_21_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_21_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_21_ENABLE_FIELD_MASK 0x00200000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_21_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_21_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_21_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_20_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_20_ENABLE_MSB 20
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_20_ENABLE_LSB 20
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_20_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_20_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_20_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_20_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_20_ENABLE_FIELD_MASK 0x00100000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_20_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_20_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_20_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_19_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_19_ENABLE_MSB 19
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_19_ENABLE_LSB 19
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_19_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_19_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_19_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_19_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_19_ENABLE_FIELD_MASK 0x00080000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_19_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_19_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_19_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_18_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_18_ENABLE_MSB 18
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_18_ENABLE_LSB 18
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_18_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_18_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_18_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_18_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_18_ENABLE_FIELD_MASK 0x00040000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_18_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_18_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_18_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_17_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_17_ENABLE_MSB 17
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_17_ENABLE_LSB 17
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_17_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_17_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_17_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_17_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_17_ENABLE_FIELD_MASK 0x00020000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_17_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_17_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_17_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_16_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_16_ENABLE_MSB 16
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_16_ENABLE_LSB 16
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_16_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_16_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_16_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_16_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_16_ENABLE_FIELD_MASK 0x00010000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_16_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_16_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_16_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_15_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_15_ENABLE_MSB 15
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_15_ENABLE_LSB 15
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_15_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_15_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_15_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_15_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_15_ENABLE_FIELD_MASK 0x00008000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_15_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_15_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_15_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpp_csr::intreg_enable.spare_14_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_14_ENABLE_MSB 14
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_14_ENABLE_LSB 14
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_14_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_14_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_14_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_14_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_14_ENABLE_FIELD_MASK 0x00004000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_14_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_14_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_14_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpp_csr::intreg_enable.spare_13_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_13_ENABLE_MSB 13
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_13_ENABLE_LSB 13
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_13_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_13_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_13_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_13_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_13_ENABLE_FIELD_MASK 0x00002000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_13_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_13_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_13_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpp_csr::intreg_enable.spare_12_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_12_ENABLE_MSB 12
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_12_ENABLE_LSB 12
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_12_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_12_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_12_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_12_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_12_ENABLE_FIELD_MASK 0x00001000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_12_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_12_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_12_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpp_csr::intreg_enable.spare_11_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_11_ENABLE_MSB 11
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_11_ENABLE_LSB 11
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_11_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_11_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_11_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_11_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_11_ENABLE_FIELD_MASK 0x00000800
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_11_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_11_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_11_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpp_csr::intreg_enable.spare_10_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_10_ENABLE_MSB 10
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_10_ENABLE_LSB 10
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_10_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_10_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_10_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_10_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_10_ENABLE_FIELD_MASK 0x00000400
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_10_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_10_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_10_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpp_csr::intreg_enable.spare_9_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_9_ENABLE_MSB 9
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_9_ENABLE_LSB 9
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_9_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_9_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_9_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_9_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_9_ENABLE_FIELD_MASK 0x00000200
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_9_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_9_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_9_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpp_csr::intreg_enable.spare_8_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_8_ENABLE_MSB 8
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_8_ENABLE_LSB 8
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_8_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_8_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_8_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_8_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_8_ENABLE_FIELD_MASK 0x00000100
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_8_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_8_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_8_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpp_csr::intreg_enable.spare_7_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_7_ENABLE_MSB 7
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_7_ENABLE_LSB 7
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_7_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_7_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_7_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_7_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_7_ENABLE_FIELD_MASK 0x00000080
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_7_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_7_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_7_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpp_csr::intreg_enable.spare_6_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_6_ENABLE_MSB 6
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_6_ENABLE_LSB 6
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_6_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_6_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_6_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_6_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_6_ENABLE_FIELD_MASK 0x00000040
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_6_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_6_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_6_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpp_csr::intreg_enable.spare_5_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_5_ENABLE_MSB 5
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_5_ENABLE_LSB 5
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_5_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_5_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_5_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_5_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_5_ENABLE_FIELD_MASK 0x00000020
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_5_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_5_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_5_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpp_csr::intreg_enable.spare_4_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_4_ENABLE_MSB 4
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_4_ENABLE_LSB 4
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_4_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_4_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_4_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_4_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_4_ENABLE_FIELD_MASK 0x00000010
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_4_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_4_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_4_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpp_csr::intreg_enable.spare_3_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_3_ENABLE_MSB 3
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_3_ENABLE_LSB 3
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_3_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_3_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_3_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_3_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_3_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_3_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_3_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_3_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::intreg_enable.spare_2_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_2_ENABLE_MSB 2
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_2_ENABLE_LSB 2
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_2_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_2_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_2_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_2_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_2_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_2_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_2_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_2_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::intreg_enable.spare_1_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_1_ENABLE_MSB 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_1_ENABLE_LSB 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_1_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_1_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_1_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_1_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_1_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_1_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_1_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_1_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg_enable.spare_0_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_0_ENABLE_MSB 0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_0_ENABLE_LSB 0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_0_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_0_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_0_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_0_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_0_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_0_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_0_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_0_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::int_spare::int_enable_clear                 */
/* Register template: cap_dpp_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 847 */
/* Field member: cap_dpp_csr::intreg_enable.spare_31_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_31_ENABLE_MSB 31
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_31_ENABLE_LSB 31
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_31_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_31_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_31_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_31_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_31_ENABLE_FIELD_MASK 0x80000000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_31_ENABLE_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_31_ENABLE_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_31_ENABLE_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_30_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_30_ENABLE_MSB 30
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_30_ENABLE_LSB 30
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_30_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_30_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_30_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_30_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_30_ENABLE_FIELD_MASK 0x40000000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_30_ENABLE_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_30_ENABLE_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_30_ENABLE_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_29_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_29_ENABLE_MSB 29
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_29_ENABLE_LSB 29
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_29_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_29_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_29_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_29_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_29_ENABLE_FIELD_MASK 0x20000000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_29_ENABLE_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_29_ENABLE_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_29_ENABLE_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_28_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_28_ENABLE_MSB 28
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_28_ENABLE_LSB 28
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_28_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_28_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_28_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_28_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_28_ENABLE_FIELD_MASK 0x10000000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_28_ENABLE_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_28_ENABLE_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_28_ENABLE_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_27_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_27_ENABLE_MSB 27
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_27_ENABLE_LSB 27
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_27_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_27_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_27_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_27_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_27_ENABLE_FIELD_MASK 0x08000000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_27_ENABLE_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_27_ENABLE_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_27_ENABLE_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_26_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_26_ENABLE_MSB 26
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_26_ENABLE_LSB 26
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_26_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_26_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_26_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_26_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_26_ENABLE_FIELD_MASK 0x04000000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_26_ENABLE_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_26_ENABLE_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_26_ENABLE_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_25_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_25_ENABLE_MSB 25
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_25_ENABLE_LSB 25
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_25_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_25_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_25_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_25_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_25_ENABLE_FIELD_MASK 0x02000000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_25_ENABLE_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_25_ENABLE_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_25_ENABLE_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_24_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_24_ENABLE_MSB 24
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_24_ENABLE_LSB 24
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_24_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_24_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_24_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_24_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_24_ENABLE_FIELD_MASK 0x01000000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_24_ENABLE_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_24_ENABLE_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_24_ENABLE_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_23_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_23_ENABLE_MSB 23
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_23_ENABLE_LSB 23
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_23_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_23_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_23_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_23_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_23_ENABLE_FIELD_MASK 0x00800000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_23_ENABLE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_23_ENABLE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_23_ENABLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_22_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_22_ENABLE_MSB 22
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_22_ENABLE_LSB 22
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_22_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_22_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_22_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_22_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_22_ENABLE_FIELD_MASK 0x00400000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_22_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_22_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_22_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_21_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_21_ENABLE_MSB 21
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_21_ENABLE_LSB 21
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_21_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_21_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_21_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_21_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_21_ENABLE_FIELD_MASK 0x00200000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_21_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_21_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_21_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_20_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_20_ENABLE_MSB 20
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_20_ENABLE_LSB 20
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_20_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_20_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_20_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_20_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_20_ENABLE_FIELD_MASK 0x00100000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_20_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_20_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_20_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_19_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_19_ENABLE_MSB 19
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_19_ENABLE_LSB 19
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_19_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_19_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_19_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_19_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_19_ENABLE_FIELD_MASK 0x00080000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_19_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_19_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_19_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_18_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_18_ENABLE_MSB 18
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_18_ENABLE_LSB 18
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_18_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_18_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_18_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_18_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_18_ENABLE_FIELD_MASK 0x00040000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_18_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_18_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_18_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_17_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_17_ENABLE_MSB 17
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_17_ENABLE_LSB 17
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_17_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_17_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_17_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_17_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_17_ENABLE_FIELD_MASK 0x00020000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_17_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_17_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_17_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_16_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_16_ENABLE_MSB 16
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_16_ENABLE_LSB 16
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_16_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_16_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_16_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_16_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_16_ENABLE_FIELD_MASK 0x00010000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_16_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_16_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_16_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpp_csr::intreg_enable.spare_15_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_15_ENABLE_MSB 15
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_15_ENABLE_LSB 15
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_15_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_15_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_15_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_15_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_15_ENABLE_FIELD_MASK 0x00008000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_15_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_15_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_15_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpp_csr::intreg_enable.spare_14_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_14_ENABLE_MSB 14
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_14_ENABLE_LSB 14
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_14_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_14_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_14_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_14_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_14_ENABLE_FIELD_MASK 0x00004000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_14_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_14_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_14_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpp_csr::intreg_enable.spare_13_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_13_ENABLE_MSB 13
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_13_ENABLE_LSB 13
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_13_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_13_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_13_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_13_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_13_ENABLE_FIELD_MASK 0x00002000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_13_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_13_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_13_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpp_csr::intreg_enable.spare_12_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_12_ENABLE_MSB 12
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_12_ENABLE_LSB 12
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_12_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_12_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_12_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_12_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_12_ENABLE_FIELD_MASK 0x00001000
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_12_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_12_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_12_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpp_csr::intreg_enable.spare_11_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_11_ENABLE_MSB 11
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_11_ENABLE_LSB 11
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_11_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_11_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_11_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_11_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_11_ENABLE_FIELD_MASK 0x00000800
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_11_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_11_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_11_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpp_csr::intreg_enable.spare_10_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_10_ENABLE_MSB 10
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_10_ENABLE_LSB 10
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_10_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_10_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_10_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_10_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_10_ENABLE_FIELD_MASK 0x00000400
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_10_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_10_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_10_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpp_csr::intreg_enable.spare_9_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_9_ENABLE_MSB 9
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_9_ENABLE_LSB 9
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_9_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_9_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_9_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_9_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_9_ENABLE_FIELD_MASK 0x00000200
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_9_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_9_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_9_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpp_csr::intreg_enable.spare_8_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_8_ENABLE_MSB 8
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_8_ENABLE_LSB 8
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_8_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_8_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_8_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_8_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_8_ENABLE_FIELD_MASK 0x00000100
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_8_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_8_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_8_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpp_csr::intreg_enable.spare_7_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_7_ENABLE_MSB 7
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_7_ENABLE_LSB 7
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_7_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_7_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_7_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_7_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_7_ENABLE_FIELD_MASK 0x00000080
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_7_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_7_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_7_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpp_csr::intreg_enable.spare_6_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_6_ENABLE_MSB 6
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_6_ENABLE_LSB 6
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_6_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_6_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_6_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_6_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_6_ENABLE_FIELD_MASK 0x00000040
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_6_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_6_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_6_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpp_csr::intreg_enable.spare_5_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_5_ENABLE_MSB 5
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_5_ENABLE_LSB 5
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_5_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_5_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_5_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_5_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_5_ENABLE_FIELD_MASK 0x00000020
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_5_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_5_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_5_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpp_csr::intreg_enable.spare_4_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_4_ENABLE_MSB 4
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_4_ENABLE_LSB 4
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_4_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_4_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_4_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_4_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_4_ENABLE_FIELD_MASK 0x00000010
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_4_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_4_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_4_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpp_csr::intreg_enable.spare_3_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_3_ENABLE_MSB 3
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_3_ENABLE_LSB 3
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_3_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_3_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_3_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_3_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_3_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_3_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_3_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_3_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::intreg_enable.spare_2_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_2_ENABLE_MSB 2
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_2_ENABLE_LSB 2
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_2_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_2_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_2_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_2_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_2_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_2_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_2_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_2_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::intreg_enable.spare_1_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_1_ENABLE_MSB 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_1_ENABLE_LSB 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_1_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_1_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_1_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_1_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_1_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_1_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_1_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_1_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::intreg_enable.spare_0_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_0_ENABLE_MSB 0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_0_ENABLE_LSB 0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_0_ENABLE_WIDTH 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_0_ENABLE_READ_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_0_ENABLE_WRITE_ACCESS 1
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_0_ENABLE_RESET 0x0
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_0_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_0_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_0_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPP_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_0_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpp_csr::cfg_spare_csr                               */
/* Register template: cap_dpp_csr::cfg_spare_csr                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1190 */
/* Field member: cap_dpp_csr::cfg_spare_csr.data                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPP_CSR_CFG_SPARE_CSR_DATA_MSB 31
#define CAP_DPP_CSR_CFG_SPARE_CSR_DATA_LSB 0
#define CAP_DPP_CSR_CFG_SPARE_CSR_DATA_WIDTH 32
#define CAP_DPP_CSR_CFG_SPARE_CSR_DATA_READ_ACCESS 1
#define CAP_DPP_CSR_CFG_SPARE_CSR_DATA_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFG_SPARE_CSR_DATA_RESET 0x00000000
#define CAP_DPP_CSR_CFG_SPARE_CSR_DATA_FIELD_MASK 0xffffffff
#define CAP_DPP_CSR_CFG_SPARE_CSR_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_DPP_CSR_CFG_SPARE_CSR_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_DPP_CSR_CFG_SPARE_CSR_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_dpp_csr::cfw_dpp_spare                               */
/* Register template: cap_dpp_csr::cfw_dpp_spare                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1197 */
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_31                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1448 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_31_MSB 31
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_31_LSB 31
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_31_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_31_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_31_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_31_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_31_FIELD_MASK 0x80000000
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_31_GET(x) (((x) & 0x80000000) >> 31)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_31_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_31_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_30                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1440 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_30_MSB 30
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_30_LSB 30
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_30_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_30_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_30_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_30_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_30_FIELD_MASK 0x40000000
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_30_GET(x) (((x) & 0x40000000) >> 30)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_30_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_30_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_29                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1432 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_29_MSB 29
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_29_LSB 29
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_29_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_29_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_29_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_29_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_29_FIELD_MASK 0x20000000
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_29_GET(x) (((x) & 0x20000000) >> 29)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_29_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_29_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_28                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1424 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_28_MSB 28
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_28_LSB 28
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_28_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_28_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_28_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_28_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_28_FIELD_MASK 0x10000000
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_28_GET(x) (((x) & 0x10000000) >> 28)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_28_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_28_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_27                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1416 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_27_MSB 27
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_27_LSB 27
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_27_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_27_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_27_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_27_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_27_FIELD_MASK 0x08000000
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_27_GET(x) (((x) & 0x08000000) >> 27)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_27_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_27_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_26                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1408 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_26_MSB 26
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_26_LSB 26
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_26_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_26_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_26_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_26_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_26_FIELD_MASK 0x04000000
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_26_GET(x) (((x) & 0x04000000) >> 26)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_26_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_26_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_25                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1400 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_25_MSB 25
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_25_LSB 25
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_25_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_25_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_25_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_25_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_25_FIELD_MASK 0x02000000
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_25_GET(x) (((x) & 0x02000000) >> 25)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_25_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_25_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_24                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1392 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_24_MSB 24
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_24_LSB 24
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_24_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_24_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_24_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_24_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_24_FIELD_MASK 0x01000000
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_24_GET(x) (((x) & 0x01000000) >> 24)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_24_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_24_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_23                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1384 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_23_MSB 23
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_23_LSB 23
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_23_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_23_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_23_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_23_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_23_FIELD_MASK 0x00800000
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_23_GET(x) (((x) & 0x00800000) >> 23)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_23_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_23_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_22                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1376 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_22_MSB 22
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_22_LSB 22
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_22_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_22_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_22_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_22_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_22_FIELD_MASK 0x00400000
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_22_GET(x) (((x) & 0x00400000) >> 22)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_22_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_22_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_21                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1368 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_21_MSB 21
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_21_LSB 21
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_21_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_21_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_21_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_21_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_21_FIELD_MASK 0x00200000
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_21_GET(x) (((x) & 0x00200000) >> 21)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_21_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_21_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_20                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1360 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_20_MSB 20
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_20_LSB 20
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_20_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_20_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_20_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_20_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_20_FIELD_MASK 0x00100000
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_20_GET(x) (((x) & 0x00100000) >> 20)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_20_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_20_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_19                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1352 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_19_MSB 19
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_19_LSB 19
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_19_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_19_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_19_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_19_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_19_FIELD_MASK 0x00080000
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_19_GET(x) (((x) & 0x00080000) >> 19)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_19_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_19_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_18                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1344 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_18_MSB 18
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_18_LSB 18
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_18_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_18_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_18_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_18_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_18_FIELD_MASK 0x00040000
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_18_GET(x) (((x) & 0x00040000) >> 18)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_18_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_18_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_17                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1336 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_17_MSB 17
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_17_LSB 17
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_17_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_17_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_17_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_17_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_17_FIELD_MASK 0x00020000
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_17_GET(x) (((x) & 0x00020000) >> 17)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_17_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_17_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_16                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1328 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_16_MSB 16
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_16_LSB 16
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_16_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_16_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_16_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_16_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_16_FIELD_MASK 0x00010000
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_16_GET(x) (((x) & 0x00010000) >> 16)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_16_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_16_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_15                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1320 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_15_MSB 15
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_15_LSB 15
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_15_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_15_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_15_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_15_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_15_FIELD_MASK 0x00008000
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_15_GET(x) (((x) & 0x00008000) >> 15)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_15_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_15_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_14                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1312 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_14_MSB 14
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_14_LSB 14
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_14_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_14_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_14_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_14_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_14_FIELD_MASK 0x00004000
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_14_GET(x) (((x) & 0x00004000) >> 14)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_14_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_14_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_13                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1304 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_13_MSB 13
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_13_LSB 13
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_13_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_13_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_13_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_13_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_13_FIELD_MASK 0x00002000
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_13_GET(x) (((x) & 0x00002000) >> 13)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_13_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_13_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_12                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1296 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_12_MSB 12
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_12_LSB 12
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_12_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_12_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_12_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_12_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_12_FIELD_MASK 0x00001000
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_12_GET(x) (((x) & 0x00001000) >> 12)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_12_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_12_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_11                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1288 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_11_MSB 11
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_11_LSB 11
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_11_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_11_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_11_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_11_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_11_FIELD_MASK 0x00000800
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_11_GET(x) (((x) & 0x00000800) >> 11)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_11_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_11_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_10                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1280 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_10_MSB 10
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_10_LSB 10
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_10_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_10_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_10_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_10_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_10_FIELD_MASK 0x00000400
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_10_GET(x) (((x) & 0x00000400) >> 10)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_10_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_10_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_9                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1272 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_9_MSB 9
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_9_LSB 9
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_9_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_9_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_9_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_9_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_9_FIELD_MASK 0x00000200
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_9_GET(x) (((x) & 0x00000200) >> 9)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_9_SET(x) (((x) << 9) & 0x00000200)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_8                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1264 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_8_MSB 8
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_8_LSB 8
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_8_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_8_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_8_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_8_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_8_FIELD_MASK 0x00000100
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_8_GET(x) (((x) & 0x00000100) >> 8)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_8_SET(x) (((x) << 8) & 0x00000100)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_7                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1256 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_7_MSB 7
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_7_LSB 7
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_7_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_7_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_7_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_7_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_7_FIELD_MASK 0x00000080
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_7_GET(x) (((x) & 0x00000080) >> 7)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_7_SET(x) (((x) << 7) & 0x00000080)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_6                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1248 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_6_MSB 6
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_6_LSB 6
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_6_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_6_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_6_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_6_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_6_FIELD_MASK 0x00000040
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_6_GET(x) (((x) & 0x00000040) >> 6)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_6_SET(x) (((x) << 6) & 0x00000040)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_5                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1240 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_5_MSB 5
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_5_LSB 5
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_5_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_5_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_5_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_5_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_5_FIELD_MASK 0x00000020
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_5_GET(x) (((x) & 0x00000020) >> 5)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_5_SET(x) (((x) << 5) & 0x00000020)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_4                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1232 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_4_MSB 4
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_4_LSB 4
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_4_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_4_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_4_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_4_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_4_FIELD_MASK 0x00000010
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_4_GET(x) (((x) & 0x00000010) >> 4)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_4_SET(x) (((x) << 4) & 0x00000010)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_3                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1224 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_3_MSB 3
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_3_LSB 3
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_3_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_3_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_3_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_3_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_3_FIELD_MASK 0x00000008
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_3_GET(x) (((x) & 0x00000008) >> 3)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_3_SET(x) (((x) << 3) & 0x00000008)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_2                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1216 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_2_MSB 2
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_2_LSB 2
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_2_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_2_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_2_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_2_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_2_FIELD_MASK 0x00000004
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_2_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_2_SET(x) (((x) << 2) & 0x00000004)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_1                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1208 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_1_MSB 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_1_LSB 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_1_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_1_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_1_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_1_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_1_FIELD_MASK 0x00000002
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_1_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_1_SET(x) (((x) << 1) & 0x00000002)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpp_csr::cfw_dpp_spare.pulse_0                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1200 */
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_0_MSB 0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_0_LSB 0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_0_WIDTH 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_0_READ_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_0_WRITE_ACCESS 1
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_0_RESET 0x0
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_0_FIELD_MASK 0x00000001
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_0_GET(x) ((x) & 0x00000001)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_0_SET(x) ((x) & 0x00000001)
#define CAP_DPP_CSR_CFW_DPP_SPARE_PULSE_0_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Addressmap type: cap_dpphdr_csr                                         */
/* Addressmap template: cap_dpphdr_csr                                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 7 */
#define CAP_DPPHDR_CSR_SIZE 0x100
#define CAP_DPPHDR_CSR_BYTE_SIZE 0x400
/* Register member: cap_dpphdr_csr.cfg_hdr_info                            */
/* Register type referenced: cap_dpphdr_csr::cfg_hdr_info                  */
/* Register template referenced: cap_dpphdr_csr::cfg_hdr_info              */
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_OFFSET 0x0
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_BYTE_OFFSET 0x0
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_READ_ACCESS 1
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_WRITE_ACCESS 1
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_RESET_VALUE 0x0000ffff
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_RESET_MASK 0xffffffff
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_READ_MASK 0xffffffff
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_WRITE_MASK 0x0000ffff
/* Register member: cap_dpphdr_csr.cfg_spare_hdr                           */
/* Register type referenced: cap_dpphdr_csr::cfg_spare_hdr                 */
/* Register template referenced: cap_dpphdr_csr::cfg_spare_hdr             */
#define CAP_DPPHDR_CSR_CFG_SPARE_HDR_OFFSET 0x80
#define CAP_DPPHDR_CSR_CFG_SPARE_HDR_BYTE_OFFSET 0x200
#define CAP_DPPHDR_CSR_CFG_SPARE_HDR_READ_ACCESS 1
#define CAP_DPPHDR_CSR_CFG_SPARE_HDR_WRITE_ACCESS 1
#define CAP_DPPHDR_CSR_CFG_SPARE_HDR_RESET_VALUE 0x00000000
#define CAP_DPPHDR_CSR_CFG_SPARE_HDR_RESET_MASK 0xffffffff
#define CAP_DPPHDR_CSR_CFG_SPARE_HDR_READ_MASK 0xffffffff
#define CAP_DPPHDR_CSR_CFG_SPARE_HDR_WRITE_MASK 0xffffffff

/* Register type: cap_dpphdr_csr::cfg_hdr_info                             */
/* Register template: cap_dpphdr_csr::cfg_hdr_info                         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 11 */
/* Field member: cap_dpphdr_csr::cfg_hdr_info.fld_end                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_FLD_END_MSB 15
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_FLD_END_LSB 8
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_FLD_END_WIDTH 8
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_FLD_END_READ_ACCESS 1
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_FLD_END_WRITE_ACCESS 1
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_FLD_END_RESET 0xff
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_FLD_END_FIELD_MASK 0x0000ff00
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_FLD_END_GET(x) (((x) & 0x0000ff00) >> 8)
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_FLD_END_SET(x) (((x) << 8) & 0x0000ff00)
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_FLD_END_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dpphdr_csr::cfg_hdr_info.fld_start                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_FLD_START_MSB 7
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_FLD_START_LSB 0
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_FLD_START_WIDTH 8
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_FLD_START_READ_ACCESS 1
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_FLD_START_WRITE_ACCESS 1
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_FLD_START_RESET 0xff
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_FLD_START_FIELD_MASK 0x000000ff
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_FLD_START_GET(x) ((x) & 0x000000ff)
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_FLD_START_SET(x) ((x) & 0x000000ff)
#define CAP_DPPHDR_CSR_CFG_HDR_INFO_FLD_START_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dpphdr_csr::cfg_spare_hdr                            */
/* Register template: cap_dpphdr_csr::cfg_spare_hdr                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 20 */
/* Field member: cap_dpphdr_csr::cfg_spare_hdr.data                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPHDR_CSR_CFG_SPARE_HDR_DATA_MSB 31
#define CAP_DPPHDR_CSR_CFG_SPARE_HDR_DATA_LSB 0
#define CAP_DPPHDR_CSR_CFG_SPARE_HDR_DATA_WIDTH 32
#define CAP_DPPHDR_CSR_CFG_SPARE_HDR_DATA_READ_ACCESS 1
#define CAP_DPPHDR_CSR_CFG_SPARE_HDR_DATA_WRITE_ACCESS 1
#define CAP_DPPHDR_CSR_CFG_SPARE_HDR_DATA_RESET 0x00000000
#define CAP_DPPHDR_CSR_CFG_SPARE_HDR_DATA_FIELD_MASK 0xffffffff
#define CAP_DPPHDR_CSR_CFG_SPARE_HDR_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_DPPHDR_CSR_CFG_SPARE_HDR_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_DPPHDR_CSR_CFG_SPARE_HDR_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Addressmap type: cap_dpphdrfld_csr                                      */
/* Addressmap template: cap_dpphdrfld_csr                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 34 */
#define CAP_DPPHDRFLD_CSR_SIZE 0x200
#define CAP_DPPHDRFLD_CSR_BYTE_SIZE 0x800
/* Register member: cap_dpphdrfld_csr.cfg_hdrfld_info                      */
/* Register type referenced: cap_dpphdrfld_csr::cfg_hdrfld_info            */
/* Register template referenced: cap_dpphdrfld_csr::cfg_hdrfld_info        */
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_OFFSET 0x0
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_BYTE_OFFSET 0x0
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_READ_ACCESS 1
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_WRITE_ACCESS 1
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_RESET_VALUE 0x00000020
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_RESET_MASK 0xffffffff
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_READ_MASK 0xffffffff
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_WRITE_MASK 0x0001ffff
/* Register member: cap_dpphdrfld_csr.cfg_spare_hdrfld                     */
/* Register type referenced: cap_dpphdrfld_csr::cfg_spare_hdrfld           */
/* Register template referenced: cap_dpphdrfld_csr::cfg_spare_hdrfld       */
#define CAP_DPPHDRFLD_CSR_CFG_SPARE_HDRFLD_OFFSET 0x100
#define CAP_DPPHDRFLD_CSR_CFG_SPARE_HDRFLD_BYTE_OFFSET 0x400
#define CAP_DPPHDRFLD_CSR_CFG_SPARE_HDRFLD_READ_ACCESS 1
#define CAP_DPPHDRFLD_CSR_CFG_SPARE_HDRFLD_WRITE_ACCESS 1
#define CAP_DPPHDRFLD_CSR_CFG_SPARE_HDRFLD_RESET_VALUE 0x00000000
#define CAP_DPPHDRFLD_CSR_CFG_SPARE_HDRFLD_RESET_MASK 0xffffffff
#define CAP_DPPHDRFLD_CSR_CFG_SPARE_HDRFLD_READ_MASK 0xffffffff
#define CAP_DPPHDRFLD_CSR_CFG_SPARE_HDRFLD_WRITE_MASK 0xffffffff

/* Register type: cap_dpphdrfld_csr::cfg_hdrfld_info                       */
/* Register template: cap_dpphdrfld_csr::cfg_hdrfld_info                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 39 */
/* Field member: cap_dpphdrfld_csr::cfg_hdrfld_info.allow_size0            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_ALLOW_SIZE0_MSB 16
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_ALLOW_SIZE0_LSB 16
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_ALLOW_SIZE0_WIDTH 1
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_ALLOW_SIZE0_READ_ACCESS 1
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_ALLOW_SIZE0_WRITE_ACCESS 1
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_ALLOW_SIZE0_RESET 0x0
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_ALLOW_SIZE0_FIELD_MASK 0x00010000
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_ALLOW_SIZE0_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_ALLOW_SIZE0_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_ALLOW_SIZE0_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpphdrfld_csr::cfg_hdrfld_info.size_val               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_SIZE_VAL_MSB 15
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_SIZE_VAL_LSB 2
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_SIZE_VAL_WIDTH 14
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_SIZE_VAL_READ_ACCESS 1
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_SIZE_VAL_WRITE_ACCESS 1
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_SIZE_VAL_RESET 0x0008
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_SIZE_VAL_FIELD_MASK 0x0000fffc
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_SIZE_VAL_GET(x) \
   (((x) & 0x0000fffc) >> 2)
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_SIZE_VAL_SET(x) \
   (((x) << 2) & 0x0000fffc)
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_SIZE_VAL_MODIFY(r, x) \
   ((((x) << 2) & 0x0000fffc) | ((r) & 0xffff0003))
/* Field member: cap_dpphdrfld_csr::cfg_hdrfld_info.size_sel               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_SIZE_SEL_MSB 1
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_SIZE_SEL_LSB 0
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_SIZE_SEL_WIDTH 2
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_SIZE_SEL_READ_ACCESS 1
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_SIZE_SEL_WRITE_ACCESS 1
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_SIZE_SEL_RESET 0x0
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_SIZE_SEL_FIELD_MASK 0x00000003
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_SIZE_SEL_GET(x) ((x) & 0x00000003)
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_SIZE_SEL_SET(x) ((x) & 0x00000003)
#define CAP_DPPHDRFLD_CSR_CFG_HDRFLD_INFO_SIZE_SEL_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_dpphdrfld_csr::cfg_spare_hdrfld                      */
/* Register template: cap_dpphdrfld_csr::cfg_spare_hdrfld                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 51 */
/* Field member: cap_dpphdrfld_csr::cfg_spare_hdrfld.data                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPHDRFLD_CSR_CFG_SPARE_HDRFLD_DATA_MSB 31
#define CAP_DPPHDRFLD_CSR_CFG_SPARE_HDRFLD_DATA_LSB 0
#define CAP_DPPHDRFLD_CSR_CFG_SPARE_HDRFLD_DATA_WIDTH 32
#define CAP_DPPHDRFLD_CSR_CFG_SPARE_HDRFLD_DATA_READ_ACCESS 1
#define CAP_DPPHDRFLD_CSR_CFG_SPARE_HDRFLD_DATA_WRITE_ACCESS 1
#define CAP_DPPHDRFLD_CSR_CFG_SPARE_HDRFLD_DATA_RESET 0x00000000
#define CAP_DPPHDRFLD_CSR_CFG_SPARE_HDRFLD_DATA_FIELD_MASK 0xffffffff
#define CAP_DPPHDRFLD_CSR_CFG_SPARE_HDRFLD_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_DPPHDRFLD_CSR_CFG_SPARE_HDRFLD_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_DPPHDRFLD_CSR_CFG_SPARE_HDRFLD_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Addressmap type: cap_dppcsum_csr                                        */
/* Addressmap template: cap_dppcsum_csr                                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 67 */
#define CAP_DPPCSUM_CSR_SIZE 0x400
#define CAP_DPPCSUM_CSR_BYTE_SIZE 0x1000
/* Wide Register member: cap_dppcsum_csr.cfg_csum_hdrs                     */
/* Wide Register type referenced: cap_dppcsum_csr::cfg_csum_hdrs           */
/* Wide Register template referenced: cap_dppcsum_csr::cfg_csum_hdrs       */
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_OFFSET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_BYTE_OFFSET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_WRITE_ACCESS 1
/* Register member: cap_dppcsum_csr::cfg_csum_hdrs.cfg_csum_hdrs_0_2       */
/* Register type referenced: cap_dppcsum_csr::cfg_csum_hdrs::cfg_csum_hdrs_0_2 */
/* Register template referenced: cap_dppcsum_csr::cfg_csum_hdrs::cfg_csum_hdrs_0_2 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_OFFSET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_BYTE_OFFSET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_RESET_VALUE 0x00000000
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_RESET_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_READ_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dppcsum_csr::cfg_csum_hdrs.cfg_csum_hdrs_1_2       */
/* Register type referenced: cap_dppcsum_csr::cfg_csum_hdrs::cfg_csum_hdrs_1_2 */
/* Register template referenced: cap_dppcsum_csr::cfg_csum_hdrs::cfg_csum_hdrs_1_2 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_OFFSET 0x1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_BYTE_OFFSET 0x4
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_RESET_VALUE 0x00000000
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_RESET_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_READ_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_WRITE_MASK 0x00003fff
/* Wide Register member: cap_dppcsum_csr.cfg_csum_profile                  */
/* Wide Register type referenced: cap_dppcsum_csr::cfg_csum_profile        */
/* Wide Register template referenced: cap_dppcsum_csr::cfg_csum_profile    */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_OFFSET 0x40
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_BYTE_OFFSET 0x100
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_WRITE_ACCESS 1
/* Register member: cap_dppcsum_csr::cfg_csum_profile.cfg_csum_profile_0_3 */
/* Register type referenced: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_0_3 */
/* Register template referenced: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_0_3 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_OFFSET 0x40
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_BYTE_OFFSET 0x100
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_RESET_VALUE 0x00000000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_RESET_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_READ_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_dppcsum_csr::cfg_csum_profile.cfg_csum_profile_1_3 */
/* Register type referenced: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_1_3 */
/* Register template referenced: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_1_3 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_OFFSET 0x41
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_BYTE_OFFSET 0x104
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_RESET_VALUE 0x00000000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_RESET_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_READ_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_dppcsum_csr::cfg_csum_profile.cfg_csum_profile_2_3 */
/* Register type referenced: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_2_3 */
/* Register template referenced: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_2_3 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_OFFSET 0x42
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_BYTE_OFFSET 0x108
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_RESET_VALUE 0x00000000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_RESET_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_READ_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_WRITE_MASK 0x03ffffff
/* Wide Register member: cap_dppcsum_csr.cfg_csum_phdr_profile             */
/* Wide Register type referenced: cap_dppcsum_csr::cfg_csum_phdr_profile   */
/* Wide Register template referenced: cap_dppcsum_csr::cfg_csum_phdr_profile */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_OFFSET 0x80
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_BYTE_OFFSET 0x200
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_WRITE_ACCESS 1
/* Register member: cap_dppcsum_csr::cfg_csum_phdr_profile.cfg_csum_phdr_profile_0_4 */
/* Register type referenced: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_0_4 */
/* Register template referenced: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_0_4 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_OFFSET 0x80
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_BYTE_OFFSET 0x200
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_RESET_VALUE 0x00000000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_RESET_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_READ_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_dppcsum_csr::cfg_csum_phdr_profile.cfg_csum_phdr_profile_1_4 */
/* Register type referenced: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_1_4 */
/* Register template referenced: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_1_4 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_OFFSET 0x81
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_BYTE_OFFSET 0x204
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_RESET_VALUE 0x00000000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_RESET_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_READ_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_dppcsum_csr::cfg_csum_phdr_profile.cfg_csum_phdr_profile_2_4 */
/* Register type referenced: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_2_4 */
/* Register template referenced: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_2_4 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_OFFSET 0x82
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_BYTE_OFFSET 0x208
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_RESET_VALUE 0x00000000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_RESET_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_READ_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_dppcsum_csr::cfg_csum_phdr_profile.cfg_csum_phdr_profile_3_4 */
/* Register type referenced: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_3_4 */
/* Register template referenced: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_3_4 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_OFFSET 0x83
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_BYTE_OFFSET 0x20c
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_RESET_VALUE 0x00000000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_RESET_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_READ_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_WRITE_MASK 0x01ffffff
/* Wide Register member: cap_dppcsum_csr.cfg_crc_hdrs                      */
/* Wide Register type referenced: cap_dppcsum_csr::cfg_crc_hdrs            */
/* Wide Register template referenced: cap_dppcsum_csr::cfg_crc_hdrs        */
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_OFFSET 0xc0
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_BYTE_OFFSET 0x300
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_WRITE_ACCESS 1
/* Register member: cap_dppcsum_csr::cfg_crc_hdrs.cfg_crc_hdrs_0_2         */
/* Register type referenced: cap_dppcsum_csr::cfg_crc_hdrs::cfg_crc_hdrs_0_2 */
/* Register template referenced: cap_dppcsum_csr::cfg_crc_hdrs::cfg_crc_hdrs_0_2 */
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_OFFSET 0xc0
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_BYTE_OFFSET 0x300
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_RESET_VALUE 0x00000000
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_RESET_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_READ_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dppcsum_csr::cfg_crc_hdrs.cfg_crc_hdrs_1_2         */
/* Register type referenced: cap_dppcsum_csr::cfg_crc_hdrs::cfg_crc_hdrs_1_2 */
/* Register template referenced: cap_dppcsum_csr::cfg_crc_hdrs::cfg_crc_hdrs_1_2 */
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_1_2_OFFSET 0xc1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_1_2_BYTE_OFFSET 0x304
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_1_2_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_1_2_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_1_2_RESET_VALUE 0x00000000
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_1_2_RESET_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_1_2_READ_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_1_2_WRITE_MASK 0x00000007
/* Wide Register member: cap_dppcsum_csr.cfg_crc_profile                   */
/* Wide Register type referenced: cap_dppcsum_csr::cfg_crc_profile         */
/* Wide Register template referenced: cap_dppcsum_csr::cfg_crc_profile     */
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_OFFSET 0x100
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_BYTE_OFFSET 0x400
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_WRITE_ACCESS 1
/* Register member: cap_dppcsum_csr::cfg_crc_profile.cfg_crc_profile_0_3   */
/* Register type referenced: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_0_3 */
/* Register template referenced: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_0_3 */
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_OFFSET 0x100
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_BYTE_OFFSET 0x400
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_RESET_VALUE 0x00000000
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_RESET_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_READ_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_dppcsum_csr::cfg_crc_profile.cfg_crc_profile_1_3   */
/* Register type referenced: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_1_3 */
/* Register template referenced: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_1_3 */
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_OFFSET 0x101
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_BYTE_OFFSET 0x404
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_RESET_VALUE 0x00000000
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_RESET_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_READ_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_dppcsum_csr::cfg_crc_profile.cfg_crc_profile_2_3   */
/* Register type referenced: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_2_3 */
/* Register template referenced: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_2_3 */
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_OFFSET 0x102
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_BYTE_OFFSET 0x408
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_RESET_VALUE 0x00000000
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_RESET_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_READ_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_WRITE_MASK 0x00001fff
/* Wide Register member: cap_dppcsum_csr.cfg_crc_mask_profile              */
/* Wide Register type referenced: cap_dppcsum_csr::cfg_crc_mask_profile    */
/* Wide Register template referenced: cap_dppcsum_csr::cfg_crc_mask_profile */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_OFFSET 0x180
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_BYTE_OFFSET 0x600
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_WRITE_ACCESS 1
/* Register member: cap_dppcsum_csr::cfg_crc_mask_profile.cfg_crc_mask_profile_0_6 */
/* Register type referenced: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_0_6 */
/* Register template referenced: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_0_6 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_OFFSET 0x180
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_BYTE_OFFSET 0x600
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_RESET_VALUE 0x00000000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_RESET_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_READ_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_WRITE_MASK 0xffffffff
/* Register member: cap_dppcsum_csr::cfg_crc_mask_profile.cfg_crc_mask_profile_1_6 */
/* Register type referenced: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_1_6 */
/* Register template referenced: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_1_6 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_OFFSET 0x181
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_BYTE_OFFSET 0x604
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_RESET_VALUE 0x00000000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_RESET_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_READ_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_WRITE_MASK 0xffffffff
/* Register member: cap_dppcsum_csr::cfg_crc_mask_profile.cfg_crc_mask_profile_2_6 */
/* Register type referenced: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_2_6 */
/* Register template referenced: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_2_6 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_OFFSET 0x182
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_BYTE_OFFSET 0x608
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_RESET_VALUE 0x00000000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_RESET_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_READ_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_WRITE_MASK 0xffffffff
/* Register member: cap_dppcsum_csr::cfg_crc_mask_profile.cfg_crc_mask_profile_3_6 */
/* Register type referenced: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_3_6 */
/* Register template referenced: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_3_6 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_OFFSET 0x183
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_BYTE_OFFSET 0x60c
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_RESET_VALUE 0x00000000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_RESET_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_READ_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_WRITE_MASK 0xffffffff
/* Register member: cap_dppcsum_csr::cfg_crc_mask_profile.cfg_crc_mask_profile_4_6 */
/* Register type referenced: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_4_6 */
/* Register template referenced: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_4_6 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_OFFSET 0x184
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_BYTE_OFFSET 0x610
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_RESET_VALUE 0x00000000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_RESET_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_READ_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_WRITE_MASK 0xffffffff
/* Register member: cap_dppcsum_csr::cfg_crc_mask_profile.cfg_crc_mask_profile_5_6 */
/* Register type referenced: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_5_6 */
/* Register template referenced: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_5_6 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_5_6_OFFSET 0x185
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_5_6_BYTE_OFFSET 0x614
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_5_6_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_5_6_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_5_6_RESET_VALUE 0x00000000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_5_6_RESET_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_5_6_READ_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_5_6_WRITE_MASK 0x00000001
/* Register member: cap_dppcsum_csr.cfg_spare_csum                         */
/* Register type referenced: cap_dppcsum_csr::cfg_spare_csum               */
/* Register template referenced: cap_dppcsum_csr::cfg_spare_csum           */
#define CAP_DPPCSUM_CSR_CFG_SPARE_CSUM_OFFSET 0x200
#define CAP_DPPCSUM_CSR_CFG_SPARE_CSUM_BYTE_OFFSET 0x800
#define CAP_DPPCSUM_CSR_CFG_SPARE_CSUM_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_SPARE_CSUM_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_SPARE_CSUM_RESET_VALUE 0x00000000
#define CAP_DPPCSUM_CSR_CFG_SPARE_CSUM_RESET_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_SPARE_CSUM_READ_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_SPARE_CSUM_WRITE_MASK 0xffffffff

/* Wide Register type: cap_dppcsum_csr::cfg_csum_hdrs                      */
/* Wide Register template: cap_dppcsum_csr::cfg_csum_hdrs                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 74 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_SIZE 0x2
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_BYTE_SIZE 0x8

/* Register type: cap_dppcsum_csr::cfg_csum_hdrs::cfg_csum_hdrs_0_2        */
/* Register template: cap_dppcsum_csr::cfg_csum_hdrs::cfg_csum_hdrs_0_2    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 74 */
/* Field member: cap_dppcsum_csr::cfg_csum_hdrs::cfg_csum_hdrs_0_2.hdrfld_start_1_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_HDRFLD_START_1_0_MSB 31
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_HDRFLD_START_1_0_LSB 30
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_HDRFLD_START_1_0_WIDTH 2
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_HDRFLD_START_1_0_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_HDRFLD_START_1_0_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_HDRFLD_START_1_0_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_HDRFLD_START_1_0_FIELD_MASK 0xc0000000
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_HDRFLD_START_1_0_GET(x) \
   (((x) & 0xc0000000) >> 30)
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_HDRFLD_START_1_0_SET(x) \
   (((x) << 30) & 0xc0000000)
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_HDRFLD_START_1_0_MODIFY(r, x) \
   ((((x) << 30) & 0xc0000000) | ((r) & 0x3fffffff))
/* Field member: cap_dppcsum_csr::cfg_csum_hdrs::cfg_csum_hdrs_0_2.crc_include_bm */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CRC_INCLUDE_BM_MSB 29
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CRC_INCLUDE_BM_LSB 29
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CRC_INCLUDE_BM_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CRC_INCLUDE_BM_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CRC_INCLUDE_BM_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CRC_INCLUDE_BM_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CRC_INCLUDE_BM_FIELD_MASK 0x20000000
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CRC_INCLUDE_BM_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CRC_INCLUDE_BM_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CRC_INCLUDE_BM_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_dppcsum_csr::cfg_csum_hdrs::cfg_csum_hdrs_0_2.csum_unit_include_bm */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_UNIT_INCLUDE_BM_MSB 28
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_UNIT_INCLUDE_BM_LSB 24
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_UNIT_INCLUDE_BM_WIDTH 5
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_UNIT_INCLUDE_BM_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_UNIT_INCLUDE_BM_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_UNIT_INCLUDE_BM_RESET 0x00
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_UNIT_INCLUDE_BM_FIELD_MASK 0x1f000000
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_UNIT_INCLUDE_BM_GET(x) \
   (((x) & 0x1f000000) >> 24)
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_UNIT_INCLUDE_BM_SET(x) \
   (((x) << 24) & 0x1f000000)
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_UNIT_INCLUDE_BM_MODIFY(r, x) \
   ((((x) << 24) & 0x1f000000) | ((r) & 0xe0ffffff))
/* Field member: cap_dppcsum_csr::cfg_csum_hdrs::cfg_csum_hdrs_0_2.phdr_profile */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_PROFILE_MSB 23
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_PROFILE_LSB 20
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_PROFILE_WIDTH 4
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_PROFILE_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_PROFILE_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_PROFILE_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_PROFILE_FIELD_MASK 0x00f00000
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_PROFILE_GET(x) \
   (((x) & 0x00f00000) >> 20)
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_PROFILE_SET(x) \
   (((x) << 20) & 0x00f00000)
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_PROFILE_MODIFY(r, x) \
   ((((x) << 20) & 0x00f00000) | ((r) & 0xff0fffff))
/* Field member: cap_dppcsum_csr::cfg_csum_hdrs::cfg_csum_hdrs_0_2.phdr_unit */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_UNIT_MSB 19
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_UNIT_LSB 17
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_UNIT_WIDTH 3
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_UNIT_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_UNIT_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_UNIT_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_UNIT_FIELD_MASK 0x000e0000
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_UNIT_GET(x) \
   (((x) & 0x000e0000) >> 17)
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_UNIT_SET(x) \
   (((x) << 17) & 0x000e0000)
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_UNIT_MODIFY(r, x) \
   ((((x) << 17) & 0x000e0000) | ((r) & 0xfff1ffff))
/* Field member: cap_dppcsum_csr::cfg_csum_hdrs::cfg_csum_hdrs_0_2.phdr_vld */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_VLD_MSB 16
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_VLD_LSB 16
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_VLD_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_VLD_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_VLD_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_VLD_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_VLD_FIELD_MASK 0x00010000
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_VLD_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_VLD_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_PHDR_VLD_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dppcsum_csr::cfg_csum_hdrs::cfg_csum_hdrs_0_2.csum_profile */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_PROFILE_MSB 15
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_PROFILE_LSB 12
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_PROFILE_WIDTH 4
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_PROFILE_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_PROFILE_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_PROFILE_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_PROFILE_FIELD_MASK 0x0000f000
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_PROFILE_GET(x) \
   (((x) & 0x0000f000) >> 12)
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_PROFILE_SET(x) \
   (((x) << 12) & 0x0000f000)
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_PROFILE_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: cap_dppcsum_csr::cfg_csum_hdrs::cfg_csum_hdrs_0_2.csum_unit */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_UNIT_MSB 11
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_UNIT_LSB 9
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_UNIT_WIDTH 3
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_UNIT_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_UNIT_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_UNIT_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_UNIT_FIELD_MASK 0x00000e00
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_UNIT_GET(x) \
   (((x) & 0x00000e00) >> 9)
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_UNIT_SET(x) \
   (((x) << 9) & 0x00000e00)
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_UNIT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000e00) | ((r) & 0xfffff1ff))
/* Field member: cap_dppcsum_csr::cfg_csum_hdrs::cfg_csum_hdrs_0_2.csum_copy_vld */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_COPY_VLD_MSB 8
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_COPY_VLD_LSB 8
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_COPY_VLD_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_COPY_VLD_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_COPY_VLD_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_COPY_VLD_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_COPY_VLD_FIELD_MASK 0x00000100
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_COPY_VLD_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_COPY_VLD_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_COPY_VLD_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dppcsum_csr::cfg_csum_hdrs::cfg_csum_hdrs_0_2.csum_vld */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_VLD_MSB 7
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_VLD_LSB 7
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_VLD_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_VLD_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_VLD_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_VLD_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_VLD_FIELD_MASK 0x00000080
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_VLD_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_VLD_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_CSUM_VLD_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dppcsum_csr::cfg_csum_hdrs::cfg_csum_hdrs_0_2.hdr_num */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_HDR_NUM_MSB 6
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_HDR_NUM_LSB 0
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_HDR_NUM_WIDTH 7
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_HDR_NUM_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_HDR_NUM_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_HDR_NUM_RESET 0x00
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_HDR_NUM_FIELD_MASK 0x0000007f
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_HDR_NUM_GET(x) \
   ((x) & 0x0000007f)
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_HDR_NUM_SET(x) \
   ((x) & 0x0000007f)
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_0_2_HDR_NUM_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Register type: cap_dppcsum_csr::cfg_csum_hdrs::cfg_csum_hdrs_1_2        */
/* Register template: cap_dppcsum_csr::cfg_csum_hdrs::cfg_csum_hdrs_1_2    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 74 */
/* Field member: cap_dppcsum_csr::cfg_csum_hdrs::cfg_csum_hdrs_1_2.hdrfld_end */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_HDRFLD_END_MSB 13
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_HDRFLD_END_LSB 6
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_HDRFLD_END_WIDTH 8
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_HDRFLD_END_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_HDRFLD_END_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_HDRFLD_END_RESET 0x00
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_HDRFLD_END_FIELD_MASK 0x00003fc0
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_HDRFLD_END_GET(x) \
   (((x) & 0x00003fc0) >> 6)
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_HDRFLD_END_SET(x) \
   (((x) << 6) & 0x00003fc0)
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_HDRFLD_END_MODIFY(r, x) \
   ((((x) << 6) & 0x00003fc0) | ((r) & 0xffffc03f))
/* Field member: cap_dppcsum_csr::cfg_csum_hdrs::cfg_csum_hdrs_1_2.hdrfld_start_7_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_HDRFLD_START_7_2_MSB 5
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_HDRFLD_START_7_2_LSB 0
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_HDRFLD_START_7_2_WIDTH 6
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_HDRFLD_START_7_2_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_HDRFLD_START_7_2_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_HDRFLD_START_7_2_RESET 0x00
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_HDRFLD_START_7_2_FIELD_MASK 0x0000003f
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_HDRFLD_START_7_2_GET(x) \
   ((x) & 0x0000003f)
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_HDRFLD_START_7_2_SET(x) \
   ((x) & 0x0000003f)
#define CAP_DPPCSUM_CSR_CFG_CSUM_HDRS_CFG_CSUM_HDRS_1_2_HDRFLD_START_7_2_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Wide Register type: cap_dppcsum_csr::cfg_csum_profile                   */
/* Wide Register template: cap_dppcsum_csr::cfg_csum_profile               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 93 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_SIZE 0x4
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_BYTE_SIZE 0x10

/* Register type: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_0_3  */
/* Register template: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_0_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 93 */
/* Field member: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_0_3.start_adj_3_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_START_ADJ_3_0_MSB 31
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_START_ADJ_3_0_LSB 28
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_START_ADJ_3_0_WIDTH 4
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_START_ADJ_3_0_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_START_ADJ_3_0_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_START_ADJ_3_0_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_START_ADJ_3_0_FIELD_MASK 0xf0000000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_START_ADJ_3_0_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_START_ADJ_3_0_SET(x) \
   (((x) << 28) & 0xf0000000)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_START_ADJ_3_0_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_0_3.len_shift_val */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_VAL_MSB 27
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_VAL_LSB 24
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_VAL_WIDTH 4
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_VAL_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_VAL_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_VAL_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_VAL_FIELD_MASK 0x0f000000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_VAL_GET(x) \
   (((x) & 0x0f000000) >> 24)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_VAL_SET(x) \
   (((x) << 24) & 0x0f000000)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_VAL_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000) | ((r) & 0xf0ffffff))
/* Field member: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_0_3.len_shift_left */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_LEFT_MSB 23
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_LEFT_LSB 23
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_LEFT_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_LEFT_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_LEFT_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_LEFT_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_LEFT_FIELD_MASK 0x00800000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_LEFT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_LEFT_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_LEFT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_0_3.len_mask */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_MASK_MSB 22
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_MASK_LSB 7
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_MASK_WIDTH 16
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_MASK_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_MASK_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_MASK_RESET 0x0000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_MASK_FIELD_MASK 0x007fff80
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_MASK_GET(x) \
   (((x) & 0x007fff80) >> 7)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_MASK_SET(x) \
   (((x) << 7) & 0x007fff80)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_MASK_MODIFY(r, x) \
   ((((x) << 7) & 0x007fff80) | ((r) & 0xff80007f))
/* Field member: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_0_3.phv_len_sel */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_PHV_LEN_SEL_MSB 6
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_PHV_LEN_SEL_LSB 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_PHV_LEN_SEL_WIDTH 6
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_PHV_LEN_SEL_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_PHV_LEN_SEL_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_PHV_LEN_SEL_RESET 0x00
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_PHV_LEN_SEL_FIELD_MASK 0x0000007e
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_PHV_LEN_SEL_GET(x) \
   (((x) & 0x0000007e) >> 1)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_PHV_LEN_SEL_SET(x) \
   (((x) << 1) & 0x0000007e)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_PHV_LEN_SEL_MODIFY(r, x) \
   ((((x) << 1) & 0x0000007e) | ((r) & 0xffffff81))
/* Field member: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_0_3.use_phv_len */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_USE_PHV_LEN_MSB 0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_USE_PHV_LEN_LSB 0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_USE_PHV_LEN_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_USE_PHV_LEN_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_USE_PHV_LEN_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_USE_PHV_LEN_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_USE_PHV_LEN_FIELD_MASK 0x00000001
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_USE_PHV_LEN_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_USE_PHV_LEN_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_USE_PHV_LEN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_1_3  */
/* Register template: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_1_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 93 */
/* Field member: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_1_3.loc_adj_7_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_LOC_ADJ_7_0_MSB 31
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_LOC_ADJ_7_0_LSB 24
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_LOC_ADJ_7_0_WIDTH 8
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_LOC_ADJ_7_0_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_LOC_ADJ_7_0_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_LOC_ADJ_7_0_RESET 0x00
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_LOC_ADJ_7_0_FIELD_MASK 0xff000000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_LOC_ADJ_7_0_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_LOC_ADJ_7_0_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_LOC_ADJ_7_0_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_1_3.end_adj */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_END_ADJ_MSB 23
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_END_ADJ_LSB 10
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_END_ADJ_WIDTH 14
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_END_ADJ_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_END_ADJ_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_END_ADJ_RESET 0x0000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_END_ADJ_FIELD_MASK 0x00fffc00
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_END_ADJ_GET(x) \
   (((x) & 0x00fffc00) >> 10)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_END_ADJ_SET(x) \
   (((x) << 10) & 0x00fffc00)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_END_ADJ_MODIFY(r, x) \
   ((((x) << 10) & 0x00fffc00) | ((r) & 0xff0003ff))
/* Field member: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_1_3.start_adj_13_4 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_START_ADJ_13_4_MSB 9
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_START_ADJ_13_4_LSB 0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_START_ADJ_13_4_WIDTH 10
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_START_ADJ_13_4_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_START_ADJ_13_4_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_START_ADJ_13_4_RESET 0x000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_START_ADJ_13_4_FIELD_MASK 0x000003ff
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_START_ADJ_13_4_GET(x) \
   ((x) & 0x000003ff)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_START_ADJ_13_4_SET(x) \
   ((x) & 0x000003ff)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_START_ADJ_13_4_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_2_3  */
/* Register template: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_2_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 93 */
/* Field member: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_2_3.phdr_next_hdr */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_PHDR_NEXT_HDR_MSB 25
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_PHDR_NEXT_HDR_LSB 10
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_PHDR_NEXT_HDR_WIDTH 16
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_PHDR_NEXT_HDR_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_PHDR_NEXT_HDR_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_PHDR_NEXT_HDR_RESET 0x0000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_PHDR_NEXT_HDR_FIELD_MASK 0x03fffc00
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_PHDR_NEXT_HDR_GET(x) \
   (((x) & 0x03fffc00) >> 10)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_PHDR_NEXT_HDR_SET(x) \
   (((x) << 10) & 0x03fffc00)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_PHDR_NEXT_HDR_MODIFY(r, x) \
   ((((x) << 10) & 0x03fffc00) | ((r) & 0xfc0003ff))
/* Field member: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_2_3.no_csum_rw */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_NO_CSUM_RW_MSB 9
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_NO_CSUM_RW_LSB 9
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_NO_CSUM_RW_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_NO_CSUM_RW_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_NO_CSUM_RW_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_NO_CSUM_RW_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_NO_CSUM_RW_FIELD_MASK 0x00000200
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_NO_CSUM_RW_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_NO_CSUM_RW_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_NO_CSUM_RW_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_2_3.invert_zero */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_INVERT_ZERO_MSB 8
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_INVERT_ZERO_LSB 8
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_INVERT_ZERO_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_INVERT_ZERO_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_INVERT_ZERO_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_INVERT_ZERO_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_INVERT_ZERO_FIELD_MASK 0x00000100
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_INVERT_ZERO_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_INVERT_ZERO_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_INVERT_ZERO_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_2_3.eight_bit */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_EIGHT_BIT_MSB 7
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_EIGHT_BIT_LSB 7
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_EIGHT_BIT_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_EIGHT_BIT_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_EIGHT_BIT_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_EIGHT_BIT_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_EIGHT_BIT_FIELD_MASK 0x00000080
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_EIGHT_BIT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_EIGHT_BIT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_EIGHT_BIT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_2_3.add_len */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_ADD_LEN_MSB 6
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_ADD_LEN_LSB 6
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_ADD_LEN_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_ADD_LEN_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_ADD_LEN_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_ADD_LEN_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_ADD_LEN_FIELD_MASK 0x00000040
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_ADD_LEN_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_ADD_LEN_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_ADD_LEN_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dppcsum_csr::cfg_csum_profile::cfg_csum_profile_2_3.loc_adj_13_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_LOC_ADJ_13_8_MSB 5
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_LOC_ADJ_13_8_LSB 0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_LOC_ADJ_13_8_WIDTH 6
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_LOC_ADJ_13_8_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_LOC_ADJ_13_8_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_LOC_ADJ_13_8_RESET 0x00
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_LOC_ADJ_13_8_FIELD_MASK 0x0000003f
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_LOC_ADJ_13_8_GET(x) \
   ((x) & 0x0000003f)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_LOC_ADJ_13_8_SET(x) \
   ((x) & 0x0000003f)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_LOC_ADJ_13_8_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Wide Register type: cap_dppcsum_csr::cfg_csum_phdr_profile              */
/* Wide Register template: cap_dppcsum_csr::cfg_csum_phdr_profile          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 114 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_SIZE 0x4
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_BYTE_SIZE 0x10

/* Register type: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_0_4 */
/* Register template: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_0_4 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 114 */
/* Field member: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_0_4.fld_start_1_0_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_START_1_0_0_MSB 31
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_START_1_0_0_LSB 31
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_START_1_0_0_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_START_1_0_0_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_START_1_0_0_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_START_1_0_0_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_START_1_0_0_FIELD_MASK 0x80000000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_START_1_0_0_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_START_1_0_0_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_START_1_0_0_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_0_4.fld_en_1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_EN_1_MSB 30
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_EN_1_LSB 30
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_EN_1_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_EN_1_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_EN_1_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_EN_1_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_EN_1_FIELD_MASK 0x40000000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_EN_1_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_EN_1_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_EN_1_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_0_4.fld_align_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_ALIGN_0_MSB 29
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_ALIGN_0_LSB 29
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_ALIGN_0_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_ALIGN_0_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_ALIGN_0_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_ALIGN_0_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_ALIGN_0_FIELD_MASK 0x20000000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_ALIGN_0_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_ALIGN_0_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_ALIGN_0_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_0_4.fld_end_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_END_0_MSB 28
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_END_0_LSB 15
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_END_0_WIDTH 14
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_END_0_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_END_0_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_END_0_RESET 0x0000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_END_0_FIELD_MASK 0x1fff8000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_END_0_GET(x) \
   (((x) & 0x1fff8000) >> 15)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_END_0_SET(x) \
   (((x) << 15) & 0x1fff8000)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_END_0_MODIFY(r, x) \
   ((((x) << 15) & 0x1fff8000) | ((r) & 0xe0007fff))
/* Field member: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_0_4.fld_start_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_START_0_MSB 14
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_START_0_LSB 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_START_0_WIDTH 14
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_START_0_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_START_0_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_START_0_RESET 0x0000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_START_0_FIELD_MASK 0x00007ffe
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_START_0_GET(x) \
   (((x) & 0x00007ffe) >> 1)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_START_0_SET(x) \
   (((x) << 1) & 0x00007ffe)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_START_0_MODIFY(r, x) \
   ((((x) << 1) & 0x00007ffe) | ((r) & 0xffff8001))
/* Field member: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_0_4.fld_en_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_EN_0_MSB 0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_EN_0_LSB 0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_EN_0_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_EN_0_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_EN_0_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_EN_0_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_EN_0_FIELD_MASK 0x00000001
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_EN_0_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_EN_0_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_4_FLD_EN_0_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_1_4 */
/* Register template: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_1_4 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 114 */
/* Field member: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_1_4.fld_start_2_2_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_START_2_2_0_MSB 31
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_START_2_2_0_LSB 29
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_START_2_2_0_WIDTH 3
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_START_2_2_0_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_START_2_2_0_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_START_2_2_0_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_START_2_2_0_FIELD_MASK 0xe0000000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_START_2_2_0_GET(x) \
   (((x) & 0xe0000000) >> 29)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_START_2_2_0_SET(x) \
   (((x) << 29) & 0xe0000000)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_START_2_2_0_MODIFY(r, x) \
   ((((x) << 29) & 0xe0000000) | ((r) & 0x1fffffff))
/* Field member: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_1_4.fld_en_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_EN_2_MSB 28
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_EN_2_LSB 28
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_EN_2_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_EN_2_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_EN_2_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_EN_2_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_EN_2_FIELD_MASK 0x10000000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_EN_2_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_EN_2_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_EN_2_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_1_4.fld_align_1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_ALIGN_1_MSB 27
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_ALIGN_1_LSB 27
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_ALIGN_1_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_ALIGN_1_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_ALIGN_1_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_ALIGN_1_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_ALIGN_1_FIELD_MASK 0x08000000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_ALIGN_1_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_ALIGN_1_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_ALIGN_1_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_1_4.fld_end_1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_END_1_MSB 26
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_END_1_LSB 13
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_END_1_WIDTH 14
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_END_1_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_END_1_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_END_1_RESET 0x0000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_END_1_FIELD_MASK 0x07ffe000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_END_1_GET(x) \
   (((x) & 0x07ffe000) >> 13)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_END_1_SET(x) \
   (((x) << 13) & 0x07ffe000)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_END_1_MODIFY(r, x) \
   ((((x) << 13) & 0x07ffe000) | ((r) & 0xf8001fff))
/* Field member: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_1_4.fld_start_1_13_1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_START_1_13_1_MSB 12
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_START_1_13_1_LSB 0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_START_1_13_1_WIDTH 13
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_START_1_13_1_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_START_1_13_1_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_START_1_13_1_RESET 0x0000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_START_1_13_1_FIELD_MASK 0x00001fff
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_START_1_13_1_GET(x) \
   ((x) & 0x00001fff)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_START_1_13_1_SET(x) \
   ((x) & 0x00001fff)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_4_FLD_START_1_13_1_MODIFY(r, x) \
   (((x) & 0x00001fff) | ((r) & 0xffffe000))

/* Register type: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_2_4 */
/* Register template: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_2_4 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 114 */
/* Field member: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_2_4.fld_start_3_4_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_START_3_4_0_MSB 31
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_START_3_4_0_LSB 27
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_START_3_4_0_WIDTH 5
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_START_3_4_0_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_START_3_4_0_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_START_3_4_0_RESET 0x00
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_START_3_4_0_FIELD_MASK 0xf8000000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_START_3_4_0_GET(x) \
   (((x) & 0xf8000000) >> 27)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_START_3_4_0_SET(x) \
   (((x) << 27) & 0xf8000000)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_START_3_4_0_MODIFY(r, x) \
   ((((x) << 27) & 0xf8000000) | ((r) & 0x07ffffff))
/* Field member: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_2_4.fld_en_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_EN_3_MSB 26
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_EN_3_LSB 26
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_EN_3_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_EN_3_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_EN_3_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_EN_3_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_EN_3_FIELD_MASK 0x04000000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_EN_3_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_EN_3_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_EN_3_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_2_4.fld_align_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_ALIGN_2_MSB 25
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_ALIGN_2_LSB 25
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_ALIGN_2_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_ALIGN_2_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_ALIGN_2_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_ALIGN_2_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_ALIGN_2_FIELD_MASK 0x02000000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_ALIGN_2_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_ALIGN_2_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_ALIGN_2_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_2_4.fld_end_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_END_2_MSB 24
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_END_2_LSB 11
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_END_2_WIDTH 14
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_END_2_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_END_2_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_END_2_RESET 0x0000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_END_2_FIELD_MASK 0x01fff800
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_END_2_GET(x) \
   (((x) & 0x01fff800) >> 11)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_END_2_SET(x) \
   (((x) << 11) & 0x01fff800)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_END_2_MODIFY(r, x) \
   ((((x) << 11) & 0x01fff800) | ((r) & 0xfe0007ff))
/* Field member: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_2_4.fld_start_2_13_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_START_2_13_3_MSB 10
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_START_2_13_3_LSB 0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_START_2_13_3_WIDTH 11
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_START_2_13_3_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_START_2_13_3_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_START_2_13_3_RESET 0x000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_START_2_13_3_FIELD_MASK 0x000007ff
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_START_2_13_3_GET(x) \
   ((x) & 0x000007ff)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_START_2_13_3_SET(x) \
   ((x) & 0x000007ff)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_2_4_FLD_START_2_13_3_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Register type: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_3_4 */
/* Register template: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_3_4 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 114 */
/* Field member: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_3_4.add_len */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_ADD_LEN_MSB 24
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_ADD_LEN_LSB 24
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_ADD_LEN_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_ADD_LEN_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_ADD_LEN_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_ADD_LEN_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_ADD_LEN_FIELD_MASK 0x01000000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_ADD_LEN_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_ADD_LEN_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_ADD_LEN_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_3_4.fld_align_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_ALIGN_3_MSB 23
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_ALIGN_3_LSB 23
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_ALIGN_3_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_ALIGN_3_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_ALIGN_3_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_ALIGN_3_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_ALIGN_3_FIELD_MASK 0x00800000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_ALIGN_3_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_ALIGN_3_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_ALIGN_3_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_3_4.fld_end_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_END_3_MSB 22
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_END_3_LSB 9
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_END_3_WIDTH 14
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_END_3_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_END_3_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_END_3_RESET 0x0000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_END_3_FIELD_MASK 0x007ffe00
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_END_3_GET(x) \
   (((x) & 0x007ffe00) >> 9)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_END_3_SET(x) \
   (((x) << 9) & 0x007ffe00)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_END_3_MODIFY(r, x) \
   ((((x) << 9) & 0x007ffe00) | ((r) & 0xff8001ff))
/* Field member: cap_dppcsum_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_3_4.fld_start_3_13_5 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_START_3_13_5_MSB 8
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_START_3_13_5_LSB 0
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_START_3_13_5_WIDTH 9
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_START_3_13_5_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_START_3_13_5_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_START_3_13_5_RESET 0x000
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_START_3_13_5_FIELD_MASK 0x000001ff
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_START_3_13_5_GET(x) \
   ((x) & 0x000001ff)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_START_3_13_5_SET(x) \
   ((x) & 0x000001ff)
#define CAP_DPPCSUM_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_3_4_FLD_START_3_13_5_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Wide Register type: cap_dppcsum_csr::cfg_crc_hdrs                       */
/* Wide Register template: cap_dppcsum_csr::cfg_crc_hdrs                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 137 */
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_SIZE 0x2
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_BYTE_SIZE 0x8

/* Register type: cap_dppcsum_csr::cfg_crc_hdrs::cfg_crc_hdrs_0_2          */
/* Register template: cap_dppcsum_csr::cfg_crc_hdrs::cfg_crc_hdrs_0_2      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 137 */
/* Field member: cap_dppcsum_csr::cfg_crc_hdrs::cfg_crc_hdrs_0_2.hdrfld_end_4_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDRFLD_END_4_0_MSB 31
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDRFLD_END_4_0_LSB 27
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDRFLD_END_4_0_WIDTH 5
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDRFLD_END_4_0_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDRFLD_END_4_0_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDRFLD_END_4_0_RESET 0x00
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDRFLD_END_4_0_FIELD_MASK 0xf8000000
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDRFLD_END_4_0_GET(x) \
   (((x) & 0xf8000000) >> 27)
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDRFLD_END_4_0_SET(x) \
   (((x) << 27) & 0xf8000000)
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDRFLD_END_4_0_MODIFY(r, x) \
   ((((x) << 27) & 0xf8000000) | ((r) & 0x07ffffff))
/* Field member: cap_dppcsum_csr::cfg_crc_hdrs::cfg_crc_hdrs_0_2.hdrfld_start */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDRFLD_START_MSB 26
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDRFLD_START_LSB 19
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDRFLD_START_WIDTH 8
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDRFLD_START_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDRFLD_START_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDRFLD_START_RESET 0x00
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDRFLD_START_FIELD_MASK 0x07f80000
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDRFLD_START_GET(x) \
   (((x) & 0x07f80000) >> 19)
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDRFLD_START_SET(x) \
   (((x) << 19) & 0x07f80000)
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDRFLD_START_MODIFY(r, x) \
   ((((x) << 19) & 0x07f80000) | ((r) & 0xf807ffff))
/* Field member: cap_dppcsum_csr::cfg_crc_hdrs::cfg_crc_hdrs_0_2.mask_profile */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_PROFILE_MSB 18
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_PROFILE_LSB 15
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_PROFILE_WIDTH 4
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_PROFILE_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_PROFILE_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_PROFILE_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_PROFILE_FIELD_MASK 0x00078000
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_PROFILE_GET(x) \
   (((x) & 0x00078000) >> 15)
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_PROFILE_SET(x) \
   (((x) << 15) & 0x00078000)
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_PROFILE_MODIFY(r, x) \
   ((((x) << 15) & 0x00078000) | ((r) & 0xfff87fff))
/* Field member: cap_dppcsum_csr::cfg_crc_hdrs::cfg_crc_hdrs_0_2.mask_unit */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_UNIT_MSB 14
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_UNIT_LSB 14
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_UNIT_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_UNIT_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_UNIT_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_UNIT_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_UNIT_FIELD_MASK 0x00004000
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_UNIT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_UNIT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_UNIT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dppcsum_csr::cfg_crc_hdrs::cfg_crc_hdrs_0_2.mask_vld  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_VLD_MSB 13
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_VLD_LSB 13
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_VLD_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_VLD_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_VLD_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_VLD_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_VLD_FIELD_MASK 0x00002000
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_VLD_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_VLD_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_MASK_VLD_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dppcsum_csr::cfg_crc_hdrs::cfg_crc_hdrs_0_2.crc_profile */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_PROFILE_MSB 12
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_PROFILE_LSB 9
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_PROFILE_WIDTH 4
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_PROFILE_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_PROFILE_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_PROFILE_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_PROFILE_FIELD_MASK 0x00001e00
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_PROFILE_GET(x) \
   (((x) & 0x00001e00) >> 9)
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_PROFILE_SET(x) \
   (((x) << 9) & 0x00001e00)
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_PROFILE_MODIFY(r, x) \
   ((((x) << 9) & 0x00001e00) | ((r) & 0xffffe1ff))
/* Field member: cap_dppcsum_csr::cfg_crc_hdrs::cfg_crc_hdrs_0_2.crc_unit  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_UNIT_MSB 8
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_UNIT_LSB 8
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_UNIT_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_UNIT_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_UNIT_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_UNIT_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_UNIT_FIELD_MASK 0x00000100
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_UNIT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_UNIT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_UNIT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dppcsum_csr::cfg_crc_hdrs::cfg_crc_hdrs_0_2.crc_vld   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_VLD_MSB 7
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_VLD_LSB 7
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_VLD_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_VLD_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_VLD_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_VLD_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_VLD_FIELD_MASK 0x00000080
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_VLD_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_VLD_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_CRC_VLD_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dppcsum_csr::cfg_crc_hdrs::cfg_crc_hdrs_0_2.hdr_num   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDR_NUM_MSB 6
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDR_NUM_LSB 0
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDR_NUM_WIDTH 7
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDR_NUM_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDR_NUM_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDR_NUM_RESET 0x00
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDR_NUM_FIELD_MASK 0x0000007f
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDR_NUM_GET(x) \
   ((x) & 0x0000007f)
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDR_NUM_SET(x) \
   ((x) & 0x0000007f)
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_0_2_HDR_NUM_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Register type: cap_dppcsum_csr::cfg_crc_hdrs::cfg_crc_hdrs_1_2          */
/* Register template: cap_dppcsum_csr::cfg_crc_hdrs::cfg_crc_hdrs_1_2      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 137 */
/* Field member: cap_dppcsum_csr::cfg_crc_hdrs::cfg_crc_hdrs_1_2.hdrfld_end_7_5 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_1_2_HDRFLD_END_7_5_MSB 2
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_1_2_HDRFLD_END_7_5_LSB 0
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_1_2_HDRFLD_END_7_5_WIDTH 3
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_1_2_HDRFLD_END_7_5_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_1_2_HDRFLD_END_7_5_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_1_2_HDRFLD_END_7_5_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_1_2_HDRFLD_END_7_5_FIELD_MASK 0x00000007
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_1_2_HDRFLD_END_7_5_GET(x) \
   ((x) & 0x00000007)
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_1_2_HDRFLD_END_7_5_SET(x) \
   ((x) & 0x00000007)
#define CAP_DPPCSUM_CSR_CFG_CRC_HDRS_CFG_CRC_HDRS_1_2_HDRFLD_END_7_5_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Wide Register type: cap_dppcsum_csr::cfg_crc_profile                    */
/* Wide Register template: cap_dppcsum_csr::cfg_crc_profile                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 152 */
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_SIZE 0x4
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_BYTE_SIZE 0x10

/* Register type: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_0_3    */
/* Register template: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_0_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 152 */
/* Field member: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_0_3.start_adj_0_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_ADJ_0_0_MSB 31
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_ADJ_0_0_LSB 31
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_ADJ_0_0_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_ADJ_0_0_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_ADJ_0_0_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_ADJ_0_0_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_ADJ_0_0_FIELD_MASK 0x80000000
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_ADJ_0_0_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_ADJ_0_0_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_ADJ_0_0_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_0_3.start_adj_sub */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_ADJ_SUB_MSB 30
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_ADJ_SUB_LSB 30
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_ADJ_SUB_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_ADJ_SUB_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_ADJ_SUB_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_ADJ_SUB_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_ADJ_SUB_FIELD_MASK 0x40000000
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_ADJ_SUB_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_ADJ_SUB_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_ADJ_SUB_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_0_3.end_eop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_END_EOP_MSB 29
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_END_EOP_LSB 29
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_END_EOP_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_END_EOP_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_END_EOP_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_END_EOP_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_END_EOP_FIELD_MASK 0x20000000
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_END_EOP_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_END_EOP_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_END_EOP_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_0_3.start_sop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_SOP_MSB 28
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_SOP_LSB 28
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_SOP_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_SOP_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_SOP_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_SOP_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_SOP_FIELD_MASK 0x10000000
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_SOP_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_SOP_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_START_SOP_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_0_3.len_shift_val */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_SHIFT_VAL_MSB 27
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_SHIFT_VAL_LSB 24
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_SHIFT_VAL_WIDTH 4
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_SHIFT_VAL_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_SHIFT_VAL_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_SHIFT_VAL_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_SHIFT_VAL_FIELD_MASK 0x0f000000
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_SHIFT_VAL_GET(x) \
   (((x) & 0x0f000000) >> 24)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_SHIFT_VAL_SET(x) \
   (((x) << 24) & 0x0f000000)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_SHIFT_VAL_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000) | ((r) & 0xf0ffffff))
/* Field member: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_0_3.len_shift_left */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_SHIFT_LEFT_MSB 23
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_SHIFT_LEFT_LSB 23
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_SHIFT_LEFT_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_SHIFT_LEFT_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_SHIFT_LEFT_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_SHIFT_LEFT_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_SHIFT_LEFT_FIELD_MASK 0x00800000
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_SHIFT_LEFT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_SHIFT_LEFT_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_SHIFT_LEFT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_0_3.len_mask */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_MASK_MSB 22
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_MASK_LSB 7
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_MASK_WIDTH 16
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_MASK_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_MASK_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_MASK_RESET 0x0000
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_MASK_FIELD_MASK 0x007fff80
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_MASK_GET(x) \
   (((x) & 0x007fff80) >> 7)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_MASK_SET(x) \
   (((x) << 7) & 0x007fff80)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_LEN_MASK_MODIFY(r, x) \
   ((((x) << 7) & 0x007fff80) | ((r) & 0xff80007f))
/* Field member: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_0_3.phv_len_sel */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_PHV_LEN_SEL_MSB 6
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_PHV_LEN_SEL_LSB 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_PHV_LEN_SEL_WIDTH 6
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_PHV_LEN_SEL_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_PHV_LEN_SEL_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_PHV_LEN_SEL_RESET 0x00
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_PHV_LEN_SEL_FIELD_MASK 0x0000007e
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_PHV_LEN_SEL_GET(x) \
   (((x) & 0x0000007e) >> 1)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_PHV_LEN_SEL_SET(x) \
   (((x) << 1) & 0x0000007e)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_PHV_LEN_SEL_MODIFY(r, x) \
   ((((x) << 1) & 0x0000007e) | ((r) & 0xffffff81))
/* Field member: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_0_3.use_phv_len */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_USE_PHV_LEN_MSB 0
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_USE_PHV_LEN_LSB 0
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_USE_PHV_LEN_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_USE_PHV_LEN_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_USE_PHV_LEN_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_USE_PHV_LEN_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_USE_PHV_LEN_FIELD_MASK 0x00000001
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_USE_PHV_LEN_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_USE_PHV_LEN_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_3_USE_PHV_LEN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_1_3    */
/* Register template: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_1_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 152 */
/* Field member: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_1_3.loc_adj_2_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_LOC_ADJ_2_0_MSB 31
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_LOC_ADJ_2_0_LSB 29
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_LOC_ADJ_2_0_WIDTH 3
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_LOC_ADJ_2_0_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_LOC_ADJ_2_0_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_LOC_ADJ_2_0_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_LOC_ADJ_2_0_FIELD_MASK 0xe0000000
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_LOC_ADJ_2_0_GET(x) \
   (((x) & 0xe0000000) >> 29)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_LOC_ADJ_2_0_SET(x) \
   (((x) << 29) & 0xe0000000)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_LOC_ADJ_2_0_MODIFY(r, x) \
   ((((x) << 29) & 0xe0000000) | ((r) & 0x1fffffff))
/* Field member: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_1_3.loc_adj_sub */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_LOC_ADJ_SUB_MSB 28
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_LOC_ADJ_SUB_LSB 28
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_LOC_ADJ_SUB_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_LOC_ADJ_SUB_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_LOC_ADJ_SUB_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_LOC_ADJ_SUB_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_LOC_ADJ_SUB_FIELD_MASK 0x10000000
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_LOC_ADJ_SUB_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_LOC_ADJ_SUB_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_LOC_ADJ_SUB_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_1_3.end_adj */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_END_ADJ_MSB 27
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_END_ADJ_LSB 14
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_END_ADJ_WIDTH 14
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_END_ADJ_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_END_ADJ_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_END_ADJ_RESET 0x0000
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_END_ADJ_FIELD_MASK 0x0fffc000
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_END_ADJ_GET(x) \
   (((x) & 0x0fffc000) >> 14)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_END_ADJ_SET(x) \
   (((x) << 14) & 0x0fffc000)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_END_ADJ_MODIFY(r, x) \
   ((((x) << 14) & 0x0fffc000) | ((r) & 0xf0003fff))
/* Field member: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_1_3.end_adj_sub */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_END_ADJ_SUB_MSB 13
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_END_ADJ_SUB_LSB 13
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_END_ADJ_SUB_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_END_ADJ_SUB_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_END_ADJ_SUB_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_END_ADJ_SUB_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_END_ADJ_SUB_FIELD_MASK 0x00002000
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_END_ADJ_SUB_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_END_ADJ_SUB_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_END_ADJ_SUB_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_1_3.start_adj_13_1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_START_ADJ_13_1_MSB 12
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_START_ADJ_13_1_LSB 0
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_START_ADJ_13_1_WIDTH 13
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_START_ADJ_13_1_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_START_ADJ_13_1_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_START_ADJ_13_1_RESET 0x0000
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_START_ADJ_13_1_FIELD_MASK 0x00001fff
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_START_ADJ_13_1_GET(x) \
   ((x) & 0x00001fff)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_START_ADJ_13_1_SET(x) \
   ((x) & 0x00001fff)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_3_START_ADJ_13_1_MODIFY(r, x) \
   (((x) & 0x00001fff) | ((r) & 0xffffe000))

/* Register type: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_2_3    */
/* Register template: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_2_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 152 */
/* Field member: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_2_3.add_fix_mask */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_ADD_FIX_MASK_MSB 12
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_ADD_FIX_MASK_LSB 12
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_ADD_FIX_MASK_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_ADD_FIX_MASK_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_ADD_FIX_MASK_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_ADD_FIX_MASK_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_ADD_FIX_MASK_FIELD_MASK 0x00001000
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_ADD_FIX_MASK_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_ADD_FIX_MASK_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_ADD_FIX_MASK_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_2_3.crc_unit_include_bm */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_CRC_UNIT_INCLUDE_BM_MSB 11
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_CRC_UNIT_INCLUDE_BM_LSB 11
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_CRC_UNIT_INCLUDE_BM_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_CRC_UNIT_INCLUDE_BM_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_CRC_UNIT_INCLUDE_BM_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_CRC_UNIT_INCLUDE_BM_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_CRC_UNIT_INCLUDE_BM_FIELD_MASK 0x00000800
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_CRC_UNIT_INCLUDE_BM_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_CRC_UNIT_INCLUDE_BM_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_CRC_UNIT_INCLUDE_BM_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dppcsum_csr::cfg_crc_profile::cfg_crc_profile_2_3.loc_adj_13_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_LOC_ADJ_13_3_MSB 10
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_LOC_ADJ_13_3_LSB 0
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_LOC_ADJ_13_3_WIDTH 11
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_LOC_ADJ_13_3_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_LOC_ADJ_13_3_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_LOC_ADJ_13_3_RESET 0x000
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_LOC_ADJ_13_3_FIELD_MASK 0x000007ff
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_LOC_ADJ_13_3_GET(x) \
   ((x) & 0x000007ff)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_LOC_ADJ_13_3_SET(x) \
   ((x) & 0x000007ff)
#define CAP_DPPCSUM_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_2_3_LOC_ADJ_13_3_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Wide Register type: cap_dppcsum_csr::cfg_crc_mask_profile               */
/* Wide Register template: cap_dppcsum_csr::cfg_crc_mask_profile           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 174 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_SIZE 0x8
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_BYTE_SIZE 0x20

/* Register type: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_0_6 */
/* Register template: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_0_6 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 174 */
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_0_6.skip_first_nibble_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_SKIP_FIRST_NIBBLE_0_MSB 31
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_SKIP_FIRST_NIBBLE_0_LSB 31
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_SKIP_FIRST_NIBBLE_0_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_SKIP_FIRST_NIBBLE_0_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_SKIP_FIRST_NIBBLE_0_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_SKIP_FIRST_NIBBLE_0_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_SKIP_FIRST_NIBBLE_0_FIELD_MASK 0x80000000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_SKIP_FIRST_NIBBLE_0_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_SKIP_FIRST_NIBBLE_0_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_SKIP_FIRST_NIBBLE_0_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_0_6.fld_end_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_END_0_MSB 30
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_END_0_LSB 17
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_END_0_WIDTH 14
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_END_0_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_END_0_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_END_0_RESET 0x0000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_END_0_FIELD_MASK 0x7ffe0000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_END_0_GET(x) \
   (((x) & 0x7ffe0000) >> 17)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_END_0_SET(x) \
   (((x) << 17) & 0x7ffe0000)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_END_0_MODIFY(r, x) \
   ((((x) << 17) & 0x7ffe0000) | ((r) & 0x8001ffff))
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_0_6.fld_end_sub_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_END_SUB_0_MSB 16
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_END_SUB_0_LSB 16
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_END_SUB_0_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_END_SUB_0_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_END_SUB_0_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_END_SUB_0_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_END_SUB_0_FIELD_MASK 0x00010000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_END_SUB_0_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_END_SUB_0_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_END_SUB_0_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_0_6.fld_start_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_START_0_MSB 15
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_START_0_LSB 2
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_START_0_WIDTH 14
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_START_0_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_START_0_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_START_0_RESET 0x0000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_START_0_FIELD_MASK 0x0000fffc
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_START_0_GET(x) \
   (((x) & 0x0000fffc) >> 2)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_START_0_SET(x) \
   (((x) << 2) & 0x0000fffc)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_START_0_MODIFY(r, x) \
   ((((x) << 2) & 0x0000fffc) | ((r) & 0xffff0003))
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_0_6.fld_start_sub_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_START_SUB_0_MSB 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_START_SUB_0_LSB 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_START_SUB_0_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_START_SUB_0_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_START_SUB_0_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_START_SUB_0_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_START_SUB_0_FIELD_MASK 0x00000002
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_START_SUB_0_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_START_SUB_0_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_START_SUB_0_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_0_6.fld_en_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_EN_0_MSB 0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_EN_0_LSB 0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_EN_0_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_EN_0_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_EN_0_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_EN_0_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_EN_0_FIELD_MASK 0x00000001
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_EN_0_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_EN_0_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_6_FLD_EN_0_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_1_6 */
/* Register template: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_1_6 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 174 */
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_1_6.skip_first_nibble_1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_SKIP_FIRST_NIBBLE_1_MSB 31
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_SKIP_FIRST_NIBBLE_1_LSB 31
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_SKIP_FIRST_NIBBLE_1_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_SKIP_FIRST_NIBBLE_1_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_SKIP_FIRST_NIBBLE_1_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_SKIP_FIRST_NIBBLE_1_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_SKIP_FIRST_NIBBLE_1_FIELD_MASK 0x80000000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_SKIP_FIRST_NIBBLE_1_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_SKIP_FIRST_NIBBLE_1_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_SKIP_FIRST_NIBBLE_1_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_1_6.fld_end_1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_END_1_MSB 30
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_END_1_LSB 17
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_END_1_WIDTH 14
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_END_1_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_END_1_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_END_1_RESET 0x0000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_END_1_FIELD_MASK 0x7ffe0000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_END_1_GET(x) \
   (((x) & 0x7ffe0000) >> 17)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_END_1_SET(x) \
   (((x) << 17) & 0x7ffe0000)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_END_1_MODIFY(r, x) \
   ((((x) << 17) & 0x7ffe0000) | ((r) & 0x8001ffff))
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_1_6.fld_end_sub_1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_END_SUB_1_MSB 16
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_END_SUB_1_LSB 16
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_END_SUB_1_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_END_SUB_1_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_END_SUB_1_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_END_SUB_1_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_END_SUB_1_FIELD_MASK 0x00010000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_END_SUB_1_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_END_SUB_1_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_END_SUB_1_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_1_6.fld_start_1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_START_1_MSB 15
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_START_1_LSB 2
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_START_1_WIDTH 14
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_START_1_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_START_1_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_START_1_RESET 0x0000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_START_1_FIELD_MASK 0x0000fffc
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_START_1_GET(x) \
   (((x) & 0x0000fffc) >> 2)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_START_1_SET(x) \
   (((x) << 2) & 0x0000fffc)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_START_1_MODIFY(r, x) \
   ((((x) << 2) & 0x0000fffc) | ((r) & 0xffff0003))
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_1_6.fld_start_sub_1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_START_SUB_1_MSB 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_START_SUB_1_LSB 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_START_SUB_1_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_START_SUB_1_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_START_SUB_1_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_START_SUB_1_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_START_SUB_1_FIELD_MASK 0x00000002
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_START_SUB_1_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_START_SUB_1_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_START_SUB_1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_1_6.fld_en_1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_EN_1_MSB 0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_EN_1_LSB 0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_EN_1_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_EN_1_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_EN_1_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_EN_1_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_EN_1_FIELD_MASK 0x00000001
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_EN_1_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_EN_1_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_6_FLD_EN_1_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_2_6 */
/* Register template: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_2_6 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 174 */
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_2_6.skip_first_nibble_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_SKIP_FIRST_NIBBLE_2_MSB 31
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_SKIP_FIRST_NIBBLE_2_LSB 31
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_SKIP_FIRST_NIBBLE_2_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_SKIP_FIRST_NIBBLE_2_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_SKIP_FIRST_NIBBLE_2_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_SKIP_FIRST_NIBBLE_2_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_SKIP_FIRST_NIBBLE_2_FIELD_MASK 0x80000000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_SKIP_FIRST_NIBBLE_2_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_SKIP_FIRST_NIBBLE_2_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_SKIP_FIRST_NIBBLE_2_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_2_6.fld_end_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_END_2_MSB 30
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_END_2_LSB 17
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_END_2_WIDTH 14
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_END_2_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_END_2_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_END_2_RESET 0x0000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_END_2_FIELD_MASK 0x7ffe0000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_END_2_GET(x) \
   (((x) & 0x7ffe0000) >> 17)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_END_2_SET(x) \
   (((x) << 17) & 0x7ffe0000)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_END_2_MODIFY(r, x) \
   ((((x) << 17) & 0x7ffe0000) | ((r) & 0x8001ffff))
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_2_6.fld_end_sub_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_END_SUB_2_MSB 16
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_END_SUB_2_LSB 16
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_END_SUB_2_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_END_SUB_2_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_END_SUB_2_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_END_SUB_2_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_END_SUB_2_FIELD_MASK 0x00010000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_END_SUB_2_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_END_SUB_2_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_END_SUB_2_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_2_6.fld_start_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_START_2_MSB 15
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_START_2_LSB 2
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_START_2_WIDTH 14
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_START_2_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_START_2_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_START_2_RESET 0x0000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_START_2_FIELD_MASK 0x0000fffc
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_START_2_GET(x) \
   (((x) & 0x0000fffc) >> 2)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_START_2_SET(x) \
   (((x) << 2) & 0x0000fffc)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_START_2_MODIFY(r, x) \
   ((((x) << 2) & 0x0000fffc) | ((r) & 0xffff0003))
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_2_6.fld_start_sub_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_START_SUB_2_MSB 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_START_SUB_2_LSB 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_START_SUB_2_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_START_SUB_2_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_START_SUB_2_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_START_SUB_2_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_START_SUB_2_FIELD_MASK 0x00000002
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_START_SUB_2_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_START_SUB_2_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_START_SUB_2_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_2_6.fld_en_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_EN_2_MSB 0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_EN_2_LSB 0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_EN_2_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_EN_2_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_EN_2_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_EN_2_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_EN_2_FIELD_MASK 0x00000001
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_EN_2_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_EN_2_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_6_FLD_EN_2_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_3_6 */
/* Register template: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_3_6 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 174 */
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_3_6.skip_first_nibble_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_SKIP_FIRST_NIBBLE_3_MSB 31
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_SKIP_FIRST_NIBBLE_3_LSB 31
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_SKIP_FIRST_NIBBLE_3_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_SKIP_FIRST_NIBBLE_3_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_SKIP_FIRST_NIBBLE_3_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_SKIP_FIRST_NIBBLE_3_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_SKIP_FIRST_NIBBLE_3_FIELD_MASK 0x80000000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_SKIP_FIRST_NIBBLE_3_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_SKIP_FIRST_NIBBLE_3_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_SKIP_FIRST_NIBBLE_3_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_3_6.fld_end_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_END_3_MSB 30
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_END_3_LSB 17
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_END_3_WIDTH 14
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_END_3_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_END_3_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_END_3_RESET 0x0000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_END_3_FIELD_MASK 0x7ffe0000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_END_3_GET(x) \
   (((x) & 0x7ffe0000) >> 17)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_END_3_SET(x) \
   (((x) << 17) & 0x7ffe0000)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_END_3_MODIFY(r, x) \
   ((((x) << 17) & 0x7ffe0000) | ((r) & 0x8001ffff))
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_3_6.fld_end_sub_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_END_SUB_3_MSB 16
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_END_SUB_3_LSB 16
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_END_SUB_3_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_END_SUB_3_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_END_SUB_3_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_END_SUB_3_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_END_SUB_3_FIELD_MASK 0x00010000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_END_SUB_3_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_END_SUB_3_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_END_SUB_3_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_3_6.fld_start_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_START_3_MSB 15
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_START_3_LSB 2
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_START_3_WIDTH 14
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_START_3_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_START_3_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_START_3_RESET 0x0000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_START_3_FIELD_MASK 0x0000fffc
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_START_3_GET(x) \
   (((x) & 0x0000fffc) >> 2)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_START_3_SET(x) \
   (((x) << 2) & 0x0000fffc)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_START_3_MODIFY(r, x) \
   ((((x) << 2) & 0x0000fffc) | ((r) & 0xffff0003))
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_3_6.fld_start_sub_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_START_SUB_3_MSB 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_START_SUB_3_LSB 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_START_SUB_3_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_START_SUB_3_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_START_SUB_3_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_START_SUB_3_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_START_SUB_3_FIELD_MASK 0x00000002
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_START_SUB_3_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_START_SUB_3_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_START_SUB_3_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_3_6.fld_en_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_EN_3_MSB 0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_EN_3_LSB 0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_EN_3_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_EN_3_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_EN_3_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_EN_3_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_EN_3_FIELD_MASK 0x00000001
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_EN_3_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_EN_3_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_3_6_FLD_EN_3_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_4_6 */
/* Register template: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_4_6 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 174 */
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_4_6.skip_first_nibble_4 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_SKIP_FIRST_NIBBLE_4_MSB 31
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_SKIP_FIRST_NIBBLE_4_LSB 31
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_SKIP_FIRST_NIBBLE_4_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_SKIP_FIRST_NIBBLE_4_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_SKIP_FIRST_NIBBLE_4_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_SKIP_FIRST_NIBBLE_4_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_SKIP_FIRST_NIBBLE_4_FIELD_MASK 0x80000000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_SKIP_FIRST_NIBBLE_4_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_SKIP_FIRST_NIBBLE_4_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_SKIP_FIRST_NIBBLE_4_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_4_6.fld_end_4 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_END_4_MSB 30
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_END_4_LSB 17
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_END_4_WIDTH 14
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_END_4_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_END_4_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_END_4_RESET 0x0000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_END_4_FIELD_MASK 0x7ffe0000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_END_4_GET(x) \
   (((x) & 0x7ffe0000) >> 17)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_END_4_SET(x) \
   (((x) << 17) & 0x7ffe0000)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_END_4_MODIFY(r, x) \
   ((((x) << 17) & 0x7ffe0000) | ((r) & 0x8001ffff))
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_4_6.fld_end_sub_4 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_END_SUB_4_MSB 16
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_END_SUB_4_LSB 16
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_END_SUB_4_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_END_SUB_4_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_END_SUB_4_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_END_SUB_4_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_END_SUB_4_FIELD_MASK 0x00010000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_END_SUB_4_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_END_SUB_4_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_END_SUB_4_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_4_6.fld_start_4 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_START_4_MSB 15
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_START_4_LSB 2
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_START_4_WIDTH 14
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_START_4_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_START_4_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_START_4_RESET 0x0000
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_START_4_FIELD_MASK 0x0000fffc
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_START_4_GET(x) \
   (((x) & 0x0000fffc) >> 2)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_START_4_SET(x) \
   (((x) << 2) & 0x0000fffc)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_START_4_MODIFY(r, x) \
   ((((x) << 2) & 0x0000fffc) | ((r) & 0xffff0003))
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_4_6.fld_start_sub_4 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_START_SUB_4_MSB 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_START_SUB_4_LSB 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_START_SUB_4_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_START_SUB_4_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_START_SUB_4_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_START_SUB_4_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_START_SUB_4_FIELD_MASK 0x00000002
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_START_SUB_4_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_START_SUB_4_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_START_SUB_4_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_4_6.fld_en_4 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_EN_4_MSB 0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_EN_4_LSB 0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_EN_4_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_EN_4_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_EN_4_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_EN_4_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_EN_4_FIELD_MASK 0x00000001
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_EN_4_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_EN_4_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_4_6_FLD_EN_4_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_5_6 */
/* Register template: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_5_6 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 174 */
/* Field member: cap_dppcsum_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_5_6.fill */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_5_6_FILL_MSB 0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_5_6_FILL_LSB 0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_5_6_FILL_WIDTH 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_5_6_FILL_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_5_6_FILL_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_5_6_FILL_RESET 0x0
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_5_6_FILL_FIELD_MASK 0x00000001
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_5_6_FILL_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_5_6_FILL_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPPCSUM_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_5_6_FILL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dppcsum_csr::cfg_spare_csum                          */
/* Register template: cap_dppcsum_csr::cfg_spare_csum                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 211 */
/* Field member: cap_dppcsum_csr::cfg_spare_csum.data                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPCSUM_CSR_CFG_SPARE_CSUM_DATA_MSB 31
#define CAP_DPPCSUM_CSR_CFG_SPARE_CSUM_DATA_LSB 0
#define CAP_DPPCSUM_CSR_CFG_SPARE_CSUM_DATA_WIDTH 32
#define CAP_DPPCSUM_CSR_CFG_SPARE_CSUM_DATA_READ_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_SPARE_CSUM_DATA_WRITE_ACCESS 1
#define CAP_DPPCSUM_CSR_CFG_SPARE_CSUM_DATA_RESET 0x00000000
#define CAP_DPPCSUM_CSR_CFG_SPARE_CSUM_DATA_FIELD_MASK 0xffffffff
#define CAP_DPPCSUM_CSR_CFG_SPARE_CSUM_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_DPPCSUM_CSR_CFG_SPARE_CSUM_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_DPPCSUM_CSR_CFG_SPARE_CSUM_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Addressmap type: cap_dppstats_csr                                       */
/* Addressmap template: cap_dppstats_csr                                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 225 */
#define CAP_DPPSTATS_CSR_SIZE 0x400
#define CAP_DPPSTATS_CSR_BYTE_SIZE 0x1000
/* Register member: cap_dppstats_csr.cfg_capture                           */
/* Register type referenced: cap_dppstats_csr::cfg_capture                 */
/* Register template referenced: cap_dppstats_csr::cfg_capture             */
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_OFFSET 0x0
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_BYTE_OFFSET 0x0
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_RESET_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr.cfg_spare_stats                       */
/* Register type referenced: cap_dppstats_csr::cfg_spare_stats             */
/* Register template referenced: cap_dppstats_csr::cfg_spare_stats         */
#define CAP_DPPSTATS_CSR_CFG_SPARE_STATS_OFFSET 0x40
#define CAP_DPPSTATS_CSR_CFG_SPARE_STATS_BYTE_OFFSET 0x100
#define CAP_DPPSTATS_CSR_CFG_SPARE_STATS_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CFG_SPARE_STATS_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CFG_SPARE_STATS_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CFG_SPARE_STATS_RESET_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CFG_SPARE_STATS_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CFG_SPARE_STATS_WRITE_MASK 0xffffffff
/* Wide Register member: cap_dppstats_csr.sym_phv0_capture                 */
/* Wide Register type referenced: cap_dppstats_csr::sym_phv0_capture       */
/* Wide Register template referenced: cap_dppstats_csr::sym_phv0_capture   */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_OFFSET 0x80
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_BYTE_OFFSET 0x200
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_WRITE_ACCESS 0
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_0_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_0_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_0_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_OFFSET 0x80
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_BYTE_OFFSET 0x200
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_1_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_1_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_1_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_OFFSET 0x81
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_BYTE_OFFSET 0x204
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_2_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_2_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_2_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_OFFSET 0x82
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_BYTE_OFFSET 0x208
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_3_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_3_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_3_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_OFFSET 0x83
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_BYTE_OFFSET 0x20c
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_4_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_4_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_4_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_OFFSET 0x84
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_BYTE_OFFSET 0x210
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_5_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_5_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_5_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_OFFSET 0x85
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_BYTE_OFFSET 0x214
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_6_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_6_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_6_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_OFFSET 0x86
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_BYTE_OFFSET 0x218
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_7_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_7_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_7_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_OFFSET 0x87
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_BYTE_OFFSET 0x21c
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_8_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_8_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_8_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_OFFSET 0x88
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_BYTE_OFFSET 0x220
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_9_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_9_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_9_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_OFFSET 0x89
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_BYTE_OFFSET 0x224
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_10_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_10_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_10_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_OFFSET 0x8a
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_BYTE_OFFSET 0x228
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_11_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_11_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_11_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_OFFSET 0x8b
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_BYTE_OFFSET 0x22c
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_12_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_12_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_12_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_OFFSET 0x8c
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_BYTE_OFFSET 0x230
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_13_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_13_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_13_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_OFFSET 0x8d
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_BYTE_OFFSET 0x234
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_14_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_14_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_14_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_OFFSET 0x8e
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_BYTE_OFFSET 0x238
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_15_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_15_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_15_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_OFFSET 0x8f
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_BYTE_OFFSET 0x23c
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_16_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_16_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_16_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_OFFSET 0x90
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_BYTE_OFFSET 0x240
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_17_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_17_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_17_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_OFFSET 0x91
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_BYTE_OFFSET 0x244
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_18_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_18_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_18_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_OFFSET 0x92
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_BYTE_OFFSET 0x248
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_19_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_19_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_19_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_OFFSET 0x93
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_BYTE_OFFSET 0x24c
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_20_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_20_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_20_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_OFFSET 0x94
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_BYTE_OFFSET 0x250
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_21_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_21_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_21_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_OFFSET 0x95
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_BYTE_OFFSET 0x254
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_22_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_22_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_22_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_OFFSET 0x96
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_BYTE_OFFSET 0x258
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_23_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_23_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_23_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_OFFSET 0x97
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_BYTE_OFFSET 0x25c
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_24_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_24_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_24_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_OFFSET 0x98
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_BYTE_OFFSET 0x260
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_25_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_25_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_25_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_OFFSET 0x99
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_BYTE_OFFSET 0x264
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_26_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_26_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_26_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_OFFSET 0x9a
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_BYTE_OFFSET 0x268
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_27_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_27_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_27_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_OFFSET 0x9b
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_BYTE_OFFSET 0x26c
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_28_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_28_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_28_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_OFFSET 0x9c
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_BYTE_OFFSET 0x270
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_29_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_29_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_29_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_OFFSET 0x9d
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_BYTE_OFFSET 0x274
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_30_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_30_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_30_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_OFFSET 0x9e
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_BYTE_OFFSET 0x278
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv0_capture.sym_phv0_capture_31_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_31_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_31_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_OFFSET 0x9f
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_BYTE_OFFSET 0x27c
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_WRITE_MASK 0x00000000
/* Wide Register member: cap_dppstats_csr.sym_phv1_capture                 */
/* Wide Register type referenced: cap_dppstats_csr::sym_phv1_capture       */
/* Wide Register template referenced: cap_dppstats_csr::sym_phv1_capture   */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_OFFSET 0xa0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_BYTE_OFFSET 0x280
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_WRITE_ACCESS 0
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_0_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_0_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_0_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_OFFSET 0xa0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_BYTE_OFFSET 0x280
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_1_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_1_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_1_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_OFFSET 0xa1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_BYTE_OFFSET 0x284
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_2_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_2_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_2_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_OFFSET 0xa2
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_BYTE_OFFSET 0x288
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_3_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_3_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_3_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_OFFSET 0xa3
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_BYTE_OFFSET 0x28c
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_4_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_4_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_4_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_OFFSET 0xa4
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_BYTE_OFFSET 0x290
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_5_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_5_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_5_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_OFFSET 0xa5
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_BYTE_OFFSET 0x294
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_6_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_6_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_6_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_OFFSET 0xa6
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_BYTE_OFFSET 0x298
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_7_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_7_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_7_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_OFFSET 0xa7
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_BYTE_OFFSET 0x29c
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_8_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_8_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_8_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_OFFSET 0xa8
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_BYTE_OFFSET 0x2a0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_9_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_9_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_9_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_OFFSET 0xa9
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_BYTE_OFFSET 0x2a4
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_10_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_10_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_10_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_OFFSET 0xaa
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_BYTE_OFFSET 0x2a8
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_11_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_11_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_11_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_OFFSET 0xab
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_BYTE_OFFSET 0x2ac
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_12_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_12_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_12_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_OFFSET 0xac
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_BYTE_OFFSET 0x2b0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_13_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_13_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_13_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_OFFSET 0xad
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_BYTE_OFFSET 0x2b4
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_14_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_14_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_14_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_OFFSET 0xae
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_BYTE_OFFSET 0x2b8
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_15_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_15_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_15_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_OFFSET 0xaf
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_BYTE_OFFSET 0x2bc
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_16_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_16_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_16_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_OFFSET 0xb0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_BYTE_OFFSET 0x2c0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_17_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_17_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_17_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_OFFSET 0xb1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_BYTE_OFFSET 0x2c4
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_18_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_18_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_18_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_OFFSET 0xb2
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_BYTE_OFFSET 0x2c8
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_19_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_19_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_19_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_OFFSET 0xb3
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_BYTE_OFFSET 0x2cc
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_20_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_20_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_20_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_OFFSET 0xb4
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_BYTE_OFFSET 0x2d0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_21_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_21_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_21_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_OFFSET 0xb5
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_BYTE_OFFSET 0x2d4
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_22_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_22_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_22_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_OFFSET 0xb6
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_BYTE_OFFSET 0x2d8
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_23_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_23_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_23_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_OFFSET 0xb7
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_BYTE_OFFSET 0x2dc
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_24_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_24_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_24_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_OFFSET 0xb8
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_BYTE_OFFSET 0x2e0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_25_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_25_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_25_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_OFFSET 0xb9
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_BYTE_OFFSET 0x2e4
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_26_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_26_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_26_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_OFFSET 0xba
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_BYTE_OFFSET 0x2e8
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_27_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_27_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_27_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_OFFSET 0xbb
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_BYTE_OFFSET 0x2ec
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_28_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_28_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_28_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_OFFSET 0xbc
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_BYTE_OFFSET 0x2f0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_29_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_29_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_29_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_OFFSET 0xbd
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_BYTE_OFFSET 0x2f4
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_30_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_30_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_30_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_OFFSET 0xbe
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_BYTE_OFFSET 0x2f8
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv1_capture.sym_phv1_capture_31_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_31_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_31_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_OFFSET 0xbf
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_BYTE_OFFSET 0x2fc
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_WRITE_MASK 0x00000000
/* Wide Register member: cap_dppstats_csr.sym_phv2_capture                 */
/* Wide Register type referenced: cap_dppstats_csr::sym_phv2_capture       */
/* Wide Register template referenced: cap_dppstats_csr::sym_phv2_capture   */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_OFFSET 0xc0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_BYTE_OFFSET 0x300
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_WRITE_ACCESS 0
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_0_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_0_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_0_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_OFFSET 0xc0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_BYTE_OFFSET 0x300
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_1_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_1_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_1_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_OFFSET 0xc1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_BYTE_OFFSET 0x304
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_2_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_2_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_2_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_OFFSET 0xc2
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_BYTE_OFFSET 0x308
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_3_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_3_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_3_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_OFFSET 0xc3
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_BYTE_OFFSET 0x30c
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_4_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_4_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_4_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_OFFSET 0xc4
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_BYTE_OFFSET 0x310
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_5_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_5_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_5_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_OFFSET 0xc5
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_BYTE_OFFSET 0x314
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_6_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_6_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_6_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_OFFSET 0xc6
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_BYTE_OFFSET 0x318
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_7_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_7_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_7_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_OFFSET 0xc7
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_BYTE_OFFSET 0x31c
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_8_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_8_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_8_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_OFFSET 0xc8
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_BYTE_OFFSET 0x320
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_9_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_9_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_9_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_OFFSET 0xc9
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_BYTE_OFFSET 0x324
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_10_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_10_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_10_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_OFFSET 0xca
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_BYTE_OFFSET 0x328
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_11_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_11_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_11_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_OFFSET 0xcb
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_BYTE_OFFSET 0x32c
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_12_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_12_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_12_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_OFFSET 0xcc
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_BYTE_OFFSET 0x330
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_13_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_13_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_13_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_OFFSET 0xcd
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_BYTE_OFFSET 0x334
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_14_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_14_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_14_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_OFFSET 0xce
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_BYTE_OFFSET 0x338
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_15_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_15_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_15_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_OFFSET 0xcf
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_BYTE_OFFSET 0x33c
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_16_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_16_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_16_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_OFFSET 0xd0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_BYTE_OFFSET 0x340
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_17_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_17_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_17_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_OFFSET 0xd1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_BYTE_OFFSET 0x344
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_18_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_18_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_18_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_OFFSET 0xd2
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_BYTE_OFFSET 0x348
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_19_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_19_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_19_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_OFFSET 0xd3
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_BYTE_OFFSET 0x34c
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_20_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_20_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_20_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_OFFSET 0xd4
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_BYTE_OFFSET 0x350
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_21_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_21_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_21_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_OFFSET 0xd5
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_BYTE_OFFSET 0x354
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_22_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_22_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_22_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_OFFSET 0xd6
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_BYTE_OFFSET 0x358
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_23_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_23_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_23_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_OFFSET 0xd7
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_BYTE_OFFSET 0x35c
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_24_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_24_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_24_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_OFFSET 0xd8
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_BYTE_OFFSET 0x360
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_25_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_25_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_25_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_OFFSET 0xd9
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_BYTE_OFFSET 0x364
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_26_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_26_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_26_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_OFFSET 0xda
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_BYTE_OFFSET 0x368
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_27_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_27_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_27_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_OFFSET 0xdb
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_BYTE_OFFSET 0x36c
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_28_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_28_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_28_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_OFFSET 0xdc
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_BYTE_OFFSET 0x370
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_29_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_29_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_29_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_OFFSET 0xdd
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_BYTE_OFFSET 0x374
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_30_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_30_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_30_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_OFFSET 0xde
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_BYTE_OFFSET 0x378
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv2_capture.sym_phv2_capture_31_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_31_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_31_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_OFFSET 0xdf
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_BYTE_OFFSET 0x37c
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_WRITE_MASK 0x00000000
/* Wide Register member: cap_dppstats_csr.sym_phv3_capture                 */
/* Wide Register type referenced: cap_dppstats_csr::sym_phv3_capture       */
/* Wide Register template referenced: cap_dppstats_csr::sym_phv3_capture   */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_OFFSET 0xe0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_BYTE_OFFSET 0x380
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_WRITE_ACCESS 0
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_0_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_0_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_0_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_OFFSET 0xe0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_BYTE_OFFSET 0x380
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_1_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_1_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_1_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_OFFSET 0xe1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_BYTE_OFFSET 0x384
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_2_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_2_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_2_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_OFFSET 0xe2
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_BYTE_OFFSET 0x388
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_3_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_3_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_3_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_OFFSET 0xe3
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_BYTE_OFFSET 0x38c
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_4_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_4_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_4_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_OFFSET 0xe4
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_BYTE_OFFSET 0x390
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_5_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_5_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_5_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_OFFSET 0xe5
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_BYTE_OFFSET 0x394
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_6_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_6_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_6_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_OFFSET 0xe6
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_BYTE_OFFSET 0x398
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_7_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_7_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_7_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_OFFSET 0xe7
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_BYTE_OFFSET 0x39c
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_8_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_8_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_8_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_OFFSET 0xe8
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_BYTE_OFFSET 0x3a0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_9_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_9_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_9_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_OFFSET 0xe9
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_BYTE_OFFSET 0x3a4
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_10_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_10_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_10_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_OFFSET 0xea
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_BYTE_OFFSET 0x3a8
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_11_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_11_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_11_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_OFFSET 0xeb
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_BYTE_OFFSET 0x3ac
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_12_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_12_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_12_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_OFFSET 0xec
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_BYTE_OFFSET 0x3b0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_13_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_13_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_13_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_OFFSET 0xed
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_BYTE_OFFSET 0x3b4
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_14_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_14_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_14_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_OFFSET 0xee
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_BYTE_OFFSET 0x3b8
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_15_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_15_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_15_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_OFFSET 0xef
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_BYTE_OFFSET 0x3bc
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_16_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_16_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_16_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_OFFSET 0xf0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_BYTE_OFFSET 0x3c0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_17_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_17_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_17_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_OFFSET 0xf1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_BYTE_OFFSET 0x3c4
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_18_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_18_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_18_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_OFFSET 0xf2
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_BYTE_OFFSET 0x3c8
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_19_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_19_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_19_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_OFFSET 0xf3
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_BYTE_OFFSET 0x3cc
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_20_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_20_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_20_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_OFFSET 0xf4
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_BYTE_OFFSET 0x3d0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_21_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_21_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_21_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_OFFSET 0xf5
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_BYTE_OFFSET 0x3d4
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_22_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_22_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_22_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_OFFSET 0xf6
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_BYTE_OFFSET 0x3d8
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_23_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_23_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_23_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_OFFSET 0xf7
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_BYTE_OFFSET 0x3dc
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_24_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_24_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_24_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_OFFSET 0xf8
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_BYTE_OFFSET 0x3e0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_25_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_25_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_25_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_OFFSET 0xf9
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_BYTE_OFFSET 0x3e4
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_26_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_26_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_26_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_OFFSET 0xfa
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_BYTE_OFFSET 0x3e8
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_27_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_27_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_27_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_OFFSET 0xfb
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_BYTE_OFFSET 0x3ec
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_28_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_28_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_28_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_OFFSET 0xfc
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_BYTE_OFFSET 0x3f0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_29_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_29_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_29_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_OFFSET 0xfd
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_BYTE_OFFSET 0x3f4
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_30_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_30_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_30_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_OFFSET 0xfe
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_BYTE_OFFSET 0x3f8
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv3_capture.sym_phv3_capture_31_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_31_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_31_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_OFFSET 0xff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_BYTE_OFFSET 0x3fc
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_WRITE_MASK 0x00000000
/* Wide Register member: cap_dppstats_csr.sym_phv4_capture                 */
/* Wide Register type referenced: cap_dppstats_csr::sym_phv4_capture       */
/* Wide Register template referenced: cap_dppstats_csr::sym_phv4_capture   */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_OFFSET 0x100
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_BYTE_OFFSET 0x400
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_WRITE_ACCESS 0
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_0_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_0_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_0_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_OFFSET 0x100
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_BYTE_OFFSET 0x400
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_1_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_1_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_1_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_OFFSET 0x101
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_BYTE_OFFSET 0x404
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_2_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_2_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_2_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_OFFSET 0x102
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_BYTE_OFFSET 0x408
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_3_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_3_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_3_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_OFFSET 0x103
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_BYTE_OFFSET 0x40c
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_4_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_4_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_4_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_OFFSET 0x104
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_BYTE_OFFSET 0x410
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_5_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_5_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_5_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_OFFSET 0x105
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_BYTE_OFFSET 0x414
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_6_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_6_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_6_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_OFFSET 0x106
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_BYTE_OFFSET 0x418
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_7_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_7_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_7_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_OFFSET 0x107
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_BYTE_OFFSET 0x41c
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_8_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_8_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_8_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_OFFSET 0x108
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_BYTE_OFFSET 0x420
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_9_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_9_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_9_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_OFFSET 0x109
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_BYTE_OFFSET 0x424
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_10_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_10_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_10_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_OFFSET 0x10a
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_BYTE_OFFSET 0x428
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_11_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_11_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_11_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_OFFSET 0x10b
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_BYTE_OFFSET 0x42c
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_12_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_12_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_12_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_OFFSET 0x10c
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_BYTE_OFFSET 0x430
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_13_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_13_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_13_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_OFFSET 0x10d
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_BYTE_OFFSET 0x434
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_14_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_14_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_14_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_OFFSET 0x10e
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_BYTE_OFFSET 0x438
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_15_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_15_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_15_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_OFFSET 0x10f
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_BYTE_OFFSET 0x43c
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_16_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_16_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_16_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_OFFSET 0x110
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_BYTE_OFFSET 0x440
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_17_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_17_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_17_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_OFFSET 0x111
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_BYTE_OFFSET 0x444
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_18_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_18_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_18_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_OFFSET 0x112
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_BYTE_OFFSET 0x448
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_19_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_19_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_19_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_OFFSET 0x113
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_BYTE_OFFSET 0x44c
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_20_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_20_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_20_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_OFFSET 0x114
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_BYTE_OFFSET 0x450
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_21_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_21_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_21_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_OFFSET 0x115
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_BYTE_OFFSET 0x454
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_22_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_22_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_22_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_OFFSET 0x116
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_BYTE_OFFSET 0x458
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_23_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_23_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_23_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_OFFSET 0x117
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_BYTE_OFFSET 0x45c
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_24_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_24_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_24_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_OFFSET 0x118
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_BYTE_OFFSET 0x460
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_25_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_25_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_25_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_OFFSET 0x119
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_BYTE_OFFSET 0x464
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_26_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_26_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_26_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_OFFSET 0x11a
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_BYTE_OFFSET 0x468
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_27_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_27_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_27_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_OFFSET 0x11b
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_BYTE_OFFSET 0x46c
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_28_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_28_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_28_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_OFFSET 0x11c
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_BYTE_OFFSET 0x470
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_29_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_29_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_29_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_OFFSET 0x11d
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_BYTE_OFFSET 0x474
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_30_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_30_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_30_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_OFFSET 0x11e
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_BYTE_OFFSET 0x478
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv4_capture.sym_phv4_capture_31_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_31_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_31_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_OFFSET 0x11f
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_BYTE_OFFSET 0x47c
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_WRITE_MASK 0x00000000
/* Wide Register member: cap_dppstats_csr.sym_phv5_capture                 */
/* Wide Register type referenced: cap_dppstats_csr::sym_phv5_capture       */
/* Wide Register template referenced: cap_dppstats_csr::sym_phv5_capture   */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_OFFSET 0x120
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_BYTE_OFFSET 0x480
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_WRITE_ACCESS 0
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_0_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_0_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_0_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_OFFSET 0x120
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_BYTE_OFFSET 0x480
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_1_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_1_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_1_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_OFFSET 0x121
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_BYTE_OFFSET 0x484
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_2_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_2_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_2_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_OFFSET 0x122
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_BYTE_OFFSET 0x488
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_3_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_3_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_3_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_OFFSET 0x123
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_BYTE_OFFSET 0x48c
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_4_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_4_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_4_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_OFFSET 0x124
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_BYTE_OFFSET 0x490
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_5_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_5_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_5_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_OFFSET 0x125
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_BYTE_OFFSET 0x494
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_6_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_6_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_6_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_OFFSET 0x126
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_BYTE_OFFSET 0x498
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_7_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_7_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_7_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_OFFSET 0x127
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_BYTE_OFFSET 0x49c
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_8_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_8_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_8_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_OFFSET 0x128
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_BYTE_OFFSET 0x4a0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_9_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_9_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_9_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_OFFSET 0x129
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_BYTE_OFFSET 0x4a4
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_10_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_10_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_10_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_OFFSET 0x12a
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_BYTE_OFFSET 0x4a8
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_11_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_11_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_11_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_OFFSET 0x12b
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_BYTE_OFFSET 0x4ac
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_12_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_12_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_12_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_OFFSET 0x12c
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_BYTE_OFFSET 0x4b0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_13_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_13_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_13_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_OFFSET 0x12d
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_BYTE_OFFSET 0x4b4
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_14_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_14_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_14_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_OFFSET 0x12e
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_BYTE_OFFSET 0x4b8
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_15_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_15_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_15_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_OFFSET 0x12f
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_BYTE_OFFSET 0x4bc
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_16_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_16_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_16_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_OFFSET 0x130
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_BYTE_OFFSET 0x4c0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_17_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_17_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_17_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_OFFSET 0x131
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_BYTE_OFFSET 0x4c4
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_18_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_18_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_18_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_OFFSET 0x132
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_BYTE_OFFSET 0x4c8
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_19_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_19_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_19_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_OFFSET 0x133
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_BYTE_OFFSET 0x4cc
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_20_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_20_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_20_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_OFFSET 0x134
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_BYTE_OFFSET 0x4d0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_21_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_21_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_21_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_OFFSET 0x135
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_BYTE_OFFSET 0x4d4
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_22_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_22_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_22_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_OFFSET 0x136
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_BYTE_OFFSET 0x4d8
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_23_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_23_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_23_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_OFFSET 0x137
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_BYTE_OFFSET 0x4dc
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_24_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_24_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_24_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_OFFSET 0x138
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_BYTE_OFFSET 0x4e0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_25_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_25_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_25_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_OFFSET 0x139
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_BYTE_OFFSET 0x4e4
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_26_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_26_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_26_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_OFFSET 0x13a
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_BYTE_OFFSET 0x4e8
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_27_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_27_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_27_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_OFFSET 0x13b
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_BYTE_OFFSET 0x4ec
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_28_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_28_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_28_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_OFFSET 0x13c
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_BYTE_OFFSET 0x4f0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_29_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_29_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_29_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_OFFSET 0x13d
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_BYTE_OFFSET 0x4f4
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_30_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_30_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_30_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_OFFSET 0x13e
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_BYTE_OFFSET 0x4f8
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_phv5_capture.sym_phv5_capture_31_32 */
/* Register type referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_31_32 */
/* Register template referenced: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_31_32 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_OFFSET 0x13f
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_BYTE_OFFSET 0x4fc
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_WRITE_MASK 0x00000000
/* Wide Register member: cap_dppstats_csr.sym_ohi_capture                  */
/* Wide Register type referenced: cap_dppstats_csr::sym_ohi_capture        */
/* Wide Register template referenced: cap_dppstats_csr::sym_ohi_capture    */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_OFFSET 0x140
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_BYTE_OFFSET 0x500
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_WRITE_ACCESS 0
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_0_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_0_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_0_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_OFFSET 0x140
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_BYTE_OFFSET 0x500
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_1_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_1_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_1_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_OFFSET 0x141
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_BYTE_OFFSET 0x504
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_2_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_2_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_2_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_OFFSET 0x142
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_BYTE_OFFSET 0x508
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_3_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_3_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_3_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_OFFSET 0x143
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_BYTE_OFFSET 0x50c
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_4_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_4_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_4_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_OFFSET 0x144
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_BYTE_OFFSET 0x510
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_5_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_5_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_5_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_OFFSET 0x145
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_BYTE_OFFSET 0x514
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_6_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_6_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_6_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_OFFSET 0x146
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_BYTE_OFFSET 0x518
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_7_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_7_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_7_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_OFFSET 0x147
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_BYTE_OFFSET 0x51c
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_8_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_8_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_8_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_OFFSET 0x148
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_BYTE_OFFSET 0x520
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_9_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_9_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_9_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_OFFSET 0x149
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_BYTE_OFFSET 0x524
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_10_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_10_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_10_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_OFFSET 0x14a
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_BYTE_OFFSET 0x528
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_11_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_11_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_11_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_OFFSET 0x14b
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_BYTE_OFFSET 0x52c
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_12_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_12_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_12_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_OFFSET 0x14c
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_BYTE_OFFSET 0x530
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_13_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_13_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_13_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_OFFSET 0x14d
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_BYTE_OFFSET 0x534
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_14_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_14_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_14_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_OFFSET 0x14e
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_BYTE_OFFSET 0x538
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_15_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_15_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_15_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_OFFSET 0x14f
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_BYTE_OFFSET 0x53c
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_16_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_16_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_16_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_OFFSET 0x150
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_BYTE_OFFSET 0x540
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_17_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_17_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_17_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_OFFSET 0x151
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_BYTE_OFFSET 0x544
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_18_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_18_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_18_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_OFFSET 0x152
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_BYTE_OFFSET 0x548
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_19_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_19_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_19_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_OFFSET 0x153
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_BYTE_OFFSET 0x54c
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_20_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_20_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_20_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_OFFSET 0x154
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_BYTE_OFFSET 0x550
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_21_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_21_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_21_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_OFFSET 0x155
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_BYTE_OFFSET 0x554
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_22_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_22_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_22_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_OFFSET 0x156
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_BYTE_OFFSET 0x558
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_23_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_23_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_23_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_OFFSET 0x157
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_BYTE_OFFSET 0x55c
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_24_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_24_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_24_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_OFFSET 0x158
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_BYTE_OFFSET 0x560
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_25_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_25_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_25_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_OFFSET 0x159
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_BYTE_OFFSET 0x564
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_26_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_26_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_26_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_OFFSET 0x15a
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_BYTE_OFFSET 0x568
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_27_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_27_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_27_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_OFFSET 0x15b
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_BYTE_OFFSET 0x56c
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_28_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_28_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_28_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_OFFSET 0x15c
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_BYTE_OFFSET 0x570
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_29_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_29_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_29_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_OFFSET 0x15d
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_BYTE_OFFSET 0x574
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_30_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_30_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_30_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_OFFSET 0x15e
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_BYTE_OFFSET 0x578
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_ohi_capture.sym_ohi_capture_31_32 */
/* Register type referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_31_32 */
/* Register template referenced: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_31_32 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_OFFSET 0x15f
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_BYTE_OFFSET 0x57c
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_WRITE_MASK 0x00000000
/* Wide Register member: cap_dppstats_csr.sym_hdrfld_vld_capture           */
/* Wide Register type referenced: cap_dppstats_csr::sym_hdrfld_vld_capture */
/* Wide Register template referenced: cap_dppstats_csr::sym_hdrfld_vld_capture */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_OFFSET 0x160
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_BYTE_OFFSET 0x580
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_WRITE_ACCESS 0
/* Register member: cap_dppstats_csr::sym_hdrfld_vld_capture.sym_hdrfld_vld_capture_0_8 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_0_8 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_0_8 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_0_8_OFFSET 0x160
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_0_8_BYTE_OFFSET 0x580
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_0_8_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_0_8_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_0_8_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_0_8_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_vld_capture.sym_hdrfld_vld_capture_1_8 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_1_8 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_1_8 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_1_8_OFFSET 0x161
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_1_8_BYTE_OFFSET 0x584
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_1_8_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_1_8_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_1_8_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_1_8_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_vld_capture.sym_hdrfld_vld_capture_2_8 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_2_8 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_2_8 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_2_8_OFFSET 0x162
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_2_8_BYTE_OFFSET 0x588
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_2_8_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_2_8_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_2_8_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_2_8_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_vld_capture.sym_hdrfld_vld_capture_3_8 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_3_8 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_3_8 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_3_8_OFFSET 0x163
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_3_8_BYTE_OFFSET 0x58c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_3_8_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_3_8_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_3_8_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_3_8_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_vld_capture.sym_hdrfld_vld_capture_4_8 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_4_8 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_4_8 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_4_8_OFFSET 0x164
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_4_8_BYTE_OFFSET 0x590
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_4_8_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_4_8_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_4_8_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_4_8_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_vld_capture.sym_hdrfld_vld_capture_5_8 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_5_8 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_5_8 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_5_8_OFFSET 0x165
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_5_8_BYTE_OFFSET 0x594
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_5_8_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_5_8_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_5_8_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_5_8_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_vld_capture.sym_hdrfld_vld_capture_6_8 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_6_8 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_6_8 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_6_8_OFFSET 0x166
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_6_8_BYTE_OFFSET 0x598
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_6_8_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_6_8_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_6_8_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_6_8_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_vld_capture.sym_hdrfld_vld_capture_7_8 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_7_8 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_7_8 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_7_8_OFFSET 0x167
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_7_8_BYTE_OFFSET 0x59c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_7_8_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_7_8_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_7_8_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_7_8_WRITE_MASK 0x00000000
/* Wide Register member: cap_dppstats_csr.sym_hdrfld_size0_capture         */
/* Wide Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture */
/* Wide Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_OFFSET 0x180
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_BYTE_OFFSET 0x600
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_WRITE_ACCESS 0
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_0_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_0_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_0_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_0_32_OFFSET 0x180
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_0_32_BYTE_OFFSET 0x600
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_0_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_0_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_0_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_0_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_1_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_1_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_1_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_1_32_OFFSET 0x181
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_1_32_BYTE_OFFSET 0x604
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_1_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_1_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_1_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_1_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_2_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_2_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_2_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_2_32_OFFSET 0x182
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_2_32_BYTE_OFFSET 0x608
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_2_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_2_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_2_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_2_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_3_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_3_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_3_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_3_32_OFFSET 0x183
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_3_32_BYTE_OFFSET 0x60c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_3_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_3_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_3_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_3_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_4_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_4_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_4_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_4_32_OFFSET 0x184
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_4_32_BYTE_OFFSET 0x610
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_4_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_4_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_4_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_4_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_5_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_5_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_5_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_5_32_OFFSET 0x185
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_5_32_BYTE_OFFSET 0x614
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_5_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_5_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_5_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_5_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_6_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_6_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_6_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_6_32_OFFSET 0x186
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_6_32_BYTE_OFFSET 0x618
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_6_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_6_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_6_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_6_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_7_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_7_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_7_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_7_32_OFFSET 0x187
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_7_32_BYTE_OFFSET 0x61c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_7_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_7_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_7_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_7_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_8_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_8_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_8_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_8_32_OFFSET 0x188
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_8_32_BYTE_OFFSET 0x620
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_8_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_8_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_8_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_8_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_9_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_9_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_9_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_9_32_OFFSET 0x189
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_9_32_BYTE_OFFSET 0x624
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_9_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_9_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_9_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_9_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_10_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_10_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_10_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_10_32_OFFSET 0x18a
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_10_32_BYTE_OFFSET 0x628
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_10_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_10_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_10_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_10_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_11_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_11_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_11_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_11_32_OFFSET 0x18b
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_11_32_BYTE_OFFSET 0x62c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_11_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_11_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_11_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_11_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_12_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_12_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_12_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_12_32_OFFSET 0x18c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_12_32_BYTE_OFFSET 0x630
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_12_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_12_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_12_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_12_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_13_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_13_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_13_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_13_32_OFFSET 0x18d
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_13_32_BYTE_OFFSET 0x634
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_13_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_13_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_13_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_13_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_14_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_14_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_14_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_14_32_OFFSET 0x18e
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_14_32_BYTE_OFFSET 0x638
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_14_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_14_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_14_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_14_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_15_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_15_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_15_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_15_32_OFFSET 0x18f
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_15_32_BYTE_OFFSET 0x63c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_15_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_15_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_15_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_15_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_16_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_16_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_16_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_16_32_OFFSET 0x190
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_16_32_BYTE_OFFSET 0x640
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_16_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_16_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_16_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_16_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_17_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_17_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_17_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_17_32_OFFSET 0x191
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_17_32_BYTE_OFFSET 0x644
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_17_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_17_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_17_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_17_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_18_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_18_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_18_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_18_32_OFFSET 0x192
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_18_32_BYTE_OFFSET 0x648
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_18_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_18_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_18_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_19_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_19_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_19_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_19_32_OFFSET 0x193
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_19_32_BYTE_OFFSET 0x64c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_19_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_19_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_19_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_20_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_20_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_20_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_20_32_OFFSET 0x194
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_20_32_BYTE_OFFSET 0x650
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_20_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_20_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_20_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_21_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_21_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_21_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_21_32_OFFSET 0x195
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_21_32_BYTE_OFFSET 0x654
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_21_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_21_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_21_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_22_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_22_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_22_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_22_32_OFFSET 0x196
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_22_32_BYTE_OFFSET 0x658
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_22_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_22_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_22_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_23_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_23_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_23_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_23_32_OFFSET 0x197
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_23_32_BYTE_OFFSET 0x65c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_23_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_23_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_23_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_24_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_24_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_24_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_24_32_OFFSET 0x198
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_24_32_BYTE_OFFSET 0x660
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_24_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_24_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_24_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_25_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_25_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_25_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_25_32_OFFSET 0x199
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_25_32_BYTE_OFFSET 0x664
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_25_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_25_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_25_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_26_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_26_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_26_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_26_32_OFFSET 0x19a
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_26_32_BYTE_OFFSET 0x668
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_26_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_26_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_26_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_27_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_27_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_27_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_27_32_OFFSET 0x19b
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_27_32_BYTE_OFFSET 0x66c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_27_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_27_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_27_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_28_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_28_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_28_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_28_32_OFFSET 0x19c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_28_32_BYTE_OFFSET 0x670
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_28_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_28_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_28_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_29_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_29_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_29_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_29_32_OFFSET 0x19d
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_29_32_BYTE_OFFSET 0x674
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_29_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_29_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_29_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_30_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_30_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_30_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_30_32_OFFSET 0x19e
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_30_32_BYTE_OFFSET 0x678
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_30_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_30_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_30_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size0_capture.sym_hdrfld_size0_capture_31_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_31_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_31_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_31_32_OFFSET 0x19f
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_31_32_BYTE_OFFSET 0x67c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_31_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_31_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_31_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_31_32_WRITE_MASK 0x00000000
/* Wide Register member: cap_dppstats_csr.sym_hdrfld_size1_capture         */
/* Wide Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture */
/* Wide Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_OFFSET 0x1a0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_BYTE_OFFSET 0x680
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_WRITE_ACCESS 0
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_0_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_0_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_0_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_0_32_OFFSET 0x1a0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_0_32_BYTE_OFFSET 0x680
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_0_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_0_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_0_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_0_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_1_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_1_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_1_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_1_32_OFFSET 0x1a1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_1_32_BYTE_OFFSET 0x684
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_1_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_1_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_1_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_1_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_2_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_2_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_2_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_2_32_OFFSET 0x1a2
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_2_32_BYTE_OFFSET 0x688
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_2_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_2_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_2_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_2_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_3_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_3_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_3_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_3_32_OFFSET 0x1a3
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_3_32_BYTE_OFFSET 0x68c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_3_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_3_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_3_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_3_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_4_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_4_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_4_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_4_32_OFFSET 0x1a4
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_4_32_BYTE_OFFSET 0x690
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_4_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_4_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_4_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_4_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_5_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_5_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_5_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_5_32_OFFSET 0x1a5
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_5_32_BYTE_OFFSET 0x694
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_5_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_5_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_5_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_5_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_6_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_6_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_6_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_6_32_OFFSET 0x1a6
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_6_32_BYTE_OFFSET 0x698
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_6_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_6_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_6_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_6_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_7_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_7_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_7_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_7_32_OFFSET 0x1a7
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_7_32_BYTE_OFFSET 0x69c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_7_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_7_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_7_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_7_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_8_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_8_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_8_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_8_32_OFFSET 0x1a8
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_8_32_BYTE_OFFSET 0x6a0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_8_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_8_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_8_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_8_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_9_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_9_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_9_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_9_32_OFFSET 0x1a9
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_9_32_BYTE_OFFSET 0x6a4
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_9_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_9_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_9_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_9_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_10_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_10_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_10_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_10_32_OFFSET 0x1aa
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_10_32_BYTE_OFFSET 0x6a8
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_10_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_10_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_10_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_10_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_11_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_11_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_11_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_11_32_OFFSET 0x1ab
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_11_32_BYTE_OFFSET 0x6ac
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_11_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_11_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_11_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_11_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_12_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_12_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_12_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_12_32_OFFSET 0x1ac
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_12_32_BYTE_OFFSET 0x6b0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_12_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_12_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_12_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_12_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_13_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_13_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_13_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_13_32_OFFSET 0x1ad
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_13_32_BYTE_OFFSET 0x6b4
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_13_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_13_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_13_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_13_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_14_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_14_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_14_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_14_32_OFFSET 0x1ae
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_14_32_BYTE_OFFSET 0x6b8
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_14_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_14_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_14_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_14_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_15_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_15_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_15_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_15_32_OFFSET 0x1af
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_15_32_BYTE_OFFSET 0x6bc
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_15_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_15_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_15_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_15_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_16_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_16_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_16_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_16_32_OFFSET 0x1b0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_16_32_BYTE_OFFSET 0x6c0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_16_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_16_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_16_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_16_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_17_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_17_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_17_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_17_32_OFFSET 0x1b1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_17_32_BYTE_OFFSET 0x6c4
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_17_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_17_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_17_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_17_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_18_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_18_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_18_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_18_32_OFFSET 0x1b2
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_18_32_BYTE_OFFSET 0x6c8
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_18_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_18_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_18_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_19_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_19_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_19_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_19_32_OFFSET 0x1b3
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_19_32_BYTE_OFFSET 0x6cc
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_19_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_19_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_19_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_20_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_20_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_20_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_20_32_OFFSET 0x1b4
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_20_32_BYTE_OFFSET 0x6d0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_20_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_20_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_20_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_21_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_21_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_21_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_21_32_OFFSET 0x1b5
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_21_32_BYTE_OFFSET 0x6d4
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_21_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_21_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_21_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_22_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_22_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_22_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_22_32_OFFSET 0x1b6
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_22_32_BYTE_OFFSET 0x6d8
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_22_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_22_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_22_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_23_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_23_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_23_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_23_32_OFFSET 0x1b7
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_23_32_BYTE_OFFSET 0x6dc
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_23_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_23_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_23_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_24_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_24_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_24_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_24_32_OFFSET 0x1b8
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_24_32_BYTE_OFFSET 0x6e0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_24_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_24_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_24_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_25_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_25_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_25_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_25_32_OFFSET 0x1b9
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_25_32_BYTE_OFFSET 0x6e4
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_25_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_25_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_25_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_26_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_26_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_26_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_26_32_OFFSET 0x1ba
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_26_32_BYTE_OFFSET 0x6e8
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_26_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_26_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_26_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_27_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_27_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_27_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_27_32_OFFSET 0x1bb
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_27_32_BYTE_OFFSET 0x6ec
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_27_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_27_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_27_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_28_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_28_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_28_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_28_32_OFFSET 0x1bc
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_28_32_BYTE_OFFSET 0x6f0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_28_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_28_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_28_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_29_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_29_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_29_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_29_32_OFFSET 0x1bd
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_29_32_BYTE_OFFSET 0x6f4
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_29_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_29_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_29_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_30_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_30_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_30_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_30_32_OFFSET 0x1be
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_30_32_BYTE_OFFSET 0x6f8
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_30_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_30_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_30_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size1_capture.sym_hdrfld_size1_capture_31_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_31_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_31_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_31_32_OFFSET 0x1bf
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_31_32_BYTE_OFFSET 0x6fc
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_31_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_31_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_31_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_31_32_WRITE_MASK 0x00000000
/* Wide Register member: cap_dppstats_csr.sym_hdrfld_size2_capture         */
/* Wide Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture */
/* Wide Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_OFFSET 0x1c0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_BYTE_OFFSET 0x700
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_WRITE_ACCESS 0
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_0_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_0_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_0_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_0_32_OFFSET 0x1c0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_0_32_BYTE_OFFSET 0x700
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_0_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_0_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_0_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_0_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_1_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_1_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_1_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_1_32_OFFSET 0x1c1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_1_32_BYTE_OFFSET 0x704
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_1_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_1_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_1_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_1_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_2_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_2_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_2_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_2_32_OFFSET 0x1c2
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_2_32_BYTE_OFFSET 0x708
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_2_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_2_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_2_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_2_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_3_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_3_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_3_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_3_32_OFFSET 0x1c3
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_3_32_BYTE_OFFSET 0x70c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_3_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_3_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_3_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_3_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_4_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_4_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_4_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_4_32_OFFSET 0x1c4
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_4_32_BYTE_OFFSET 0x710
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_4_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_4_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_4_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_4_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_5_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_5_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_5_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_5_32_OFFSET 0x1c5
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_5_32_BYTE_OFFSET 0x714
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_5_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_5_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_5_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_5_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_6_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_6_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_6_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_6_32_OFFSET 0x1c6
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_6_32_BYTE_OFFSET 0x718
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_6_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_6_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_6_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_6_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_7_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_7_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_7_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_7_32_OFFSET 0x1c7
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_7_32_BYTE_OFFSET 0x71c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_7_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_7_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_7_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_7_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_8_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_8_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_8_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_8_32_OFFSET 0x1c8
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_8_32_BYTE_OFFSET 0x720
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_8_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_8_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_8_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_8_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_9_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_9_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_9_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_9_32_OFFSET 0x1c9
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_9_32_BYTE_OFFSET 0x724
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_9_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_9_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_9_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_9_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_10_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_10_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_10_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_10_32_OFFSET 0x1ca
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_10_32_BYTE_OFFSET 0x728
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_10_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_10_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_10_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_10_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_11_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_11_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_11_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_11_32_OFFSET 0x1cb
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_11_32_BYTE_OFFSET 0x72c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_11_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_11_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_11_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_11_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_12_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_12_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_12_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_12_32_OFFSET 0x1cc
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_12_32_BYTE_OFFSET 0x730
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_12_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_12_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_12_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_12_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_13_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_13_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_13_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_13_32_OFFSET 0x1cd
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_13_32_BYTE_OFFSET 0x734
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_13_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_13_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_13_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_13_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_14_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_14_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_14_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_14_32_OFFSET 0x1ce
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_14_32_BYTE_OFFSET 0x738
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_14_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_14_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_14_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_14_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_15_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_15_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_15_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_15_32_OFFSET 0x1cf
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_15_32_BYTE_OFFSET 0x73c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_15_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_15_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_15_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_15_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_16_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_16_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_16_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_16_32_OFFSET 0x1d0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_16_32_BYTE_OFFSET 0x740
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_16_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_16_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_16_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_16_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_17_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_17_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_17_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_17_32_OFFSET 0x1d1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_17_32_BYTE_OFFSET 0x744
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_17_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_17_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_17_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_17_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_18_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_18_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_18_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_18_32_OFFSET 0x1d2
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_18_32_BYTE_OFFSET 0x748
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_18_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_18_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_18_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_19_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_19_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_19_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_19_32_OFFSET 0x1d3
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_19_32_BYTE_OFFSET 0x74c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_19_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_19_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_19_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_20_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_20_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_20_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_20_32_OFFSET 0x1d4
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_20_32_BYTE_OFFSET 0x750
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_20_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_20_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_20_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_21_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_21_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_21_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_21_32_OFFSET 0x1d5
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_21_32_BYTE_OFFSET 0x754
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_21_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_21_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_21_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_22_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_22_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_22_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_22_32_OFFSET 0x1d6
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_22_32_BYTE_OFFSET 0x758
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_22_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_22_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_22_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_23_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_23_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_23_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_23_32_OFFSET 0x1d7
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_23_32_BYTE_OFFSET 0x75c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_23_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_23_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_23_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_24_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_24_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_24_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_24_32_OFFSET 0x1d8
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_24_32_BYTE_OFFSET 0x760
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_24_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_24_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_24_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_25_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_25_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_25_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_25_32_OFFSET 0x1d9
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_25_32_BYTE_OFFSET 0x764
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_25_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_25_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_25_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_26_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_26_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_26_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_26_32_OFFSET 0x1da
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_26_32_BYTE_OFFSET 0x768
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_26_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_26_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_26_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_27_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_27_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_27_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_27_32_OFFSET 0x1db
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_27_32_BYTE_OFFSET 0x76c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_27_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_27_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_27_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_28_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_28_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_28_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_28_32_OFFSET 0x1dc
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_28_32_BYTE_OFFSET 0x770
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_28_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_28_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_28_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_29_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_29_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_29_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_29_32_OFFSET 0x1dd
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_29_32_BYTE_OFFSET 0x774
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_29_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_29_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_29_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_30_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_30_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_30_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_30_32_OFFSET 0x1de
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_30_32_BYTE_OFFSET 0x778
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_30_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_30_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_30_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size2_capture.sym_hdrfld_size2_capture_31_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_31_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_31_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_31_32_OFFSET 0x1df
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_31_32_BYTE_OFFSET 0x77c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_31_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_31_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_31_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_31_32_WRITE_MASK 0x00000000
/* Wide Register member: cap_dppstats_csr.sym_hdrfld_size3_capture         */
/* Wide Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture */
/* Wide Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_OFFSET 0x1e0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_BYTE_OFFSET 0x780
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_WRITE_ACCESS 0
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_0_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_0_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_0_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_0_32_OFFSET 0x1e0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_0_32_BYTE_OFFSET 0x780
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_0_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_0_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_0_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_0_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_1_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_1_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_1_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_1_32_OFFSET 0x1e1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_1_32_BYTE_OFFSET 0x784
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_1_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_1_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_1_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_1_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_2_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_2_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_2_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_2_32_OFFSET 0x1e2
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_2_32_BYTE_OFFSET 0x788
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_2_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_2_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_2_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_2_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_3_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_3_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_3_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_3_32_OFFSET 0x1e3
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_3_32_BYTE_OFFSET 0x78c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_3_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_3_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_3_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_3_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_4_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_4_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_4_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_4_32_OFFSET 0x1e4
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_4_32_BYTE_OFFSET 0x790
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_4_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_4_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_4_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_4_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_5_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_5_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_5_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_5_32_OFFSET 0x1e5
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_5_32_BYTE_OFFSET 0x794
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_5_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_5_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_5_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_5_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_6_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_6_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_6_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_6_32_OFFSET 0x1e6
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_6_32_BYTE_OFFSET 0x798
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_6_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_6_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_6_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_6_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_7_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_7_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_7_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_7_32_OFFSET 0x1e7
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_7_32_BYTE_OFFSET 0x79c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_7_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_7_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_7_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_7_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_8_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_8_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_8_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_8_32_OFFSET 0x1e8
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_8_32_BYTE_OFFSET 0x7a0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_8_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_8_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_8_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_8_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_9_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_9_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_9_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_9_32_OFFSET 0x1e9
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_9_32_BYTE_OFFSET 0x7a4
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_9_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_9_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_9_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_9_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_10_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_10_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_10_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_10_32_OFFSET 0x1ea
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_10_32_BYTE_OFFSET 0x7a8
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_10_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_10_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_10_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_10_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_11_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_11_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_11_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_11_32_OFFSET 0x1eb
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_11_32_BYTE_OFFSET 0x7ac
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_11_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_11_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_11_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_11_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_12_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_12_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_12_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_12_32_OFFSET 0x1ec
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_12_32_BYTE_OFFSET 0x7b0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_12_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_12_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_12_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_12_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_13_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_13_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_13_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_13_32_OFFSET 0x1ed
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_13_32_BYTE_OFFSET 0x7b4
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_13_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_13_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_13_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_13_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_14_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_14_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_14_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_14_32_OFFSET 0x1ee
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_14_32_BYTE_OFFSET 0x7b8
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_14_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_14_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_14_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_14_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_15_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_15_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_15_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_15_32_OFFSET 0x1ef
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_15_32_BYTE_OFFSET 0x7bc
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_15_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_15_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_15_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_15_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_16_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_16_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_16_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_16_32_OFFSET 0x1f0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_16_32_BYTE_OFFSET 0x7c0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_16_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_16_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_16_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_16_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_17_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_17_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_17_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_17_32_OFFSET 0x1f1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_17_32_BYTE_OFFSET 0x7c4
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_17_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_17_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_17_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_17_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_18_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_18_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_18_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_18_32_OFFSET 0x1f2
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_18_32_BYTE_OFFSET 0x7c8
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_18_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_18_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_18_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_19_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_19_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_19_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_19_32_OFFSET 0x1f3
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_19_32_BYTE_OFFSET 0x7cc
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_19_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_19_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_19_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_20_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_20_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_20_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_20_32_OFFSET 0x1f4
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_20_32_BYTE_OFFSET 0x7d0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_20_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_20_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_20_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_21_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_21_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_21_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_21_32_OFFSET 0x1f5
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_21_32_BYTE_OFFSET 0x7d4
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_21_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_21_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_21_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_22_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_22_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_22_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_22_32_OFFSET 0x1f6
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_22_32_BYTE_OFFSET 0x7d8
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_22_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_22_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_22_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_23_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_23_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_23_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_23_32_OFFSET 0x1f7
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_23_32_BYTE_OFFSET 0x7dc
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_23_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_23_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_23_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_24_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_24_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_24_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_24_32_OFFSET 0x1f8
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_24_32_BYTE_OFFSET 0x7e0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_24_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_24_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_24_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_25_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_25_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_25_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_25_32_OFFSET 0x1f9
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_25_32_BYTE_OFFSET 0x7e4
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_25_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_25_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_25_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_26_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_26_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_26_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_26_32_OFFSET 0x1fa
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_26_32_BYTE_OFFSET 0x7e8
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_26_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_26_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_26_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_27_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_27_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_27_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_27_32_OFFSET 0x1fb
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_27_32_BYTE_OFFSET 0x7ec
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_27_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_27_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_27_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_28_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_28_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_28_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_28_32_OFFSET 0x1fc
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_28_32_BYTE_OFFSET 0x7f0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_28_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_28_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_28_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_29_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_29_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_29_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_29_32_OFFSET 0x1fd
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_29_32_BYTE_OFFSET 0x7f4
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_29_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_29_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_29_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_30_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_30_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_30_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_30_32_OFFSET 0x1fe
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_30_32_BYTE_OFFSET 0x7f8
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_30_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_30_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_30_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_size3_capture.sym_hdrfld_size3_capture_31_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_31_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_31_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_31_32_OFFSET 0x1ff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_31_32_BYTE_OFFSET 0x7fc
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_31_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_31_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_31_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_31_32_WRITE_MASK 0x00000000
/* Wide Register member: cap_dppstats_csr.sym_hdrfld_offset0_capture       */
/* Wide Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture */
/* Wide Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_OFFSET 0x200
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_BYTE_OFFSET 0x800
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_WRITE_ACCESS 0
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_0_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_0_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_0_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_0_32_OFFSET 0x200
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_0_32_BYTE_OFFSET 0x800
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_0_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_0_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_0_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_0_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_1_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_1_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_1_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_1_32_OFFSET 0x201
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_1_32_BYTE_OFFSET 0x804
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_1_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_1_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_1_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_1_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_2_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_2_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_2_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_2_32_OFFSET 0x202
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_2_32_BYTE_OFFSET 0x808
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_2_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_2_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_2_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_2_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_3_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_3_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_3_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_3_32_OFFSET 0x203
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_3_32_BYTE_OFFSET 0x80c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_3_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_3_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_3_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_3_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_4_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_4_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_4_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_4_32_OFFSET 0x204
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_4_32_BYTE_OFFSET 0x810
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_4_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_4_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_4_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_4_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_5_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_5_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_5_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_5_32_OFFSET 0x205
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_5_32_BYTE_OFFSET 0x814
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_5_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_5_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_5_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_5_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_6_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_6_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_6_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_6_32_OFFSET 0x206
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_6_32_BYTE_OFFSET 0x818
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_6_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_6_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_6_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_6_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_7_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_7_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_7_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_7_32_OFFSET 0x207
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_7_32_BYTE_OFFSET 0x81c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_7_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_7_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_7_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_7_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_8_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_8_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_8_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_8_32_OFFSET 0x208
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_8_32_BYTE_OFFSET 0x820
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_8_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_8_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_8_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_8_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_9_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_9_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_9_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_9_32_OFFSET 0x209
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_9_32_BYTE_OFFSET 0x824
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_9_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_9_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_9_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_9_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_10_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_10_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_10_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_10_32_OFFSET 0x20a
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_10_32_BYTE_OFFSET 0x828
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_10_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_10_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_10_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_10_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_11_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_11_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_11_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_11_32_OFFSET 0x20b
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_11_32_BYTE_OFFSET 0x82c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_11_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_11_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_11_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_11_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_12_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_12_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_12_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_12_32_OFFSET 0x20c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_12_32_BYTE_OFFSET 0x830
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_12_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_12_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_12_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_12_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_13_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_13_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_13_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_13_32_OFFSET 0x20d
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_13_32_BYTE_OFFSET 0x834
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_13_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_13_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_13_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_13_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_14_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_14_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_14_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_14_32_OFFSET 0x20e
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_14_32_BYTE_OFFSET 0x838
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_14_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_14_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_14_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_14_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_15_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_15_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_15_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_15_32_OFFSET 0x20f
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_15_32_BYTE_OFFSET 0x83c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_15_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_15_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_15_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_15_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_16_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_16_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_16_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_16_32_OFFSET 0x210
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_16_32_BYTE_OFFSET 0x840
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_16_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_16_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_16_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_16_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_17_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_17_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_17_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_17_32_OFFSET 0x211
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_17_32_BYTE_OFFSET 0x844
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_17_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_17_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_17_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_17_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_18_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_18_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_18_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_18_32_OFFSET 0x212
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_18_32_BYTE_OFFSET 0x848
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_18_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_18_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_18_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_19_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_19_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_19_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_19_32_OFFSET 0x213
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_19_32_BYTE_OFFSET 0x84c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_19_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_19_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_19_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_20_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_20_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_20_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_20_32_OFFSET 0x214
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_20_32_BYTE_OFFSET 0x850
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_20_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_20_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_20_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_21_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_21_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_21_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_21_32_OFFSET 0x215
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_21_32_BYTE_OFFSET 0x854
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_21_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_21_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_21_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_22_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_22_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_22_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_22_32_OFFSET 0x216
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_22_32_BYTE_OFFSET 0x858
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_22_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_22_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_22_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_23_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_23_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_23_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_23_32_OFFSET 0x217
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_23_32_BYTE_OFFSET 0x85c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_23_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_23_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_23_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_24_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_24_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_24_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_24_32_OFFSET 0x218
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_24_32_BYTE_OFFSET 0x860
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_24_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_24_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_24_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_25_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_25_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_25_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_25_32_OFFSET 0x219
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_25_32_BYTE_OFFSET 0x864
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_25_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_25_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_25_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_26_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_26_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_26_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_26_32_OFFSET 0x21a
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_26_32_BYTE_OFFSET 0x868
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_26_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_26_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_26_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_27_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_27_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_27_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_27_32_OFFSET 0x21b
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_27_32_BYTE_OFFSET 0x86c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_27_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_27_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_27_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_28_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_28_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_28_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_28_32_OFFSET 0x21c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_28_32_BYTE_OFFSET 0x870
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_28_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_28_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_28_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_29_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_29_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_29_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_29_32_OFFSET 0x21d
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_29_32_BYTE_OFFSET 0x874
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_29_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_29_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_29_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_30_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_30_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_30_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_30_32_OFFSET 0x21e
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_30_32_BYTE_OFFSET 0x878
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_30_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_30_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_30_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset0_capture.sym_hdrfld_offset0_capture_31_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_31_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_31_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_31_32_OFFSET 0x21f
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_31_32_BYTE_OFFSET 0x87c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_31_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_31_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_31_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_31_32_WRITE_MASK 0x00000000
/* Wide Register member: cap_dppstats_csr.sym_hdrfld_offset1_capture       */
/* Wide Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture */
/* Wide Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_OFFSET 0x220
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_BYTE_OFFSET 0x880
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_WRITE_ACCESS 0
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_0_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_0_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_0_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_0_32_OFFSET 0x220
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_0_32_BYTE_OFFSET 0x880
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_0_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_0_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_0_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_0_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_1_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_1_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_1_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_1_32_OFFSET 0x221
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_1_32_BYTE_OFFSET 0x884
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_1_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_1_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_1_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_1_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_2_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_2_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_2_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_2_32_OFFSET 0x222
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_2_32_BYTE_OFFSET 0x888
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_2_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_2_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_2_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_2_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_3_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_3_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_3_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_3_32_OFFSET 0x223
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_3_32_BYTE_OFFSET 0x88c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_3_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_3_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_3_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_3_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_4_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_4_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_4_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_4_32_OFFSET 0x224
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_4_32_BYTE_OFFSET 0x890
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_4_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_4_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_4_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_4_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_5_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_5_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_5_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_5_32_OFFSET 0x225
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_5_32_BYTE_OFFSET 0x894
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_5_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_5_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_5_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_5_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_6_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_6_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_6_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_6_32_OFFSET 0x226
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_6_32_BYTE_OFFSET 0x898
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_6_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_6_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_6_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_6_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_7_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_7_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_7_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_7_32_OFFSET 0x227
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_7_32_BYTE_OFFSET 0x89c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_7_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_7_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_7_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_7_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_8_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_8_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_8_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_8_32_OFFSET 0x228
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_8_32_BYTE_OFFSET 0x8a0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_8_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_8_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_8_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_8_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_9_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_9_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_9_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_9_32_OFFSET 0x229
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_9_32_BYTE_OFFSET 0x8a4
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_9_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_9_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_9_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_9_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_10_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_10_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_10_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_10_32_OFFSET 0x22a
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_10_32_BYTE_OFFSET 0x8a8
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_10_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_10_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_10_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_10_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_11_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_11_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_11_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_11_32_OFFSET 0x22b
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_11_32_BYTE_OFFSET 0x8ac
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_11_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_11_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_11_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_11_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_12_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_12_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_12_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_12_32_OFFSET 0x22c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_12_32_BYTE_OFFSET 0x8b0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_12_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_12_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_12_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_12_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_13_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_13_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_13_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_13_32_OFFSET 0x22d
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_13_32_BYTE_OFFSET 0x8b4
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_13_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_13_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_13_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_13_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_14_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_14_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_14_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_14_32_OFFSET 0x22e
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_14_32_BYTE_OFFSET 0x8b8
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_14_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_14_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_14_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_14_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_15_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_15_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_15_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_15_32_OFFSET 0x22f
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_15_32_BYTE_OFFSET 0x8bc
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_15_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_15_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_15_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_15_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_16_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_16_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_16_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_16_32_OFFSET 0x230
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_16_32_BYTE_OFFSET 0x8c0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_16_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_16_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_16_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_16_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_17_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_17_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_17_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_17_32_OFFSET 0x231
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_17_32_BYTE_OFFSET 0x8c4
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_17_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_17_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_17_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_17_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_18_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_18_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_18_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_18_32_OFFSET 0x232
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_18_32_BYTE_OFFSET 0x8c8
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_18_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_18_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_18_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_19_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_19_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_19_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_19_32_OFFSET 0x233
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_19_32_BYTE_OFFSET 0x8cc
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_19_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_19_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_19_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_20_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_20_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_20_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_20_32_OFFSET 0x234
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_20_32_BYTE_OFFSET 0x8d0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_20_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_20_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_20_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_21_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_21_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_21_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_21_32_OFFSET 0x235
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_21_32_BYTE_OFFSET 0x8d4
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_21_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_21_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_21_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_22_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_22_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_22_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_22_32_OFFSET 0x236
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_22_32_BYTE_OFFSET 0x8d8
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_22_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_22_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_22_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_23_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_23_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_23_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_23_32_OFFSET 0x237
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_23_32_BYTE_OFFSET 0x8dc
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_23_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_23_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_23_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_24_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_24_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_24_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_24_32_OFFSET 0x238
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_24_32_BYTE_OFFSET 0x8e0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_24_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_24_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_24_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_25_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_25_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_25_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_25_32_OFFSET 0x239
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_25_32_BYTE_OFFSET 0x8e4
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_25_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_25_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_25_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_26_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_26_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_26_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_26_32_OFFSET 0x23a
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_26_32_BYTE_OFFSET 0x8e8
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_26_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_26_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_26_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_27_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_27_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_27_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_27_32_OFFSET 0x23b
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_27_32_BYTE_OFFSET 0x8ec
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_27_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_27_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_27_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_28_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_28_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_28_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_28_32_OFFSET 0x23c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_28_32_BYTE_OFFSET 0x8f0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_28_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_28_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_28_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_29_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_29_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_29_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_29_32_OFFSET 0x23d
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_29_32_BYTE_OFFSET 0x8f4
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_29_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_29_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_29_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_30_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_30_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_30_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_30_32_OFFSET 0x23e
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_30_32_BYTE_OFFSET 0x8f8
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_30_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_30_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_30_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset1_capture.sym_hdrfld_offset1_capture_31_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_31_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_31_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_31_32_OFFSET 0x23f
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_31_32_BYTE_OFFSET 0x8fc
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_31_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_31_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_31_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_31_32_WRITE_MASK 0x00000000
/* Wide Register member: cap_dppstats_csr.sym_hdrfld_offset2_capture       */
/* Wide Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture */
/* Wide Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_OFFSET 0x240
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_BYTE_OFFSET 0x900
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_WRITE_ACCESS 0
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_0_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_0_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_0_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_0_32_OFFSET 0x240
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_0_32_BYTE_OFFSET 0x900
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_0_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_0_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_0_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_0_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_1_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_1_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_1_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_1_32_OFFSET 0x241
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_1_32_BYTE_OFFSET 0x904
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_1_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_1_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_1_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_1_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_2_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_2_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_2_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_2_32_OFFSET 0x242
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_2_32_BYTE_OFFSET 0x908
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_2_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_2_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_2_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_2_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_3_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_3_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_3_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_3_32_OFFSET 0x243
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_3_32_BYTE_OFFSET 0x90c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_3_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_3_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_3_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_3_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_4_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_4_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_4_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_4_32_OFFSET 0x244
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_4_32_BYTE_OFFSET 0x910
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_4_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_4_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_4_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_4_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_5_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_5_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_5_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_5_32_OFFSET 0x245
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_5_32_BYTE_OFFSET 0x914
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_5_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_5_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_5_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_5_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_6_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_6_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_6_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_6_32_OFFSET 0x246
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_6_32_BYTE_OFFSET 0x918
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_6_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_6_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_6_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_6_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_7_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_7_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_7_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_7_32_OFFSET 0x247
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_7_32_BYTE_OFFSET 0x91c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_7_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_7_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_7_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_7_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_8_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_8_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_8_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_8_32_OFFSET 0x248
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_8_32_BYTE_OFFSET 0x920
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_8_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_8_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_8_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_8_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_9_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_9_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_9_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_9_32_OFFSET 0x249
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_9_32_BYTE_OFFSET 0x924
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_9_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_9_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_9_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_9_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_10_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_10_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_10_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_10_32_OFFSET 0x24a
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_10_32_BYTE_OFFSET 0x928
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_10_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_10_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_10_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_10_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_11_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_11_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_11_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_11_32_OFFSET 0x24b
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_11_32_BYTE_OFFSET 0x92c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_11_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_11_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_11_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_11_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_12_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_12_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_12_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_12_32_OFFSET 0x24c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_12_32_BYTE_OFFSET 0x930
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_12_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_12_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_12_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_12_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_13_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_13_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_13_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_13_32_OFFSET 0x24d
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_13_32_BYTE_OFFSET 0x934
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_13_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_13_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_13_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_13_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_14_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_14_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_14_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_14_32_OFFSET 0x24e
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_14_32_BYTE_OFFSET 0x938
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_14_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_14_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_14_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_14_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_15_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_15_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_15_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_15_32_OFFSET 0x24f
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_15_32_BYTE_OFFSET 0x93c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_15_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_15_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_15_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_15_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_16_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_16_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_16_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_16_32_OFFSET 0x250
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_16_32_BYTE_OFFSET 0x940
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_16_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_16_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_16_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_16_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_17_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_17_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_17_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_17_32_OFFSET 0x251
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_17_32_BYTE_OFFSET 0x944
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_17_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_17_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_17_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_17_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_18_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_18_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_18_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_18_32_OFFSET 0x252
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_18_32_BYTE_OFFSET 0x948
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_18_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_18_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_18_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_19_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_19_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_19_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_19_32_OFFSET 0x253
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_19_32_BYTE_OFFSET 0x94c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_19_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_19_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_19_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_20_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_20_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_20_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_20_32_OFFSET 0x254
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_20_32_BYTE_OFFSET 0x950
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_20_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_20_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_20_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_21_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_21_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_21_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_21_32_OFFSET 0x255
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_21_32_BYTE_OFFSET 0x954
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_21_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_21_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_21_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_22_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_22_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_22_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_22_32_OFFSET 0x256
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_22_32_BYTE_OFFSET 0x958
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_22_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_22_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_22_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_23_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_23_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_23_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_23_32_OFFSET 0x257
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_23_32_BYTE_OFFSET 0x95c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_23_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_23_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_23_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_24_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_24_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_24_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_24_32_OFFSET 0x258
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_24_32_BYTE_OFFSET 0x960
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_24_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_24_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_24_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_25_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_25_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_25_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_25_32_OFFSET 0x259
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_25_32_BYTE_OFFSET 0x964
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_25_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_25_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_25_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_26_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_26_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_26_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_26_32_OFFSET 0x25a
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_26_32_BYTE_OFFSET 0x968
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_26_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_26_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_26_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_27_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_27_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_27_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_27_32_OFFSET 0x25b
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_27_32_BYTE_OFFSET 0x96c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_27_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_27_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_27_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_28_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_28_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_28_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_28_32_OFFSET 0x25c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_28_32_BYTE_OFFSET 0x970
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_28_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_28_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_28_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_29_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_29_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_29_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_29_32_OFFSET 0x25d
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_29_32_BYTE_OFFSET 0x974
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_29_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_29_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_29_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_30_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_30_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_30_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_30_32_OFFSET 0x25e
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_30_32_BYTE_OFFSET 0x978
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_30_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_30_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_30_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset2_capture.sym_hdrfld_offset2_capture_31_32 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_31_32 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_31_32 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_31_32_OFFSET 0x25f
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_31_32_BYTE_OFFSET 0x97c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_31_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_31_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_31_32_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_31_32_WRITE_MASK 0x00000000
/* Wide Register member: cap_dppstats_csr.sym_hdrfld_offset3_capture       */
/* Wide Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture */
/* Wide Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_OFFSET 0x280
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_BYTE_OFFSET 0xa00
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_WRITE_ACCESS 0
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_0_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_0_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_0_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_0_33_OFFSET 0x280
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_0_33_BYTE_OFFSET 0xa00
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_0_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_0_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_0_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_0_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_1_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_1_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_1_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_1_33_OFFSET 0x281
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_1_33_BYTE_OFFSET 0xa04
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_1_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_1_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_1_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_1_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_2_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_2_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_2_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_2_33_OFFSET 0x282
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_2_33_BYTE_OFFSET 0xa08
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_2_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_2_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_2_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_2_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_3_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_3_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_3_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_3_33_OFFSET 0x283
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_3_33_BYTE_OFFSET 0xa0c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_3_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_3_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_3_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_3_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_4_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_4_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_4_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_4_33_OFFSET 0x284
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_4_33_BYTE_OFFSET 0xa10
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_4_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_4_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_4_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_4_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_5_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_5_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_5_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_5_33_OFFSET 0x285
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_5_33_BYTE_OFFSET 0xa14
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_5_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_5_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_5_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_5_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_6_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_6_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_6_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_6_33_OFFSET 0x286
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_6_33_BYTE_OFFSET 0xa18
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_6_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_6_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_6_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_6_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_7_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_7_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_7_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_7_33_OFFSET 0x287
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_7_33_BYTE_OFFSET 0xa1c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_7_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_7_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_7_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_7_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_8_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_8_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_8_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_8_33_OFFSET 0x288
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_8_33_BYTE_OFFSET 0xa20
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_8_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_8_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_8_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_8_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_9_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_9_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_9_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_9_33_OFFSET 0x289
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_9_33_BYTE_OFFSET 0xa24
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_9_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_9_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_9_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_9_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_10_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_10_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_10_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_10_33_OFFSET 0x28a
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_10_33_BYTE_OFFSET 0xa28
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_10_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_10_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_10_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_10_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_11_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_11_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_11_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_11_33_OFFSET 0x28b
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_11_33_BYTE_OFFSET 0xa2c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_11_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_11_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_11_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_11_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_12_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_12_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_12_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_12_33_OFFSET 0x28c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_12_33_BYTE_OFFSET 0xa30
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_12_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_12_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_12_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_12_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_13_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_13_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_13_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_13_33_OFFSET 0x28d
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_13_33_BYTE_OFFSET 0xa34
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_13_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_13_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_13_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_13_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_14_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_14_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_14_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_14_33_OFFSET 0x28e
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_14_33_BYTE_OFFSET 0xa38
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_14_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_14_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_14_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_14_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_15_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_15_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_15_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_15_33_OFFSET 0x28f
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_15_33_BYTE_OFFSET 0xa3c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_15_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_15_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_15_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_15_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_16_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_16_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_16_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_16_33_OFFSET 0x290
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_16_33_BYTE_OFFSET 0xa40
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_16_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_16_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_16_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_16_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_17_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_17_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_17_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_17_33_OFFSET 0x291
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_17_33_BYTE_OFFSET 0xa44
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_17_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_17_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_17_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_17_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_18_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_18_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_18_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_18_33_OFFSET 0x292
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_18_33_BYTE_OFFSET 0xa48
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_18_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_18_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_18_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_18_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_19_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_19_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_19_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_19_33_OFFSET 0x293
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_19_33_BYTE_OFFSET 0xa4c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_19_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_19_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_19_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_19_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_20_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_20_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_20_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_20_33_OFFSET 0x294
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_20_33_BYTE_OFFSET 0xa50
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_20_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_20_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_20_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_20_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_21_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_21_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_21_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_21_33_OFFSET 0x295
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_21_33_BYTE_OFFSET 0xa54
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_21_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_21_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_21_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_21_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_22_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_22_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_22_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_22_33_OFFSET 0x296
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_22_33_BYTE_OFFSET 0xa58
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_22_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_22_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_22_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_22_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_23_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_23_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_23_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_23_33_OFFSET 0x297
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_23_33_BYTE_OFFSET 0xa5c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_23_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_23_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_23_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_23_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_24_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_24_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_24_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_24_33_OFFSET 0x298
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_24_33_BYTE_OFFSET 0xa60
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_24_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_24_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_24_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_24_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_25_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_25_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_25_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_25_33_OFFSET 0x299
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_25_33_BYTE_OFFSET 0xa64
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_25_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_25_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_25_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_25_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_26_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_26_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_26_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_26_33_OFFSET 0x29a
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_26_33_BYTE_OFFSET 0xa68
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_26_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_26_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_26_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_26_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_27_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_27_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_27_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_27_33_OFFSET 0x29b
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_27_33_BYTE_OFFSET 0xa6c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_27_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_27_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_27_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_27_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_28_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_28_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_28_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_28_33_OFFSET 0x29c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_28_33_BYTE_OFFSET 0xa70
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_28_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_28_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_28_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_28_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_29_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_29_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_29_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_29_33_OFFSET 0x29d
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_29_33_BYTE_OFFSET 0xa74
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_29_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_29_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_29_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_29_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_30_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_30_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_30_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_30_33_OFFSET 0x29e
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_30_33_BYTE_OFFSET 0xa78
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_30_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_30_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_30_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_30_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_31_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_31_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_31_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_31_33_OFFSET 0x29f
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_31_33_BYTE_OFFSET 0xa7c
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_31_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_31_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_31_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_31_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr::sym_hdrfld_offset3_capture.sym_hdrfld_offset3_capture_32_33 */
/* Register type referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_32_33 */
/* Register template referenced: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_32_33 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_32_33_OFFSET 0x2a0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_32_33_BYTE_OFFSET 0xa80
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_32_33_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_32_33_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_32_33_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_32_33_RESET_MASK 0xffff0000
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_32_33_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_32_33_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr.sta_global                            */
/* Register type referenced: cap_dppstats_csr::sta_global                  */
/* Register template referenced: cap_dppstats_csr::sta_global              */
#define CAP_DPPSTATS_CSR_STA_GLOBAL_OFFSET 0x2c0
#define CAP_DPPSTATS_CSR_STA_GLOBAL_BYTE_OFFSET 0xb00
#define CAP_DPPSTATS_CSR_STA_GLOBAL_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_STA_GLOBAL_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_STA_GLOBAL_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_STA_GLOBAL_RESET_MASK 0xfff00000
#define CAP_DPPSTATS_CSR_STA_GLOBAL_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_STA_GLOBAL_WRITE_MASK 0x00000000
/* Register member: cap_dppstats_csr.sta_spare                             */
/* Register type referenced: cap_dppstats_csr::sta_spare                   */
/* Register template referenced: cap_dppstats_csr::sta_spare               */
#define CAP_DPPSTATS_CSR_STA_SPARE_OFFSET 0x2c1
#define CAP_DPPSTATS_CSR_STA_SPARE_BYTE_OFFSET 0xb04
#define CAP_DPPSTATS_CSR_STA_SPARE_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_STA_SPARE_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_STA_SPARE_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_STA_SPARE_WRITE_MASK 0x00000000
/* Wide Register member: cap_dppstats_csr.CNT_dpp                          */
/* Wide Register type referenced: cap_dppstats_csr::CNT_dpp                */
/* Wide Register template referenced: cap_dppstats_csr::CNT_dpp            */
#define CAP_DPPSTATS_CSR_CNT_DPP_OFFSET 0x2d0
#define CAP_DPPSTATS_CSR_CNT_DPP_BYTE_OFFSET 0xb40
#define CAP_DPPSTATS_CSR_CNT_DPP_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::CNT_dpp.CNT_dpp_0_10                 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp::CNT_dpp_0_10       */
/* Register template referenced: cap_dppstats_csr::CNT_dpp::CNT_dpp_0_10   */
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_0_10_OFFSET 0x2d0
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_0_10_BYTE_OFFSET 0xb40
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_0_10_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_0_10_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_0_10_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_0_10_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp.CNT_dpp_1_10                 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp::CNT_dpp_1_10       */
/* Register template referenced: cap_dppstats_csr::CNT_dpp::CNT_dpp_1_10   */
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_1_10_OFFSET 0x2d1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_1_10_BYTE_OFFSET 0xb44
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_1_10_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_1_10_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_1_10_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_1_10_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp.CNT_dpp_2_10                 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp::CNT_dpp_2_10       */
/* Register template referenced: cap_dppstats_csr::CNT_dpp::CNT_dpp_2_10   */
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_2_10_OFFSET 0x2d2
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_2_10_BYTE_OFFSET 0xb48
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_2_10_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_2_10_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_2_10_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_2_10_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp.CNT_dpp_3_10                 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp::CNT_dpp_3_10       */
/* Register template referenced: cap_dppstats_csr::CNT_dpp::CNT_dpp_3_10   */
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_3_10_OFFSET 0x2d3
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_3_10_BYTE_OFFSET 0xb4c
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_3_10_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_3_10_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_3_10_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_3_10_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp.CNT_dpp_4_10                 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp::CNT_dpp_4_10       */
/* Register template referenced: cap_dppstats_csr::CNT_dpp::CNT_dpp_4_10   */
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_4_10_OFFSET 0x2d4
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_4_10_BYTE_OFFSET 0xb50
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_4_10_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_4_10_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_4_10_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_4_10_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp.CNT_dpp_5_10                 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp::CNT_dpp_5_10       */
/* Register template referenced: cap_dppstats_csr::CNT_dpp::CNT_dpp_5_10   */
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_5_10_OFFSET 0x2d5
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_5_10_BYTE_OFFSET 0xb54
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_5_10_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_5_10_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_5_10_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_5_10_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp.CNT_dpp_6_10                 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp::CNT_dpp_6_10       */
/* Register template referenced: cap_dppstats_csr::CNT_dpp::CNT_dpp_6_10   */
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_6_10_OFFSET 0x2d6
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_6_10_BYTE_OFFSET 0xb58
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_6_10_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_6_10_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_6_10_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_6_10_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp.CNT_dpp_7_10                 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp::CNT_dpp_7_10       */
/* Register template referenced: cap_dppstats_csr::CNT_dpp::CNT_dpp_7_10   */
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_7_10_OFFSET 0x2d7
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_7_10_BYTE_OFFSET 0xb5c
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_7_10_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_7_10_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_7_10_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_7_10_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp.CNT_dpp_8_10                 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp::CNT_dpp_8_10       */
/* Register template referenced: cap_dppstats_csr::CNT_dpp::CNT_dpp_8_10   */
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_8_10_OFFSET 0x2d8
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_8_10_BYTE_OFFSET 0xb60
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_8_10_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_8_10_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_8_10_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_8_10_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp.CNT_dpp_9_10                 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp::CNT_dpp_9_10       */
/* Register template referenced: cap_dppstats_csr::CNT_dpp::CNT_dpp_9_10   */
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_9_10_OFFSET 0x2d9
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_9_10_BYTE_OFFSET 0xb64
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_9_10_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_9_10_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_9_10_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_9_10_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr.CNT_dpp_phv_lines                     */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_phv_lines           */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_phv_lines       */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_LINES_OFFSET 0x2e0
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_LINES_BYTE_OFFSET 0xb80
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_LINES_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_LINES_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_LINES_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_LINES_RESET_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_LINES_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_LINES_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr.CNT_dpp_ohi_lines                     */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_ohi_lines           */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_ohi_lines       */
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_LINES_OFFSET 0x2e1
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_LINES_BYTE_OFFSET 0xb84
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_LINES_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_LINES_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_LINES_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_LINES_RESET_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_LINES_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_LINES_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr.CNT_dpp_hdrfld_sel_lines              */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_hdrfld_sel_lines    */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_hdrfld_sel_lines */
#define CAP_DPPSTATS_CSR_CNT_DPP_HDRFLD_SEL_LINES_OFFSET 0x2e2
#define CAP_DPPSTATS_CSR_CNT_DPP_HDRFLD_SEL_LINES_BYTE_OFFSET 0xb88
#define CAP_DPPSTATS_CSR_CNT_DPP_HDRFLD_SEL_LINES_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_HDRFLD_SEL_LINES_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_HDRFLD_SEL_LINES_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_HDRFLD_SEL_LINES_RESET_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_HDRFLD_SEL_LINES_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_HDRFLD_SEL_LINES_WRITE_MASK 0xffffffff
/* Wide Register member: cap_dppstats_csr.CNT_dpp_phv                      */
/* Wide Register type referenced: cap_dppstats_csr::CNT_dpp_phv            */
/* Wide Register template referenced: cap_dppstats_csr::CNT_dpp_phv        */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_OFFSET 0x2e4
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_BYTE_OFFSET 0xb90
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::CNT_dpp_phv.CNT_dpp_phv_0_2          */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_phv::CNT_dpp_phv_0_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_phv::CNT_dpp_phv_0_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_0_2_OFFSET 0x2e4
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_0_2_BYTE_OFFSET 0xb90
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_0_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_0_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_0_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp_phv.CNT_dpp_phv_1_2          */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_phv::CNT_dpp_phv_1_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_phv::CNT_dpp_phv_1_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_1_2_OFFSET 0x2e5
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_1_2_BYTE_OFFSET 0xb94
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_1_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_1_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_1_2_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_1_2_RESET_MASK 0xffffff00
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_1_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dppstats_csr.CNT_dpp_phv_drop                 */
/* Wide Register type referenced: cap_dppstats_csr::CNT_dpp_phv_drop       */
/* Wide Register template referenced: cap_dppstats_csr::CNT_dpp_phv_drop   */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_OFFSET 0x2e6
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_BYTE_OFFSET 0xb98
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::CNT_dpp_phv_drop.CNT_dpp_phv_drop_0_2 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_phv_drop::CNT_dpp_phv_drop_0_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_phv_drop::CNT_dpp_phv_drop_0_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_0_2_OFFSET 0x2e6
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_0_2_BYTE_OFFSET 0xb98
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_0_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_0_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_0_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp_phv_drop.CNT_dpp_phv_drop_1_2 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_phv_drop::CNT_dpp_phv_drop_1_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_phv_drop::CNT_dpp_phv_drop_1_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_1_2_OFFSET 0x2e7
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_1_2_BYTE_OFFSET 0xb9c
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_1_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_1_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_1_2_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_1_2_RESET_MASK 0xffffff00
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_1_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dppstats_csr.CNT_dpp_phv_no_data              */
/* Wide Register type referenced: cap_dppstats_csr::CNT_dpp_phv_no_data    */
/* Wide Register template referenced: cap_dppstats_csr::CNT_dpp_phv_no_data */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_OFFSET 0x2e8
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_BYTE_OFFSET 0xba0
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::CNT_dpp_phv_no_data.CNT_dpp_phv_no_data_0_2 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_phv_no_data::CNT_dpp_phv_no_data_0_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_phv_no_data::CNT_dpp_phv_no_data_0_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_0_2_OFFSET 0x2e8
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_0_2_BYTE_OFFSET 0xba0
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_0_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_0_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_0_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp_phv_no_data.CNT_dpp_phv_no_data_1_2 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_phv_no_data::CNT_dpp_phv_no_data_1_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_phv_no_data::CNT_dpp_phv_no_data_1_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_1_2_OFFSET 0x2e9
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_1_2_BYTE_OFFSET 0xba4
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_1_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_1_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_1_2_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_1_2_RESET_MASK 0xffffff00
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_1_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dppstats_csr.CNT_dpp_phv_no_data_drop         */
/* Wide Register type referenced: cap_dppstats_csr::CNT_dpp_phv_no_data_drop */
/* Wide Register template referenced: cap_dppstats_csr::CNT_dpp_phv_no_data_drop */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_OFFSET 0x2ea
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_BYTE_OFFSET 0xba8
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::CNT_dpp_phv_no_data_drop.CNT_dpp_phv_no_data_drop_0_2 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_phv_no_data_drop::CNT_dpp_phv_no_data_drop_0_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_phv_no_data_drop::CNT_dpp_phv_no_data_drop_0_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_0_2_OFFSET 0x2ea
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_0_2_BYTE_OFFSET 0xba8
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_0_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_0_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_0_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp_phv_no_data_drop.CNT_dpp_phv_no_data_drop_1_2 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_phv_no_data_drop::CNT_dpp_phv_no_data_drop_1_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_phv_no_data_drop::CNT_dpp_phv_no_data_drop_1_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_1_2_OFFSET 0x2eb
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_1_2_BYTE_OFFSET 0xbac
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_1_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_1_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_1_2_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_1_2_RESET_MASK 0xffffff00
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_1_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dppstats_csr.CNT_dpp_phv_no_data_drop_drop    */
/* Wide Register type referenced: cap_dppstats_csr::CNT_dpp_phv_no_data_drop_drop */
/* Wide Register template referenced: cap_dppstats_csr::CNT_dpp_phv_no_data_drop_drop */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_OFFSET 0x2ec
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_BYTE_OFFSET 0xbb0
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::CNT_dpp_phv_no_data_drop_drop.CNT_dpp_phv_no_data_drop_drop_0_2 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_phv_no_data_drop_drop::CNT_dpp_phv_no_data_drop_drop_0_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_phv_no_data_drop_drop::CNT_dpp_phv_no_data_drop_drop_0_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_0_2_OFFSET 0x2ec
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_0_2_BYTE_OFFSET 0xbb0
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_0_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_0_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_0_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp_phv_no_data_drop_drop.CNT_dpp_phv_no_data_drop_drop_1_2 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_phv_no_data_drop_drop::CNT_dpp_phv_no_data_drop_drop_1_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_phv_no_data_drop_drop::CNT_dpp_phv_no_data_drop_drop_1_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_1_2_OFFSET 0x2ed
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_1_2_BYTE_OFFSET 0xbb4
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_1_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_1_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_1_2_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_1_2_RESET_MASK 0xffffff00
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_1_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dppstats_csr.CNT_dpp_ohi                      */
/* Wide Register type referenced: cap_dppstats_csr::CNT_dpp_ohi            */
/* Wide Register template referenced: cap_dppstats_csr::CNT_dpp_ohi        */
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_OFFSET 0x2ee
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_BYTE_OFFSET 0xbb8
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::CNT_dpp_ohi.CNT_dpp_ohi_0_2          */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_ohi::CNT_dpp_ohi_0_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_ohi::CNT_dpp_ohi_0_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_0_2_OFFSET 0x2ee
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_0_2_BYTE_OFFSET 0xbb8
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_0_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_0_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_0_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp_ohi.CNT_dpp_ohi_1_2          */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_ohi::CNT_dpp_ohi_1_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_ohi::CNT_dpp_ohi_1_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_1_2_OFFSET 0x2ef
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_1_2_BYTE_OFFSET 0xbbc
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_1_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_1_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_1_2_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_1_2_RESET_MASK 0xffffff00
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_1_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dppstats_csr.CNT_dpp_dpr_xn                   */
/* Wide Register type referenced: cap_dppstats_csr::CNT_dpp_dpr_xn         */
/* Wide Register template referenced: cap_dppstats_csr::CNT_dpp_dpr_xn     */
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_OFFSET 0x2f0
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_BYTE_OFFSET 0xbc0
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::CNT_dpp_dpr_xn.CNT_dpp_dpr_xn_0_2    */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_dpr_xn::CNT_dpp_dpr_xn_0_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_dpr_xn::CNT_dpp_dpr_xn_0_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_0_2_OFFSET 0x2f0
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_0_2_BYTE_OFFSET 0xbc0
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_0_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_0_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_0_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp_dpr_xn.CNT_dpp_dpr_xn_1_2    */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_dpr_xn::CNT_dpp_dpr_xn_1_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_dpr_xn::CNT_dpp_dpr_xn_1_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_1_2_OFFSET 0x2f1
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_1_2_BYTE_OFFSET 0xbc4
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_1_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_1_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_1_2_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_1_2_RESET_MASK 0xffffff00
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_1_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dppstats_csr.CNT_dpp_dpr_csum_crc_xn          */
/* Wide Register type referenced: cap_dppstats_csr::CNT_dpp_dpr_csum_crc_xn */
/* Wide Register template referenced: cap_dppstats_csr::CNT_dpp_dpr_csum_crc_xn */
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_OFFSET 0x2f2
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_BYTE_OFFSET 0xbc8
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::CNT_dpp_dpr_csum_crc_xn.CNT_dpp_dpr_csum_crc_xn_0_2 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_dpr_csum_crc_xn::CNT_dpp_dpr_csum_crc_xn_0_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_dpr_csum_crc_xn::CNT_dpp_dpr_csum_crc_xn_0_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_0_2_OFFSET 0x2f2
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_0_2_BYTE_OFFSET 0xbc8
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_0_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_0_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_0_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp_dpr_csum_crc_xn.CNT_dpp_dpr_csum_crc_xn_1_2 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_dpr_csum_crc_xn::CNT_dpp_dpr_csum_crc_xn_1_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_dpr_csum_crc_xn::CNT_dpp_dpr_csum_crc_xn_1_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_1_2_OFFSET 0x2f3
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_1_2_BYTE_OFFSET 0xbcc
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_1_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_1_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_1_2_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_1_2_RESET_MASK 0xffffff00
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_1_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dppstats_csr.CNT_dpp_spare_0                  */
/* Wide Register type referenced: cap_dppstats_csr::CNT_dpp_spare_0        */
/* Wide Register template referenced: cap_dppstats_csr::CNT_dpp_spare_0    */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_OFFSET 0x2f4
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_BYTE_OFFSET 0xbd0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::CNT_dpp_spare_0.CNT_dpp_spare_0_0_2  */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_0::CNT_dpp_spare_0_0_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_0::CNT_dpp_spare_0_0_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_0_2_OFFSET 0x2f4
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_0_2_BYTE_OFFSET 0xbd0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_0_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_0_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_0_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp_spare_0.CNT_dpp_spare_0_1_2  */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_0::CNT_dpp_spare_0_1_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_0::CNT_dpp_spare_0_1_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_1_2_OFFSET 0x2f5
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_1_2_BYTE_OFFSET 0xbd4
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_1_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_1_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_1_2_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_1_2_RESET_MASK 0xffffff00
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_1_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dppstats_csr.CNT_dpp_spare_1                  */
/* Wide Register type referenced: cap_dppstats_csr::CNT_dpp_spare_1        */
/* Wide Register template referenced: cap_dppstats_csr::CNT_dpp_spare_1    */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_OFFSET 0x2f6
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_BYTE_OFFSET 0xbd8
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::CNT_dpp_spare_1.CNT_dpp_spare_1_0_2  */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_1::CNT_dpp_spare_1_0_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_1::CNT_dpp_spare_1_0_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_0_2_OFFSET 0x2f6
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_0_2_BYTE_OFFSET 0xbd8
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_0_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_0_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_0_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp_spare_1.CNT_dpp_spare_1_1_2  */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_1::CNT_dpp_spare_1_1_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_1::CNT_dpp_spare_1_1_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_1_2_OFFSET 0x2f7
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_1_2_BYTE_OFFSET 0xbdc
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_1_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_1_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_1_2_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_1_2_RESET_MASK 0xffffff00
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_1_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dppstats_csr.CNT_dpp_spare_2                  */
/* Wide Register type referenced: cap_dppstats_csr::CNT_dpp_spare_2        */
/* Wide Register template referenced: cap_dppstats_csr::CNT_dpp_spare_2    */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_OFFSET 0x2f8
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_BYTE_OFFSET 0xbe0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::CNT_dpp_spare_2.CNT_dpp_spare_2_0_2  */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_2::CNT_dpp_spare_2_0_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_2::CNT_dpp_spare_2_0_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_0_2_OFFSET 0x2f8
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_0_2_BYTE_OFFSET 0xbe0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_0_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_0_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_0_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp_spare_2.CNT_dpp_spare_2_1_2  */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_2::CNT_dpp_spare_2_1_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_2::CNT_dpp_spare_2_1_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_1_2_OFFSET 0x2f9
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_1_2_BYTE_OFFSET 0xbe4
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_1_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_1_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_1_2_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_1_2_RESET_MASK 0xffffff00
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_1_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dppstats_csr.CNT_dpp_spare_3                  */
/* Wide Register type referenced: cap_dppstats_csr::CNT_dpp_spare_3        */
/* Wide Register template referenced: cap_dppstats_csr::CNT_dpp_spare_3    */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_OFFSET 0x2fa
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_BYTE_OFFSET 0xbe8
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::CNT_dpp_spare_3.CNT_dpp_spare_3_0_2  */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_3::CNT_dpp_spare_3_0_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_3::CNT_dpp_spare_3_0_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_0_2_OFFSET 0x2fa
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_0_2_BYTE_OFFSET 0xbe8
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_0_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_0_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_0_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp_spare_3.CNT_dpp_spare_3_1_2  */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_3::CNT_dpp_spare_3_1_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_3::CNT_dpp_spare_3_1_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_1_2_OFFSET 0x2fb
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_1_2_BYTE_OFFSET 0xbec
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_1_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_1_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_1_2_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_1_2_RESET_MASK 0xffffff00
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_1_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dppstats_csr.CNT_dpp_spare_4                  */
/* Wide Register type referenced: cap_dppstats_csr::CNT_dpp_spare_4        */
/* Wide Register template referenced: cap_dppstats_csr::CNT_dpp_spare_4    */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_OFFSET 0x2fc
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_BYTE_OFFSET 0xbf0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::CNT_dpp_spare_4.CNT_dpp_spare_4_0_2  */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_4::CNT_dpp_spare_4_0_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_4::CNT_dpp_spare_4_0_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_0_2_OFFSET 0x2fc
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_0_2_BYTE_OFFSET 0xbf0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_0_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_0_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_0_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp_spare_4.CNT_dpp_spare_4_1_2  */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_4::CNT_dpp_spare_4_1_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_4::CNT_dpp_spare_4_1_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_1_2_OFFSET 0x2fd
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_1_2_BYTE_OFFSET 0xbf4
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_1_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_1_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_1_2_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_1_2_RESET_MASK 0xffffff00
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_1_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dppstats_csr.CNT_dpp_spare_5                  */
/* Wide Register type referenced: cap_dppstats_csr::CNT_dpp_spare_5        */
/* Wide Register template referenced: cap_dppstats_csr::CNT_dpp_spare_5    */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_OFFSET 0x2fe
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_BYTE_OFFSET 0xbf8
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::CNT_dpp_spare_5.CNT_dpp_spare_5_0_2  */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_5::CNT_dpp_spare_5_0_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_5::CNT_dpp_spare_5_0_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_0_2_OFFSET 0x2fe
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_0_2_BYTE_OFFSET 0xbf8
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_0_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_0_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_0_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp_spare_5.CNT_dpp_spare_5_1_2  */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_5::CNT_dpp_spare_5_1_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_5::CNT_dpp_spare_5_1_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_1_2_OFFSET 0x2ff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_1_2_BYTE_OFFSET 0xbfc
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_1_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_1_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_1_2_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_1_2_RESET_MASK 0xffffff00
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_1_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dppstats_csr.CNT_dpp_spare_6                  */
/* Wide Register type referenced: cap_dppstats_csr::CNT_dpp_spare_6        */
/* Wide Register template referenced: cap_dppstats_csr::CNT_dpp_spare_6    */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_OFFSET 0x300
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_BYTE_OFFSET 0xc00
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::CNT_dpp_spare_6.CNT_dpp_spare_6_0_2  */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_6::CNT_dpp_spare_6_0_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_6::CNT_dpp_spare_6_0_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_0_2_OFFSET 0x300
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_0_2_BYTE_OFFSET 0xc00
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_0_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_0_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_0_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp_spare_6.CNT_dpp_spare_6_1_2  */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_6::CNT_dpp_spare_6_1_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_6::CNT_dpp_spare_6_1_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_1_2_OFFSET 0x301
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_1_2_BYTE_OFFSET 0xc04
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_1_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_1_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_1_2_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_1_2_RESET_MASK 0xffffff00
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_1_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dppstats_csr.CNT_dpp_spare_7                  */
/* Wide Register type referenced: cap_dppstats_csr::CNT_dpp_spare_7        */
/* Wide Register template referenced: cap_dppstats_csr::CNT_dpp_spare_7    */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_OFFSET 0x302
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_BYTE_OFFSET 0xc08
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::CNT_dpp_spare_7.CNT_dpp_spare_7_0_2  */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_7::CNT_dpp_spare_7_0_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_7::CNT_dpp_spare_7_0_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_0_2_OFFSET 0x302
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_0_2_BYTE_OFFSET 0xc08
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_0_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_0_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_0_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp_spare_7.CNT_dpp_spare_7_1_2  */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_7::CNT_dpp_spare_7_1_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_7::CNT_dpp_spare_7_1_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_1_2_OFFSET 0x303
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_1_2_BYTE_OFFSET 0xc0c
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_1_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_1_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_1_2_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_1_2_RESET_MASK 0xffffff00
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_1_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dppstats_csr.CNT_dpp_spare_8                  */
/* Wide Register type referenced: cap_dppstats_csr::CNT_dpp_spare_8        */
/* Wide Register template referenced: cap_dppstats_csr::CNT_dpp_spare_8    */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_OFFSET 0x304
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_BYTE_OFFSET 0xc10
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::CNT_dpp_spare_8.CNT_dpp_spare_8_0_2  */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_8::CNT_dpp_spare_8_0_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_8::CNT_dpp_spare_8_0_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_0_2_OFFSET 0x304
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_0_2_BYTE_OFFSET 0xc10
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_0_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_0_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_0_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp_spare_8.CNT_dpp_spare_8_1_2  */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_8::CNT_dpp_spare_8_1_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_8::CNT_dpp_spare_8_1_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_1_2_OFFSET 0x305
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_1_2_BYTE_OFFSET 0xc14
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_1_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_1_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_1_2_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_1_2_RESET_MASK 0xffffff00
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_1_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dppstats_csr.CNT_dpp_spare_9                  */
/* Wide Register type referenced: cap_dppstats_csr::CNT_dpp_spare_9        */
/* Wide Register template referenced: cap_dppstats_csr::CNT_dpp_spare_9    */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_OFFSET 0x306
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_BYTE_OFFSET 0xc18
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::CNT_dpp_spare_9.CNT_dpp_spare_9_0_2  */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_9::CNT_dpp_spare_9_0_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_9::CNT_dpp_spare_9_0_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_0_2_OFFSET 0x306
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_0_2_BYTE_OFFSET 0xc18
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_0_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_0_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_0_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp_spare_9.CNT_dpp_spare_9_1_2  */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_9::CNT_dpp_spare_9_1_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_9::CNT_dpp_spare_9_1_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_1_2_OFFSET 0x307
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_1_2_BYTE_OFFSET 0xc1c
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_1_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_1_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_1_2_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_1_2_RESET_MASK 0xffffff00
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_1_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dppstats_csr.CNT_dpp_spare_10                 */
/* Wide Register type referenced: cap_dppstats_csr::CNT_dpp_spare_10       */
/* Wide Register template referenced: cap_dppstats_csr::CNT_dpp_spare_10   */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_OFFSET 0x308
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_BYTE_OFFSET 0xc20
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::CNT_dpp_spare_10.CNT_dpp_spare_10_0_2 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_10::CNT_dpp_spare_10_0_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_10::CNT_dpp_spare_10_0_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_0_2_OFFSET 0x308
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_0_2_BYTE_OFFSET 0xc20
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_0_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_0_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_0_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp_spare_10.CNT_dpp_spare_10_1_2 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_10::CNT_dpp_spare_10_1_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_10::CNT_dpp_spare_10_1_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_1_2_OFFSET 0x309
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_1_2_BYTE_OFFSET 0xc24
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_1_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_1_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_1_2_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_1_2_RESET_MASK 0xffffff00
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_1_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dppstats_csr.CNT_dpp_spare_11                 */
/* Wide Register type referenced: cap_dppstats_csr::CNT_dpp_spare_11       */
/* Wide Register template referenced: cap_dppstats_csr::CNT_dpp_spare_11   */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_OFFSET 0x30a
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_BYTE_OFFSET 0xc28
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::CNT_dpp_spare_11.CNT_dpp_spare_11_0_2 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_11::CNT_dpp_spare_11_0_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_11::CNT_dpp_spare_11_0_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_0_2_OFFSET 0x30a
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_0_2_BYTE_OFFSET 0xc28
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_0_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_0_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_0_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp_spare_11.CNT_dpp_spare_11_1_2 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_11::CNT_dpp_spare_11_1_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_11::CNT_dpp_spare_11_1_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_1_2_OFFSET 0x30b
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_1_2_BYTE_OFFSET 0xc2c
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_1_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_1_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_1_2_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_1_2_RESET_MASK 0xffffff00
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_1_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dppstats_csr.CNT_dpp_spare_12                 */
/* Wide Register type referenced: cap_dppstats_csr::CNT_dpp_spare_12       */
/* Wide Register template referenced: cap_dppstats_csr::CNT_dpp_spare_12   */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_OFFSET 0x30c
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_BYTE_OFFSET 0xc30
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::CNT_dpp_spare_12.CNT_dpp_spare_12_0_2 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_12::CNT_dpp_spare_12_0_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_12::CNT_dpp_spare_12_0_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_0_2_OFFSET 0x30c
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_0_2_BYTE_OFFSET 0xc30
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_0_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_0_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_0_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp_spare_12.CNT_dpp_spare_12_1_2 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_12::CNT_dpp_spare_12_1_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_12::CNT_dpp_spare_12_1_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_1_2_OFFSET 0x30d
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_1_2_BYTE_OFFSET 0xc34
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_1_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_1_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_1_2_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_1_2_RESET_MASK 0xffffff00
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_1_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dppstats_csr.CNT_dpp_spare_13                 */
/* Wide Register type referenced: cap_dppstats_csr::CNT_dpp_spare_13       */
/* Wide Register template referenced: cap_dppstats_csr::CNT_dpp_spare_13   */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_OFFSET 0x30e
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_BYTE_OFFSET 0xc38
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::CNT_dpp_spare_13.CNT_dpp_spare_13_0_2 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_13::CNT_dpp_spare_13_0_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_13::CNT_dpp_spare_13_0_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_0_2_OFFSET 0x30e
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_0_2_BYTE_OFFSET 0xc38
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_0_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_0_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_0_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp_spare_13.CNT_dpp_spare_13_1_2 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_13::CNT_dpp_spare_13_1_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_13::CNT_dpp_spare_13_1_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_1_2_OFFSET 0x30f
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_1_2_BYTE_OFFSET 0xc3c
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_1_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_1_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_1_2_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_1_2_RESET_MASK 0xffffff00
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_1_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dppstats_csr.CNT_dpp_spare_14                 */
/* Wide Register type referenced: cap_dppstats_csr::CNT_dpp_spare_14       */
/* Wide Register template referenced: cap_dppstats_csr::CNT_dpp_spare_14   */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_OFFSET 0x310
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_BYTE_OFFSET 0xc40
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::CNT_dpp_spare_14.CNT_dpp_spare_14_0_2 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_14::CNT_dpp_spare_14_0_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_14::CNT_dpp_spare_14_0_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_0_2_OFFSET 0x310
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_0_2_BYTE_OFFSET 0xc40
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_0_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_0_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_0_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp_spare_14.CNT_dpp_spare_14_1_2 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_14::CNT_dpp_spare_14_1_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_14::CNT_dpp_spare_14_1_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_1_2_OFFSET 0x311
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_1_2_BYTE_OFFSET 0xc44
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_1_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_1_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_1_2_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_1_2_RESET_MASK 0xffffff00
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_1_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dppstats_csr.CNT_dpp_spare_15                 */
/* Wide Register type referenced: cap_dppstats_csr::CNT_dpp_spare_15       */
/* Wide Register template referenced: cap_dppstats_csr::CNT_dpp_spare_15   */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_OFFSET 0x312
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_BYTE_OFFSET 0xc48
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::CNT_dpp_spare_15.CNT_dpp_spare_15_0_2 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_15::CNT_dpp_spare_15_0_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_15::CNT_dpp_spare_15_0_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_0_2_OFFSET 0x312
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_0_2_BYTE_OFFSET 0xc48
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_0_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_0_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_0_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::CNT_dpp_spare_15.CNT_dpp_spare_15_1_2 */
/* Register type referenced: cap_dppstats_csr::CNT_dpp_spare_15::CNT_dpp_spare_15_1_2 */
/* Register template referenced: cap_dppstats_csr::CNT_dpp_spare_15::CNT_dpp_spare_15_1_2 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_1_2_OFFSET 0x313
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_1_2_BYTE_OFFSET 0xc4c
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_1_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_1_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_1_2_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_1_2_RESET_MASK 0xffffff00
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_1_2_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dppstats_csr.SAT_dpp_err                      */
/* Wide Register type referenced: cap_dppstats_csr::SAT_dpp_err            */
/* Wide Register template referenced: cap_dppstats_csr::SAT_dpp_err        */
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_OFFSET 0x318
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_BYTE_OFFSET 0xc60
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::SAT_dpp_err.SAT_dpp_err_0_5          */
/* Register type referenced: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_0_5 */
/* Register template referenced: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_0_5 */
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_OFFSET 0x318
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_BYTE_OFFSET 0xc60
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::SAT_dpp_err.SAT_dpp_err_1_5          */
/* Register type referenced: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_1_5 */
/* Register template referenced: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_1_5 */
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_OFFSET 0x319
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_BYTE_OFFSET 0xc64
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::SAT_dpp_err.SAT_dpp_err_2_5          */
/* Register type referenced: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_2_5 */
/* Register template referenced: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_2_5 */
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_OFFSET 0x31a
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_BYTE_OFFSET 0xc68
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::SAT_dpp_err.SAT_dpp_err_3_5          */
/* Register type referenced: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_3_5 */
/* Register template referenced: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_3_5 */
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_OFFSET 0x31b
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_BYTE_OFFSET 0xc6c
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::SAT_dpp_err.SAT_dpp_err_4_5          */
/* Register type referenced: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_4_5 */
/* Register template referenced: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_4_5 */
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_4_5_OFFSET 0x31c
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_4_5_BYTE_OFFSET 0xc70
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_4_5_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_4_5_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_4_5_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_4_5_RESET_MASK 0xffffff00
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_4_5_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_4_5_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dppstats_csr.SAT_dpp_ff_err                   */
/* Wide Register type referenced: cap_dppstats_csr::SAT_dpp_ff_err         */
/* Wide Register template referenced: cap_dppstats_csr::SAT_dpp_ff_err     */
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_OFFSET 0x320
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_BYTE_OFFSET 0xc80
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::SAT_dpp_ff_err.SAT_dpp_ff_err_0_3    */
/* Register type referenced: cap_dppstats_csr::SAT_dpp_ff_err::SAT_dpp_ff_err_0_3 */
/* Register template referenced: cap_dppstats_csr::SAT_dpp_ff_err::SAT_dpp_ff_err_0_3 */
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_OFFSET 0x320
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_BYTE_OFFSET 0xc80
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::SAT_dpp_ff_err.SAT_dpp_ff_err_1_3    */
/* Register type referenced: cap_dppstats_csr::SAT_dpp_ff_err::SAT_dpp_ff_err_1_3 */
/* Register template referenced: cap_dppstats_csr::SAT_dpp_ff_err::SAT_dpp_ff_err_1_3 */
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_OFFSET 0x321
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_BYTE_OFFSET 0xc84
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::SAT_dpp_ff_err.SAT_dpp_ff_err_2_3    */
/* Register type referenced: cap_dppstats_csr::SAT_dpp_ff_err::SAT_dpp_ff_err_2_3 */
/* Register template referenced: cap_dppstats_csr::SAT_dpp_ff_err::SAT_dpp_ff_err_2_3 */
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_OFFSET 0x322
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_BYTE_OFFSET 0xc88
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_RESET_VALUE 0x00000000
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_RESET_MASK 0xffff0000
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_WRITE_MASK 0x0000ffff
/* Wide Register member: cap_dppstats_csr.SAT_dpp_spare_err                */
/* Wide Register type referenced: cap_dppstats_csr::SAT_dpp_spare_err      */
/* Wide Register template referenced: cap_dppstats_csr::SAT_dpp_spare_err  */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_OFFSET 0x328
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_BYTE_OFFSET 0xca0
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_WRITE_ACCESS 1
/* Register member: cap_dppstats_csr::SAT_dpp_spare_err.SAT_dpp_spare_err_0_8 */
/* Register type referenced: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_0_8 */
/* Register template referenced: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_0_8 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_OFFSET 0x328
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_BYTE_OFFSET 0xca0
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::SAT_dpp_spare_err.SAT_dpp_spare_err_1_8 */
/* Register type referenced: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_1_8 */
/* Register template referenced: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_1_8 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_OFFSET 0x329
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_BYTE_OFFSET 0xca4
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::SAT_dpp_spare_err.SAT_dpp_spare_err_2_8 */
/* Register type referenced: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_2_8 */
/* Register template referenced: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_2_8 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_OFFSET 0x32a
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_BYTE_OFFSET 0xca8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::SAT_dpp_spare_err.SAT_dpp_spare_err_3_8 */
/* Register type referenced: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_3_8 */
/* Register template referenced: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_3_8 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_OFFSET 0x32b
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_BYTE_OFFSET 0xcac
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::SAT_dpp_spare_err.SAT_dpp_spare_err_4_8 */
/* Register type referenced: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_4_8 */
/* Register template referenced: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_4_8 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_OFFSET 0x32c
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_BYTE_OFFSET 0xcb0
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::SAT_dpp_spare_err.SAT_dpp_spare_err_5_8 */
/* Register type referenced: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_5_8 */
/* Register template referenced: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_5_8 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_OFFSET 0x32d
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_BYTE_OFFSET 0xcb4
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::SAT_dpp_spare_err.SAT_dpp_spare_err_6_8 */
/* Register type referenced: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_6_8 */
/* Register template referenced: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_6_8 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_OFFSET 0x32e
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_BYTE_OFFSET 0xcb8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_WRITE_MASK 0xffffffff
/* Register member: cap_dppstats_csr::SAT_dpp_spare_err.SAT_dpp_spare_err_7_8 */
/* Register type referenced: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_7_8 */
/* Register template referenced: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_7_8 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_OFFSET 0x32f
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_BYTE_OFFSET 0xcbc
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_READ_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_WRITE_MASK 0xffffffff

/* Register type: cap_dppstats_csr::cfg_capture                            */
/* Register template: cap_dppstats_csr::cfg_capture                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 229 */
/* Field member: cap_dppstats_csr::cfg_capture.rsvd                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_RSVD_MSB 31
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_RSVD_LSB 2
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_RSVD_WIDTH 30
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_RSVD_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_RSVD_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_RSVD_RESET 0x00000000
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_RSVD_FIELD_MASK 0xfffffffc
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_RSVD_GET(x) (((x) & 0xfffffffc) >> 2)
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_RSVD_SET(x) (((x) << 2) & 0xfffffffc)
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_RSVD_MODIFY(r, x) \
   ((((x) << 2) & 0xfffffffc) | ((r) & 0x00000003))
/* Field member: cap_dppstats_csr::cfg_capture.capture_arm                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 56 */
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_CAPTURE_ARM_MSB 1
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_CAPTURE_ARM_LSB 1
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_CAPTURE_ARM_WIDTH 1
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_CAPTURE_ARM_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_CAPTURE_ARM_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_CAPTURE_ARM_RESET 0x0
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_CAPTURE_ARM_FIELD_MASK 0x00000002
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_CAPTURE_ARM_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_CAPTURE_ARM_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_CAPTURE_ARM_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dppstats_csr::cfg_capture.capture_en                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_CAPTURE_EN_MSB 0
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_CAPTURE_EN_LSB 0
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_CAPTURE_EN_WIDTH 1
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_CAPTURE_EN_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_CAPTURE_EN_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_CAPTURE_EN_RESET 0x0
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_CAPTURE_EN_FIELD_MASK 0x00000001
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_CAPTURE_EN_GET(x) ((x) & 0x00000001)
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_CAPTURE_EN_SET(x) ((x) & 0x00000001)
#define CAP_DPPSTATS_CSR_CFG_CAPTURE_CAPTURE_EN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dppstats_csr::cfg_spare_stats                        */
/* Register template: cap_dppstats_csr::cfg_spare_stats                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 238 */
/* Field member: cap_dppstats_csr::cfg_spare_stats.data                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPPSTATS_CSR_CFG_SPARE_STATS_DATA_MSB 31
#define CAP_DPPSTATS_CSR_CFG_SPARE_STATS_DATA_LSB 0
#define CAP_DPPSTATS_CSR_CFG_SPARE_STATS_DATA_WIDTH 32
#define CAP_DPPSTATS_CSR_CFG_SPARE_STATS_DATA_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CFG_SPARE_STATS_DATA_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CFG_SPARE_STATS_DATA_RESET 0x00000000
#define CAP_DPPSTATS_CSR_CFG_SPARE_STATS_DATA_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CFG_SPARE_STATS_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CFG_SPARE_STATS_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CFG_SPARE_STATS_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Wide Register type: cap_dppstats_csr::sym_phv0_capture                  */
/* Wide Register template: cap_dppstats_csr::sym_phv0_capture              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SIZE 0x20
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_BYTE_SIZE 0x80

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_0_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_0_32.phv0_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_PHV0_31_0_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_PHV0_31_0_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_PHV0_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_PHV0_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_PHV0_31_0_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_PHV0_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_PHV0_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_PHV0_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_PHV0_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_1_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_1_32.phv0_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_PHV0_63_32_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_PHV0_63_32_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_PHV0_63_32_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_PHV0_63_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_PHV0_63_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_PHV0_63_32_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_PHV0_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_PHV0_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_PHV0_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_2_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_2_32.phv0_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_PHV0_95_64_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_PHV0_95_64_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_PHV0_95_64_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_PHV0_95_64_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_PHV0_95_64_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_PHV0_95_64_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_PHV0_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_PHV0_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_PHV0_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_3_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_3_32.phv0_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_PHV0_127_96_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_PHV0_127_96_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_PHV0_127_96_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_PHV0_127_96_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_PHV0_127_96_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_PHV0_127_96_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_PHV0_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_PHV0_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_PHV0_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_4_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_4_32.phv0_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_PHV0_159_128_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_PHV0_159_128_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_PHV0_159_128_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_PHV0_159_128_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_PHV0_159_128_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_PHV0_159_128_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_PHV0_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_PHV0_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_PHV0_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_5_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_5_32.phv0_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_PHV0_191_160_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_PHV0_191_160_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_PHV0_191_160_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_PHV0_191_160_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_PHV0_191_160_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_PHV0_191_160_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_PHV0_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_PHV0_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_PHV0_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_6_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_6_32.phv0_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_PHV0_223_192_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_PHV0_223_192_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_PHV0_223_192_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_PHV0_223_192_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_PHV0_223_192_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_PHV0_223_192_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_PHV0_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_PHV0_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_PHV0_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_7_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_7_32.phv0_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_PHV0_255_224_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_PHV0_255_224_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_PHV0_255_224_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_PHV0_255_224_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_PHV0_255_224_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_PHV0_255_224_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_PHV0_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_PHV0_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_PHV0_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_8_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_8_32.phv0_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_PHV0_287_256_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_PHV0_287_256_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_PHV0_287_256_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_PHV0_287_256_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_PHV0_287_256_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_PHV0_287_256_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_PHV0_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_PHV0_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_PHV0_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_9_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_9_32.phv0_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_PHV0_319_288_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_PHV0_319_288_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_PHV0_319_288_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_PHV0_319_288_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_PHV0_319_288_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_PHV0_319_288_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_PHV0_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_PHV0_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_PHV0_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_10_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_10_32.phv0_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_PHV0_351_320_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_PHV0_351_320_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_PHV0_351_320_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_PHV0_351_320_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_PHV0_351_320_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_PHV0_351_320_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_PHV0_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_PHV0_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_PHV0_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_11_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_11_32.phv0_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_PHV0_383_352_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_PHV0_383_352_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_PHV0_383_352_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_PHV0_383_352_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_PHV0_383_352_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_PHV0_383_352_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_PHV0_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_PHV0_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_PHV0_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_12_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_12_32.phv0_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_PHV0_415_384_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_PHV0_415_384_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_PHV0_415_384_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_PHV0_415_384_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_PHV0_415_384_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_PHV0_415_384_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_PHV0_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_PHV0_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_PHV0_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_13_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_13_32.phv0_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_PHV0_447_416_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_PHV0_447_416_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_PHV0_447_416_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_PHV0_447_416_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_PHV0_447_416_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_PHV0_447_416_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_PHV0_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_PHV0_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_PHV0_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_14_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_14_32.phv0_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_PHV0_479_448_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_PHV0_479_448_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_PHV0_479_448_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_PHV0_479_448_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_PHV0_479_448_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_PHV0_479_448_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_PHV0_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_PHV0_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_PHV0_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_15_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_15_32.phv0_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_PHV0_511_480_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_PHV0_511_480_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_PHV0_511_480_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_PHV0_511_480_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_PHV0_511_480_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_PHV0_511_480_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_PHV0_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_PHV0_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_PHV0_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_16_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_16_32.phv0_543_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_PHV0_543_512_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_PHV0_543_512_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_PHV0_543_512_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_PHV0_543_512_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_PHV0_543_512_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_PHV0_543_512_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_PHV0_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_PHV0_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_PHV0_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_17_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_17_32.phv0_575_544 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_PHV0_575_544_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_PHV0_575_544_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_PHV0_575_544_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_PHV0_575_544_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_PHV0_575_544_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_PHV0_575_544_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_PHV0_575_544_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_PHV0_575_544_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_PHV0_575_544_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_18_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_18_32.phv0_607_576 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_PHV0_607_576_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_PHV0_607_576_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_PHV0_607_576_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_PHV0_607_576_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_PHV0_607_576_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_PHV0_607_576_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_PHV0_607_576_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_PHV0_607_576_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_PHV0_607_576_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_19_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_19_32.phv0_639_608 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_PHV0_639_608_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_PHV0_639_608_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_PHV0_639_608_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_PHV0_639_608_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_PHV0_639_608_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_PHV0_639_608_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_PHV0_639_608_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_PHV0_639_608_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_PHV0_639_608_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_20_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_20_32.phv0_671_640 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_PHV0_671_640_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_PHV0_671_640_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_PHV0_671_640_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_PHV0_671_640_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_PHV0_671_640_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_PHV0_671_640_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_PHV0_671_640_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_PHV0_671_640_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_PHV0_671_640_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_21_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_21_32.phv0_703_672 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_PHV0_703_672_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_PHV0_703_672_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_PHV0_703_672_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_PHV0_703_672_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_PHV0_703_672_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_PHV0_703_672_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_PHV0_703_672_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_PHV0_703_672_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_PHV0_703_672_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_22_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_22_32.phv0_735_704 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_PHV0_735_704_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_PHV0_735_704_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_PHV0_735_704_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_PHV0_735_704_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_PHV0_735_704_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_PHV0_735_704_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_PHV0_735_704_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_PHV0_735_704_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_PHV0_735_704_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_23_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_23_32.phv0_767_736 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_PHV0_767_736_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_PHV0_767_736_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_PHV0_767_736_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_PHV0_767_736_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_PHV0_767_736_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_PHV0_767_736_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_PHV0_767_736_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_PHV0_767_736_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_PHV0_767_736_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_24_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_24_32.phv0_799_768 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_PHV0_799_768_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_PHV0_799_768_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_PHV0_799_768_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_PHV0_799_768_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_PHV0_799_768_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_PHV0_799_768_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_PHV0_799_768_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_PHV0_799_768_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_PHV0_799_768_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_25_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_25_32.phv0_831_800 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_PHV0_831_800_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_PHV0_831_800_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_PHV0_831_800_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_PHV0_831_800_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_PHV0_831_800_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_PHV0_831_800_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_PHV0_831_800_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_PHV0_831_800_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_PHV0_831_800_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_26_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_26_32.phv0_863_832 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_PHV0_863_832_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_PHV0_863_832_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_PHV0_863_832_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_PHV0_863_832_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_PHV0_863_832_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_PHV0_863_832_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_PHV0_863_832_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_PHV0_863_832_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_PHV0_863_832_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_27_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_27_32.phv0_895_864 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_PHV0_895_864_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_PHV0_895_864_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_PHV0_895_864_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_PHV0_895_864_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_PHV0_895_864_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_PHV0_895_864_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_PHV0_895_864_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_PHV0_895_864_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_PHV0_895_864_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_28_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_28_32.phv0_927_896 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_PHV0_927_896_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_PHV0_927_896_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_PHV0_927_896_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_PHV0_927_896_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_PHV0_927_896_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_PHV0_927_896_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_PHV0_927_896_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_PHV0_927_896_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_PHV0_927_896_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_29_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_29_32.phv0_959_928 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_PHV0_959_928_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_PHV0_959_928_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_PHV0_959_928_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_PHV0_959_928_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_PHV0_959_928_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_PHV0_959_928_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_PHV0_959_928_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_PHV0_959_928_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_PHV0_959_928_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_30_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_30_32.phv0_991_960 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_PHV0_991_960_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_PHV0_991_960_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_PHV0_991_960_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_PHV0_991_960_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_PHV0_991_960_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_PHV0_991_960_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_PHV0_991_960_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_PHV0_991_960_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_PHV0_991_960_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_31_32 */
/* Register template: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
/* Field member: cap_dppstats_csr::sym_phv0_capture::sym_phv0_capture_31_32.phv0_1023_992 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_PHV0_1023_992_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_PHV0_1023_992_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_PHV0_1023_992_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_PHV0_1023_992_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_PHV0_1023_992_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_PHV0_1023_992_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_PHV0_1023_992_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_PHV0_1023_992_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_PHV0_1023_992_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_dppstats_csr::sym_phv1_capture                  */
/* Wide Register template: cap_dppstats_csr::sym_phv1_capture              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SIZE 0x20
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_BYTE_SIZE 0x80

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_0_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_0_32.phv1_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_PHV1_31_0_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_PHV1_31_0_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_PHV1_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_PHV1_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_PHV1_31_0_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_PHV1_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_PHV1_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_PHV1_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_PHV1_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_1_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_1_32.phv1_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_PHV1_63_32_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_PHV1_63_32_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_PHV1_63_32_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_PHV1_63_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_PHV1_63_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_PHV1_63_32_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_PHV1_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_PHV1_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_PHV1_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_2_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_2_32.phv1_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_PHV1_95_64_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_PHV1_95_64_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_PHV1_95_64_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_PHV1_95_64_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_PHV1_95_64_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_PHV1_95_64_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_PHV1_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_PHV1_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_PHV1_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_3_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_3_32.phv1_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_PHV1_127_96_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_PHV1_127_96_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_PHV1_127_96_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_PHV1_127_96_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_PHV1_127_96_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_PHV1_127_96_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_PHV1_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_PHV1_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_PHV1_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_4_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_4_32.phv1_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_PHV1_159_128_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_PHV1_159_128_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_PHV1_159_128_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_PHV1_159_128_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_PHV1_159_128_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_PHV1_159_128_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_PHV1_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_PHV1_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_PHV1_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_5_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_5_32.phv1_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_PHV1_191_160_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_PHV1_191_160_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_PHV1_191_160_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_PHV1_191_160_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_PHV1_191_160_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_PHV1_191_160_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_PHV1_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_PHV1_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_PHV1_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_6_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_6_32.phv1_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_PHV1_223_192_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_PHV1_223_192_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_PHV1_223_192_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_PHV1_223_192_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_PHV1_223_192_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_PHV1_223_192_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_PHV1_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_PHV1_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_PHV1_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_7_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_7_32.phv1_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_PHV1_255_224_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_PHV1_255_224_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_PHV1_255_224_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_PHV1_255_224_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_PHV1_255_224_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_PHV1_255_224_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_PHV1_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_PHV1_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_PHV1_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_8_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_8_32.phv1_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_PHV1_287_256_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_PHV1_287_256_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_PHV1_287_256_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_PHV1_287_256_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_PHV1_287_256_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_PHV1_287_256_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_PHV1_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_PHV1_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_PHV1_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_9_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_9_32.phv1_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_PHV1_319_288_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_PHV1_319_288_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_PHV1_319_288_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_PHV1_319_288_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_PHV1_319_288_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_PHV1_319_288_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_PHV1_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_PHV1_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_PHV1_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_10_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_10_32.phv1_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_PHV1_351_320_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_PHV1_351_320_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_PHV1_351_320_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_PHV1_351_320_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_PHV1_351_320_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_PHV1_351_320_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_PHV1_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_PHV1_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_PHV1_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_11_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_11_32.phv1_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_PHV1_383_352_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_PHV1_383_352_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_PHV1_383_352_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_PHV1_383_352_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_PHV1_383_352_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_PHV1_383_352_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_PHV1_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_PHV1_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_PHV1_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_12_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_12_32.phv1_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_PHV1_415_384_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_PHV1_415_384_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_PHV1_415_384_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_PHV1_415_384_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_PHV1_415_384_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_PHV1_415_384_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_PHV1_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_PHV1_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_PHV1_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_13_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_13_32.phv1_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_PHV1_447_416_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_PHV1_447_416_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_PHV1_447_416_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_PHV1_447_416_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_PHV1_447_416_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_PHV1_447_416_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_PHV1_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_PHV1_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_PHV1_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_14_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_14_32.phv1_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_PHV1_479_448_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_PHV1_479_448_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_PHV1_479_448_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_PHV1_479_448_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_PHV1_479_448_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_PHV1_479_448_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_PHV1_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_PHV1_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_PHV1_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_15_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_15_32.phv1_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_PHV1_511_480_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_PHV1_511_480_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_PHV1_511_480_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_PHV1_511_480_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_PHV1_511_480_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_PHV1_511_480_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_PHV1_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_PHV1_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_PHV1_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_16_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_16_32.phv1_543_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_PHV1_543_512_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_PHV1_543_512_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_PHV1_543_512_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_PHV1_543_512_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_PHV1_543_512_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_PHV1_543_512_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_PHV1_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_PHV1_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_PHV1_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_17_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_17_32.phv1_575_544 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_PHV1_575_544_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_PHV1_575_544_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_PHV1_575_544_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_PHV1_575_544_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_PHV1_575_544_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_PHV1_575_544_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_PHV1_575_544_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_PHV1_575_544_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_PHV1_575_544_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_18_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_18_32.phv1_607_576 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_PHV1_607_576_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_PHV1_607_576_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_PHV1_607_576_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_PHV1_607_576_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_PHV1_607_576_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_PHV1_607_576_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_PHV1_607_576_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_PHV1_607_576_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_PHV1_607_576_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_19_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_19_32.phv1_639_608 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_PHV1_639_608_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_PHV1_639_608_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_PHV1_639_608_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_PHV1_639_608_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_PHV1_639_608_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_PHV1_639_608_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_PHV1_639_608_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_PHV1_639_608_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_PHV1_639_608_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_20_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_20_32.phv1_671_640 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_PHV1_671_640_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_PHV1_671_640_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_PHV1_671_640_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_PHV1_671_640_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_PHV1_671_640_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_PHV1_671_640_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_PHV1_671_640_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_PHV1_671_640_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_PHV1_671_640_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_21_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_21_32.phv1_703_672 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_PHV1_703_672_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_PHV1_703_672_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_PHV1_703_672_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_PHV1_703_672_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_PHV1_703_672_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_PHV1_703_672_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_PHV1_703_672_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_PHV1_703_672_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_PHV1_703_672_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_22_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_22_32.phv1_735_704 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_PHV1_735_704_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_PHV1_735_704_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_PHV1_735_704_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_PHV1_735_704_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_PHV1_735_704_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_PHV1_735_704_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_PHV1_735_704_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_PHV1_735_704_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_PHV1_735_704_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_23_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_23_32.phv1_767_736 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_PHV1_767_736_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_PHV1_767_736_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_PHV1_767_736_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_PHV1_767_736_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_PHV1_767_736_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_PHV1_767_736_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_PHV1_767_736_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_PHV1_767_736_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_PHV1_767_736_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_24_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_24_32.phv1_799_768 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_PHV1_799_768_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_PHV1_799_768_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_PHV1_799_768_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_PHV1_799_768_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_PHV1_799_768_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_PHV1_799_768_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_PHV1_799_768_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_PHV1_799_768_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_PHV1_799_768_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_25_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_25_32.phv1_831_800 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_PHV1_831_800_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_PHV1_831_800_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_PHV1_831_800_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_PHV1_831_800_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_PHV1_831_800_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_PHV1_831_800_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_PHV1_831_800_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_PHV1_831_800_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_PHV1_831_800_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_26_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_26_32.phv1_863_832 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_PHV1_863_832_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_PHV1_863_832_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_PHV1_863_832_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_PHV1_863_832_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_PHV1_863_832_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_PHV1_863_832_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_PHV1_863_832_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_PHV1_863_832_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_PHV1_863_832_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_27_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_27_32.phv1_895_864 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_PHV1_895_864_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_PHV1_895_864_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_PHV1_895_864_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_PHV1_895_864_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_PHV1_895_864_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_PHV1_895_864_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_PHV1_895_864_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_PHV1_895_864_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_PHV1_895_864_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_28_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_28_32.phv1_927_896 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_PHV1_927_896_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_PHV1_927_896_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_PHV1_927_896_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_PHV1_927_896_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_PHV1_927_896_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_PHV1_927_896_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_PHV1_927_896_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_PHV1_927_896_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_PHV1_927_896_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_29_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_29_32.phv1_959_928 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_PHV1_959_928_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_PHV1_959_928_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_PHV1_959_928_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_PHV1_959_928_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_PHV1_959_928_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_PHV1_959_928_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_PHV1_959_928_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_PHV1_959_928_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_PHV1_959_928_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_30_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_30_32.phv1_991_960 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_PHV1_991_960_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_PHV1_991_960_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_PHV1_991_960_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_PHV1_991_960_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_PHV1_991_960_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_PHV1_991_960_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_PHV1_991_960_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_PHV1_991_960_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_PHV1_991_960_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_31_32 */
/* Register template: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
/* Field member: cap_dppstats_csr::sym_phv1_capture::sym_phv1_capture_31_32.phv1_1023_992 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_PHV1_1023_992_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_PHV1_1023_992_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_PHV1_1023_992_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_PHV1_1023_992_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_PHV1_1023_992_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_PHV1_1023_992_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_PHV1_1023_992_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_PHV1_1023_992_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_PHV1_1023_992_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_dppstats_csr::sym_phv2_capture                  */
/* Wide Register template: cap_dppstats_csr::sym_phv2_capture              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SIZE 0x20
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_BYTE_SIZE 0x80

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_0_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_0_32.phv2_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_PHV2_31_0_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_PHV2_31_0_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_PHV2_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_PHV2_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_PHV2_31_0_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_PHV2_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_PHV2_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_PHV2_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_PHV2_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_1_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_1_32.phv2_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_PHV2_63_32_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_PHV2_63_32_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_PHV2_63_32_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_PHV2_63_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_PHV2_63_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_PHV2_63_32_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_PHV2_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_PHV2_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_PHV2_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_2_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_2_32.phv2_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_PHV2_95_64_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_PHV2_95_64_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_PHV2_95_64_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_PHV2_95_64_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_PHV2_95_64_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_PHV2_95_64_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_PHV2_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_PHV2_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_PHV2_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_3_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_3_32.phv2_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_PHV2_127_96_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_PHV2_127_96_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_PHV2_127_96_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_PHV2_127_96_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_PHV2_127_96_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_PHV2_127_96_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_PHV2_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_PHV2_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_PHV2_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_4_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_4_32.phv2_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_PHV2_159_128_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_PHV2_159_128_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_PHV2_159_128_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_PHV2_159_128_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_PHV2_159_128_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_PHV2_159_128_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_PHV2_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_PHV2_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_PHV2_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_5_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_5_32.phv2_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_PHV2_191_160_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_PHV2_191_160_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_PHV2_191_160_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_PHV2_191_160_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_PHV2_191_160_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_PHV2_191_160_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_PHV2_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_PHV2_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_PHV2_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_6_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_6_32.phv2_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_PHV2_223_192_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_PHV2_223_192_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_PHV2_223_192_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_PHV2_223_192_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_PHV2_223_192_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_PHV2_223_192_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_PHV2_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_PHV2_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_PHV2_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_7_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_7_32.phv2_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_PHV2_255_224_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_PHV2_255_224_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_PHV2_255_224_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_PHV2_255_224_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_PHV2_255_224_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_PHV2_255_224_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_PHV2_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_PHV2_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_PHV2_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_8_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_8_32.phv2_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_PHV2_287_256_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_PHV2_287_256_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_PHV2_287_256_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_PHV2_287_256_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_PHV2_287_256_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_PHV2_287_256_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_PHV2_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_PHV2_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_PHV2_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_9_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_9_32.phv2_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_PHV2_319_288_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_PHV2_319_288_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_PHV2_319_288_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_PHV2_319_288_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_PHV2_319_288_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_PHV2_319_288_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_PHV2_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_PHV2_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_PHV2_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_10_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_10_32.phv2_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_PHV2_351_320_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_PHV2_351_320_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_PHV2_351_320_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_PHV2_351_320_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_PHV2_351_320_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_PHV2_351_320_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_PHV2_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_PHV2_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_PHV2_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_11_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_11_32.phv2_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_PHV2_383_352_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_PHV2_383_352_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_PHV2_383_352_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_PHV2_383_352_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_PHV2_383_352_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_PHV2_383_352_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_PHV2_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_PHV2_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_PHV2_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_12_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_12_32.phv2_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_PHV2_415_384_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_PHV2_415_384_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_PHV2_415_384_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_PHV2_415_384_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_PHV2_415_384_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_PHV2_415_384_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_PHV2_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_PHV2_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_PHV2_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_13_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_13_32.phv2_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_PHV2_447_416_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_PHV2_447_416_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_PHV2_447_416_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_PHV2_447_416_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_PHV2_447_416_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_PHV2_447_416_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_PHV2_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_PHV2_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_PHV2_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_14_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_14_32.phv2_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_PHV2_479_448_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_PHV2_479_448_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_PHV2_479_448_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_PHV2_479_448_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_PHV2_479_448_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_PHV2_479_448_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_PHV2_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_PHV2_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_PHV2_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_15_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_15_32.phv2_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_PHV2_511_480_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_PHV2_511_480_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_PHV2_511_480_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_PHV2_511_480_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_PHV2_511_480_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_PHV2_511_480_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_PHV2_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_PHV2_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_PHV2_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_16_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_16_32.phv2_543_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_PHV2_543_512_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_PHV2_543_512_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_PHV2_543_512_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_PHV2_543_512_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_PHV2_543_512_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_PHV2_543_512_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_PHV2_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_PHV2_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_PHV2_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_17_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_17_32.phv2_575_544 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_PHV2_575_544_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_PHV2_575_544_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_PHV2_575_544_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_PHV2_575_544_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_PHV2_575_544_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_PHV2_575_544_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_PHV2_575_544_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_PHV2_575_544_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_PHV2_575_544_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_18_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_18_32.phv2_607_576 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_PHV2_607_576_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_PHV2_607_576_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_PHV2_607_576_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_PHV2_607_576_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_PHV2_607_576_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_PHV2_607_576_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_PHV2_607_576_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_PHV2_607_576_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_PHV2_607_576_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_19_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_19_32.phv2_639_608 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_PHV2_639_608_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_PHV2_639_608_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_PHV2_639_608_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_PHV2_639_608_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_PHV2_639_608_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_PHV2_639_608_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_PHV2_639_608_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_PHV2_639_608_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_PHV2_639_608_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_20_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_20_32.phv2_671_640 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_PHV2_671_640_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_PHV2_671_640_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_PHV2_671_640_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_PHV2_671_640_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_PHV2_671_640_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_PHV2_671_640_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_PHV2_671_640_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_PHV2_671_640_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_PHV2_671_640_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_21_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_21_32.phv2_703_672 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_PHV2_703_672_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_PHV2_703_672_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_PHV2_703_672_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_PHV2_703_672_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_PHV2_703_672_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_PHV2_703_672_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_PHV2_703_672_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_PHV2_703_672_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_PHV2_703_672_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_22_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_22_32.phv2_735_704 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_PHV2_735_704_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_PHV2_735_704_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_PHV2_735_704_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_PHV2_735_704_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_PHV2_735_704_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_PHV2_735_704_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_PHV2_735_704_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_PHV2_735_704_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_PHV2_735_704_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_23_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_23_32.phv2_767_736 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_PHV2_767_736_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_PHV2_767_736_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_PHV2_767_736_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_PHV2_767_736_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_PHV2_767_736_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_PHV2_767_736_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_PHV2_767_736_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_PHV2_767_736_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_PHV2_767_736_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_24_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_24_32.phv2_799_768 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_PHV2_799_768_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_PHV2_799_768_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_PHV2_799_768_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_PHV2_799_768_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_PHV2_799_768_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_PHV2_799_768_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_PHV2_799_768_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_PHV2_799_768_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_PHV2_799_768_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_25_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_25_32.phv2_831_800 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_PHV2_831_800_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_PHV2_831_800_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_PHV2_831_800_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_PHV2_831_800_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_PHV2_831_800_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_PHV2_831_800_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_PHV2_831_800_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_PHV2_831_800_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_PHV2_831_800_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_26_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_26_32.phv2_863_832 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_PHV2_863_832_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_PHV2_863_832_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_PHV2_863_832_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_PHV2_863_832_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_PHV2_863_832_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_PHV2_863_832_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_PHV2_863_832_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_PHV2_863_832_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_PHV2_863_832_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_27_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_27_32.phv2_895_864 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_PHV2_895_864_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_PHV2_895_864_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_PHV2_895_864_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_PHV2_895_864_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_PHV2_895_864_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_PHV2_895_864_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_PHV2_895_864_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_PHV2_895_864_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_PHV2_895_864_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_28_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_28_32.phv2_927_896 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_PHV2_927_896_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_PHV2_927_896_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_PHV2_927_896_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_PHV2_927_896_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_PHV2_927_896_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_PHV2_927_896_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_PHV2_927_896_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_PHV2_927_896_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_PHV2_927_896_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_29_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_29_32.phv2_959_928 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_PHV2_959_928_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_PHV2_959_928_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_PHV2_959_928_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_PHV2_959_928_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_PHV2_959_928_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_PHV2_959_928_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_PHV2_959_928_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_PHV2_959_928_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_PHV2_959_928_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_30_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_30_32.phv2_991_960 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_PHV2_991_960_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_PHV2_991_960_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_PHV2_991_960_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_PHV2_991_960_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_PHV2_991_960_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_PHV2_991_960_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_PHV2_991_960_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_PHV2_991_960_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_PHV2_991_960_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_31_32 */
/* Register template: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
/* Field member: cap_dppstats_csr::sym_phv2_capture::sym_phv2_capture_31_32.phv2_1023_992 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_PHV2_1023_992_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_PHV2_1023_992_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_PHV2_1023_992_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_PHV2_1023_992_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_PHV2_1023_992_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_PHV2_1023_992_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_PHV2_1023_992_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_PHV2_1023_992_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_PHV2_1023_992_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_dppstats_csr::sym_phv3_capture                  */
/* Wide Register template: cap_dppstats_csr::sym_phv3_capture              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SIZE 0x20
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_BYTE_SIZE 0x80

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_0_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_0_32.phv3_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_PHV3_31_0_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_PHV3_31_0_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_PHV3_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_PHV3_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_PHV3_31_0_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_PHV3_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_PHV3_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_PHV3_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_PHV3_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_1_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_1_32.phv3_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_PHV3_63_32_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_PHV3_63_32_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_PHV3_63_32_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_PHV3_63_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_PHV3_63_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_PHV3_63_32_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_PHV3_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_PHV3_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_PHV3_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_2_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_2_32.phv3_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_PHV3_95_64_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_PHV3_95_64_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_PHV3_95_64_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_PHV3_95_64_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_PHV3_95_64_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_PHV3_95_64_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_PHV3_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_PHV3_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_PHV3_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_3_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_3_32.phv3_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_PHV3_127_96_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_PHV3_127_96_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_PHV3_127_96_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_PHV3_127_96_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_PHV3_127_96_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_PHV3_127_96_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_PHV3_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_PHV3_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_PHV3_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_4_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_4_32.phv3_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_PHV3_159_128_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_PHV3_159_128_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_PHV3_159_128_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_PHV3_159_128_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_PHV3_159_128_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_PHV3_159_128_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_PHV3_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_PHV3_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_PHV3_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_5_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_5_32.phv3_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_PHV3_191_160_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_PHV3_191_160_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_PHV3_191_160_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_PHV3_191_160_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_PHV3_191_160_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_PHV3_191_160_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_PHV3_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_PHV3_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_PHV3_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_6_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_6_32.phv3_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_PHV3_223_192_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_PHV3_223_192_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_PHV3_223_192_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_PHV3_223_192_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_PHV3_223_192_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_PHV3_223_192_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_PHV3_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_PHV3_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_PHV3_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_7_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_7_32.phv3_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_PHV3_255_224_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_PHV3_255_224_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_PHV3_255_224_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_PHV3_255_224_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_PHV3_255_224_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_PHV3_255_224_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_PHV3_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_PHV3_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_PHV3_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_8_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_8_32.phv3_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_PHV3_287_256_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_PHV3_287_256_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_PHV3_287_256_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_PHV3_287_256_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_PHV3_287_256_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_PHV3_287_256_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_PHV3_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_PHV3_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_PHV3_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_9_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_9_32.phv3_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_PHV3_319_288_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_PHV3_319_288_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_PHV3_319_288_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_PHV3_319_288_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_PHV3_319_288_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_PHV3_319_288_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_PHV3_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_PHV3_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_PHV3_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_10_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_10_32.phv3_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_PHV3_351_320_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_PHV3_351_320_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_PHV3_351_320_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_PHV3_351_320_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_PHV3_351_320_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_PHV3_351_320_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_PHV3_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_PHV3_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_PHV3_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_11_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_11_32.phv3_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_PHV3_383_352_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_PHV3_383_352_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_PHV3_383_352_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_PHV3_383_352_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_PHV3_383_352_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_PHV3_383_352_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_PHV3_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_PHV3_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_PHV3_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_12_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_12_32.phv3_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_PHV3_415_384_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_PHV3_415_384_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_PHV3_415_384_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_PHV3_415_384_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_PHV3_415_384_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_PHV3_415_384_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_PHV3_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_PHV3_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_PHV3_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_13_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_13_32.phv3_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_PHV3_447_416_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_PHV3_447_416_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_PHV3_447_416_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_PHV3_447_416_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_PHV3_447_416_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_PHV3_447_416_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_PHV3_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_PHV3_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_PHV3_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_14_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_14_32.phv3_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_PHV3_479_448_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_PHV3_479_448_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_PHV3_479_448_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_PHV3_479_448_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_PHV3_479_448_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_PHV3_479_448_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_PHV3_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_PHV3_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_PHV3_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_15_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_15_32.phv3_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_PHV3_511_480_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_PHV3_511_480_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_PHV3_511_480_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_PHV3_511_480_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_PHV3_511_480_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_PHV3_511_480_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_PHV3_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_PHV3_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_PHV3_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_16_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_16_32.phv3_543_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_PHV3_543_512_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_PHV3_543_512_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_PHV3_543_512_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_PHV3_543_512_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_PHV3_543_512_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_PHV3_543_512_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_PHV3_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_PHV3_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_PHV3_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_17_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_17_32.phv3_575_544 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_PHV3_575_544_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_PHV3_575_544_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_PHV3_575_544_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_PHV3_575_544_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_PHV3_575_544_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_PHV3_575_544_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_PHV3_575_544_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_PHV3_575_544_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_PHV3_575_544_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_18_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_18_32.phv3_607_576 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_PHV3_607_576_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_PHV3_607_576_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_PHV3_607_576_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_PHV3_607_576_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_PHV3_607_576_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_PHV3_607_576_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_PHV3_607_576_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_PHV3_607_576_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_PHV3_607_576_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_19_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_19_32.phv3_639_608 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_PHV3_639_608_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_PHV3_639_608_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_PHV3_639_608_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_PHV3_639_608_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_PHV3_639_608_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_PHV3_639_608_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_PHV3_639_608_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_PHV3_639_608_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_PHV3_639_608_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_20_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_20_32.phv3_671_640 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_PHV3_671_640_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_PHV3_671_640_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_PHV3_671_640_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_PHV3_671_640_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_PHV3_671_640_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_PHV3_671_640_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_PHV3_671_640_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_PHV3_671_640_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_PHV3_671_640_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_21_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_21_32.phv3_703_672 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_PHV3_703_672_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_PHV3_703_672_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_PHV3_703_672_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_PHV3_703_672_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_PHV3_703_672_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_PHV3_703_672_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_PHV3_703_672_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_PHV3_703_672_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_PHV3_703_672_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_22_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_22_32.phv3_735_704 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_PHV3_735_704_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_PHV3_735_704_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_PHV3_735_704_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_PHV3_735_704_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_PHV3_735_704_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_PHV3_735_704_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_PHV3_735_704_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_PHV3_735_704_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_PHV3_735_704_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_23_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_23_32.phv3_767_736 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_PHV3_767_736_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_PHV3_767_736_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_PHV3_767_736_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_PHV3_767_736_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_PHV3_767_736_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_PHV3_767_736_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_PHV3_767_736_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_PHV3_767_736_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_PHV3_767_736_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_24_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_24_32.phv3_799_768 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_PHV3_799_768_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_PHV3_799_768_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_PHV3_799_768_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_PHV3_799_768_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_PHV3_799_768_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_PHV3_799_768_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_PHV3_799_768_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_PHV3_799_768_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_PHV3_799_768_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_25_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_25_32.phv3_831_800 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_PHV3_831_800_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_PHV3_831_800_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_PHV3_831_800_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_PHV3_831_800_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_PHV3_831_800_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_PHV3_831_800_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_PHV3_831_800_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_PHV3_831_800_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_PHV3_831_800_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_26_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_26_32.phv3_863_832 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_PHV3_863_832_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_PHV3_863_832_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_PHV3_863_832_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_PHV3_863_832_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_PHV3_863_832_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_PHV3_863_832_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_PHV3_863_832_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_PHV3_863_832_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_PHV3_863_832_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_27_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_27_32.phv3_895_864 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_PHV3_895_864_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_PHV3_895_864_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_PHV3_895_864_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_PHV3_895_864_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_PHV3_895_864_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_PHV3_895_864_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_PHV3_895_864_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_PHV3_895_864_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_PHV3_895_864_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_28_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_28_32.phv3_927_896 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_PHV3_927_896_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_PHV3_927_896_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_PHV3_927_896_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_PHV3_927_896_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_PHV3_927_896_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_PHV3_927_896_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_PHV3_927_896_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_PHV3_927_896_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_PHV3_927_896_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_29_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_29_32.phv3_959_928 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_PHV3_959_928_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_PHV3_959_928_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_PHV3_959_928_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_PHV3_959_928_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_PHV3_959_928_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_PHV3_959_928_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_PHV3_959_928_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_PHV3_959_928_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_PHV3_959_928_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_30_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_30_32.phv3_991_960 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_PHV3_991_960_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_PHV3_991_960_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_PHV3_991_960_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_PHV3_991_960_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_PHV3_991_960_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_PHV3_991_960_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_PHV3_991_960_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_PHV3_991_960_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_PHV3_991_960_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_31_32 */
/* Register template: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
/* Field member: cap_dppstats_csr::sym_phv3_capture::sym_phv3_capture_31_32.phv3_1023_992 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_PHV3_1023_992_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_PHV3_1023_992_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_PHV3_1023_992_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_PHV3_1023_992_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_PHV3_1023_992_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_PHV3_1023_992_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_PHV3_1023_992_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_PHV3_1023_992_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_PHV3_1023_992_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_dppstats_csr::sym_phv4_capture                  */
/* Wide Register template: cap_dppstats_csr::sym_phv4_capture              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SIZE 0x20
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_BYTE_SIZE 0x80

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_0_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_0_32.phv4_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_PHV4_31_0_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_PHV4_31_0_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_PHV4_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_PHV4_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_PHV4_31_0_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_PHV4_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_PHV4_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_PHV4_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_PHV4_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_1_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_1_32.phv4_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_PHV4_63_32_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_PHV4_63_32_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_PHV4_63_32_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_PHV4_63_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_PHV4_63_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_PHV4_63_32_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_PHV4_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_PHV4_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_PHV4_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_2_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_2_32.phv4_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_PHV4_95_64_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_PHV4_95_64_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_PHV4_95_64_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_PHV4_95_64_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_PHV4_95_64_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_PHV4_95_64_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_PHV4_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_PHV4_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_PHV4_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_3_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_3_32.phv4_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_PHV4_127_96_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_PHV4_127_96_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_PHV4_127_96_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_PHV4_127_96_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_PHV4_127_96_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_PHV4_127_96_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_PHV4_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_PHV4_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_PHV4_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_4_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_4_32.phv4_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_PHV4_159_128_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_PHV4_159_128_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_PHV4_159_128_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_PHV4_159_128_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_PHV4_159_128_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_PHV4_159_128_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_PHV4_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_PHV4_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_PHV4_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_5_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_5_32.phv4_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_PHV4_191_160_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_PHV4_191_160_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_PHV4_191_160_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_PHV4_191_160_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_PHV4_191_160_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_PHV4_191_160_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_PHV4_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_PHV4_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_PHV4_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_6_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_6_32.phv4_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_PHV4_223_192_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_PHV4_223_192_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_PHV4_223_192_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_PHV4_223_192_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_PHV4_223_192_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_PHV4_223_192_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_PHV4_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_PHV4_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_PHV4_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_7_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_7_32.phv4_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_PHV4_255_224_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_PHV4_255_224_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_PHV4_255_224_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_PHV4_255_224_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_PHV4_255_224_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_PHV4_255_224_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_PHV4_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_PHV4_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_PHV4_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_8_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_8_32.phv4_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_PHV4_287_256_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_PHV4_287_256_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_PHV4_287_256_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_PHV4_287_256_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_PHV4_287_256_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_PHV4_287_256_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_PHV4_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_PHV4_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_PHV4_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_9_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_9_32.phv4_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_PHV4_319_288_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_PHV4_319_288_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_PHV4_319_288_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_PHV4_319_288_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_PHV4_319_288_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_PHV4_319_288_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_PHV4_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_PHV4_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_PHV4_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_10_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_10_32.phv4_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_PHV4_351_320_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_PHV4_351_320_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_PHV4_351_320_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_PHV4_351_320_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_PHV4_351_320_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_PHV4_351_320_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_PHV4_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_PHV4_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_PHV4_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_11_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_11_32.phv4_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_PHV4_383_352_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_PHV4_383_352_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_PHV4_383_352_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_PHV4_383_352_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_PHV4_383_352_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_PHV4_383_352_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_PHV4_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_PHV4_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_PHV4_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_12_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_12_32.phv4_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_PHV4_415_384_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_PHV4_415_384_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_PHV4_415_384_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_PHV4_415_384_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_PHV4_415_384_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_PHV4_415_384_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_PHV4_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_PHV4_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_PHV4_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_13_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_13_32.phv4_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_PHV4_447_416_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_PHV4_447_416_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_PHV4_447_416_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_PHV4_447_416_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_PHV4_447_416_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_PHV4_447_416_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_PHV4_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_PHV4_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_PHV4_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_14_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_14_32.phv4_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_PHV4_479_448_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_PHV4_479_448_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_PHV4_479_448_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_PHV4_479_448_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_PHV4_479_448_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_PHV4_479_448_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_PHV4_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_PHV4_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_PHV4_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_15_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_15_32.phv4_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_PHV4_511_480_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_PHV4_511_480_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_PHV4_511_480_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_PHV4_511_480_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_PHV4_511_480_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_PHV4_511_480_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_PHV4_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_PHV4_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_PHV4_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_16_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_16_32.phv4_543_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_PHV4_543_512_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_PHV4_543_512_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_PHV4_543_512_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_PHV4_543_512_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_PHV4_543_512_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_PHV4_543_512_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_PHV4_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_PHV4_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_PHV4_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_17_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_17_32.phv4_575_544 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_PHV4_575_544_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_PHV4_575_544_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_PHV4_575_544_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_PHV4_575_544_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_PHV4_575_544_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_PHV4_575_544_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_PHV4_575_544_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_PHV4_575_544_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_PHV4_575_544_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_18_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_18_32.phv4_607_576 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_PHV4_607_576_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_PHV4_607_576_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_PHV4_607_576_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_PHV4_607_576_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_PHV4_607_576_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_PHV4_607_576_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_PHV4_607_576_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_PHV4_607_576_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_PHV4_607_576_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_19_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_19_32.phv4_639_608 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_PHV4_639_608_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_PHV4_639_608_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_PHV4_639_608_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_PHV4_639_608_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_PHV4_639_608_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_PHV4_639_608_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_PHV4_639_608_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_PHV4_639_608_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_PHV4_639_608_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_20_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_20_32.phv4_671_640 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_PHV4_671_640_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_PHV4_671_640_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_PHV4_671_640_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_PHV4_671_640_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_PHV4_671_640_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_PHV4_671_640_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_PHV4_671_640_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_PHV4_671_640_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_PHV4_671_640_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_21_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_21_32.phv4_703_672 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_PHV4_703_672_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_PHV4_703_672_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_PHV4_703_672_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_PHV4_703_672_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_PHV4_703_672_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_PHV4_703_672_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_PHV4_703_672_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_PHV4_703_672_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_PHV4_703_672_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_22_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_22_32.phv4_735_704 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_PHV4_735_704_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_PHV4_735_704_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_PHV4_735_704_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_PHV4_735_704_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_PHV4_735_704_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_PHV4_735_704_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_PHV4_735_704_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_PHV4_735_704_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_PHV4_735_704_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_23_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_23_32.phv4_767_736 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_PHV4_767_736_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_PHV4_767_736_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_PHV4_767_736_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_PHV4_767_736_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_PHV4_767_736_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_PHV4_767_736_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_PHV4_767_736_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_PHV4_767_736_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_PHV4_767_736_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_24_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_24_32.phv4_799_768 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_PHV4_799_768_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_PHV4_799_768_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_PHV4_799_768_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_PHV4_799_768_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_PHV4_799_768_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_PHV4_799_768_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_PHV4_799_768_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_PHV4_799_768_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_PHV4_799_768_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_25_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_25_32.phv4_831_800 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_PHV4_831_800_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_PHV4_831_800_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_PHV4_831_800_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_PHV4_831_800_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_PHV4_831_800_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_PHV4_831_800_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_PHV4_831_800_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_PHV4_831_800_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_PHV4_831_800_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_26_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_26_32.phv4_863_832 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_PHV4_863_832_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_PHV4_863_832_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_PHV4_863_832_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_PHV4_863_832_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_PHV4_863_832_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_PHV4_863_832_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_PHV4_863_832_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_PHV4_863_832_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_PHV4_863_832_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_27_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_27_32.phv4_895_864 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_PHV4_895_864_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_PHV4_895_864_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_PHV4_895_864_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_PHV4_895_864_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_PHV4_895_864_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_PHV4_895_864_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_PHV4_895_864_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_PHV4_895_864_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_PHV4_895_864_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_28_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_28_32.phv4_927_896 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_PHV4_927_896_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_PHV4_927_896_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_PHV4_927_896_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_PHV4_927_896_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_PHV4_927_896_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_PHV4_927_896_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_PHV4_927_896_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_PHV4_927_896_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_PHV4_927_896_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_29_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_29_32.phv4_959_928 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_PHV4_959_928_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_PHV4_959_928_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_PHV4_959_928_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_PHV4_959_928_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_PHV4_959_928_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_PHV4_959_928_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_PHV4_959_928_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_PHV4_959_928_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_PHV4_959_928_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_30_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_30_32.phv4_991_960 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_PHV4_991_960_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_PHV4_991_960_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_PHV4_991_960_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_PHV4_991_960_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_PHV4_991_960_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_PHV4_991_960_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_PHV4_991_960_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_PHV4_991_960_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_PHV4_991_960_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_31_32 */
/* Register template: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
/* Field member: cap_dppstats_csr::sym_phv4_capture::sym_phv4_capture_31_32.phv4_1023_992 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_PHV4_1023_992_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_PHV4_1023_992_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_PHV4_1023_992_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_PHV4_1023_992_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_PHV4_1023_992_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_PHV4_1023_992_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_PHV4_1023_992_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_PHV4_1023_992_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_PHV4_1023_992_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_dppstats_csr::sym_phv5_capture                  */
/* Wide Register template: cap_dppstats_csr::sym_phv5_capture              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SIZE 0x20
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_BYTE_SIZE 0x80

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_0_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_0_32.phv5_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_PHV5_31_0_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_PHV5_31_0_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_PHV5_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_PHV5_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_PHV5_31_0_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_PHV5_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_PHV5_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_PHV5_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_PHV5_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_1_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_1_32.phv5_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_PHV5_63_32_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_PHV5_63_32_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_PHV5_63_32_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_PHV5_63_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_PHV5_63_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_PHV5_63_32_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_PHV5_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_PHV5_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_PHV5_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_2_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_2_32.phv5_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_PHV5_95_64_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_PHV5_95_64_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_PHV5_95_64_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_PHV5_95_64_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_PHV5_95_64_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_PHV5_95_64_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_PHV5_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_PHV5_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_PHV5_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_3_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_3_32.phv5_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_PHV5_127_96_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_PHV5_127_96_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_PHV5_127_96_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_PHV5_127_96_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_PHV5_127_96_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_PHV5_127_96_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_PHV5_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_PHV5_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_PHV5_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_4_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_4_32.phv5_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_PHV5_159_128_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_PHV5_159_128_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_PHV5_159_128_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_PHV5_159_128_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_PHV5_159_128_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_PHV5_159_128_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_PHV5_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_PHV5_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_PHV5_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_5_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_5_32.phv5_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_PHV5_191_160_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_PHV5_191_160_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_PHV5_191_160_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_PHV5_191_160_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_PHV5_191_160_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_PHV5_191_160_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_PHV5_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_PHV5_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_PHV5_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_6_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_6_32.phv5_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_PHV5_223_192_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_PHV5_223_192_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_PHV5_223_192_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_PHV5_223_192_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_PHV5_223_192_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_PHV5_223_192_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_PHV5_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_PHV5_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_PHV5_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_7_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_7_32.phv5_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_PHV5_255_224_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_PHV5_255_224_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_PHV5_255_224_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_PHV5_255_224_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_PHV5_255_224_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_PHV5_255_224_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_PHV5_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_PHV5_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_PHV5_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_8_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_8_32.phv5_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_PHV5_287_256_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_PHV5_287_256_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_PHV5_287_256_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_PHV5_287_256_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_PHV5_287_256_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_PHV5_287_256_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_PHV5_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_PHV5_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_PHV5_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_9_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_9_32.phv5_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_PHV5_319_288_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_PHV5_319_288_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_PHV5_319_288_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_PHV5_319_288_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_PHV5_319_288_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_PHV5_319_288_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_PHV5_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_PHV5_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_PHV5_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_10_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_10_32.phv5_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_PHV5_351_320_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_PHV5_351_320_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_PHV5_351_320_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_PHV5_351_320_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_PHV5_351_320_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_PHV5_351_320_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_PHV5_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_PHV5_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_PHV5_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_11_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_11_32.phv5_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_PHV5_383_352_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_PHV5_383_352_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_PHV5_383_352_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_PHV5_383_352_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_PHV5_383_352_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_PHV5_383_352_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_PHV5_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_PHV5_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_PHV5_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_12_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_12_32.phv5_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_PHV5_415_384_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_PHV5_415_384_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_PHV5_415_384_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_PHV5_415_384_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_PHV5_415_384_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_PHV5_415_384_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_PHV5_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_PHV5_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_PHV5_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_13_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_13_32.phv5_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_PHV5_447_416_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_PHV5_447_416_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_PHV5_447_416_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_PHV5_447_416_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_PHV5_447_416_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_PHV5_447_416_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_PHV5_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_PHV5_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_PHV5_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_14_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_14_32.phv5_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_PHV5_479_448_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_PHV5_479_448_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_PHV5_479_448_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_PHV5_479_448_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_PHV5_479_448_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_PHV5_479_448_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_PHV5_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_PHV5_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_PHV5_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_15_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_15_32.phv5_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_PHV5_511_480_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_PHV5_511_480_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_PHV5_511_480_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_PHV5_511_480_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_PHV5_511_480_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_PHV5_511_480_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_PHV5_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_PHV5_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_PHV5_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_16_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_16_32.phv5_543_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_PHV5_543_512_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_PHV5_543_512_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_PHV5_543_512_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_PHV5_543_512_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_PHV5_543_512_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_PHV5_543_512_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_PHV5_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_PHV5_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_PHV5_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_17_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_17_32.phv5_575_544 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_PHV5_575_544_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_PHV5_575_544_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_PHV5_575_544_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_PHV5_575_544_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_PHV5_575_544_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_PHV5_575_544_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_PHV5_575_544_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_PHV5_575_544_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_PHV5_575_544_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_18_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_18_32.phv5_607_576 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_PHV5_607_576_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_PHV5_607_576_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_PHV5_607_576_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_PHV5_607_576_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_PHV5_607_576_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_PHV5_607_576_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_PHV5_607_576_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_PHV5_607_576_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_PHV5_607_576_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_19_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_19_32.phv5_639_608 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_PHV5_639_608_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_PHV5_639_608_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_PHV5_639_608_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_PHV5_639_608_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_PHV5_639_608_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_PHV5_639_608_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_PHV5_639_608_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_PHV5_639_608_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_PHV5_639_608_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_20_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_20_32.phv5_671_640 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_PHV5_671_640_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_PHV5_671_640_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_PHV5_671_640_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_PHV5_671_640_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_PHV5_671_640_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_PHV5_671_640_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_PHV5_671_640_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_PHV5_671_640_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_PHV5_671_640_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_21_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_21_32.phv5_703_672 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_PHV5_703_672_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_PHV5_703_672_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_PHV5_703_672_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_PHV5_703_672_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_PHV5_703_672_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_PHV5_703_672_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_PHV5_703_672_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_PHV5_703_672_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_PHV5_703_672_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_22_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_22_32.phv5_735_704 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_PHV5_735_704_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_PHV5_735_704_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_PHV5_735_704_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_PHV5_735_704_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_PHV5_735_704_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_PHV5_735_704_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_PHV5_735_704_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_PHV5_735_704_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_PHV5_735_704_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_23_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_23_32.phv5_767_736 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_PHV5_767_736_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_PHV5_767_736_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_PHV5_767_736_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_PHV5_767_736_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_PHV5_767_736_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_PHV5_767_736_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_PHV5_767_736_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_PHV5_767_736_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_PHV5_767_736_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_24_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_24_32.phv5_799_768 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_PHV5_799_768_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_PHV5_799_768_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_PHV5_799_768_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_PHV5_799_768_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_PHV5_799_768_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_PHV5_799_768_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_PHV5_799_768_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_PHV5_799_768_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_PHV5_799_768_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_25_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_25_32.phv5_831_800 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_PHV5_831_800_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_PHV5_831_800_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_PHV5_831_800_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_PHV5_831_800_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_PHV5_831_800_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_PHV5_831_800_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_PHV5_831_800_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_PHV5_831_800_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_PHV5_831_800_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_26_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_26_32.phv5_863_832 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_PHV5_863_832_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_PHV5_863_832_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_PHV5_863_832_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_PHV5_863_832_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_PHV5_863_832_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_PHV5_863_832_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_PHV5_863_832_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_PHV5_863_832_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_PHV5_863_832_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_27_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_27_32.phv5_895_864 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_PHV5_895_864_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_PHV5_895_864_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_PHV5_895_864_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_PHV5_895_864_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_PHV5_895_864_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_PHV5_895_864_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_PHV5_895_864_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_PHV5_895_864_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_PHV5_895_864_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_28_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_28_32.phv5_927_896 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_PHV5_927_896_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_PHV5_927_896_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_PHV5_927_896_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_PHV5_927_896_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_PHV5_927_896_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_PHV5_927_896_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_PHV5_927_896_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_PHV5_927_896_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_PHV5_927_896_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_29_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_29_32.phv5_959_928 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_PHV5_959_928_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_PHV5_959_928_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_PHV5_959_928_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_PHV5_959_928_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_PHV5_959_928_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_PHV5_959_928_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_PHV5_959_928_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_PHV5_959_928_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_PHV5_959_928_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_30_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_30_32.phv5_991_960 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_PHV5_991_960_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_PHV5_991_960_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_PHV5_991_960_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_PHV5_991_960_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_PHV5_991_960_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_PHV5_991_960_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_PHV5_991_960_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_PHV5_991_960_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_PHV5_991_960_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_31_32 */
/* Register template: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
/* Field member: cap_dppstats_csr::sym_phv5_capture::sym_phv5_capture_31_32.phv5_1023_992 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_PHV5_1023_992_MSB 31
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_PHV5_1023_992_LSB 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_PHV5_1023_992_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_PHV5_1023_992_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_PHV5_1023_992_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_PHV5_1023_992_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_PHV5_1023_992_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_PHV5_1023_992_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_PHV5_1023_992_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_dppstats_csr::sym_ohi_capture                   */
/* Wide Register template: cap_dppstats_csr::sym_ohi_capture               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SIZE 0x20
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_BYTE_SIZE 0x80

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_0_32  */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_0_32.ohi_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_OHI_31_0_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_OHI_31_0_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_OHI_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_OHI_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_OHI_31_0_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_OHI_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_OHI_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_OHI_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_OHI_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_1_32  */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_1_32.ohi_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_OHI_63_32_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_OHI_63_32_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_OHI_63_32_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_OHI_63_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_OHI_63_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_OHI_63_32_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_OHI_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_OHI_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_OHI_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_2_32  */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_2_32.ohi_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_OHI_95_64_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_OHI_95_64_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_OHI_95_64_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_OHI_95_64_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_OHI_95_64_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_OHI_95_64_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_OHI_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_OHI_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_OHI_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_3_32  */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_3_32.ohi_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_OHI_127_96_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_OHI_127_96_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_OHI_127_96_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_OHI_127_96_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_OHI_127_96_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_OHI_127_96_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_OHI_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_OHI_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_OHI_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_4_32  */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_4_32.ohi_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_OHI_159_128_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_OHI_159_128_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_OHI_159_128_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_OHI_159_128_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_OHI_159_128_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_OHI_159_128_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_OHI_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_OHI_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_OHI_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_5_32  */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_5_32.ohi_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_OHI_191_160_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_OHI_191_160_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_OHI_191_160_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_OHI_191_160_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_OHI_191_160_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_OHI_191_160_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_OHI_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_OHI_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_OHI_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_6_32  */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_6_32.ohi_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_OHI_223_192_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_OHI_223_192_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_OHI_223_192_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_OHI_223_192_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_OHI_223_192_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_OHI_223_192_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_OHI_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_OHI_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_OHI_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_7_32  */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_7_32.ohi_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_OHI_255_224_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_OHI_255_224_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_OHI_255_224_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_OHI_255_224_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_OHI_255_224_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_OHI_255_224_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_OHI_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_OHI_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_OHI_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_8_32  */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_8_32.ohi_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_OHI_287_256_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_OHI_287_256_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_OHI_287_256_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_OHI_287_256_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_OHI_287_256_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_OHI_287_256_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_OHI_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_OHI_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_OHI_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_9_32  */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_9_32.ohi_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_OHI_319_288_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_OHI_319_288_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_OHI_319_288_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_OHI_319_288_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_OHI_319_288_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_OHI_319_288_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_OHI_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_OHI_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_OHI_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_10_32 */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_10_32.ohi_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_OHI_351_320_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_OHI_351_320_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_OHI_351_320_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_OHI_351_320_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_OHI_351_320_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_OHI_351_320_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_OHI_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_OHI_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_OHI_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_11_32 */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_11_32.ohi_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_OHI_383_352_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_OHI_383_352_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_OHI_383_352_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_OHI_383_352_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_OHI_383_352_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_OHI_383_352_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_OHI_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_OHI_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_OHI_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_12_32 */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_12_32.ohi_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_OHI_415_384_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_OHI_415_384_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_OHI_415_384_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_OHI_415_384_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_OHI_415_384_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_OHI_415_384_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_OHI_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_OHI_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_OHI_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_13_32 */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_13_32.ohi_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_OHI_447_416_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_OHI_447_416_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_OHI_447_416_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_OHI_447_416_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_OHI_447_416_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_OHI_447_416_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_OHI_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_OHI_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_OHI_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_14_32 */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_14_32.ohi_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_OHI_479_448_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_OHI_479_448_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_OHI_479_448_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_OHI_479_448_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_OHI_479_448_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_OHI_479_448_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_OHI_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_OHI_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_OHI_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_15_32 */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_15_32.ohi_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_OHI_511_480_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_OHI_511_480_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_OHI_511_480_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_OHI_511_480_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_OHI_511_480_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_OHI_511_480_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_OHI_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_OHI_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_OHI_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_16_32 */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_16_32.ohi_543_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_OHI_543_512_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_OHI_543_512_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_OHI_543_512_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_OHI_543_512_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_OHI_543_512_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_OHI_543_512_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_OHI_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_OHI_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_OHI_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_17_32 */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_17_32.ohi_575_544 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_OHI_575_544_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_OHI_575_544_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_OHI_575_544_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_OHI_575_544_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_OHI_575_544_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_OHI_575_544_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_OHI_575_544_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_OHI_575_544_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_OHI_575_544_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_18_32 */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_18_32.ohi_607_576 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_OHI_607_576_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_OHI_607_576_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_OHI_607_576_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_OHI_607_576_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_OHI_607_576_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_OHI_607_576_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_OHI_607_576_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_OHI_607_576_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_OHI_607_576_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_19_32 */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_19_32.ohi_639_608 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_OHI_639_608_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_OHI_639_608_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_OHI_639_608_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_OHI_639_608_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_OHI_639_608_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_OHI_639_608_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_OHI_639_608_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_OHI_639_608_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_OHI_639_608_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_20_32 */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_20_32.ohi_671_640 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_OHI_671_640_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_OHI_671_640_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_OHI_671_640_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_OHI_671_640_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_OHI_671_640_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_OHI_671_640_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_OHI_671_640_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_OHI_671_640_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_OHI_671_640_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_21_32 */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_21_32.ohi_703_672 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_OHI_703_672_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_OHI_703_672_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_OHI_703_672_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_OHI_703_672_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_OHI_703_672_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_OHI_703_672_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_OHI_703_672_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_OHI_703_672_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_OHI_703_672_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_22_32 */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_22_32.ohi_735_704 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_OHI_735_704_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_OHI_735_704_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_OHI_735_704_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_OHI_735_704_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_OHI_735_704_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_OHI_735_704_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_OHI_735_704_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_OHI_735_704_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_OHI_735_704_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_23_32 */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_23_32.ohi_767_736 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_OHI_767_736_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_OHI_767_736_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_OHI_767_736_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_OHI_767_736_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_OHI_767_736_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_OHI_767_736_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_OHI_767_736_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_OHI_767_736_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_OHI_767_736_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_24_32 */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_24_32.ohi_799_768 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_OHI_799_768_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_OHI_799_768_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_OHI_799_768_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_OHI_799_768_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_OHI_799_768_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_OHI_799_768_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_OHI_799_768_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_OHI_799_768_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_OHI_799_768_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_25_32 */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_25_32.ohi_831_800 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_OHI_831_800_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_OHI_831_800_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_OHI_831_800_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_OHI_831_800_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_OHI_831_800_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_OHI_831_800_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_OHI_831_800_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_OHI_831_800_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_OHI_831_800_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_26_32 */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_26_32.ohi_863_832 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_OHI_863_832_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_OHI_863_832_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_OHI_863_832_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_OHI_863_832_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_OHI_863_832_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_OHI_863_832_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_OHI_863_832_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_OHI_863_832_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_OHI_863_832_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_27_32 */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_27_32.ohi_895_864 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_OHI_895_864_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_OHI_895_864_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_OHI_895_864_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_OHI_895_864_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_OHI_895_864_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_OHI_895_864_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_OHI_895_864_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_OHI_895_864_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_OHI_895_864_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_28_32 */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_28_32.ohi_927_896 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_OHI_927_896_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_OHI_927_896_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_OHI_927_896_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_OHI_927_896_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_OHI_927_896_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_OHI_927_896_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_OHI_927_896_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_OHI_927_896_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_OHI_927_896_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_29_32 */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_29_32.ohi_959_928 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_OHI_959_928_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_OHI_959_928_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_OHI_959_928_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_OHI_959_928_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_OHI_959_928_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_OHI_959_928_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_OHI_959_928_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_OHI_959_928_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_OHI_959_928_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_30_32 */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_30_32.ohi_991_960 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_OHI_991_960_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_OHI_991_960_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_OHI_991_960_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_OHI_991_960_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_OHI_991_960_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_OHI_991_960_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_OHI_991_960_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_OHI_991_960_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_OHI_991_960_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_31_32 */
/* Register template: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
/* Field member: cap_dppstats_csr::sym_ohi_capture::sym_ohi_capture_31_32.ohi_1023_992 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_OHI_1023_992_MSB 31
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_OHI_1023_992_LSB 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_OHI_1023_992_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_OHI_1023_992_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_OHI_1023_992_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_OHI_1023_992_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_OHI_1023_992_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_OHI_1023_992_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_OHI_1023_992_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_dppstats_csr::sym_hdrfld_vld_capture            */
/* Wide Register template: cap_dppstats_csr::sym_hdrfld_vld_capture        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 288 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SIZE 0x8
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_BYTE_SIZE 0x20

/* Register type: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_0_8 */
/* Register template: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_0_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 288 */
/* Field member: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_0_8.hdrfld_vld_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_0_8_HDRFLD_VLD_31_0_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_0_8_HDRFLD_VLD_31_0_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_0_8_HDRFLD_VLD_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_0_8_HDRFLD_VLD_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_0_8_HDRFLD_VLD_31_0_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_0_8_HDRFLD_VLD_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_0_8_HDRFLD_VLD_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_0_8_HDRFLD_VLD_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_0_8_HDRFLD_VLD_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_1_8 */
/* Register template: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_1_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 288 */
/* Field member: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_1_8.hdrfld_vld_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_1_8_HDRFLD_VLD_63_32_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_1_8_HDRFLD_VLD_63_32_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_1_8_HDRFLD_VLD_63_32_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_1_8_HDRFLD_VLD_63_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_1_8_HDRFLD_VLD_63_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_1_8_HDRFLD_VLD_63_32_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_1_8_HDRFLD_VLD_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_1_8_HDRFLD_VLD_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_1_8_HDRFLD_VLD_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_2_8 */
/* Register template: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_2_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 288 */
/* Field member: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_2_8.hdrfld_vld_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_2_8_HDRFLD_VLD_95_64_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_2_8_HDRFLD_VLD_95_64_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_2_8_HDRFLD_VLD_95_64_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_2_8_HDRFLD_VLD_95_64_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_2_8_HDRFLD_VLD_95_64_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_2_8_HDRFLD_VLD_95_64_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_2_8_HDRFLD_VLD_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_2_8_HDRFLD_VLD_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_2_8_HDRFLD_VLD_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_3_8 */
/* Register template: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_3_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 288 */
/* Field member: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_3_8.hdrfld_vld_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_3_8_HDRFLD_VLD_127_96_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_3_8_HDRFLD_VLD_127_96_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_3_8_HDRFLD_VLD_127_96_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_3_8_HDRFLD_VLD_127_96_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_3_8_HDRFLD_VLD_127_96_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_3_8_HDRFLD_VLD_127_96_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_3_8_HDRFLD_VLD_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_3_8_HDRFLD_VLD_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_3_8_HDRFLD_VLD_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_4_8 */
/* Register template: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_4_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 288 */
/* Field member: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_4_8.hdrfld_vld_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_4_8_HDRFLD_VLD_159_128_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_4_8_HDRFLD_VLD_159_128_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_4_8_HDRFLD_VLD_159_128_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_4_8_HDRFLD_VLD_159_128_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_4_8_HDRFLD_VLD_159_128_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_4_8_HDRFLD_VLD_159_128_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_4_8_HDRFLD_VLD_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_4_8_HDRFLD_VLD_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_4_8_HDRFLD_VLD_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_5_8 */
/* Register template: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_5_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 288 */
/* Field member: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_5_8.hdrfld_vld_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_5_8_HDRFLD_VLD_191_160_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_5_8_HDRFLD_VLD_191_160_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_5_8_HDRFLD_VLD_191_160_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_5_8_HDRFLD_VLD_191_160_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_5_8_HDRFLD_VLD_191_160_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_5_8_HDRFLD_VLD_191_160_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_5_8_HDRFLD_VLD_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_5_8_HDRFLD_VLD_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_5_8_HDRFLD_VLD_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_6_8 */
/* Register template: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_6_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 288 */
/* Field member: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_6_8.hdrfld_vld_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_6_8_HDRFLD_VLD_223_192_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_6_8_HDRFLD_VLD_223_192_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_6_8_HDRFLD_VLD_223_192_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_6_8_HDRFLD_VLD_223_192_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_6_8_HDRFLD_VLD_223_192_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_6_8_HDRFLD_VLD_223_192_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_6_8_HDRFLD_VLD_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_6_8_HDRFLD_VLD_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_6_8_HDRFLD_VLD_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_7_8 */
/* Register template: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_7_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 288 */
/* Field member: cap_dppstats_csr::sym_hdrfld_vld_capture::sym_hdrfld_vld_capture_7_8.hdrfld_vld_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_7_8_HDRFLD_VLD_255_224_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_7_8_HDRFLD_VLD_255_224_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_7_8_HDRFLD_VLD_255_224_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_7_8_HDRFLD_VLD_255_224_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_7_8_HDRFLD_VLD_255_224_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_7_8_HDRFLD_VLD_255_224_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_7_8_HDRFLD_VLD_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_7_8_HDRFLD_VLD_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_VLD_CAPTURE_SYM_HDRFLD_VLD_CAPTURE_7_8_HDRFLD_VLD_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_dppstats_csr::sym_hdrfld_size0_capture          */
/* Wide Register template: cap_dppstats_csr::sym_hdrfld_size0_capture      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SIZE 0x20
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_BYTE_SIZE 0x80

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_0_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_0_32.hdrfld_size0_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_0_32_HDRFLD_SIZE0_31_0_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_0_32_HDRFLD_SIZE0_31_0_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_0_32_HDRFLD_SIZE0_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_0_32_HDRFLD_SIZE0_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_0_32_HDRFLD_SIZE0_31_0_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_0_32_HDRFLD_SIZE0_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_0_32_HDRFLD_SIZE0_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_0_32_HDRFLD_SIZE0_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_0_32_HDRFLD_SIZE0_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_1_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_1_32.hdrfld_size0_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_1_32_HDRFLD_SIZE0_63_32_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_1_32_HDRFLD_SIZE0_63_32_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_1_32_HDRFLD_SIZE0_63_32_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_1_32_HDRFLD_SIZE0_63_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_1_32_HDRFLD_SIZE0_63_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_1_32_HDRFLD_SIZE0_63_32_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_1_32_HDRFLD_SIZE0_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_1_32_HDRFLD_SIZE0_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_1_32_HDRFLD_SIZE0_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_2_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_2_32.hdrfld_size0_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_2_32_HDRFLD_SIZE0_95_64_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_2_32_HDRFLD_SIZE0_95_64_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_2_32_HDRFLD_SIZE0_95_64_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_2_32_HDRFLD_SIZE0_95_64_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_2_32_HDRFLD_SIZE0_95_64_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_2_32_HDRFLD_SIZE0_95_64_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_2_32_HDRFLD_SIZE0_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_2_32_HDRFLD_SIZE0_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_2_32_HDRFLD_SIZE0_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_3_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_3_32.hdrfld_size0_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_3_32_HDRFLD_SIZE0_127_96_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_3_32_HDRFLD_SIZE0_127_96_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_3_32_HDRFLD_SIZE0_127_96_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_3_32_HDRFLD_SIZE0_127_96_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_3_32_HDRFLD_SIZE0_127_96_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_3_32_HDRFLD_SIZE0_127_96_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_3_32_HDRFLD_SIZE0_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_3_32_HDRFLD_SIZE0_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_3_32_HDRFLD_SIZE0_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_4_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_4_32.hdrfld_size0_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_4_32_HDRFLD_SIZE0_159_128_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_4_32_HDRFLD_SIZE0_159_128_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_4_32_HDRFLD_SIZE0_159_128_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_4_32_HDRFLD_SIZE0_159_128_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_4_32_HDRFLD_SIZE0_159_128_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_4_32_HDRFLD_SIZE0_159_128_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_4_32_HDRFLD_SIZE0_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_4_32_HDRFLD_SIZE0_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_4_32_HDRFLD_SIZE0_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_5_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_5_32.hdrfld_size0_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_5_32_HDRFLD_SIZE0_191_160_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_5_32_HDRFLD_SIZE0_191_160_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_5_32_HDRFLD_SIZE0_191_160_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_5_32_HDRFLD_SIZE0_191_160_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_5_32_HDRFLD_SIZE0_191_160_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_5_32_HDRFLD_SIZE0_191_160_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_5_32_HDRFLD_SIZE0_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_5_32_HDRFLD_SIZE0_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_5_32_HDRFLD_SIZE0_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_6_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_6_32.hdrfld_size0_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_6_32_HDRFLD_SIZE0_223_192_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_6_32_HDRFLD_SIZE0_223_192_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_6_32_HDRFLD_SIZE0_223_192_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_6_32_HDRFLD_SIZE0_223_192_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_6_32_HDRFLD_SIZE0_223_192_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_6_32_HDRFLD_SIZE0_223_192_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_6_32_HDRFLD_SIZE0_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_6_32_HDRFLD_SIZE0_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_6_32_HDRFLD_SIZE0_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_7_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_7_32.hdrfld_size0_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_7_32_HDRFLD_SIZE0_255_224_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_7_32_HDRFLD_SIZE0_255_224_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_7_32_HDRFLD_SIZE0_255_224_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_7_32_HDRFLD_SIZE0_255_224_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_7_32_HDRFLD_SIZE0_255_224_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_7_32_HDRFLD_SIZE0_255_224_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_7_32_HDRFLD_SIZE0_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_7_32_HDRFLD_SIZE0_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_7_32_HDRFLD_SIZE0_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_8_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_8_32.hdrfld_size0_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_8_32_HDRFLD_SIZE0_287_256_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_8_32_HDRFLD_SIZE0_287_256_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_8_32_HDRFLD_SIZE0_287_256_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_8_32_HDRFLD_SIZE0_287_256_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_8_32_HDRFLD_SIZE0_287_256_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_8_32_HDRFLD_SIZE0_287_256_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_8_32_HDRFLD_SIZE0_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_8_32_HDRFLD_SIZE0_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_8_32_HDRFLD_SIZE0_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_9_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_9_32.hdrfld_size0_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_9_32_HDRFLD_SIZE0_319_288_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_9_32_HDRFLD_SIZE0_319_288_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_9_32_HDRFLD_SIZE0_319_288_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_9_32_HDRFLD_SIZE0_319_288_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_9_32_HDRFLD_SIZE0_319_288_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_9_32_HDRFLD_SIZE0_319_288_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_9_32_HDRFLD_SIZE0_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_9_32_HDRFLD_SIZE0_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_9_32_HDRFLD_SIZE0_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_10_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_10_32.hdrfld_size0_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_10_32_HDRFLD_SIZE0_351_320_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_10_32_HDRFLD_SIZE0_351_320_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_10_32_HDRFLD_SIZE0_351_320_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_10_32_HDRFLD_SIZE0_351_320_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_10_32_HDRFLD_SIZE0_351_320_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_10_32_HDRFLD_SIZE0_351_320_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_10_32_HDRFLD_SIZE0_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_10_32_HDRFLD_SIZE0_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_10_32_HDRFLD_SIZE0_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_11_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_11_32.hdrfld_size0_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_11_32_HDRFLD_SIZE0_383_352_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_11_32_HDRFLD_SIZE0_383_352_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_11_32_HDRFLD_SIZE0_383_352_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_11_32_HDRFLD_SIZE0_383_352_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_11_32_HDRFLD_SIZE0_383_352_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_11_32_HDRFLD_SIZE0_383_352_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_11_32_HDRFLD_SIZE0_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_11_32_HDRFLD_SIZE0_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_11_32_HDRFLD_SIZE0_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_12_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_12_32.hdrfld_size0_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_12_32_HDRFLD_SIZE0_415_384_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_12_32_HDRFLD_SIZE0_415_384_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_12_32_HDRFLD_SIZE0_415_384_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_12_32_HDRFLD_SIZE0_415_384_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_12_32_HDRFLD_SIZE0_415_384_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_12_32_HDRFLD_SIZE0_415_384_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_12_32_HDRFLD_SIZE0_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_12_32_HDRFLD_SIZE0_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_12_32_HDRFLD_SIZE0_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_13_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_13_32.hdrfld_size0_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_13_32_HDRFLD_SIZE0_447_416_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_13_32_HDRFLD_SIZE0_447_416_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_13_32_HDRFLD_SIZE0_447_416_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_13_32_HDRFLD_SIZE0_447_416_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_13_32_HDRFLD_SIZE0_447_416_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_13_32_HDRFLD_SIZE0_447_416_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_13_32_HDRFLD_SIZE0_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_13_32_HDRFLD_SIZE0_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_13_32_HDRFLD_SIZE0_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_14_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_14_32.hdrfld_size0_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_14_32_HDRFLD_SIZE0_479_448_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_14_32_HDRFLD_SIZE0_479_448_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_14_32_HDRFLD_SIZE0_479_448_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_14_32_HDRFLD_SIZE0_479_448_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_14_32_HDRFLD_SIZE0_479_448_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_14_32_HDRFLD_SIZE0_479_448_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_14_32_HDRFLD_SIZE0_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_14_32_HDRFLD_SIZE0_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_14_32_HDRFLD_SIZE0_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_15_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_15_32.hdrfld_size0_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_15_32_HDRFLD_SIZE0_511_480_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_15_32_HDRFLD_SIZE0_511_480_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_15_32_HDRFLD_SIZE0_511_480_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_15_32_HDRFLD_SIZE0_511_480_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_15_32_HDRFLD_SIZE0_511_480_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_15_32_HDRFLD_SIZE0_511_480_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_15_32_HDRFLD_SIZE0_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_15_32_HDRFLD_SIZE0_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_15_32_HDRFLD_SIZE0_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_16_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_16_32.hdrfld_size0_543_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_16_32_HDRFLD_SIZE0_543_512_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_16_32_HDRFLD_SIZE0_543_512_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_16_32_HDRFLD_SIZE0_543_512_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_16_32_HDRFLD_SIZE0_543_512_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_16_32_HDRFLD_SIZE0_543_512_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_16_32_HDRFLD_SIZE0_543_512_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_16_32_HDRFLD_SIZE0_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_16_32_HDRFLD_SIZE0_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_16_32_HDRFLD_SIZE0_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_17_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_17_32.hdrfld_size0_575_544 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_17_32_HDRFLD_SIZE0_575_544_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_17_32_HDRFLD_SIZE0_575_544_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_17_32_HDRFLD_SIZE0_575_544_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_17_32_HDRFLD_SIZE0_575_544_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_17_32_HDRFLD_SIZE0_575_544_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_17_32_HDRFLD_SIZE0_575_544_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_17_32_HDRFLD_SIZE0_575_544_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_17_32_HDRFLD_SIZE0_575_544_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_17_32_HDRFLD_SIZE0_575_544_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_18_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_18_32.hdrfld_size0_607_576 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_18_32_HDRFLD_SIZE0_607_576_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_18_32_HDRFLD_SIZE0_607_576_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_18_32_HDRFLD_SIZE0_607_576_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_18_32_HDRFLD_SIZE0_607_576_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_18_32_HDRFLD_SIZE0_607_576_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_18_32_HDRFLD_SIZE0_607_576_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_18_32_HDRFLD_SIZE0_607_576_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_18_32_HDRFLD_SIZE0_607_576_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_18_32_HDRFLD_SIZE0_607_576_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_19_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_19_32.hdrfld_size0_639_608 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_19_32_HDRFLD_SIZE0_639_608_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_19_32_HDRFLD_SIZE0_639_608_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_19_32_HDRFLD_SIZE0_639_608_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_19_32_HDRFLD_SIZE0_639_608_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_19_32_HDRFLD_SIZE0_639_608_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_19_32_HDRFLD_SIZE0_639_608_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_19_32_HDRFLD_SIZE0_639_608_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_19_32_HDRFLD_SIZE0_639_608_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_19_32_HDRFLD_SIZE0_639_608_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_20_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_20_32.hdrfld_size0_671_640 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_20_32_HDRFLD_SIZE0_671_640_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_20_32_HDRFLD_SIZE0_671_640_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_20_32_HDRFLD_SIZE0_671_640_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_20_32_HDRFLD_SIZE0_671_640_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_20_32_HDRFLD_SIZE0_671_640_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_20_32_HDRFLD_SIZE0_671_640_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_20_32_HDRFLD_SIZE0_671_640_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_20_32_HDRFLD_SIZE0_671_640_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_20_32_HDRFLD_SIZE0_671_640_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_21_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_21_32.hdrfld_size0_703_672 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_21_32_HDRFLD_SIZE0_703_672_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_21_32_HDRFLD_SIZE0_703_672_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_21_32_HDRFLD_SIZE0_703_672_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_21_32_HDRFLD_SIZE0_703_672_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_21_32_HDRFLD_SIZE0_703_672_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_21_32_HDRFLD_SIZE0_703_672_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_21_32_HDRFLD_SIZE0_703_672_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_21_32_HDRFLD_SIZE0_703_672_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_21_32_HDRFLD_SIZE0_703_672_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_22_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_22_32.hdrfld_size0_735_704 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_22_32_HDRFLD_SIZE0_735_704_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_22_32_HDRFLD_SIZE0_735_704_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_22_32_HDRFLD_SIZE0_735_704_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_22_32_HDRFLD_SIZE0_735_704_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_22_32_HDRFLD_SIZE0_735_704_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_22_32_HDRFLD_SIZE0_735_704_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_22_32_HDRFLD_SIZE0_735_704_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_22_32_HDRFLD_SIZE0_735_704_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_22_32_HDRFLD_SIZE0_735_704_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_23_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_23_32.hdrfld_size0_767_736 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_23_32_HDRFLD_SIZE0_767_736_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_23_32_HDRFLD_SIZE0_767_736_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_23_32_HDRFLD_SIZE0_767_736_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_23_32_HDRFLD_SIZE0_767_736_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_23_32_HDRFLD_SIZE0_767_736_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_23_32_HDRFLD_SIZE0_767_736_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_23_32_HDRFLD_SIZE0_767_736_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_23_32_HDRFLD_SIZE0_767_736_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_23_32_HDRFLD_SIZE0_767_736_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_24_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_24_32.hdrfld_size0_799_768 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_24_32_HDRFLD_SIZE0_799_768_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_24_32_HDRFLD_SIZE0_799_768_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_24_32_HDRFLD_SIZE0_799_768_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_24_32_HDRFLD_SIZE0_799_768_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_24_32_HDRFLD_SIZE0_799_768_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_24_32_HDRFLD_SIZE0_799_768_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_24_32_HDRFLD_SIZE0_799_768_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_24_32_HDRFLD_SIZE0_799_768_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_24_32_HDRFLD_SIZE0_799_768_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_25_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_25_32.hdrfld_size0_831_800 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_25_32_HDRFLD_SIZE0_831_800_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_25_32_HDRFLD_SIZE0_831_800_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_25_32_HDRFLD_SIZE0_831_800_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_25_32_HDRFLD_SIZE0_831_800_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_25_32_HDRFLD_SIZE0_831_800_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_25_32_HDRFLD_SIZE0_831_800_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_25_32_HDRFLD_SIZE0_831_800_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_25_32_HDRFLD_SIZE0_831_800_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_25_32_HDRFLD_SIZE0_831_800_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_26_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_26_32.hdrfld_size0_863_832 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_26_32_HDRFLD_SIZE0_863_832_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_26_32_HDRFLD_SIZE0_863_832_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_26_32_HDRFLD_SIZE0_863_832_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_26_32_HDRFLD_SIZE0_863_832_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_26_32_HDRFLD_SIZE0_863_832_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_26_32_HDRFLD_SIZE0_863_832_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_26_32_HDRFLD_SIZE0_863_832_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_26_32_HDRFLD_SIZE0_863_832_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_26_32_HDRFLD_SIZE0_863_832_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_27_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_27_32.hdrfld_size0_895_864 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_27_32_HDRFLD_SIZE0_895_864_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_27_32_HDRFLD_SIZE0_895_864_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_27_32_HDRFLD_SIZE0_895_864_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_27_32_HDRFLD_SIZE0_895_864_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_27_32_HDRFLD_SIZE0_895_864_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_27_32_HDRFLD_SIZE0_895_864_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_27_32_HDRFLD_SIZE0_895_864_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_27_32_HDRFLD_SIZE0_895_864_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_27_32_HDRFLD_SIZE0_895_864_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_28_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_28_32.hdrfld_size0_927_896 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_28_32_HDRFLD_SIZE0_927_896_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_28_32_HDRFLD_SIZE0_927_896_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_28_32_HDRFLD_SIZE0_927_896_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_28_32_HDRFLD_SIZE0_927_896_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_28_32_HDRFLD_SIZE0_927_896_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_28_32_HDRFLD_SIZE0_927_896_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_28_32_HDRFLD_SIZE0_927_896_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_28_32_HDRFLD_SIZE0_927_896_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_28_32_HDRFLD_SIZE0_927_896_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_29_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_29_32.hdrfld_size0_959_928 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_29_32_HDRFLD_SIZE0_959_928_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_29_32_HDRFLD_SIZE0_959_928_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_29_32_HDRFLD_SIZE0_959_928_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_29_32_HDRFLD_SIZE0_959_928_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_29_32_HDRFLD_SIZE0_959_928_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_29_32_HDRFLD_SIZE0_959_928_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_29_32_HDRFLD_SIZE0_959_928_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_29_32_HDRFLD_SIZE0_959_928_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_29_32_HDRFLD_SIZE0_959_928_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_30_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_30_32.hdrfld_size0_991_960 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_30_32_HDRFLD_SIZE0_991_960_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_30_32_HDRFLD_SIZE0_991_960_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_30_32_HDRFLD_SIZE0_991_960_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_30_32_HDRFLD_SIZE0_991_960_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_30_32_HDRFLD_SIZE0_991_960_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_30_32_HDRFLD_SIZE0_991_960_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_30_32_HDRFLD_SIZE0_991_960_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_30_32_HDRFLD_SIZE0_991_960_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_30_32_HDRFLD_SIZE0_991_960_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_31_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size0_capture::sym_hdrfld_size0_capture_31_32.hdrfld_size0_1023_992 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_31_32_HDRFLD_SIZE0_1023_992_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_31_32_HDRFLD_SIZE0_1023_992_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_31_32_HDRFLD_SIZE0_1023_992_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_31_32_HDRFLD_SIZE0_1023_992_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_31_32_HDRFLD_SIZE0_1023_992_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_31_32_HDRFLD_SIZE0_1023_992_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_31_32_HDRFLD_SIZE0_1023_992_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_31_32_HDRFLD_SIZE0_1023_992_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE0_CAPTURE_SYM_HDRFLD_SIZE0_CAPTURE_31_32_HDRFLD_SIZE0_1023_992_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_dppstats_csr::sym_hdrfld_size1_capture          */
/* Wide Register template: cap_dppstats_csr::sym_hdrfld_size1_capture      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SIZE 0x20
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_BYTE_SIZE 0x80

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_0_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_0_32.hdrfld_size1_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_0_32_HDRFLD_SIZE1_31_0_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_0_32_HDRFLD_SIZE1_31_0_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_0_32_HDRFLD_SIZE1_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_0_32_HDRFLD_SIZE1_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_0_32_HDRFLD_SIZE1_31_0_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_0_32_HDRFLD_SIZE1_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_0_32_HDRFLD_SIZE1_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_0_32_HDRFLD_SIZE1_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_0_32_HDRFLD_SIZE1_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_1_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_1_32.hdrfld_size1_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_1_32_HDRFLD_SIZE1_63_32_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_1_32_HDRFLD_SIZE1_63_32_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_1_32_HDRFLD_SIZE1_63_32_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_1_32_HDRFLD_SIZE1_63_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_1_32_HDRFLD_SIZE1_63_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_1_32_HDRFLD_SIZE1_63_32_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_1_32_HDRFLD_SIZE1_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_1_32_HDRFLD_SIZE1_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_1_32_HDRFLD_SIZE1_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_2_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_2_32.hdrfld_size1_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_2_32_HDRFLD_SIZE1_95_64_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_2_32_HDRFLD_SIZE1_95_64_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_2_32_HDRFLD_SIZE1_95_64_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_2_32_HDRFLD_SIZE1_95_64_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_2_32_HDRFLD_SIZE1_95_64_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_2_32_HDRFLD_SIZE1_95_64_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_2_32_HDRFLD_SIZE1_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_2_32_HDRFLD_SIZE1_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_2_32_HDRFLD_SIZE1_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_3_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_3_32.hdrfld_size1_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_3_32_HDRFLD_SIZE1_127_96_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_3_32_HDRFLD_SIZE1_127_96_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_3_32_HDRFLD_SIZE1_127_96_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_3_32_HDRFLD_SIZE1_127_96_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_3_32_HDRFLD_SIZE1_127_96_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_3_32_HDRFLD_SIZE1_127_96_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_3_32_HDRFLD_SIZE1_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_3_32_HDRFLD_SIZE1_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_3_32_HDRFLD_SIZE1_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_4_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_4_32.hdrfld_size1_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_4_32_HDRFLD_SIZE1_159_128_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_4_32_HDRFLD_SIZE1_159_128_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_4_32_HDRFLD_SIZE1_159_128_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_4_32_HDRFLD_SIZE1_159_128_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_4_32_HDRFLD_SIZE1_159_128_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_4_32_HDRFLD_SIZE1_159_128_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_4_32_HDRFLD_SIZE1_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_4_32_HDRFLD_SIZE1_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_4_32_HDRFLD_SIZE1_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_5_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_5_32.hdrfld_size1_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_5_32_HDRFLD_SIZE1_191_160_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_5_32_HDRFLD_SIZE1_191_160_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_5_32_HDRFLD_SIZE1_191_160_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_5_32_HDRFLD_SIZE1_191_160_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_5_32_HDRFLD_SIZE1_191_160_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_5_32_HDRFLD_SIZE1_191_160_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_5_32_HDRFLD_SIZE1_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_5_32_HDRFLD_SIZE1_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_5_32_HDRFLD_SIZE1_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_6_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_6_32.hdrfld_size1_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_6_32_HDRFLD_SIZE1_223_192_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_6_32_HDRFLD_SIZE1_223_192_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_6_32_HDRFLD_SIZE1_223_192_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_6_32_HDRFLD_SIZE1_223_192_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_6_32_HDRFLD_SIZE1_223_192_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_6_32_HDRFLD_SIZE1_223_192_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_6_32_HDRFLD_SIZE1_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_6_32_HDRFLD_SIZE1_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_6_32_HDRFLD_SIZE1_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_7_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_7_32.hdrfld_size1_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_7_32_HDRFLD_SIZE1_255_224_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_7_32_HDRFLD_SIZE1_255_224_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_7_32_HDRFLD_SIZE1_255_224_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_7_32_HDRFLD_SIZE1_255_224_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_7_32_HDRFLD_SIZE1_255_224_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_7_32_HDRFLD_SIZE1_255_224_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_7_32_HDRFLD_SIZE1_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_7_32_HDRFLD_SIZE1_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_7_32_HDRFLD_SIZE1_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_8_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_8_32.hdrfld_size1_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_8_32_HDRFLD_SIZE1_287_256_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_8_32_HDRFLD_SIZE1_287_256_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_8_32_HDRFLD_SIZE1_287_256_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_8_32_HDRFLD_SIZE1_287_256_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_8_32_HDRFLD_SIZE1_287_256_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_8_32_HDRFLD_SIZE1_287_256_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_8_32_HDRFLD_SIZE1_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_8_32_HDRFLD_SIZE1_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_8_32_HDRFLD_SIZE1_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_9_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_9_32.hdrfld_size1_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_9_32_HDRFLD_SIZE1_319_288_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_9_32_HDRFLD_SIZE1_319_288_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_9_32_HDRFLD_SIZE1_319_288_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_9_32_HDRFLD_SIZE1_319_288_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_9_32_HDRFLD_SIZE1_319_288_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_9_32_HDRFLD_SIZE1_319_288_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_9_32_HDRFLD_SIZE1_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_9_32_HDRFLD_SIZE1_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_9_32_HDRFLD_SIZE1_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_10_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_10_32.hdrfld_size1_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_10_32_HDRFLD_SIZE1_351_320_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_10_32_HDRFLD_SIZE1_351_320_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_10_32_HDRFLD_SIZE1_351_320_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_10_32_HDRFLD_SIZE1_351_320_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_10_32_HDRFLD_SIZE1_351_320_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_10_32_HDRFLD_SIZE1_351_320_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_10_32_HDRFLD_SIZE1_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_10_32_HDRFLD_SIZE1_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_10_32_HDRFLD_SIZE1_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_11_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_11_32.hdrfld_size1_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_11_32_HDRFLD_SIZE1_383_352_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_11_32_HDRFLD_SIZE1_383_352_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_11_32_HDRFLD_SIZE1_383_352_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_11_32_HDRFLD_SIZE1_383_352_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_11_32_HDRFLD_SIZE1_383_352_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_11_32_HDRFLD_SIZE1_383_352_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_11_32_HDRFLD_SIZE1_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_11_32_HDRFLD_SIZE1_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_11_32_HDRFLD_SIZE1_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_12_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_12_32.hdrfld_size1_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_12_32_HDRFLD_SIZE1_415_384_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_12_32_HDRFLD_SIZE1_415_384_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_12_32_HDRFLD_SIZE1_415_384_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_12_32_HDRFLD_SIZE1_415_384_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_12_32_HDRFLD_SIZE1_415_384_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_12_32_HDRFLD_SIZE1_415_384_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_12_32_HDRFLD_SIZE1_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_12_32_HDRFLD_SIZE1_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_12_32_HDRFLD_SIZE1_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_13_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_13_32.hdrfld_size1_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_13_32_HDRFLD_SIZE1_447_416_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_13_32_HDRFLD_SIZE1_447_416_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_13_32_HDRFLD_SIZE1_447_416_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_13_32_HDRFLD_SIZE1_447_416_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_13_32_HDRFLD_SIZE1_447_416_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_13_32_HDRFLD_SIZE1_447_416_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_13_32_HDRFLD_SIZE1_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_13_32_HDRFLD_SIZE1_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_13_32_HDRFLD_SIZE1_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_14_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_14_32.hdrfld_size1_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_14_32_HDRFLD_SIZE1_479_448_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_14_32_HDRFLD_SIZE1_479_448_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_14_32_HDRFLD_SIZE1_479_448_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_14_32_HDRFLD_SIZE1_479_448_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_14_32_HDRFLD_SIZE1_479_448_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_14_32_HDRFLD_SIZE1_479_448_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_14_32_HDRFLD_SIZE1_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_14_32_HDRFLD_SIZE1_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_14_32_HDRFLD_SIZE1_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_15_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_15_32.hdrfld_size1_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_15_32_HDRFLD_SIZE1_511_480_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_15_32_HDRFLD_SIZE1_511_480_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_15_32_HDRFLD_SIZE1_511_480_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_15_32_HDRFLD_SIZE1_511_480_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_15_32_HDRFLD_SIZE1_511_480_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_15_32_HDRFLD_SIZE1_511_480_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_15_32_HDRFLD_SIZE1_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_15_32_HDRFLD_SIZE1_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_15_32_HDRFLD_SIZE1_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_16_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_16_32.hdrfld_size1_543_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_16_32_HDRFLD_SIZE1_543_512_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_16_32_HDRFLD_SIZE1_543_512_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_16_32_HDRFLD_SIZE1_543_512_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_16_32_HDRFLD_SIZE1_543_512_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_16_32_HDRFLD_SIZE1_543_512_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_16_32_HDRFLD_SIZE1_543_512_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_16_32_HDRFLD_SIZE1_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_16_32_HDRFLD_SIZE1_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_16_32_HDRFLD_SIZE1_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_17_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_17_32.hdrfld_size1_575_544 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_17_32_HDRFLD_SIZE1_575_544_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_17_32_HDRFLD_SIZE1_575_544_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_17_32_HDRFLD_SIZE1_575_544_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_17_32_HDRFLD_SIZE1_575_544_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_17_32_HDRFLD_SIZE1_575_544_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_17_32_HDRFLD_SIZE1_575_544_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_17_32_HDRFLD_SIZE1_575_544_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_17_32_HDRFLD_SIZE1_575_544_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_17_32_HDRFLD_SIZE1_575_544_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_18_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_18_32.hdrfld_size1_607_576 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_18_32_HDRFLD_SIZE1_607_576_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_18_32_HDRFLD_SIZE1_607_576_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_18_32_HDRFLD_SIZE1_607_576_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_18_32_HDRFLD_SIZE1_607_576_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_18_32_HDRFLD_SIZE1_607_576_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_18_32_HDRFLD_SIZE1_607_576_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_18_32_HDRFLD_SIZE1_607_576_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_18_32_HDRFLD_SIZE1_607_576_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_18_32_HDRFLD_SIZE1_607_576_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_19_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_19_32.hdrfld_size1_639_608 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_19_32_HDRFLD_SIZE1_639_608_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_19_32_HDRFLD_SIZE1_639_608_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_19_32_HDRFLD_SIZE1_639_608_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_19_32_HDRFLD_SIZE1_639_608_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_19_32_HDRFLD_SIZE1_639_608_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_19_32_HDRFLD_SIZE1_639_608_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_19_32_HDRFLD_SIZE1_639_608_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_19_32_HDRFLD_SIZE1_639_608_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_19_32_HDRFLD_SIZE1_639_608_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_20_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_20_32.hdrfld_size1_671_640 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_20_32_HDRFLD_SIZE1_671_640_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_20_32_HDRFLD_SIZE1_671_640_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_20_32_HDRFLD_SIZE1_671_640_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_20_32_HDRFLD_SIZE1_671_640_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_20_32_HDRFLD_SIZE1_671_640_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_20_32_HDRFLD_SIZE1_671_640_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_20_32_HDRFLD_SIZE1_671_640_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_20_32_HDRFLD_SIZE1_671_640_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_20_32_HDRFLD_SIZE1_671_640_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_21_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_21_32.hdrfld_size1_703_672 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_21_32_HDRFLD_SIZE1_703_672_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_21_32_HDRFLD_SIZE1_703_672_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_21_32_HDRFLD_SIZE1_703_672_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_21_32_HDRFLD_SIZE1_703_672_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_21_32_HDRFLD_SIZE1_703_672_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_21_32_HDRFLD_SIZE1_703_672_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_21_32_HDRFLD_SIZE1_703_672_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_21_32_HDRFLD_SIZE1_703_672_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_21_32_HDRFLD_SIZE1_703_672_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_22_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_22_32.hdrfld_size1_735_704 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_22_32_HDRFLD_SIZE1_735_704_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_22_32_HDRFLD_SIZE1_735_704_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_22_32_HDRFLD_SIZE1_735_704_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_22_32_HDRFLD_SIZE1_735_704_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_22_32_HDRFLD_SIZE1_735_704_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_22_32_HDRFLD_SIZE1_735_704_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_22_32_HDRFLD_SIZE1_735_704_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_22_32_HDRFLD_SIZE1_735_704_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_22_32_HDRFLD_SIZE1_735_704_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_23_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_23_32.hdrfld_size1_767_736 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_23_32_HDRFLD_SIZE1_767_736_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_23_32_HDRFLD_SIZE1_767_736_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_23_32_HDRFLD_SIZE1_767_736_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_23_32_HDRFLD_SIZE1_767_736_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_23_32_HDRFLD_SIZE1_767_736_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_23_32_HDRFLD_SIZE1_767_736_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_23_32_HDRFLD_SIZE1_767_736_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_23_32_HDRFLD_SIZE1_767_736_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_23_32_HDRFLD_SIZE1_767_736_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_24_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_24_32.hdrfld_size1_799_768 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_24_32_HDRFLD_SIZE1_799_768_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_24_32_HDRFLD_SIZE1_799_768_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_24_32_HDRFLD_SIZE1_799_768_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_24_32_HDRFLD_SIZE1_799_768_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_24_32_HDRFLD_SIZE1_799_768_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_24_32_HDRFLD_SIZE1_799_768_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_24_32_HDRFLD_SIZE1_799_768_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_24_32_HDRFLD_SIZE1_799_768_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_24_32_HDRFLD_SIZE1_799_768_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_25_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_25_32.hdrfld_size1_831_800 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_25_32_HDRFLD_SIZE1_831_800_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_25_32_HDRFLD_SIZE1_831_800_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_25_32_HDRFLD_SIZE1_831_800_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_25_32_HDRFLD_SIZE1_831_800_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_25_32_HDRFLD_SIZE1_831_800_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_25_32_HDRFLD_SIZE1_831_800_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_25_32_HDRFLD_SIZE1_831_800_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_25_32_HDRFLD_SIZE1_831_800_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_25_32_HDRFLD_SIZE1_831_800_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_26_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_26_32.hdrfld_size1_863_832 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_26_32_HDRFLD_SIZE1_863_832_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_26_32_HDRFLD_SIZE1_863_832_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_26_32_HDRFLD_SIZE1_863_832_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_26_32_HDRFLD_SIZE1_863_832_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_26_32_HDRFLD_SIZE1_863_832_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_26_32_HDRFLD_SIZE1_863_832_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_26_32_HDRFLD_SIZE1_863_832_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_26_32_HDRFLD_SIZE1_863_832_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_26_32_HDRFLD_SIZE1_863_832_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_27_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_27_32.hdrfld_size1_895_864 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_27_32_HDRFLD_SIZE1_895_864_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_27_32_HDRFLD_SIZE1_895_864_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_27_32_HDRFLD_SIZE1_895_864_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_27_32_HDRFLD_SIZE1_895_864_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_27_32_HDRFLD_SIZE1_895_864_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_27_32_HDRFLD_SIZE1_895_864_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_27_32_HDRFLD_SIZE1_895_864_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_27_32_HDRFLD_SIZE1_895_864_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_27_32_HDRFLD_SIZE1_895_864_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_28_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_28_32.hdrfld_size1_927_896 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_28_32_HDRFLD_SIZE1_927_896_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_28_32_HDRFLD_SIZE1_927_896_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_28_32_HDRFLD_SIZE1_927_896_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_28_32_HDRFLD_SIZE1_927_896_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_28_32_HDRFLD_SIZE1_927_896_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_28_32_HDRFLD_SIZE1_927_896_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_28_32_HDRFLD_SIZE1_927_896_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_28_32_HDRFLD_SIZE1_927_896_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_28_32_HDRFLD_SIZE1_927_896_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_29_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_29_32.hdrfld_size1_959_928 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_29_32_HDRFLD_SIZE1_959_928_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_29_32_HDRFLD_SIZE1_959_928_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_29_32_HDRFLD_SIZE1_959_928_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_29_32_HDRFLD_SIZE1_959_928_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_29_32_HDRFLD_SIZE1_959_928_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_29_32_HDRFLD_SIZE1_959_928_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_29_32_HDRFLD_SIZE1_959_928_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_29_32_HDRFLD_SIZE1_959_928_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_29_32_HDRFLD_SIZE1_959_928_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_30_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_30_32.hdrfld_size1_991_960 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_30_32_HDRFLD_SIZE1_991_960_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_30_32_HDRFLD_SIZE1_991_960_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_30_32_HDRFLD_SIZE1_991_960_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_30_32_HDRFLD_SIZE1_991_960_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_30_32_HDRFLD_SIZE1_991_960_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_30_32_HDRFLD_SIZE1_991_960_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_30_32_HDRFLD_SIZE1_991_960_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_30_32_HDRFLD_SIZE1_991_960_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_30_32_HDRFLD_SIZE1_991_960_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_31_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size1_capture::sym_hdrfld_size1_capture_31_32.hdrfld_size1_1023_992 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_31_32_HDRFLD_SIZE1_1023_992_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_31_32_HDRFLD_SIZE1_1023_992_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_31_32_HDRFLD_SIZE1_1023_992_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_31_32_HDRFLD_SIZE1_1023_992_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_31_32_HDRFLD_SIZE1_1023_992_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_31_32_HDRFLD_SIZE1_1023_992_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_31_32_HDRFLD_SIZE1_1023_992_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_31_32_HDRFLD_SIZE1_1023_992_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE1_CAPTURE_SYM_HDRFLD_SIZE1_CAPTURE_31_32_HDRFLD_SIZE1_1023_992_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_dppstats_csr::sym_hdrfld_size2_capture          */
/* Wide Register template: cap_dppstats_csr::sym_hdrfld_size2_capture      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SIZE 0x20
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_BYTE_SIZE 0x80

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_0_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_0_32.hdrfld_size2_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_0_32_HDRFLD_SIZE2_31_0_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_0_32_HDRFLD_SIZE2_31_0_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_0_32_HDRFLD_SIZE2_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_0_32_HDRFLD_SIZE2_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_0_32_HDRFLD_SIZE2_31_0_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_0_32_HDRFLD_SIZE2_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_0_32_HDRFLD_SIZE2_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_0_32_HDRFLD_SIZE2_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_0_32_HDRFLD_SIZE2_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_1_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_1_32.hdrfld_size2_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_1_32_HDRFLD_SIZE2_63_32_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_1_32_HDRFLD_SIZE2_63_32_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_1_32_HDRFLD_SIZE2_63_32_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_1_32_HDRFLD_SIZE2_63_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_1_32_HDRFLD_SIZE2_63_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_1_32_HDRFLD_SIZE2_63_32_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_1_32_HDRFLD_SIZE2_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_1_32_HDRFLD_SIZE2_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_1_32_HDRFLD_SIZE2_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_2_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_2_32.hdrfld_size2_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_2_32_HDRFLD_SIZE2_95_64_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_2_32_HDRFLD_SIZE2_95_64_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_2_32_HDRFLD_SIZE2_95_64_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_2_32_HDRFLD_SIZE2_95_64_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_2_32_HDRFLD_SIZE2_95_64_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_2_32_HDRFLD_SIZE2_95_64_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_2_32_HDRFLD_SIZE2_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_2_32_HDRFLD_SIZE2_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_2_32_HDRFLD_SIZE2_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_3_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_3_32.hdrfld_size2_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_3_32_HDRFLD_SIZE2_127_96_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_3_32_HDRFLD_SIZE2_127_96_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_3_32_HDRFLD_SIZE2_127_96_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_3_32_HDRFLD_SIZE2_127_96_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_3_32_HDRFLD_SIZE2_127_96_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_3_32_HDRFLD_SIZE2_127_96_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_3_32_HDRFLD_SIZE2_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_3_32_HDRFLD_SIZE2_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_3_32_HDRFLD_SIZE2_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_4_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_4_32.hdrfld_size2_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_4_32_HDRFLD_SIZE2_159_128_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_4_32_HDRFLD_SIZE2_159_128_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_4_32_HDRFLD_SIZE2_159_128_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_4_32_HDRFLD_SIZE2_159_128_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_4_32_HDRFLD_SIZE2_159_128_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_4_32_HDRFLD_SIZE2_159_128_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_4_32_HDRFLD_SIZE2_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_4_32_HDRFLD_SIZE2_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_4_32_HDRFLD_SIZE2_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_5_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_5_32.hdrfld_size2_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_5_32_HDRFLD_SIZE2_191_160_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_5_32_HDRFLD_SIZE2_191_160_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_5_32_HDRFLD_SIZE2_191_160_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_5_32_HDRFLD_SIZE2_191_160_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_5_32_HDRFLD_SIZE2_191_160_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_5_32_HDRFLD_SIZE2_191_160_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_5_32_HDRFLD_SIZE2_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_5_32_HDRFLD_SIZE2_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_5_32_HDRFLD_SIZE2_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_6_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_6_32.hdrfld_size2_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_6_32_HDRFLD_SIZE2_223_192_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_6_32_HDRFLD_SIZE2_223_192_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_6_32_HDRFLD_SIZE2_223_192_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_6_32_HDRFLD_SIZE2_223_192_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_6_32_HDRFLD_SIZE2_223_192_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_6_32_HDRFLD_SIZE2_223_192_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_6_32_HDRFLD_SIZE2_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_6_32_HDRFLD_SIZE2_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_6_32_HDRFLD_SIZE2_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_7_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_7_32.hdrfld_size2_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_7_32_HDRFLD_SIZE2_255_224_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_7_32_HDRFLD_SIZE2_255_224_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_7_32_HDRFLD_SIZE2_255_224_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_7_32_HDRFLD_SIZE2_255_224_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_7_32_HDRFLD_SIZE2_255_224_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_7_32_HDRFLD_SIZE2_255_224_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_7_32_HDRFLD_SIZE2_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_7_32_HDRFLD_SIZE2_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_7_32_HDRFLD_SIZE2_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_8_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_8_32.hdrfld_size2_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_8_32_HDRFLD_SIZE2_287_256_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_8_32_HDRFLD_SIZE2_287_256_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_8_32_HDRFLD_SIZE2_287_256_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_8_32_HDRFLD_SIZE2_287_256_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_8_32_HDRFLD_SIZE2_287_256_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_8_32_HDRFLD_SIZE2_287_256_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_8_32_HDRFLD_SIZE2_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_8_32_HDRFLD_SIZE2_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_8_32_HDRFLD_SIZE2_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_9_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_9_32.hdrfld_size2_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_9_32_HDRFLD_SIZE2_319_288_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_9_32_HDRFLD_SIZE2_319_288_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_9_32_HDRFLD_SIZE2_319_288_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_9_32_HDRFLD_SIZE2_319_288_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_9_32_HDRFLD_SIZE2_319_288_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_9_32_HDRFLD_SIZE2_319_288_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_9_32_HDRFLD_SIZE2_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_9_32_HDRFLD_SIZE2_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_9_32_HDRFLD_SIZE2_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_10_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_10_32.hdrfld_size2_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_10_32_HDRFLD_SIZE2_351_320_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_10_32_HDRFLD_SIZE2_351_320_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_10_32_HDRFLD_SIZE2_351_320_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_10_32_HDRFLD_SIZE2_351_320_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_10_32_HDRFLD_SIZE2_351_320_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_10_32_HDRFLD_SIZE2_351_320_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_10_32_HDRFLD_SIZE2_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_10_32_HDRFLD_SIZE2_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_10_32_HDRFLD_SIZE2_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_11_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_11_32.hdrfld_size2_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_11_32_HDRFLD_SIZE2_383_352_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_11_32_HDRFLD_SIZE2_383_352_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_11_32_HDRFLD_SIZE2_383_352_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_11_32_HDRFLD_SIZE2_383_352_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_11_32_HDRFLD_SIZE2_383_352_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_11_32_HDRFLD_SIZE2_383_352_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_11_32_HDRFLD_SIZE2_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_11_32_HDRFLD_SIZE2_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_11_32_HDRFLD_SIZE2_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_12_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_12_32.hdrfld_size2_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_12_32_HDRFLD_SIZE2_415_384_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_12_32_HDRFLD_SIZE2_415_384_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_12_32_HDRFLD_SIZE2_415_384_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_12_32_HDRFLD_SIZE2_415_384_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_12_32_HDRFLD_SIZE2_415_384_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_12_32_HDRFLD_SIZE2_415_384_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_12_32_HDRFLD_SIZE2_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_12_32_HDRFLD_SIZE2_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_12_32_HDRFLD_SIZE2_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_13_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_13_32.hdrfld_size2_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_13_32_HDRFLD_SIZE2_447_416_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_13_32_HDRFLD_SIZE2_447_416_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_13_32_HDRFLD_SIZE2_447_416_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_13_32_HDRFLD_SIZE2_447_416_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_13_32_HDRFLD_SIZE2_447_416_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_13_32_HDRFLD_SIZE2_447_416_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_13_32_HDRFLD_SIZE2_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_13_32_HDRFLD_SIZE2_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_13_32_HDRFLD_SIZE2_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_14_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_14_32.hdrfld_size2_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_14_32_HDRFLD_SIZE2_479_448_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_14_32_HDRFLD_SIZE2_479_448_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_14_32_HDRFLD_SIZE2_479_448_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_14_32_HDRFLD_SIZE2_479_448_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_14_32_HDRFLD_SIZE2_479_448_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_14_32_HDRFLD_SIZE2_479_448_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_14_32_HDRFLD_SIZE2_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_14_32_HDRFLD_SIZE2_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_14_32_HDRFLD_SIZE2_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_15_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_15_32.hdrfld_size2_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_15_32_HDRFLD_SIZE2_511_480_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_15_32_HDRFLD_SIZE2_511_480_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_15_32_HDRFLD_SIZE2_511_480_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_15_32_HDRFLD_SIZE2_511_480_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_15_32_HDRFLD_SIZE2_511_480_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_15_32_HDRFLD_SIZE2_511_480_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_15_32_HDRFLD_SIZE2_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_15_32_HDRFLD_SIZE2_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_15_32_HDRFLD_SIZE2_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_16_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_16_32.hdrfld_size2_543_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_16_32_HDRFLD_SIZE2_543_512_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_16_32_HDRFLD_SIZE2_543_512_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_16_32_HDRFLD_SIZE2_543_512_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_16_32_HDRFLD_SIZE2_543_512_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_16_32_HDRFLD_SIZE2_543_512_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_16_32_HDRFLD_SIZE2_543_512_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_16_32_HDRFLD_SIZE2_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_16_32_HDRFLD_SIZE2_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_16_32_HDRFLD_SIZE2_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_17_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_17_32.hdrfld_size2_575_544 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_17_32_HDRFLD_SIZE2_575_544_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_17_32_HDRFLD_SIZE2_575_544_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_17_32_HDRFLD_SIZE2_575_544_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_17_32_HDRFLD_SIZE2_575_544_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_17_32_HDRFLD_SIZE2_575_544_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_17_32_HDRFLD_SIZE2_575_544_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_17_32_HDRFLD_SIZE2_575_544_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_17_32_HDRFLD_SIZE2_575_544_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_17_32_HDRFLD_SIZE2_575_544_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_18_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_18_32.hdrfld_size2_607_576 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_18_32_HDRFLD_SIZE2_607_576_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_18_32_HDRFLD_SIZE2_607_576_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_18_32_HDRFLD_SIZE2_607_576_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_18_32_HDRFLD_SIZE2_607_576_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_18_32_HDRFLD_SIZE2_607_576_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_18_32_HDRFLD_SIZE2_607_576_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_18_32_HDRFLD_SIZE2_607_576_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_18_32_HDRFLD_SIZE2_607_576_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_18_32_HDRFLD_SIZE2_607_576_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_19_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_19_32.hdrfld_size2_639_608 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_19_32_HDRFLD_SIZE2_639_608_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_19_32_HDRFLD_SIZE2_639_608_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_19_32_HDRFLD_SIZE2_639_608_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_19_32_HDRFLD_SIZE2_639_608_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_19_32_HDRFLD_SIZE2_639_608_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_19_32_HDRFLD_SIZE2_639_608_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_19_32_HDRFLD_SIZE2_639_608_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_19_32_HDRFLD_SIZE2_639_608_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_19_32_HDRFLD_SIZE2_639_608_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_20_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_20_32.hdrfld_size2_671_640 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_20_32_HDRFLD_SIZE2_671_640_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_20_32_HDRFLD_SIZE2_671_640_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_20_32_HDRFLD_SIZE2_671_640_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_20_32_HDRFLD_SIZE2_671_640_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_20_32_HDRFLD_SIZE2_671_640_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_20_32_HDRFLD_SIZE2_671_640_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_20_32_HDRFLD_SIZE2_671_640_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_20_32_HDRFLD_SIZE2_671_640_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_20_32_HDRFLD_SIZE2_671_640_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_21_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_21_32.hdrfld_size2_703_672 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_21_32_HDRFLD_SIZE2_703_672_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_21_32_HDRFLD_SIZE2_703_672_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_21_32_HDRFLD_SIZE2_703_672_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_21_32_HDRFLD_SIZE2_703_672_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_21_32_HDRFLD_SIZE2_703_672_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_21_32_HDRFLD_SIZE2_703_672_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_21_32_HDRFLD_SIZE2_703_672_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_21_32_HDRFLD_SIZE2_703_672_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_21_32_HDRFLD_SIZE2_703_672_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_22_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_22_32.hdrfld_size2_735_704 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_22_32_HDRFLD_SIZE2_735_704_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_22_32_HDRFLD_SIZE2_735_704_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_22_32_HDRFLD_SIZE2_735_704_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_22_32_HDRFLD_SIZE2_735_704_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_22_32_HDRFLD_SIZE2_735_704_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_22_32_HDRFLD_SIZE2_735_704_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_22_32_HDRFLD_SIZE2_735_704_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_22_32_HDRFLD_SIZE2_735_704_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_22_32_HDRFLD_SIZE2_735_704_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_23_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_23_32.hdrfld_size2_767_736 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_23_32_HDRFLD_SIZE2_767_736_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_23_32_HDRFLD_SIZE2_767_736_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_23_32_HDRFLD_SIZE2_767_736_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_23_32_HDRFLD_SIZE2_767_736_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_23_32_HDRFLD_SIZE2_767_736_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_23_32_HDRFLD_SIZE2_767_736_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_23_32_HDRFLD_SIZE2_767_736_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_23_32_HDRFLD_SIZE2_767_736_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_23_32_HDRFLD_SIZE2_767_736_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_24_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_24_32.hdrfld_size2_799_768 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_24_32_HDRFLD_SIZE2_799_768_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_24_32_HDRFLD_SIZE2_799_768_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_24_32_HDRFLD_SIZE2_799_768_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_24_32_HDRFLD_SIZE2_799_768_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_24_32_HDRFLD_SIZE2_799_768_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_24_32_HDRFLD_SIZE2_799_768_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_24_32_HDRFLD_SIZE2_799_768_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_24_32_HDRFLD_SIZE2_799_768_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_24_32_HDRFLD_SIZE2_799_768_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_25_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_25_32.hdrfld_size2_831_800 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_25_32_HDRFLD_SIZE2_831_800_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_25_32_HDRFLD_SIZE2_831_800_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_25_32_HDRFLD_SIZE2_831_800_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_25_32_HDRFLD_SIZE2_831_800_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_25_32_HDRFLD_SIZE2_831_800_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_25_32_HDRFLD_SIZE2_831_800_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_25_32_HDRFLD_SIZE2_831_800_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_25_32_HDRFLD_SIZE2_831_800_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_25_32_HDRFLD_SIZE2_831_800_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_26_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_26_32.hdrfld_size2_863_832 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_26_32_HDRFLD_SIZE2_863_832_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_26_32_HDRFLD_SIZE2_863_832_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_26_32_HDRFLD_SIZE2_863_832_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_26_32_HDRFLD_SIZE2_863_832_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_26_32_HDRFLD_SIZE2_863_832_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_26_32_HDRFLD_SIZE2_863_832_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_26_32_HDRFLD_SIZE2_863_832_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_26_32_HDRFLD_SIZE2_863_832_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_26_32_HDRFLD_SIZE2_863_832_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_27_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_27_32.hdrfld_size2_895_864 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_27_32_HDRFLD_SIZE2_895_864_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_27_32_HDRFLD_SIZE2_895_864_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_27_32_HDRFLD_SIZE2_895_864_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_27_32_HDRFLD_SIZE2_895_864_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_27_32_HDRFLD_SIZE2_895_864_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_27_32_HDRFLD_SIZE2_895_864_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_27_32_HDRFLD_SIZE2_895_864_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_27_32_HDRFLD_SIZE2_895_864_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_27_32_HDRFLD_SIZE2_895_864_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_28_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_28_32.hdrfld_size2_927_896 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_28_32_HDRFLD_SIZE2_927_896_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_28_32_HDRFLD_SIZE2_927_896_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_28_32_HDRFLD_SIZE2_927_896_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_28_32_HDRFLD_SIZE2_927_896_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_28_32_HDRFLD_SIZE2_927_896_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_28_32_HDRFLD_SIZE2_927_896_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_28_32_HDRFLD_SIZE2_927_896_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_28_32_HDRFLD_SIZE2_927_896_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_28_32_HDRFLD_SIZE2_927_896_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_29_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_29_32.hdrfld_size2_959_928 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_29_32_HDRFLD_SIZE2_959_928_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_29_32_HDRFLD_SIZE2_959_928_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_29_32_HDRFLD_SIZE2_959_928_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_29_32_HDRFLD_SIZE2_959_928_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_29_32_HDRFLD_SIZE2_959_928_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_29_32_HDRFLD_SIZE2_959_928_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_29_32_HDRFLD_SIZE2_959_928_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_29_32_HDRFLD_SIZE2_959_928_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_29_32_HDRFLD_SIZE2_959_928_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_30_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_30_32.hdrfld_size2_991_960 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_30_32_HDRFLD_SIZE2_991_960_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_30_32_HDRFLD_SIZE2_991_960_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_30_32_HDRFLD_SIZE2_991_960_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_30_32_HDRFLD_SIZE2_991_960_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_30_32_HDRFLD_SIZE2_991_960_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_30_32_HDRFLD_SIZE2_991_960_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_30_32_HDRFLD_SIZE2_991_960_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_30_32_HDRFLD_SIZE2_991_960_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_30_32_HDRFLD_SIZE2_991_960_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_31_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size2_capture::sym_hdrfld_size2_capture_31_32.hdrfld_size2_1023_992 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_31_32_HDRFLD_SIZE2_1023_992_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_31_32_HDRFLD_SIZE2_1023_992_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_31_32_HDRFLD_SIZE2_1023_992_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_31_32_HDRFLD_SIZE2_1023_992_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_31_32_HDRFLD_SIZE2_1023_992_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_31_32_HDRFLD_SIZE2_1023_992_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_31_32_HDRFLD_SIZE2_1023_992_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_31_32_HDRFLD_SIZE2_1023_992_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE2_CAPTURE_SYM_HDRFLD_SIZE2_CAPTURE_31_32_HDRFLD_SIZE2_1023_992_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_dppstats_csr::sym_hdrfld_size3_capture          */
/* Wide Register template: cap_dppstats_csr::sym_hdrfld_size3_capture      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SIZE 0x20
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_BYTE_SIZE 0x80

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_0_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_0_32.hdrfld_size3_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_0_32_HDRFLD_SIZE3_31_0_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_0_32_HDRFLD_SIZE3_31_0_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_0_32_HDRFLD_SIZE3_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_0_32_HDRFLD_SIZE3_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_0_32_HDRFLD_SIZE3_31_0_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_0_32_HDRFLD_SIZE3_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_0_32_HDRFLD_SIZE3_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_0_32_HDRFLD_SIZE3_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_0_32_HDRFLD_SIZE3_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_1_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_1_32.hdrfld_size3_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_1_32_HDRFLD_SIZE3_63_32_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_1_32_HDRFLD_SIZE3_63_32_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_1_32_HDRFLD_SIZE3_63_32_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_1_32_HDRFLD_SIZE3_63_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_1_32_HDRFLD_SIZE3_63_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_1_32_HDRFLD_SIZE3_63_32_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_1_32_HDRFLD_SIZE3_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_1_32_HDRFLD_SIZE3_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_1_32_HDRFLD_SIZE3_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_2_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_2_32.hdrfld_size3_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_2_32_HDRFLD_SIZE3_95_64_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_2_32_HDRFLD_SIZE3_95_64_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_2_32_HDRFLD_SIZE3_95_64_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_2_32_HDRFLD_SIZE3_95_64_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_2_32_HDRFLD_SIZE3_95_64_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_2_32_HDRFLD_SIZE3_95_64_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_2_32_HDRFLD_SIZE3_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_2_32_HDRFLD_SIZE3_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_2_32_HDRFLD_SIZE3_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_3_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_3_32.hdrfld_size3_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_3_32_HDRFLD_SIZE3_127_96_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_3_32_HDRFLD_SIZE3_127_96_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_3_32_HDRFLD_SIZE3_127_96_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_3_32_HDRFLD_SIZE3_127_96_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_3_32_HDRFLD_SIZE3_127_96_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_3_32_HDRFLD_SIZE3_127_96_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_3_32_HDRFLD_SIZE3_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_3_32_HDRFLD_SIZE3_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_3_32_HDRFLD_SIZE3_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_4_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_4_32.hdrfld_size3_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_4_32_HDRFLD_SIZE3_159_128_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_4_32_HDRFLD_SIZE3_159_128_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_4_32_HDRFLD_SIZE3_159_128_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_4_32_HDRFLD_SIZE3_159_128_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_4_32_HDRFLD_SIZE3_159_128_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_4_32_HDRFLD_SIZE3_159_128_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_4_32_HDRFLD_SIZE3_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_4_32_HDRFLD_SIZE3_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_4_32_HDRFLD_SIZE3_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_5_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_5_32.hdrfld_size3_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_5_32_HDRFLD_SIZE3_191_160_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_5_32_HDRFLD_SIZE3_191_160_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_5_32_HDRFLD_SIZE3_191_160_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_5_32_HDRFLD_SIZE3_191_160_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_5_32_HDRFLD_SIZE3_191_160_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_5_32_HDRFLD_SIZE3_191_160_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_5_32_HDRFLD_SIZE3_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_5_32_HDRFLD_SIZE3_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_5_32_HDRFLD_SIZE3_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_6_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_6_32.hdrfld_size3_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_6_32_HDRFLD_SIZE3_223_192_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_6_32_HDRFLD_SIZE3_223_192_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_6_32_HDRFLD_SIZE3_223_192_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_6_32_HDRFLD_SIZE3_223_192_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_6_32_HDRFLD_SIZE3_223_192_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_6_32_HDRFLD_SIZE3_223_192_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_6_32_HDRFLD_SIZE3_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_6_32_HDRFLD_SIZE3_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_6_32_HDRFLD_SIZE3_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_7_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_7_32.hdrfld_size3_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_7_32_HDRFLD_SIZE3_255_224_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_7_32_HDRFLD_SIZE3_255_224_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_7_32_HDRFLD_SIZE3_255_224_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_7_32_HDRFLD_SIZE3_255_224_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_7_32_HDRFLD_SIZE3_255_224_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_7_32_HDRFLD_SIZE3_255_224_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_7_32_HDRFLD_SIZE3_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_7_32_HDRFLD_SIZE3_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_7_32_HDRFLD_SIZE3_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_8_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_8_32.hdrfld_size3_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_8_32_HDRFLD_SIZE3_287_256_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_8_32_HDRFLD_SIZE3_287_256_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_8_32_HDRFLD_SIZE3_287_256_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_8_32_HDRFLD_SIZE3_287_256_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_8_32_HDRFLD_SIZE3_287_256_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_8_32_HDRFLD_SIZE3_287_256_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_8_32_HDRFLD_SIZE3_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_8_32_HDRFLD_SIZE3_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_8_32_HDRFLD_SIZE3_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_9_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_9_32.hdrfld_size3_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_9_32_HDRFLD_SIZE3_319_288_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_9_32_HDRFLD_SIZE3_319_288_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_9_32_HDRFLD_SIZE3_319_288_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_9_32_HDRFLD_SIZE3_319_288_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_9_32_HDRFLD_SIZE3_319_288_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_9_32_HDRFLD_SIZE3_319_288_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_9_32_HDRFLD_SIZE3_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_9_32_HDRFLD_SIZE3_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_9_32_HDRFLD_SIZE3_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_10_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_10_32.hdrfld_size3_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_10_32_HDRFLD_SIZE3_351_320_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_10_32_HDRFLD_SIZE3_351_320_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_10_32_HDRFLD_SIZE3_351_320_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_10_32_HDRFLD_SIZE3_351_320_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_10_32_HDRFLD_SIZE3_351_320_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_10_32_HDRFLD_SIZE3_351_320_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_10_32_HDRFLD_SIZE3_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_10_32_HDRFLD_SIZE3_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_10_32_HDRFLD_SIZE3_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_11_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_11_32.hdrfld_size3_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_11_32_HDRFLD_SIZE3_383_352_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_11_32_HDRFLD_SIZE3_383_352_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_11_32_HDRFLD_SIZE3_383_352_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_11_32_HDRFLD_SIZE3_383_352_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_11_32_HDRFLD_SIZE3_383_352_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_11_32_HDRFLD_SIZE3_383_352_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_11_32_HDRFLD_SIZE3_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_11_32_HDRFLD_SIZE3_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_11_32_HDRFLD_SIZE3_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_12_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_12_32.hdrfld_size3_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_12_32_HDRFLD_SIZE3_415_384_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_12_32_HDRFLD_SIZE3_415_384_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_12_32_HDRFLD_SIZE3_415_384_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_12_32_HDRFLD_SIZE3_415_384_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_12_32_HDRFLD_SIZE3_415_384_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_12_32_HDRFLD_SIZE3_415_384_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_12_32_HDRFLD_SIZE3_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_12_32_HDRFLD_SIZE3_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_12_32_HDRFLD_SIZE3_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_13_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_13_32.hdrfld_size3_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_13_32_HDRFLD_SIZE3_447_416_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_13_32_HDRFLD_SIZE3_447_416_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_13_32_HDRFLD_SIZE3_447_416_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_13_32_HDRFLD_SIZE3_447_416_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_13_32_HDRFLD_SIZE3_447_416_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_13_32_HDRFLD_SIZE3_447_416_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_13_32_HDRFLD_SIZE3_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_13_32_HDRFLD_SIZE3_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_13_32_HDRFLD_SIZE3_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_14_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_14_32.hdrfld_size3_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_14_32_HDRFLD_SIZE3_479_448_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_14_32_HDRFLD_SIZE3_479_448_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_14_32_HDRFLD_SIZE3_479_448_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_14_32_HDRFLD_SIZE3_479_448_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_14_32_HDRFLD_SIZE3_479_448_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_14_32_HDRFLD_SIZE3_479_448_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_14_32_HDRFLD_SIZE3_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_14_32_HDRFLD_SIZE3_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_14_32_HDRFLD_SIZE3_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_15_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_15_32.hdrfld_size3_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_15_32_HDRFLD_SIZE3_511_480_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_15_32_HDRFLD_SIZE3_511_480_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_15_32_HDRFLD_SIZE3_511_480_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_15_32_HDRFLD_SIZE3_511_480_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_15_32_HDRFLD_SIZE3_511_480_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_15_32_HDRFLD_SIZE3_511_480_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_15_32_HDRFLD_SIZE3_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_15_32_HDRFLD_SIZE3_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_15_32_HDRFLD_SIZE3_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_16_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_16_32.hdrfld_size3_543_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_16_32_HDRFLD_SIZE3_543_512_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_16_32_HDRFLD_SIZE3_543_512_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_16_32_HDRFLD_SIZE3_543_512_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_16_32_HDRFLD_SIZE3_543_512_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_16_32_HDRFLD_SIZE3_543_512_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_16_32_HDRFLD_SIZE3_543_512_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_16_32_HDRFLD_SIZE3_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_16_32_HDRFLD_SIZE3_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_16_32_HDRFLD_SIZE3_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_17_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_17_32.hdrfld_size3_575_544 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_17_32_HDRFLD_SIZE3_575_544_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_17_32_HDRFLD_SIZE3_575_544_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_17_32_HDRFLD_SIZE3_575_544_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_17_32_HDRFLD_SIZE3_575_544_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_17_32_HDRFLD_SIZE3_575_544_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_17_32_HDRFLD_SIZE3_575_544_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_17_32_HDRFLD_SIZE3_575_544_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_17_32_HDRFLD_SIZE3_575_544_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_17_32_HDRFLD_SIZE3_575_544_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_18_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_18_32.hdrfld_size3_607_576 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_18_32_HDRFLD_SIZE3_607_576_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_18_32_HDRFLD_SIZE3_607_576_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_18_32_HDRFLD_SIZE3_607_576_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_18_32_HDRFLD_SIZE3_607_576_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_18_32_HDRFLD_SIZE3_607_576_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_18_32_HDRFLD_SIZE3_607_576_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_18_32_HDRFLD_SIZE3_607_576_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_18_32_HDRFLD_SIZE3_607_576_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_18_32_HDRFLD_SIZE3_607_576_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_19_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_19_32.hdrfld_size3_639_608 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_19_32_HDRFLD_SIZE3_639_608_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_19_32_HDRFLD_SIZE3_639_608_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_19_32_HDRFLD_SIZE3_639_608_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_19_32_HDRFLD_SIZE3_639_608_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_19_32_HDRFLD_SIZE3_639_608_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_19_32_HDRFLD_SIZE3_639_608_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_19_32_HDRFLD_SIZE3_639_608_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_19_32_HDRFLD_SIZE3_639_608_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_19_32_HDRFLD_SIZE3_639_608_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_20_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_20_32.hdrfld_size3_671_640 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_20_32_HDRFLD_SIZE3_671_640_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_20_32_HDRFLD_SIZE3_671_640_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_20_32_HDRFLD_SIZE3_671_640_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_20_32_HDRFLD_SIZE3_671_640_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_20_32_HDRFLD_SIZE3_671_640_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_20_32_HDRFLD_SIZE3_671_640_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_20_32_HDRFLD_SIZE3_671_640_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_20_32_HDRFLD_SIZE3_671_640_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_20_32_HDRFLD_SIZE3_671_640_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_21_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_21_32.hdrfld_size3_703_672 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_21_32_HDRFLD_SIZE3_703_672_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_21_32_HDRFLD_SIZE3_703_672_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_21_32_HDRFLD_SIZE3_703_672_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_21_32_HDRFLD_SIZE3_703_672_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_21_32_HDRFLD_SIZE3_703_672_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_21_32_HDRFLD_SIZE3_703_672_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_21_32_HDRFLD_SIZE3_703_672_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_21_32_HDRFLD_SIZE3_703_672_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_21_32_HDRFLD_SIZE3_703_672_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_22_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_22_32.hdrfld_size3_735_704 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_22_32_HDRFLD_SIZE3_735_704_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_22_32_HDRFLD_SIZE3_735_704_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_22_32_HDRFLD_SIZE3_735_704_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_22_32_HDRFLD_SIZE3_735_704_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_22_32_HDRFLD_SIZE3_735_704_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_22_32_HDRFLD_SIZE3_735_704_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_22_32_HDRFLD_SIZE3_735_704_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_22_32_HDRFLD_SIZE3_735_704_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_22_32_HDRFLD_SIZE3_735_704_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_23_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_23_32.hdrfld_size3_767_736 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_23_32_HDRFLD_SIZE3_767_736_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_23_32_HDRFLD_SIZE3_767_736_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_23_32_HDRFLD_SIZE3_767_736_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_23_32_HDRFLD_SIZE3_767_736_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_23_32_HDRFLD_SIZE3_767_736_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_23_32_HDRFLD_SIZE3_767_736_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_23_32_HDRFLD_SIZE3_767_736_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_23_32_HDRFLD_SIZE3_767_736_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_23_32_HDRFLD_SIZE3_767_736_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_24_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_24_32.hdrfld_size3_799_768 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_24_32_HDRFLD_SIZE3_799_768_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_24_32_HDRFLD_SIZE3_799_768_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_24_32_HDRFLD_SIZE3_799_768_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_24_32_HDRFLD_SIZE3_799_768_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_24_32_HDRFLD_SIZE3_799_768_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_24_32_HDRFLD_SIZE3_799_768_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_24_32_HDRFLD_SIZE3_799_768_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_24_32_HDRFLD_SIZE3_799_768_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_24_32_HDRFLD_SIZE3_799_768_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_25_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_25_32.hdrfld_size3_831_800 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_25_32_HDRFLD_SIZE3_831_800_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_25_32_HDRFLD_SIZE3_831_800_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_25_32_HDRFLD_SIZE3_831_800_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_25_32_HDRFLD_SIZE3_831_800_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_25_32_HDRFLD_SIZE3_831_800_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_25_32_HDRFLD_SIZE3_831_800_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_25_32_HDRFLD_SIZE3_831_800_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_25_32_HDRFLD_SIZE3_831_800_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_25_32_HDRFLD_SIZE3_831_800_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_26_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_26_32.hdrfld_size3_863_832 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_26_32_HDRFLD_SIZE3_863_832_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_26_32_HDRFLD_SIZE3_863_832_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_26_32_HDRFLD_SIZE3_863_832_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_26_32_HDRFLD_SIZE3_863_832_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_26_32_HDRFLD_SIZE3_863_832_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_26_32_HDRFLD_SIZE3_863_832_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_26_32_HDRFLD_SIZE3_863_832_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_26_32_HDRFLD_SIZE3_863_832_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_26_32_HDRFLD_SIZE3_863_832_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_27_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_27_32.hdrfld_size3_895_864 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_27_32_HDRFLD_SIZE3_895_864_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_27_32_HDRFLD_SIZE3_895_864_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_27_32_HDRFLD_SIZE3_895_864_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_27_32_HDRFLD_SIZE3_895_864_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_27_32_HDRFLD_SIZE3_895_864_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_27_32_HDRFLD_SIZE3_895_864_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_27_32_HDRFLD_SIZE3_895_864_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_27_32_HDRFLD_SIZE3_895_864_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_27_32_HDRFLD_SIZE3_895_864_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_28_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_28_32.hdrfld_size3_927_896 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_28_32_HDRFLD_SIZE3_927_896_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_28_32_HDRFLD_SIZE3_927_896_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_28_32_HDRFLD_SIZE3_927_896_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_28_32_HDRFLD_SIZE3_927_896_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_28_32_HDRFLD_SIZE3_927_896_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_28_32_HDRFLD_SIZE3_927_896_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_28_32_HDRFLD_SIZE3_927_896_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_28_32_HDRFLD_SIZE3_927_896_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_28_32_HDRFLD_SIZE3_927_896_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_29_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_29_32.hdrfld_size3_959_928 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_29_32_HDRFLD_SIZE3_959_928_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_29_32_HDRFLD_SIZE3_959_928_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_29_32_HDRFLD_SIZE3_959_928_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_29_32_HDRFLD_SIZE3_959_928_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_29_32_HDRFLD_SIZE3_959_928_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_29_32_HDRFLD_SIZE3_959_928_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_29_32_HDRFLD_SIZE3_959_928_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_29_32_HDRFLD_SIZE3_959_928_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_29_32_HDRFLD_SIZE3_959_928_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_30_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_30_32.hdrfld_size3_991_960 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_30_32_HDRFLD_SIZE3_991_960_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_30_32_HDRFLD_SIZE3_991_960_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_30_32_HDRFLD_SIZE3_991_960_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_30_32_HDRFLD_SIZE3_991_960_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_30_32_HDRFLD_SIZE3_991_960_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_30_32_HDRFLD_SIZE3_991_960_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_30_32_HDRFLD_SIZE3_991_960_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_30_32_HDRFLD_SIZE3_991_960_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_30_32_HDRFLD_SIZE3_991_960_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_31_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
/* Field member: cap_dppstats_csr::sym_hdrfld_size3_capture::sym_hdrfld_size3_capture_31_32.hdrfld_size3_1023_992 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_31_32_HDRFLD_SIZE3_1023_992_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_31_32_HDRFLD_SIZE3_1023_992_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_31_32_HDRFLD_SIZE3_1023_992_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_31_32_HDRFLD_SIZE3_1023_992_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_31_32_HDRFLD_SIZE3_1023_992_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_31_32_HDRFLD_SIZE3_1023_992_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_31_32_HDRFLD_SIZE3_1023_992_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_31_32_HDRFLD_SIZE3_1023_992_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_SIZE3_CAPTURE_SYM_HDRFLD_SIZE3_CAPTURE_31_32_HDRFLD_SIZE3_1023_992_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture        */
/* Wide Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SIZE 0x20
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_BYTE_SIZE 0x80

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_0_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_0_32.hdrfld_offset0_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_0_32_HDRFLD_OFFSET0_31_0_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_0_32_HDRFLD_OFFSET0_31_0_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_0_32_HDRFLD_OFFSET0_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_0_32_HDRFLD_OFFSET0_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_0_32_HDRFLD_OFFSET0_31_0_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_0_32_HDRFLD_OFFSET0_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_0_32_HDRFLD_OFFSET0_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_0_32_HDRFLD_OFFSET0_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_0_32_HDRFLD_OFFSET0_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_1_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_1_32.hdrfld_offset0_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_1_32_HDRFLD_OFFSET0_63_32_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_1_32_HDRFLD_OFFSET0_63_32_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_1_32_HDRFLD_OFFSET0_63_32_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_1_32_HDRFLD_OFFSET0_63_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_1_32_HDRFLD_OFFSET0_63_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_1_32_HDRFLD_OFFSET0_63_32_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_1_32_HDRFLD_OFFSET0_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_1_32_HDRFLD_OFFSET0_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_1_32_HDRFLD_OFFSET0_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_2_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_2_32.hdrfld_offset0_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_2_32_HDRFLD_OFFSET0_95_64_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_2_32_HDRFLD_OFFSET0_95_64_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_2_32_HDRFLD_OFFSET0_95_64_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_2_32_HDRFLD_OFFSET0_95_64_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_2_32_HDRFLD_OFFSET0_95_64_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_2_32_HDRFLD_OFFSET0_95_64_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_2_32_HDRFLD_OFFSET0_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_2_32_HDRFLD_OFFSET0_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_2_32_HDRFLD_OFFSET0_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_3_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_3_32.hdrfld_offset0_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_3_32_HDRFLD_OFFSET0_127_96_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_3_32_HDRFLD_OFFSET0_127_96_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_3_32_HDRFLD_OFFSET0_127_96_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_3_32_HDRFLD_OFFSET0_127_96_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_3_32_HDRFLD_OFFSET0_127_96_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_3_32_HDRFLD_OFFSET0_127_96_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_3_32_HDRFLD_OFFSET0_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_3_32_HDRFLD_OFFSET0_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_3_32_HDRFLD_OFFSET0_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_4_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_4_32.hdrfld_offset0_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_4_32_HDRFLD_OFFSET0_159_128_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_4_32_HDRFLD_OFFSET0_159_128_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_4_32_HDRFLD_OFFSET0_159_128_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_4_32_HDRFLD_OFFSET0_159_128_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_4_32_HDRFLD_OFFSET0_159_128_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_4_32_HDRFLD_OFFSET0_159_128_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_4_32_HDRFLD_OFFSET0_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_4_32_HDRFLD_OFFSET0_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_4_32_HDRFLD_OFFSET0_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_5_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_5_32.hdrfld_offset0_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_5_32_HDRFLD_OFFSET0_191_160_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_5_32_HDRFLD_OFFSET0_191_160_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_5_32_HDRFLD_OFFSET0_191_160_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_5_32_HDRFLD_OFFSET0_191_160_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_5_32_HDRFLD_OFFSET0_191_160_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_5_32_HDRFLD_OFFSET0_191_160_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_5_32_HDRFLD_OFFSET0_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_5_32_HDRFLD_OFFSET0_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_5_32_HDRFLD_OFFSET0_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_6_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_6_32.hdrfld_offset0_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_6_32_HDRFLD_OFFSET0_223_192_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_6_32_HDRFLD_OFFSET0_223_192_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_6_32_HDRFLD_OFFSET0_223_192_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_6_32_HDRFLD_OFFSET0_223_192_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_6_32_HDRFLD_OFFSET0_223_192_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_6_32_HDRFLD_OFFSET0_223_192_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_6_32_HDRFLD_OFFSET0_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_6_32_HDRFLD_OFFSET0_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_6_32_HDRFLD_OFFSET0_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_7_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_7_32.hdrfld_offset0_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_7_32_HDRFLD_OFFSET0_255_224_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_7_32_HDRFLD_OFFSET0_255_224_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_7_32_HDRFLD_OFFSET0_255_224_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_7_32_HDRFLD_OFFSET0_255_224_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_7_32_HDRFLD_OFFSET0_255_224_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_7_32_HDRFLD_OFFSET0_255_224_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_7_32_HDRFLD_OFFSET0_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_7_32_HDRFLD_OFFSET0_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_7_32_HDRFLD_OFFSET0_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_8_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_8_32.hdrfld_offset0_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_8_32_HDRFLD_OFFSET0_287_256_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_8_32_HDRFLD_OFFSET0_287_256_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_8_32_HDRFLD_OFFSET0_287_256_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_8_32_HDRFLD_OFFSET0_287_256_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_8_32_HDRFLD_OFFSET0_287_256_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_8_32_HDRFLD_OFFSET0_287_256_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_8_32_HDRFLD_OFFSET0_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_8_32_HDRFLD_OFFSET0_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_8_32_HDRFLD_OFFSET0_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_9_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_9_32.hdrfld_offset0_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_9_32_HDRFLD_OFFSET0_319_288_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_9_32_HDRFLD_OFFSET0_319_288_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_9_32_HDRFLD_OFFSET0_319_288_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_9_32_HDRFLD_OFFSET0_319_288_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_9_32_HDRFLD_OFFSET0_319_288_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_9_32_HDRFLD_OFFSET0_319_288_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_9_32_HDRFLD_OFFSET0_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_9_32_HDRFLD_OFFSET0_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_9_32_HDRFLD_OFFSET0_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_10_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_10_32.hdrfld_offset0_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_10_32_HDRFLD_OFFSET0_351_320_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_10_32_HDRFLD_OFFSET0_351_320_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_10_32_HDRFLD_OFFSET0_351_320_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_10_32_HDRFLD_OFFSET0_351_320_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_10_32_HDRFLD_OFFSET0_351_320_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_10_32_HDRFLD_OFFSET0_351_320_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_10_32_HDRFLD_OFFSET0_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_10_32_HDRFLD_OFFSET0_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_10_32_HDRFLD_OFFSET0_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_11_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_11_32.hdrfld_offset0_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_11_32_HDRFLD_OFFSET0_383_352_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_11_32_HDRFLD_OFFSET0_383_352_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_11_32_HDRFLD_OFFSET0_383_352_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_11_32_HDRFLD_OFFSET0_383_352_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_11_32_HDRFLD_OFFSET0_383_352_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_11_32_HDRFLD_OFFSET0_383_352_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_11_32_HDRFLD_OFFSET0_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_11_32_HDRFLD_OFFSET0_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_11_32_HDRFLD_OFFSET0_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_12_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_12_32.hdrfld_offset0_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_12_32_HDRFLD_OFFSET0_415_384_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_12_32_HDRFLD_OFFSET0_415_384_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_12_32_HDRFLD_OFFSET0_415_384_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_12_32_HDRFLD_OFFSET0_415_384_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_12_32_HDRFLD_OFFSET0_415_384_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_12_32_HDRFLD_OFFSET0_415_384_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_12_32_HDRFLD_OFFSET0_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_12_32_HDRFLD_OFFSET0_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_12_32_HDRFLD_OFFSET0_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_13_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_13_32.hdrfld_offset0_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_13_32_HDRFLD_OFFSET0_447_416_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_13_32_HDRFLD_OFFSET0_447_416_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_13_32_HDRFLD_OFFSET0_447_416_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_13_32_HDRFLD_OFFSET0_447_416_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_13_32_HDRFLD_OFFSET0_447_416_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_13_32_HDRFLD_OFFSET0_447_416_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_13_32_HDRFLD_OFFSET0_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_13_32_HDRFLD_OFFSET0_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_13_32_HDRFLD_OFFSET0_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_14_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_14_32.hdrfld_offset0_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_14_32_HDRFLD_OFFSET0_479_448_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_14_32_HDRFLD_OFFSET0_479_448_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_14_32_HDRFLD_OFFSET0_479_448_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_14_32_HDRFLD_OFFSET0_479_448_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_14_32_HDRFLD_OFFSET0_479_448_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_14_32_HDRFLD_OFFSET0_479_448_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_14_32_HDRFLD_OFFSET0_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_14_32_HDRFLD_OFFSET0_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_14_32_HDRFLD_OFFSET0_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_15_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_15_32.hdrfld_offset0_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_15_32_HDRFLD_OFFSET0_511_480_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_15_32_HDRFLD_OFFSET0_511_480_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_15_32_HDRFLD_OFFSET0_511_480_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_15_32_HDRFLD_OFFSET0_511_480_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_15_32_HDRFLD_OFFSET0_511_480_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_15_32_HDRFLD_OFFSET0_511_480_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_15_32_HDRFLD_OFFSET0_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_15_32_HDRFLD_OFFSET0_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_15_32_HDRFLD_OFFSET0_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_16_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_16_32.hdrfld_offset0_543_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_16_32_HDRFLD_OFFSET0_543_512_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_16_32_HDRFLD_OFFSET0_543_512_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_16_32_HDRFLD_OFFSET0_543_512_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_16_32_HDRFLD_OFFSET0_543_512_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_16_32_HDRFLD_OFFSET0_543_512_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_16_32_HDRFLD_OFFSET0_543_512_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_16_32_HDRFLD_OFFSET0_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_16_32_HDRFLD_OFFSET0_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_16_32_HDRFLD_OFFSET0_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_17_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_17_32.hdrfld_offset0_575_544 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_17_32_HDRFLD_OFFSET0_575_544_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_17_32_HDRFLD_OFFSET0_575_544_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_17_32_HDRFLD_OFFSET0_575_544_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_17_32_HDRFLD_OFFSET0_575_544_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_17_32_HDRFLD_OFFSET0_575_544_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_17_32_HDRFLD_OFFSET0_575_544_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_17_32_HDRFLD_OFFSET0_575_544_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_17_32_HDRFLD_OFFSET0_575_544_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_17_32_HDRFLD_OFFSET0_575_544_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_18_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_18_32.hdrfld_offset0_607_576 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_18_32_HDRFLD_OFFSET0_607_576_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_18_32_HDRFLD_OFFSET0_607_576_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_18_32_HDRFLD_OFFSET0_607_576_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_18_32_HDRFLD_OFFSET0_607_576_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_18_32_HDRFLD_OFFSET0_607_576_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_18_32_HDRFLD_OFFSET0_607_576_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_18_32_HDRFLD_OFFSET0_607_576_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_18_32_HDRFLD_OFFSET0_607_576_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_18_32_HDRFLD_OFFSET0_607_576_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_19_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_19_32.hdrfld_offset0_639_608 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_19_32_HDRFLD_OFFSET0_639_608_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_19_32_HDRFLD_OFFSET0_639_608_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_19_32_HDRFLD_OFFSET0_639_608_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_19_32_HDRFLD_OFFSET0_639_608_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_19_32_HDRFLD_OFFSET0_639_608_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_19_32_HDRFLD_OFFSET0_639_608_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_19_32_HDRFLD_OFFSET0_639_608_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_19_32_HDRFLD_OFFSET0_639_608_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_19_32_HDRFLD_OFFSET0_639_608_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_20_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_20_32.hdrfld_offset0_671_640 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_20_32_HDRFLD_OFFSET0_671_640_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_20_32_HDRFLD_OFFSET0_671_640_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_20_32_HDRFLD_OFFSET0_671_640_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_20_32_HDRFLD_OFFSET0_671_640_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_20_32_HDRFLD_OFFSET0_671_640_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_20_32_HDRFLD_OFFSET0_671_640_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_20_32_HDRFLD_OFFSET0_671_640_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_20_32_HDRFLD_OFFSET0_671_640_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_20_32_HDRFLD_OFFSET0_671_640_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_21_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_21_32.hdrfld_offset0_703_672 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_21_32_HDRFLD_OFFSET0_703_672_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_21_32_HDRFLD_OFFSET0_703_672_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_21_32_HDRFLD_OFFSET0_703_672_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_21_32_HDRFLD_OFFSET0_703_672_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_21_32_HDRFLD_OFFSET0_703_672_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_21_32_HDRFLD_OFFSET0_703_672_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_21_32_HDRFLD_OFFSET0_703_672_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_21_32_HDRFLD_OFFSET0_703_672_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_21_32_HDRFLD_OFFSET0_703_672_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_22_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_22_32.hdrfld_offset0_735_704 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_22_32_HDRFLD_OFFSET0_735_704_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_22_32_HDRFLD_OFFSET0_735_704_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_22_32_HDRFLD_OFFSET0_735_704_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_22_32_HDRFLD_OFFSET0_735_704_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_22_32_HDRFLD_OFFSET0_735_704_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_22_32_HDRFLD_OFFSET0_735_704_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_22_32_HDRFLD_OFFSET0_735_704_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_22_32_HDRFLD_OFFSET0_735_704_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_22_32_HDRFLD_OFFSET0_735_704_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_23_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_23_32.hdrfld_offset0_767_736 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_23_32_HDRFLD_OFFSET0_767_736_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_23_32_HDRFLD_OFFSET0_767_736_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_23_32_HDRFLD_OFFSET0_767_736_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_23_32_HDRFLD_OFFSET0_767_736_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_23_32_HDRFLD_OFFSET0_767_736_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_23_32_HDRFLD_OFFSET0_767_736_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_23_32_HDRFLD_OFFSET0_767_736_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_23_32_HDRFLD_OFFSET0_767_736_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_23_32_HDRFLD_OFFSET0_767_736_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_24_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_24_32.hdrfld_offset0_799_768 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_24_32_HDRFLD_OFFSET0_799_768_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_24_32_HDRFLD_OFFSET0_799_768_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_24_32_HDRFLD_OFFSET0_799_768_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_24_32_HDRFLD_OFFSET0_799_768_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_24_32_HDRFLD_OFFSET0_799_768_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_24_32_HDRFLD_OFFSET0_799_768_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_24_32_HDRFLD_OFFSET0_799_768_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_24_32_HDRFLD_OFFSET0_799_768_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_24_32_HDRFLD_OFFSET0_799_768_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_25_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_25_32.hdrfld_offset0_831_800 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_25_32_HDRFLD_OFFSET0_831_800_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_25_32_HDRFLD_OFFSET0_831_800_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_25_32_HDRFLD_OFFSET0_831_800_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_25_32_HDRFLD_OFFSET0_831_800_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_25_32_HDRFLD_OFFSET0_831_800_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_25_32_HDRFLD_OFFSET0_831_800_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_25_32_HDRFLD_OFFSET0_831_800_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_25_32_HDRFLD_OFFSET0_831_800_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_25_32_HDRFLD_OFFSET0_831_800_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_26_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_26_32.hdrfld_offset0_863_832 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_26_32_HDRFLD_OFFSET0_863_832_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_26_32_HDRFLD_OFFSET0_863_832_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_26_32_HDRFLD_OFFSET0_863_832_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_26_32_HDRFLD_OFFSET0_863_832_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_26_32_HDRFLD_OFFSET0_863_832_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_26_32_HDRFLD_OFFSET0_863_832_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_26_32_HDRFLD_OFFSET0_863_832_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_26_32_HDRFLD_OFFSET0_863_832_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_26_32_HDRFLD_OFFSET0_863_832_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_27_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_27_32.hdrfld_offset0_895_864 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_27_32_HDRFLD_OFFSET0_895_864_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_27_32_HDRFLD_OFFSET0_895_864_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_27_32_HDRFLD_OFFSET0_895_864_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_27_32_HDRFLD_OFFSET0_895_864_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_27_32_HDRFLD_OFFSET0_895_864_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_27_32_HDRFLD_OFFSET0_895_864_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_27_32_HDRFLD_OFFSET0_895_864_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_27_32_HDRFLD_OFFSET0_895_864_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_27_32_HDRFLD_OFFSET0_895_864_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_28_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_28_32.hdrfld_offset0_927_896 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_28_32_HDRFLD_OFFSET0_927_896_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_28_32_HDRFLD_OFFSET0_927_896_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_28_32_HDRFLD_OFFSET0_927_896_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_28_32_HDRFLD_OFFSET0_927_896_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_28_32_HDRFLD_OFFSET0_927_896_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_28_32_HDRFLD_OFFSET0_927_896_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_28_32_HDRFLD_OFFSET0_927_896_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_28_32_HDRFLD_OFFSET0_927_896_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_28_32_HDRFLD_OFFSET0_927_896_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_29_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_29_32.hdrfld_offset0_959_928 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_29_32_HDRFLD_OFFSET0_959_928_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_29_32_HDRFLD_OFFSET0_959_928_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_29_32_HDRFLD_OFFSET0_959_928_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_29_32_HDRFLD_OFFSET0_959_928_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_29_32_HDRFLD_OFFSET0_959_928_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_29_32_HDRFLD_OFFSET0_959_928_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_29_32_HDRFLD_OFFSET0_959_928_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_29_32_HDRFLD_OFFSET0_959_928_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_29_32_HDRFLD_OFFSET0_959_928_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_30_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_30_32.hdrfld_offset0_991_960 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_30_32_HDRFLD_OFFSET0_991_960_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_30_32_HDRFLD_OFFSET0_991_960_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_30_32_HDRFLD_OFFSET0_991_960_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_30_32_HDRFLD_OFFSET0_991_960_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_30_32_HDRFLD_OFFSET0_991_960_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_30_32_HDRFLD_OFFSET0_991_960_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_30_32_HDRFLD_OFFSET0_991_960_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_30_32_HDRFLD_OFFSET0_991_960_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_30_32_HDRFLD_OFFSET0_991_960_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_31_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset0_capture::sym_hdrfld_offset0_capture_31_32.hdrfld_offset0_1023_992 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_31_32_HDRFLD_OFFSET0_1023_992_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_31_32_HDRFLD_OFFSET0_1023_992_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_31_32_HDRFLD_OFFSET0_1023_992_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_31_32_HDRFLD_OFFSET0_1023_992_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_31_32_HDRFLD_OFFSET0_1023_992_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_31_32_HDRFLD_OFFSET0_1023_992_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_31_32_HDRFLD_OFFSET0_1023_992_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_31_32_HDRFLD_OFFSET0_1023_992_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET0_CAPTURE_SYM_HDRFLD_OFFSET0_CAPTURE_31_32_HDRFLD_OFFSET0_1023_992_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture        */
/* Wide Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SIZE 0x20
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_BYTE_SIZE 0x80

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_0_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_0_32.hdrfld_offset1_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_0_32_HDRFLD_OFFSET1_31_0_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_0_32_HDRFLD_OFFSET1_31_0_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_0_32_HDRFLD_OFFSET1_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_0_32_HDRFLD_OFFSET1_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_0_32_HDRFLD_OFFSET1_31_0_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_0_32_HDRFLD_OFFSET1_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_0_32_HDRFLD_OFFSET1_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_0_32_HDRFLD_OFFSET1_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_0_32_HDRFLD_OFFSET1_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_1_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_1_32.hdrfld_offset1_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_1_32_HDRFLD_OFFSET1_63_32_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_1_32_HDRFLD_OFFSET1_63_32_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_1_32_HDRFLD_OFFSET1_63_32_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_1_32_HDRFLD_OFFSET1_63_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_1_32_HDRFLD_OFFSET1_63_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_1_32_HDRFLD_OFFSET1_63_32_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_1_32_HDRFLD_OFFSET1_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_1_32_HDRFLD_OFFSET1_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_1_32_HDRFLD_OFFSET1_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_2_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_2_32.hdrfld_offset1_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_2_32_HDRFLD_OFFSET1_95_64_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_2_32_HDRFLD_OFFSET1_95_64_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_2_32_HDRFLD_OFFSET1_95_64_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_2_32_HDRFLD_OFFSET1_95_64_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_2_32_HDRFLD_OFFSET1_95_64_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_2_32_HDRFLD_OFFSET1_95_64_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_2_32_HDRFLD_OFFSET1_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_2_32_HDRFLD_OFFSET1_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_2_32_HDRFLD_OFFSET1_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_3_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_3_32.hdrfld_offset1_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_3_32_HDRFLD_OFFSET1_127_96_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_3_32_HDRFLD_OFFSET1_127_96_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_3_32_HDRFLD_OFFSET1_127_96_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_3_32_HDRFLD_OFFSET1_127_96_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_3_32_HDRFLD_OFFSET1_127_96_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_3_32_HDRFLD_OFFSET1_127_96_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_3_32_HDRFLD_OFFSET1_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_3_32_HDRFLD_OFFSET1_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_3_32_HDRFLD_OFFSET1_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_4_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_4_32.hdrfld_offset1_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_4_32_HDRFLD_OFFSET1_159_128_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_4_32_HDRFLD_OFFSET1_159_128_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_4_32_HDRFLD_OFFSET1_159_128_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_4_32_HDRFLD_OFFSET1_159_128_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_4_32_HDRFLD_OFFSET1_159_128_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_4_32_HDRFLD_OFFSET1_159_128_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_4_32_HDRFLD_OFFSET1_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_4_32_HDRFLD_OFFSET1_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_4_32_HDRFLD_OFFSET1_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_5_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_5_32.hdrfld_offset1_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_5_32_HDRFLD_OFFSET1_191_160_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_5_32_HDRFLD_OFFSET1_191_160_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_5_32_HDRFLD_OFFSET1_191_160_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_5_32_HDRFLD_OFFSET1_191_160_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_5_32_HDRFLD_OFFSET1_191_160_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_5_32_HDRFLD_OFFSET1_191_160_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_5_32_HDRFLD_OFFSET1_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_5_32_HDRFLD_OFFSET1_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_5_32_HDRFLD_OFFSET1_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_6_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_6_32.hdrfld_offset1_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_6_32_HDRFLD_OFFSET1_223_192_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_6_32_HDRFLD_OFFSET1_223_192_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_6_32_HDRFLD_OFFSET1_223_192_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_6_32_HDRFLD_OFFSET1_223_192_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_6_32_HDRFLD_OFFSET1_223_192_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_6_32_HDRFLD_OFFSET1_223_192_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_6_32_HDRFLD_OFFSET1_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_6_32_HDRFLD_OFFSET1_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_6_32_HDRFLD_OFFSET1_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_7_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_7_32.hdrfld_offset1_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_7_32_HDRFLD_OFFSET1_255_224_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_7_32_HDRFLD_OFFSET1_255_224_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_7_32_HDRFLD_OFFSET1_255_224_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_7_32_HDRFLD_OFFSET1_255_224_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_7_32_HDRFLD_OFFSET1_255_224_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_7_32_HDRFLD_OFFSET1_255_224_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_7_32_HDRFLD_OFFSET1_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_7_32_HDRFLD_OFFSET1_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_7_32_HDRFLD_OFFSET1_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_8_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_8_32.hdrfld_offset1_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_8_32_HDRFLD_OFFSET1_287_256_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_8_32_HDRFLD_OFFSET1_287_256_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_8_32_HDRFLD_OFFSET1_287_256_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_8_32_HDRFLD_OFFSET1_287_256_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_8_32_HDRFLD_OFFSET1_287_256_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_8_32_HDRFLD_OFFSET1_287_256_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_8_32_HDRFLD_OFFSET1_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_8_32_HDRFLD_OFFSET1_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_8_32_HDRFLD_OFFSET1_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_9_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_9_32.hdrfld_offset1_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_9_32_HDRFLD_OFFSET1_319_288_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_9_32_HDRFLD_OFFSET1_319_288_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_9_32_HDRFLD_OFFSET1_319_288_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_9_32_HDRFLD_OFFSET1_319_288_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_9_32_HDRFLD_OFFSET1_319_288_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_9_32_HDRFLD_OFFSET1_319_288_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_9_32_HDRFLD_OFFSET1_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_9_32_HDRFLD_OFFSET1_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_9_32_HDRFLD_OFFSET1_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_10_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_10_32.hdrfld_offset1_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_10_32_HDRFLD_OFFSET1_351_320_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_10_32_HDRFLD_OFFSET1_351_320_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_10_32_HDRFLD_OFFSET1_351_320_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_10_32_HDRFLD_OFFSET1_351_320_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_10_32_HDRFLD_OFFSET1_351_320_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_10_32_HDRFLD_OFFSET1_351_320_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_10_32_HDRFLD_OFFSET1_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_10_32_HDRFLD_OFFSET1_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_10_32_HDRFLD_OFFSET1_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_11_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_11_32.hdrfld_offset1_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_11_32_HDRFLD_OFFSET1_383_352_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_11_32_HDRFLD_OFFSET1_383_352_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_11_32_HDRFLD_OFFSET1_383_352_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_11_32_HDRFLD_OFFSET1_383_352_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_11_32_HDRFLD_OFFSET1_383_352_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_11_32_HDRFLD_OFFSET1_383_352_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_11_32_HDRFLD_OFFSET1_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_11_32_HDRFLD_OFFSET1_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_11_32_HDRFLD_OFFSET1_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_12_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_12_32.hdrfld_offset1_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_12_32_HDRFLD_OFFSET1_415_384_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_12_32_HDRFLD_OFFSET1_415_384_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_12_32_HDRFLD_OFFSET1_415_384_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_12_32_HDRFLD_OFFSET1_415_384_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_12_32_HDRFLD_OFFSET1_415_384_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_12_32_HDRFLD_OFFSET1_415_384_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_12_32_HDRFLD_OFFSET1_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_12_32_HDRFLD_OFFSET1_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_12_32_HDRFLD_OFFSET1_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_13_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_13_32.hdrfld_offset1_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_13_32_HDRFLD_OFFSET1_447_416_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_13_32_HDRFLD_OFFSET1_447_416_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_13_32_HDRFLD_OFFSET1_447_416_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_13_32_HDRFLD_OFFSET1_447_416_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_13_32_HDRFLD_OFFSET1_447_416_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_13_32_HDRFLD_OFFSET1_447_416_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_13_32_HDRFLD_OFFSET1_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_13_32_HDRFLD_OFFSET1_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_13_32_HDRFLD_OFFSET1_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_14_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_14_32.hdrfld_offset1_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_14_32_HDRFLD_OFFSET1_479_448_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_14_32_HDRFLD_OFFSET1_479_448_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_14_32_HDRFLD_OFFSET1_479_448_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_14_32_HDRFLD_OFFSET1_479_448_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_14_32_HDRFLD_OFFSET1_479_448_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_14_32_HDRFLD_OFFSET1_479_448_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_14_32_HDRFLD_OFFSET1_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_14_32_HDRFLD_OFFSET1_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_14_32_HDRFLD_OFFSET1_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_15_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_15_32.hdrfld_offset1_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_15_32_HDRFLD_OFFSET1_511_480_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_15_32_HDRFLD_OFFSET1_511_480_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_15_32_HDRFLD_OFFSET1_511_480_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_15_32_HDRFLD_OFFSET1_511_480_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_15_32_HDRFLD_OFFSET1_511_480_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_15_32_HDRFLD_OFFSET1_511_480_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_15_32_HDRFLD_OFFSET1_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_15_32_HDRFLD_OFFSET1_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_15_32_HDRFLD_OFFSET1_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_16_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_16_32.hdrfld_offset1_543_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_16_32_HDRFLD_OFFSET1_543_512_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_16_32_HDRFLD_OFFSET1_543_512_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_16_32_HDRFLD_OFFSET1_543_512_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_16_32_HDRFLD_OFFSET1_543_512_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_16_32_HDRFLD_OFFSET1_543_512_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_16_32_HDRFLD_OFFSET1_543_512_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_16_32_HDRFLD_OFFSET1_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_16_32_HDRFLD_OFFSET1_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_16_32_HDRFLD_OFFSET1_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_17_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_17_32.hdrfld_offset1_575_544 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_17_32_HDRFLD_OFFSET1_575_544_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_17_32_HDRFLD_OFFSET1_575_544_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_17_32_HDRFLD_OFFSET1_575_544_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_17_32_HDRFLD_OFFSET1_575_544_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_17_32_HDRFLD_OFFSET1_575_544_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_17_32_HDRFLD_OFFSET1_575_544_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_17_32_HDRFLD_OFFSET1_575_544_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_17_32_HDRFLD_OFFSET1_575_544_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_17_32_HDRFLD_OFFSET1_575_544_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_18_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_18_32.hdrfld_offset1_607_576 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_18_32_HDRFLD_OFFSET1_607_576_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_18_32_HDRFLD_OFFSET1_607_576_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_18_32_HDRFLD_OFFSET1_607_576_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_18_32_HDRFLD_OFFSET1_607_576_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_18_32_HDRFLD_OFFSET1_607_576_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_18_32_HDRFLD_OFFSET1_607_576_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_18_32_HDRFLD_OFFSET1_607_576_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_18_32_HDRFLD_OFFSET1_607_576_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_18_32_HDRFLD_OFFSET1_607_576_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_19_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_19_32.hdrfld_offset1_639_608 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_19_32_HDRFLD_OFFSET1_639_608_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_19_32_HDRFLD_OFFSET1_639_608_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_19_32_HDRFLD_OFFSET1_639_608_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_19_32_HDRFLD_OFFSET1_639_608_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_19_32_HDRFLD_OFFSET1_639_608_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_19_32_HDRFLD_OFFSET1_639_608_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_19_32_HDRFLD_OFFSET1_639_608_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_19_32_HDRFLD_OFFSET1_639_608_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_19_32_HDRFLD_OFFSET1_639_608_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_20_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_20_32.hdrfld_offset1_671_640 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_20_32_HDRFLD_OFFSET1_671_640_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_20_32_HDRFLD_OFFSET1_671_640_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_20_32_HDRFLD_OFFSET1_671_640_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_20_32_HDRFLD_OFFSET1_671_640_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_20_32_HDRFLD_OFFSET1_671_640_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_20_32_HDRFLD_OFFSET1_671_640_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_20_32_HDRFLD_OFFSET1_671_640_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_20_32_HDRFLD_OFFSET1_671_640_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_20_32_HDRFLD_OFFSET1_671_640_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_21_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_21_32.hdrfld_offset1_703_672 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_21_32_HDRFLD_OFFSET1_703_672_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_21_32_HDRFLD_OFFSET1_703_672_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_21_32_HDRFLD_OFFSET1_703_672_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_21_32_HDRFLD_OFFSET1_703_672_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_21_32_HDRFLD_OFFSET1_703_672_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_21_32_HDRFLD_OFFSET1_703_672_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_21_32_HDRFLD_OFFSET1_703_672_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_21_32_HDRFLD_OFFSET1_703_672_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_21_32_HDRFLD_OFFSET1_703_672_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_22_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_22_32.hdrfld_offset1_735_704 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_22_32_HDRFLD_OFFSET1_735_704_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_22_32_HDRFLD_OFFSET1_735_704_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_22_32_HDRFLD_OFFSET1_735_704_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_22_32_HDRFLD_OFFSET1_735_704_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_22_32_HDRFLD_OFFSET1_735_704_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_22_32_HDRFLD_OFFSET1_735_704_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_22_32_HDRFLD_OFFSET1_735_704_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_22_32_HDRFLD_OFFSET1_735_704_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_22_32_HDRFLD_OFFSET1_735_704_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_23_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_23_32.hdrfld_offset1_767_736 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_23_32_HDRFLD_OFFSET1_767_736_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_23_32_HDRFLD_OFFSET1_767_736_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_23_32_HDRFLD_OFFSET1_767_736_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_23_32_HDRFLD_OFFSET1_767_736_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_23_32_HDRFLD_OFFSET1_767_736_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_23_32_HDRFLD_OFFSET1_767_736_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_23_32_HDRFLD_OFFSET1_767_736_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_23_32_HDRFLD_OFFSET1_767_736_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_23_32_HDRFLD_OFFSET1_767_736_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_24_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_24_32.hdrfld_offset1_799_768 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_24_32_HDRFLD_OFFSET1_799_768_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_24_32_HDRFLD_OFFSET1_799_768_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_24_32_HDRFLD_OFFSET1_799_768_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_24_32_HDRFLD_OFFSET1_799_768_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_24_32_HDRFLD_OFFSET1_799_768_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_24_32_HDRFLD_OFFSET1_799_768_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_24_32_HDRFLD_OFFSET1_799_768_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_24_32_HDRFLD_OFFSET1_799_768_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_24_32_HDRFLD_OFFSET1_799_768_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_25_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_25_32.hdrfld_offset1_831_800 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_25_32_HDRFLD_OFFSET1_831_800_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_25_32_HDRFLD_OFFSET1_831_800_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_25_32_HDRFLD_OFFSET1_831_800_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_25_32_HDRFLD_OFFSET1_831_800_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_25_32_HDRFLD_OFFSET1_831_800_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_25_32_HDRFLD_OFFSET1_831_800_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_25_32_HDRFLD_OFFSET1_831_800_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_25_32_HDRFLD_OFFSET1_831_800_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_25_32_HDRFLD_OFFSET1_831_800_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_26_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_26_32.hdrfld_offset1_863_832 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_26_32_HDRFLD_OFFSET1_863_832_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_26_32_HDRFLD_OFFSET1_863_832_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_26_32_HDRFLD_OFFSET1_863_832_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_26_32_HDRFLD_OFFSET1_863_832_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_26_32_HDRFLD_OFFSET1_863_832_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_26_32_HDRFLD_OFFSET1_863_832_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_26_32_HDRFLD_OFFSET1_863_832_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_26_32_HDRFLD_OFFSET1_863_832_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_26_32_HDRFLD_OFFSET1_863_832_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_27_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_27_32.hdrfld_offset1_895_864 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_27_32_HDRFLD_OFFSET1_895_864_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_27_32_HDRFLD_OFFSET1_895_864_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_27_32_HDRFLD_OFFSET1_895_864_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_27_32_HDRFLD_OFFSET1_895_864_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_27_32_HDRFLD_OFFSET1_895_864_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_27_32_HDRFLD_OFFSET1_895_864_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_27_32_HDRFLD_OFFSET1_895_864_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_27_32_HDRFLD_OFFSET1_895_864_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_27_32_HDRFLD_OFFSET1_895_864_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_28_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_28_32.hdrfld_offset1_927_896 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_28_32_HDRFLD_OFFSET1_927_896_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_28_32_HDRFLD_OFFSET1_927_896_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_28_32_HDRFLD_OFFSET1_927_896_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_28_32_HDRFLD_OFFSET1_927_896_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_28_32_HDRFLD_OFFSET1_927_896_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_28_32_HDRFLD_OFFSET1_927_896_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_28_32_HDRFLD_OFFSET1_927_896_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_28_32_HDRFLD_OFFSET1_927_896_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_28_32_HDRFLD_OFFSET1_927_896_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_29_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_29_32.hdrfld_offset1_959_928 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_29_32_HDRFLD_OFFSET1_959_928_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_29_32_HDRFLD_OFFSET1_959_928_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_29_32_HDRFLD_OFFSET1_959_928_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_29_32_HDRFLD_OFFSET1_959_928_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_29_32_HDRFLD_OFFSET1_959_928_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_29_32_HDRFLD_OFFSET1_959_928_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_29_32_HDRFLD_OFFSET1_959_928_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_29_32_HDRFLD_OFFSET1_959_928_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_29_32_HDRFLD_OFFSET1_959_928_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_30_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_30_32.hdrfld_offset1_991_960 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_30_32_HDRFLD_OFFSET1_991_960_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_30_32_HDRFLD_OFFSET1_991_960_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_30_32_HDRFLD_OFFSET1_991_960_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_30_32_HDRFLD_OFFSET1_991_960_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_30_32_HDRFLD_OFFSET1_991_960_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_30_32_HDRFLD_OFFSET1_991_960_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_30_32_HDRFLD_OFFSET1_991_960_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_30_32_HDRFLD_OFFSET1_991_960_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_30_32_HDRFLD_OFFSET1_991_960_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_31_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset1_capture::sym_hdrfld_offset1_capture_31_32.hdrfld_offset1_1023_992 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_31_32_HDRFLD_OFFSET1_1023_992_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_31_32_HDRFLD_OFFSET1_1023_992_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_31_32_HDRFLD_OFFSET1_1023_992_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_31_32_HDRFLD_OFFSET1_1023_992_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_31_32_HDRFLD_OFFSET1_1023_992_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_31_32_HDRFLD_OFFSET1_1023_992_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_31_32_HDRFLD_OFFSET1_1023_992_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_31_32_HDRFLD_OFFSET1_1023_992_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET1_CAPTURE_SYM_HDRFLD_OFFSET1_CAPTURE_31_32_HDRFLD_OFFSET1_1023_992_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture        */
/* Wide Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SIZE 0x20
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_BYTE_SIZE 0x80

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_0_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_0_32.hdrfld_offset2_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_0_32_HDRFLD_OFFSET2_31_0_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_0_32_HDRFLD_OFFSET2_31_0_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_0_32_HDRFLD_OFFSET2_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_0_32_HDRFLD_OFFSET2_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_0_32_HDRFLD_OFFSET2_31_0_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_0_32_HDRFLD_OFFSET2_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_0_32_HDRFLD_OFFSET2_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_0_32_HDRFLD_OFFSET2_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_0_32_HDRFLD_OFFSET2_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_1_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_1_32.hdrfld_offset2_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_1_32_HDRFLD_OFFSET2_63_32_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_1_32_HDRFLD_OFFSET2_63_32_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_1_32_HDRFLD_OFFSET2_63_32_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_1_32_HDRFLD_OFFSET2_63_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_1_32_HDRFLD_OFFSET2_63_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_1_32_HDRFLD_OFFSET2_63_32_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_1_32_HDRFLD_OFFSET2_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_1_32_HDRFLD_OFFSET2_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_1_32_HDRFLD_OFFSET2_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_2_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_2_32.hdrfld_offset2_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_2_32_HDRFLD_OFFSET2_95_64_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_2_32_HDRFLD_OFFSET2_95_64_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_2_32_HDRFLD_OFFSET2_95_64_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_2_32_HDRFLD_OFFSET2_95_64_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_2_32_HDRFLD_OFFSET2_95_64_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_2_32_HDRFLD_OFFSET2_95_64_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_2_32_HDRFLD_OFFSET2_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_2_32_HDRFLD_OFFSET2_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_2_32_HDRFLD_OFFSET2_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_3_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_3_32.hdrfld_offset2_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_3_32_HDRFLD_OFFSET2_127_96_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_3_32_HDRFLD_OFFSET2_127_96_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_3_32_HDRFLD_OFFSET2_127_96_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_3_32_HDRFLD_OFFSET2_127_96_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_3_32_HDRFLD_OFFSET2_127_96_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_3_32_HDRFLD_OFFSET2_127_96_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_3_32_HDRFLD_OFFSET2_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_3_32_HDRFLD_OFFSET2_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_3_32_HDRFLD_OFFSET2_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_4_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_4_32.hdrfld_offset2_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_4_32_HDRFLD_OFFSET2_159_128_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_4_32_HDRFLD_OFFSET2_159_128_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_4_32_HDRFLD_OFFSET2_159_128_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_4_32_HDRFLD_OFFSET2_159_128_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_4_32_HDRFLD_OFFSET2_159_128_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_4_32_HDRFLD_OFFSET2_159_128_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_4_32_HDRFLD_OFFSET2_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_4_32_HDRFLD_OFFSET2_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_4_32_HDRFLD_OFFSET2_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_5_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_5_32.hdrfld_offset2_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_5_32_HDRFLD_OFFSET2_191_160_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_5_32_HDRFLD_OFFSET2_191_160_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_5_32_HDRFLD_OFFSET2_191_160_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_5_32_HDRFLD_OFFSET2_191_160_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_5_32_HDRFLD_OFFSET2_191_160_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_5_32_HDRFLD_OFFSET2_191_160_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_5_32_HDRFLD_OFFSET2_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_5_32_HDRFLD_OFFSET2_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_5_32_HDRFLD_OFFSET2_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_6_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_6_32.hdrfld_offset2_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_6_32_HDRFLD_OFFSET2_223_192_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_6_32_HDRFLD_OFFSET2_223_192_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_6_32_HDRFLD_OFFSET2_223_192_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_6_32_HDRFLD_OFFSET2_223_192_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_6_32_HDRFLD_OFFSET2_223_192_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_6_32_HDRFLD_OFFSET2_223_192_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_6_32_HDRFLD_OFFSET2_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_6_32_HDRFLD_OFFSET2_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_6_32_HDRFLD_OFFSET2_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_7_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_7_32.hdrfld_offset2_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_7_32_HDRFLD_OFFSET2_255_224_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_7_32_HDRFLD_OFFSET2_255_224_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_7_32_HDRFLD_OFFSET2_255_224_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_7_32_HDRFLD_OFFSET2_255_224_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_7_32_HDRFLD_OFFSET2_255_224_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_7_32_HDRFLD_OFFSET2_255_224_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_7_32_HDRFLD_OFFSET2_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_7_32_HDRFLD_OFFSET2_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_7_32_HDRFLD_OFFSET2_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_8_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_8_32.hdrfld_offset2_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_8_32_HDRFLD_OFFSET2_287_256_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_8_32_HDRFLD_OFFSET2_287_256_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_8_32_HDRFLD_OFFSET2_287_256_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_8_32_HDRFLD_OFFSET2_287_256_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_8_32_HDRFLD_OFFSET2_287_256_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_8_32_HDRFLD_OFFSET2_287_256_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_8_32_HDRFLD_OFFSET2_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_8_32_HDRFLD_OFFSET2_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_8_32_HDRFLD_OFFSET2_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_9_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_9_32.hdrfld_offset2_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_9_32_HDRFLD_OFFSET2_319_288_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_9_32_HDRFLD_OFFSET2_319_288_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_9_32_HDRFLD_OFFSET2_319_288_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_9_32_HDRFLD_OFFSET2_319_288_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_9_32_HDRFLD_OFFSET2_319_288_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_9_32_HDRFLD_OFFSET2_319_288_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_9_32_HDRFLD_OFFSET2_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_9_32_HDRFLD_OFFSET2_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_9_32_HDRFLD_OFFSET2_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_10_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_10_32.hdrfld_offset2_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_10_32_HDRFLD_OFFSET2_351_320_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_10_32_HDRFLD_OFFSET2_351_320_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_10_32_HDRFLD_OFFSET2_351_320_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_10_32_HDRFLD_OFFSET2_351_320_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_10_32_HDRFLD_OFFSET2_351_320_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_10_32_HDRFLD_OFFSET2_351_320_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_10_32_HDRFLD_OFFSET2_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_10_32_HDRFLD_OFFSET2_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_10_32_HDRFLD_OFFSET2_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_11_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_11_32.hdrfld_offset2_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_11_32_HDRFLD_OFFSET2_383_352_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_11_32_HDRFLD_OFFSET2_383_352_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_11_32_HDRFLD_OFFSET2_383_352_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_11_32_HDRFLD_OFFSET2_383_352_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_11_32_HDRFLD_OFFSET2_383_352_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_11_32_HDRFLD_OFFSET2_383_352_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_11_32_HDRFLD_OFFSET2_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_11_32_HDRFLD_OFFSET2_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_11_32_HDRFLD_OFFSET2_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_12_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_12_32.hdrfld_offset2_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_12_32_HDRFLD_OFFSET2_415_384_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_12_32_HDRFLD_OFFSET2_415_384_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_12_32_HDRFLD_OFFSET2_415_384_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_12_32_HDRFLD_OFFSET2_415_384_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_12_32_HDRFLD_OFFSET2_415_384_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_12_32_HDRFLD_OFFSET2_415_384_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_12_32_HDRFLD_OFFSET2_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_12_32_HDRFLD_OFFSET2_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_12_32_HDRFLD_OFFSET2_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_13_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_13_32.hdrfld_offset2_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_13_32_HDRFLD_OFFSET2_447_416_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_13_32_HDRFLD_OFFSET2_447_416_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_13_32_HDRFLD_OFFSET2_447_416_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_13_32_HDRFLD_OFFSET2_447_416_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_13_32_HDRFLD_OFFSET2_447_416_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_13_32_HDRFLD_OFFSET2_447_416_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_13_32_HDRFLD_OFFSET2_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_13_32_HDRFLD_OFFSET2_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_13_32_HDRFLD_OFFSET2_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_14_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_14_32.hdrfld_offset2_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_14_32_HDRFLD_OFFSET2_479_448_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_14_32_HDRFLD_OFFSET2_479_448_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_14_32_HDRFLD_OFFSET2_479_448_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_14_32_HDRFLD_OFFSET2_479_448_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_14_32_HDRFLD_OFFSET2_479_448_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_14_32_HDRFLD_OFFSET2_479_448_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_14_32_HDRFLD_OFFSET2_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_14_32_HDRFLD_OFFSET2_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_14_32_HDRFLD_OFFSET2_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_15_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_15_32.hdrfld_offset2_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_15_32_HDRFLD_OFFSET2_511_480_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_15_32_HDRFLD_OFFSET2_511_480_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_15_32_HDRFLD_OFFSET2_511_480_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_15_32_HDRFLD_OFFSET2_511_480_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_15_32_HDRFLD_OFFSET2_511_480_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_15_32_HDRFLD_OFFSET2_511_480_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_15_32_HDRFLD_OFFSET2_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_15_32_HDRFLD_OFFSET2_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_15_32_HDRFLD_OFFSET2_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_16_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_16_32.hdrfld_offset2_543_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_16_32_HDRFLD_OFFSET2_543_512_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_16_32_HDRFLD_OFFSET2_543_512_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_16_32_HDRFLD_OFFSET2_543_512_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_16_32_HDRFLD_OFFSET2_543_512_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_16_32_HDRFLD_OFFSET2_543_512_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_16_32_HDRFLD_OFFSET2_543_512_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_16_32_HDRFLD_OFFSET2_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_16_32_HDRFLD_OFFSET2_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_16_32_HDRFLD_OFFSET2_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_17_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_17_32.hdrfld_offset2_575_544 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_17_32_HDRFLD_OFFSET2_575_544_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_17_32_HDRFLD_OFFSET2_575_544_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_17_32_HDRFLD_OFFSET2_575_544_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_17_32_HDRFLD_OFFSET2_575_544_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_17_32_HDRFLD_OFFSET2_575_544_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_17_32_HDRFLD_OFFSET2_575_544_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_17_32_HDRFLD_OFFSET2_575_544_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_17_32_HDRFLD_OFFSET2_575_544_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_17_32_HDRFLD_OFFSET2_575_544_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_18_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_18_32.hdrfld_offset2_607_576 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_18_32_HDRFLD_OFFSET2_607_576_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_18_32_HDRFLD_OFFSET2_607_576_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_18_32_HDRFLD_OFFSET2_607_576_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_18_32_HDRFLD_OFFSET2_607_576_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_18_32_HDRFLD_OFFSET2_607_576_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_18_32_HDRFLD_OFFSET2_607_576_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_18_32_HDRFLD_OFFSET2_607_576_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_18_32_HDRFLD_OFFSET2_607_576_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_18_32_HDRFLD_OFFSET2_607_576_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_19_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_19_32.hdrfld_offset2_639_608 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_19_32_HDRFLD_OFFSET2_639_608_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_19_32_HDRFLD_OFFSET2_639_608_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_19_32_HDRFLD_OFFSET2_639_608_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_19_32_HDRFLD_OFFSET2_639_608_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_19_32_HDRFLD_OFFSET2_639_608_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_19_32_HDRFLD_OFFSET2_639_608_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_19_32_HDRFLD_OFFSET2_639_608_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_19_32_HDRFLD_OFFSET2_639_608_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_19_32_HDRFLD_OFFSET2_639_608_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_20_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_20_32.hdrfld_offset2_671_640 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_20_32_HDRFLD_OFFSET2_671_640_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_20_32_HDRFLD_OFFSET2_671_640_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_20_32_HDRFLD_OFFSET2_671_640_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_20_32_HDRFLD_OFFSET2_671_640_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_20_32_HDRFLD_OFFSET2_671_640_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_20_32_HDRFLD_OFFSET2_671_640_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_20_32_HDRFLD_OFFSET2_671_640_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_20_32_HDRFLD_OFFSET2_671_640_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_20_32_HDRFLD_OFFSET2_671_640_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_21_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_21_32.hdrfld_offset2_703_672 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_21_32_HDRFLD_OFFSET2_703_672_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_21_32_HDRFLD_OFFSET2_703_672_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_21_32_HDRFLD_OFFSET2_703_672_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_21_32_HDRFLD_OFFSET2_703_672_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_21_32_HDRFLD_OFFSET2_703_672_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_21_32_HDRFLD_OFFSET2_703_672_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_21_32_HDRFLD_OFFSET2_703_672_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_21_32_HDRFLD_OFFSET2_703_672_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_21_32_HDRFLD_OFFSET2_703_672_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_22_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_22_32.hdrfld_offset2_735_704 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_22_32_HDRFLD_OFFSET2_735_704_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_22_32_HDRFLD_OFFSET2_735_704_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_22_32_HDRFLD_OFFSET2_735_704_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_22_32_HDRFLD_OFFSET2_735_704_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_22_32_HDRFLD_OFFSET2_735_704_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_22_32_HDRFLD_OFFSET2_735_704_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_22_32_HDRFLD_OFFSET2_735_704_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_22_32_HDRFLD_OFFSET2_735_704_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_22_32_HDRFLD_OFFSET2_735_704_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_23_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_23_32.hdrfld_offset2_767_736 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_23_32_HDRFLD_OFFSET2_767_736_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_23_32_HDRFLD_OFFSET2_767_736_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_23_32_HDRFLD_OFFSET2_767_736_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_23_32_HDRFLD_OFFSET2_767_736_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_23_32_HDRFLD_OFFSET2_767_736_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_23_32_HDRFLD_OFFSET2_767_736_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_23_32_HDRFLD_OFFSET2_767_736_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_23_32_HDRFLD_OFFSET2_767_736_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_23_32_HDRFLD_OFFSET2_767_736_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_24_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_24_32.hdrfld_offset2_799_768 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_24_32_HDRFLD_OFFSET2_799_768_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_24_32_HDRFLD_OFFSET2_799_768_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_24_32_HDRFLD_OFFSET2_799_768_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_24_32_HDRFLD_OFFSET2_799_768_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_24_32_HDRFLD_OFFSET2_799_768_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_24_32_HDRFLD_OFFSET2_799_768_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_24_32_HDRFLD_OFFSET2_799_768_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_24_32_HDRFLD_OFFSET2_799_768_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_24_32_HDRFLD_OFFSET2_799_768_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_25_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_25_32.hdrfld_offset2_831_800 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_25_32_HDRFLD_OFFSET2_831_800_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_25_32_HDRFLD_OFFSET2_831_800_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_25_32_HDRFLD_OFFSET2_831_800_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_25_32_HDRFLD_OFFSET2_831_800_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_25_32_HDRFLD_OFFSET2_831_800_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_25_32_HDRFLD_OFFSET2_831_800_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_25_32_HDRFLD_OFFSET2_831_800_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_25_32_HDRFLD_OFFSET2_831_800_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_25_32_HDRFLD_OFFSET2_831_800_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_26_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_26_32.hdrfld_offset2_863_832 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_26_32_HDRFLD_OFFSET2_863_832_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_26_32_HDRFLD_OFFSET2_863_832_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_26_32_HDRFLD_OFFSET2_863_832_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_26_32_HDRFLD_OFFSET2_863_832_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_26_32_HDRFLD_OFFSET2_863_832_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_26_32_HDRFLD_OFFSET2_863_832_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_26_32_HDRFLD_OFFSET2_863_832_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_26_32_HDRFLD_OFFSET2_863_832_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_26_32_HDRFLD_OFFSET2_863_832_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_27_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_27_32.hdrfld_offset2_895_864 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_27_32_HDRFLD_OFFSET2_895_864_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_27_32_HDRFLD_OFFSET2_895_864_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_27_32_HDRFLD_OFFSET2_895_864_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_27_32_HDRFLD_OFFSET2_895_864_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_27_32_HDRFLD_OFFSET2_895_864_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_27_32_HDRFLD_OFFSET2_895_864_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_27_32_HDRFLD_OFFSET2_895_864_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_27_32_HDRFLD_OFFSET2_895_864_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_27_32_HDRFLD_OFFSET2_895_864_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_28_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_28_32.hdrfld_offset2_927_896 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_28_32_HDRFLD_OFFSET2_927_896_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_28_32_HDRFLD_OFFSET2_927_896_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_28_32_HDRFLD_OFFSET2_927_896_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_28_32_HDRFLD_OFFSET2_927_896_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_28_32_HDRFLD_OFFSET2_927_896_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_28_32_HDRFLD_OFFSET2_927_896_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_28_32_HDRFLD_OFFSET2_927_896_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_28_32_HDRFLD_OFFSET2_927_896_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_28_32_HDRFLD_OFFSET2_927_896_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_29_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_29_32.hdrfld_offset2_959_928 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_29_32_HDRFLD_OFFSET2_959_928_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_29_32_HDRFLD_OFFSET2_959_928_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_29_32_HDRFLD_OFFSET2_959_928_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_29_32_HDRFLD_OFFSET2_959_928_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_29_32_HDRFLD_OFFSET2_959_928_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_29_32_HDRFLD_OFFSET2_959_928_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_29_32_HDRFLD_OFFSET2_959_928_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_29_32_HDRFLD_OFFSET2_959_928_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_29_32_HDRFLD_OFFSET2_959_928_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_30_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_30_32.hdrfld_offset2_991_960 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_30_32_HDRFLD_OFFSET2_991_960_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_30_32_HDRFLD_OFFSET2_991_960_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_30_32_HDRFLD_OFFSET2_991_960_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_30_32_HDRFLD_OFFSET2_991_960_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_30_32_HDRFLD_OFFSET2_991_960_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_30_32_HDRFLD_OFFSET2_991_960_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_30_32_HDRFLD_OFFSET2_991_960_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_30_32_HDRFLD_OFFSET2_991_960_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_30_32_HDRFLD_OFFSET2_991_960_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_31_32 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset2_capture::sym_hdrfld_offset2_capture_31_32.hdrfld_offset2_1023_992 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_31_32_HDRFLD_OFFSET2_1023_992_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_31_32_HDRFLD_OFFSET2_1023_992_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_31_32_HDRFLD_OFFSET2_1023_992_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_31_32_HDRFLD_OFFSET2_1023_992_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_31_32_HDRFLD_OFFSET2_1023_992_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_31_32_HDRFLD_OFFSET2_1023_992_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_31_32_HDRFLD_OFFSET2_1023_992_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_31_32_HDRFLD_OFFSET2_1023_992_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET2_CAPTURE_SYM_HDRFLD_OFFSET2_CAPTURE_31_32_HDRFLD_OFFSET2_1023_992_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture        */
/* Wide Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SIZE 0x40
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_BYTE_SIZE 0x100

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_0_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_0_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_0_33.hdrfld_offset3_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_0_33_HDRFLD_OFFSET3_31_0_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_0_33_HDRFLD_OFFSET3_31_0_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_0_33_HDRFLD_OFFSET3_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_0_33_HDRFLD_OFFSET3_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_0_33_HDRFLD_OFFSET3_31_0_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_0_33_HDRFLD_OFFSET3_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_0_33_HDRFLD_OFFSET3_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_0_33_HDRFLD_OFFSET3_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_0_33_HDRFLD_OFFSET3_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_1_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_1_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_1_33.hdrfld_offset3_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_1_33_HDRFLD_OFFSET3_63_32_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_1_33_HDRFLD_OFFSET3_63_32_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_1_33_HDRFLD_OFFSET3_63_32_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_1_33_HDRFLD_OFFSET3_63_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_1_33_HDRFLD_OFFSET3_63_32_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_1_33_HDRFLD_OFFSET3_63_32_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_1_33_HDRFLD_OFFSET3_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_1_33_HDRFLD_OFFSET3_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_1_33_HDRFLD_OFFSET3_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_2_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_2_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_2_33.hdrfld_offset3_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_2_33_HDRFLD_OFFSET3_95_64_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_2_33_HDRFLD_OFFSET3_95_64_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_2_33_HDRFLD_OFFSET3_95_64_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_2_33_HDRFLD_OFFSET3_95_64_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_2_33_HDRFLD_OFFSET3_95_64_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_2_33_HDRFLD_OFFSET3_95_64_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_2_33_HDRFLD_OFFSET3_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_2_33_HDRFLD_OFFSET3_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_2_33_HDRFLD_OFFSET3_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_3_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_3_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_3_33.hdrfld_offset3_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_3_33_HDRFLD_OFFSET3_127_96_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_3_33_HDRFLD_OFFSET3_127_96_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_3_33_HDRFLD_OFFSET3_127_96_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_3_33_HDRFLD_OFFSET3_127_96_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_3_33_HDRFLD_OFFSET3_127_96_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_3_33_HDRFLD_OFFSET3_127_96_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_3_33_HDRFLD_OFFSET3_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_3_33_HDRFLD_OFFSET3_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_3_33_HDRFLD_OFFSET3_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_4_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_4_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_4_33.hdrfld_offset3_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_4_33_HDRFLD_OFFSET3_159_128_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_4_33_HDRFLD_OFFSET3_159_128_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_4_33_HDRFLD_OFFSET3_159_128_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_4_33_HDRFLD_OFFSET3_159_128_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_4_33_HDRFLD_OFFSET3_159_128_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_4_33_HDRFLD_OFFSET3_159_128_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_4_33_HDRFLD_OFFSET3_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_4_33_HDRFLD_OFFSET3_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_4_33_HDRFLD_OFFSET3_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_5_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_5_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_5_33.hdrfld_offset3_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_5_33_HDRFLD_OFFSET3_191_160_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_5_33_HDRFLD_OFFSET3_191_160_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_5_33_HDRFLD_OFFSET3_191_160_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_5_33_HDRFLD_OFFSET3_191_160_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_5_33_HDRFLD_OFFSET3_191_160_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_5_33_HDRFLD_OFFSET3_191_160_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_5_33_HDRFLD_OFFSET3_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_5_33_HDRFLD_OFFSET3_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_5_33_HDRFLD_OFFSET3_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_6_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_6_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_6_33.hdrfld_offset3_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_6_33_HDRFLD_OFFSET3_223_192_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_6_33_HDRFLD_OFFSET3_223_192_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_6_33_HDRFLD_OFFSET3_223_192_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_6_33_HDRFLD_OFFSET3_223_192_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_6_33_HDRFLD_OFFSET3_223_192_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_6_33_HDRFLD_OFFSET3_223_192_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_6_33_HDRFLD_OFFSET3_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_6_33_HDRFLD_OFFSET3_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_6_33_HDRFLD_OFFSET3_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_7_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_7_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_7_33.hdrfld_offset3_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_7_33_HDRFLD_OFFSET3_255_224_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_7_33_HDRFLD_OFFSET3_255_224_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_7_33_HDRFLD_OFFSET3_255_224_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_7_33_HDRFLD_OFFSET3_255_224_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_7_33_HDRFLD_OFFSET3_255_224_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_7_33_HDRFLD_OFFSET3_255_224_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_7_33_HDRFLD_OFFSET3_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_7_33_HDRFLD_OFFSET3_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_7_33_HDRFLD_OFFSET3_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_8_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_8_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_8_33.hdrfld_offset3_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_8_33_HDRFLD_OFFSET3_287_256_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_8_33_HDRFLD_OFFSET3_287_256_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_8_33_HDRFLD_OFFSET3_287_256_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_8_33_HDRFLD_OFFSET3_287_256_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_8_33_HDRFLD_OFFSET3_287_256_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_8_33_HDRFLD_OFFSET3_287_256_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_8_33_HDRFLD_OFFSET3_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_8_33_HDRFLD_OFFSET3_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_8_33_HDRFLD_OFFSET3_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_9_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_9_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_9_33.hdrfld_offset3_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_9_33_HDRFLD_OFFSET3_319_288_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_9_33_HDRFLD_OFFSET3_319_288_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_9_33_HDRFLD_OFFSET3_319_288_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_9_33_HDRFLD_OFFSET3_319_288_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_9_33_HDRFLD_OFFSET3_319_288_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_9_33_HDRFLD_OFFSET3_319_288_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_9_33_HDRFLD_OFFSET3_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_9_33_HDRFLD_OFFSET3_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_9_33_HDRFLD_OFFSET3_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_10_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_10_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_10_33.hdrfld_offset3_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_10_33_HDRFLD_OFFSET3_351_320_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_10_33_HDRFLD_OFFSET3_351_320_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_10_33_HDRFLD_OFFSET3_351_320_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_10_33_HDRFLD_OFFSET3_351_320_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_10_33_HDRFLD_OFFSET3_351_320_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_10_33_HDRFLD_OFFSET3_351_320_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_10_33_HDRFLD_OFFSET3_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_10_33_HDRFLD_OFFSET3_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_10_33_HDRFLD_OFFSET3_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_11_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_11_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_11_33.hdrfld_offset3_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_11_33_HDRFLD_OFFSET3_383_352_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_11_33_HDRFLD_OFFSET3_383_352_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_11_33_HDRFLD_OFFSET3_383_352_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_11_33_HDRFLD_OFFSET3_383_352_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_11_33_HDRFLD_OFFSET3_383_352_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_11_33_HDRFLD_OFFSET3_383_352_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_11_33_HDRFLD_OFFSET3_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_11_33_HDRFLD_OFFSET3_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_11_33_HDRFLD_OFFSET3_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_12_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_12_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_12_33.hdrfld_offset3_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_12_33_HDRFLD_OFFSET3_415_384_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_12_33_HDRFLD_OFFSET3_415_384_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_12_33_HDRFLD_OFFSET3_415_384_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_12_33_HDRFLD_OFFSET3_415_384_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_12_33_HDRFLD_OFFSET3_415_384_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_12_33_HDRFLD_OFFSET3_415_384_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_12_33_HDRFLD_OFFSET3_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_12_33_HDRFLD_OFFSET3_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_12_33_HDRFLD_OFFSET3_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_13_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_13_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_13_33.hdrfld_offset3_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_13_33_HDRFLD_OFFSET3_447_416_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_13_33_HDRFLD_OFFSET3_447_416_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_13_33_HDRFLD_OFFSET3_447_416_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_13_33_HDRFLD_OFFSET3_447_416_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_13_33_HDRFLD_OFFSET3_447_416_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_13_33_HDRFLD_OFFSET3_447_416_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_13_33_HDRFLD_OFFSET3_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_13_33_HDRFLD_OFFSET3_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_13_33_HDRFLD_OFFSET3_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_14_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_14_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_14_33.hdrfld_offset3_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_14_33_HDRFLD_OFFSET3_479_448_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_14_33_HDRFLD_OFFSET3_479_448_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_14_33_HDRFLD_OFFSET3_479_448_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_14_33_HDRFLD_OFFSET3_479_448_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_14_33_HDRFLD_OFFSET3_479_448_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_14_33_HDRFLD_OFFSET3_479_448_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_14_33_HDRFLD_OFFSET3_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_14_33_HDRFLD_OFFSET3_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_14_33_HDRFLD_OFFSET3_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_15_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_15_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_15_33.hdrfld_offset3_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_15_33_HDRFLD_OFFSET3_511_480_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_15_33_HDRFLD_OFFSET3_511_480_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_15_33_HDRFLD_OFFSET3_511_480_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_15_33_HDRFLD_OFFSET3_511_480_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_15_33_HDRFLD_OFFSET3_511_480_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_15_33_HDRFLD_OFFSET3_511_480_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_15_33_HDRFLD_OFFSET3_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_15_33_HDRFLD_OFFSET3_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_15_33_HDRFLD_OFFSET3_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_16_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_16_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_16_33.hdrfld_offset3_543_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_16_33_HDRFLD_OFFSET3_543_512_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_16_33_HDRFLD_OFFSET3_543_512_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_16_33_HDRFLD_OFFSET3_543_512_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_16_33_HDRFLD_OFFSET3_543_512_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_16_33_HDRFLD_OFFSET3_543_512_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_16_33_HDRFLD_OFFSET3_543_512_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_16_33_HDRFLD_OFFSET3_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_16_33_HDRFLD_OFFSET3_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_16_33_HDRFLD_OFFSET3_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_17_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_17_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_17_33.hdrfld_offset3_575_544 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_17_33_HDRFLD_OFFSET3_575_544_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_17_33_HDRFLD_OFFSET3_575_544_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_17_33_HDRFLD_OFFSET3_575_544_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_17_33_HDRFLD_OFFSET3_575_544_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_17_33_HDRFLD_OFFSET3_575_544_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_17_33_HDRFLD_OFFSET3_575_544_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_17_33_HDRFLD_OFFSET3_575_544_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_17_33_HDRFLD_OFFSET3_575_544_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_17_33_HDRFLD_OFFSET3_575_544_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_18_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_18_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_18_33.hdrfld_offset3_607_576 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_18_33_HDRFLD_OFFSET3_607_576_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_18_33_HDRFLD_OFFSET3_607_576_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_18_33_HDRFLD_OFFSET3_607_576_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_18_33_HDRFLD_OFFSET3_607_576_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_18_33_HDRFLD_OFFSET3_607_576_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_18_33_HDRFLD_OFFSET3_607_576_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_18_33_HDRFLD_OFFSET3_607_576_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_18_33_HDRFLD_OFFSET3_607_576_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_18_33_HDRFLD_OFFSET3_607_576_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_19_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_19_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_19_33.hdrfld_offset3_639_608 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_19_33_HDRFLD_OFFSET3_639_608_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_19_33_HDRFLD_OFFSET3_639_608_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_19_33_HDRFLD_OFFSET3_639_608_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_19_33_HDRFLD_OFFSET3_639_608_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_19_33_HDRFLD_OFFSET3_639_608_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_19_33_HDRFLD_OFFSET3_639_608_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_19_33_HDRFLD_OFFSET3_639_608_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_19_33_HDRFLD_OFFSET3_639_608_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_19_33_HDRFLD_OFFSET3_639_608_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_20_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_20_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_20_33.hdrfld_offset3_671_640 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_20_33_HDRFLD_OFFSET3_671_640_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_20_33_HDRFLD_OFFSET3_671_640_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_20_33_HDRFLD_OFFSET3_671_640_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_20_33_HDRFLD_OFFSET3_671_640_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_20_33_HDRFLD_OFFSET3_671_640_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_20_33_HDRFLD_OFFSET3_671_640_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_20_33_HDRFLD_OFFSET3_671_640_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_20_33_HDRFLD_OFFSET3_671_640_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_20_33_HDRFLD_OFFSET3_671_640_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_21_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_21_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_21_33.hdrfld_offset3_703_672 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_21_33_HDRFLD_OFFSET3_703_672_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_21_33_HDRFLD_OFFSET3_703_672_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_21_33_HDRFLD_OFFSET3_703_672_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_21_33_HDRFLD_OFFSET3_703_672_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_21_33_HDRFLD_OFFSET3_703_672_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_21_33_HDRFLD_OFFSET3_703_672_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_21_33_HDRFLD_OFFSET3_703_672_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_21_33_HDRFLD_OFFSET3_703_672_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_21_33_HDRFLD_OFFSET3_703_672_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_22_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_22_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_22_33.hdrfld_offset3_735_704 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_22_33_HDRFLD_OFFSET3_735_704_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_22_33_HDRFLD_OFFSET3_735_704_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_22_33_HDRFLD_OFFSET3_735_704_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_22_33_HDRFLD_OFFSET3_735_704_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_22_33_HDRFLD_OFFSET3_735_704_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_22_33_HDRFLD_OFFSET3_735_704_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_22_33_HDRFLD_OFFSET3_735_704_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_22_33_HDRFLD_OFFSET3_735_704_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_22_33_HDRFLD_OFFSET3_735_704_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_23_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_23_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_23_33.hdrfld_offset3_767_736 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_23_33_HDRFLD_OFFSET3_767_736_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_23_33_HDRFLD_OFFSET3_767_736_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_23_33_HDRFLD_OFFSET3_767_736_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_23_33_HDRFLD_OFFSET3_767_736_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_23_33_HDRFLD_OFFSET3_767_736_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_23_33_HDRFLD_OFFSET3_767_736_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_23_33_HDRFLD_OFFSET3_767_736_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_23_33_HDRFLD_OFFSET3_767_736_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_23_33_HDRFLD_OFFSET3_767_736_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_24_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_24_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_24_33.hdrfld_offset3_799_768 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_24_33_HDRFLD_OFFSET3_799_768_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_24_33_HDRFLD_OFFSET3_799_768_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_24_33_HDRFLD_OFFSET3_799_768_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_24_33_HDRFLD_OFFSET3_799_768_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_24_33_HDRFLD_OFFSET3_799_768_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_24_33_HDRFLD_OFFSET3_799_768_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_24_33_HDRFLD_OFFSET3_799_768_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_24_33_HDRFLD_OFFSET3_799_768_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_24_33_HDRFLD_OFFSET3_799_768_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_25_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_25_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_25_33.hdrfld_offset3_831_800 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_25_33_HDRFLD_OFFSET3_831_800_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_25_33_HDRFLD_OFFSET3_831_800_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_25_33_HDRFLD_OFFSET3_831_800_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_25_33_HDRFLD_OFFSET3_831_800_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_25_33_HDRFLD_OFFSET3_831_800_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_25_33_HDRFLD_OFFSET3_831_800_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_25_33_HDRFLD_OFFSET3_831_800_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_25_33_HDRFLD_OFFSET3_831_800_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_25_33_HDRFLD_OFFSET3_831_800_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_26_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_26_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_26_33.hdrfld_offset3_863_832 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_26_33_HDRFLD_OFFSET3_863_832_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_26_33_HDRFLD_OFFSET3_863_832_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_26_33_HDRFLD_OFFSET3_863_832_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_26_33_HDRFLD_OFFSET3_863_832_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_26_33_HDRFLD_OFFSET3_863_832_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_26_33_HDRFLD_OFFSET3_863_832_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_26_33_HDRFLD_OFFSET3_863_832_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_26_33_HDRFLD_OFFSET3_863_832_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_26_33_HDRFLD_OFFSET3_863_832_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_27_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_27_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_27_33.hdrfld_offset3_895_864 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_27_33_HDRFLD_OFFSET3_895_864_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_27_33_HDRFLD_OFFSET3_895_864_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_27_33_HDRFLD_OFFSET3_895_864_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_27_33_HDRFLD_OFFSET3_895_864_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_27_33_HDRFLD_OFFSET3_895_864_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_27_33_HDRFLD_OFFSET3_895_864_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_27_33_HDRFLD_OFFSET3_895_864_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_27_33_HDRFLD_OFFSET3_895_864_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_27_33_HDRFLD_OFFSET3_895_864_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_28_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_28_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_28_33.hdrfld_offset3_927_896 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_28_33_HDRFLD_OFFSET3_927_896_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_28_33_HDRFLD_OFFSET3_927_896_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_28_33_HDRFLD_OFFSET3_927_896_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_28_33_HDRFLD_OFFSET3_927_896_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_28_33_HDRFLD_OFFSET3_927_896_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_28_33_HDRFLD_OFFSET3_927_896_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_28_33_HDRFLD_OFFSET3_927_896_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_28_33_HDRFLD_OFFSET3_927_896_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_28_33_HDRFLD_OFFSET3_927_896_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_29_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_29_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_29_33.hdrfld_offset3_959_928 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_29_33_HDRFLD_OFFSET3_959_928_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_29_33_HDRFLD_OFFSET3_959_928_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_29_33_HDRFLD_OFFSET3_959_928_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_29_33_HDRFLD_OFFSET3_959_928_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_29_33_HDRFLD_OFFSET3_959_928_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_29_33_HDRFLD_OFFSET3_959_928_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_29_33_HDRFLD_OFFSET3_959_928_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_29_33_HDRFLD_OFFSET3_959_928_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_29_33_HDRFLD_OFFSET3_959_928_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_30_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_30_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_30_33.hdrfld_offset3_991_960 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_30_33_HDRFLD_OFFSET3_991_960_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_30_33_HDRFLD_OFFSET3_991_960_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_30_33_HDRFLD_OFFSET3_991_960_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_30_33_HDRFLD_OFFSET3_991_960_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_30_33_HDRFLD_OFFSET3_991_960_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_30_33_HDRFLD_OFFSET3_991_960_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_30_33_HDRFLD_OFFSET3_991_960_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_30_33_HDRFLD_OFFSET3_991_960_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_30_33_HDRFLD_OFFSET3_991_960_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_31_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_31_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_31_33.hdrfld_offset3_1023_992 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_31_33_HDRFLD_OFFSET3_1023_992_MSB 31
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_31_33_HDRFLD_OFFSET3_1023_992_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_31_33_HDRFLD_OFFSET3_1023_992_WIDTH 32
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_31_33_HDRFLD_OFFSET3_1023_992_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_31_33_HDRFLD_OFFSET3_1023_992_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_31_33_HDRFLD_OFFSET3_1023_992_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_31_33_HDRFLD_OFFSET3_1023_992_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_31_33_HDRFLD_OFFSET3_1023_992_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_31_33_HDRFLD_OFFSET3_1023_992_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_32_33 */
/* Register template: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_32_33 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
/* Field member: cap_dppstats_csr::sym_hdrfld_offset3_capture::sym_hdrfld_offset3_capture_32_33.hdrfld_offset3_1039_1024 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_32_33_HDRFLD_OFFSET3_1039_1024_MSB 15
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_32_33_HDRFLD_OFFSET3_1039_1024_LSB 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_32_33_HDRFLD_OFFSET3_1039_1024_WIDTH 16
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_32_33_HDRFLD_OFFSET3_1039_1024_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_32_33_HDRFLD_OFFSET3_1039_1024_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_32_33_HDRFLD_OFFSET3_1039_1024_FIELD_MASK 0x0000ffff
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_32_33_HDRFLD_OFFSET3_1039_1024_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_32_33_HDRFLD_OFFSET3_1039_1024_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_DPPSTATS_CSR_SYM_HDRFLD_OFFSET3_CAPTURE_SYM_HDRFLD_OFFSET3_CAPTURE_32_33_HDRFLD_OFFSET3_1039_1024_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_dppstats_csr::sta_global                             */
/* Register template: cap_dppstats_csr::sta_global                         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 342 */
/* Field member: cap_dppstats_csr::sta_global.framer_ptr_fifo_credit       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_STA_GLOBAL_FRAMER_PTR_FIFO_CREDIT_MSB 19
#define CAP_DPPSTATS_CSR_STA_GLOBAL_FRAMER_PTR_FIFO_CREDIT_LSB 14
#define CAP_DPPSTATS_CSR_STA_GLOBAL_FRAMER_PTR_FIFO_CREDIT_WIDTH 6
#define CAP_DPPSTATS_CSR_STA_GLOBAL_FRAMER_PTR_FIFO_CREDIT_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_STA_GLOBAL_FRAMER_PTR_FIFO_CREDIT_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_STA_GLOBAL_FRAMER_PTR_FIFO_CREDIT_FIELD_MASK 0x000fc000
#define CAP_DPPSTATS_CSR_STA_GLOBAL_FRAMER_PTR_FIFO_CREDIT_GET(x) \
   (((x) & 0x000fc000) >> 14)
#define CAP_DPPSTATS_CSR_STA_GLOBAL_FRAMER_PTR_FIFO_CREDIT_SET(x) \
   (((x) << 14) & 0x000fc000)
#define CAP_DPPSTATS_CSR_STA_GLOBAL_FRAMER_PTR_FIFO_CREDIT_MODIFY(r, x) \
   ((((x) << 14) & 0x000fc000) | ((r) & 0xfff03fff))
/* Field member: cap_dppstats_csr::sta_global.packet_in_flight_credit      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PACKET_IN_FLIGHT_CREDIT_MSB 13
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PACKET_IN_FLIGHT_CREDIT_LSB 10
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PACKET_IN_FLIGHT_CREDIT_WIDTH 4
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PACKET_IN_FLIGHT_CREDIT_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PACKET_IN_FLIGHT_CREDIT_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PACKET_IN_FLIGHT_CREDIT_FIELD_MASK 0x00003c00
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PACKET_IN_FLIGHT_CREDIT_GET(x) \
   (((x) & 0x00003c00) >> 10)
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PACKET_IN_FLIGHT_CREDIT_SET(x) \
   (((x) << 10) & 0x00003c00)
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PACKET_IN_FLIGHT_CREDIT_MODIFY(r, x) \
   ((((x) << 10) & 0x00003c00) | ((r) & 0xffffc3ff))
/* Field member: cap_dppstats_csr::sta_global.phv_framer_credit            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FRAMER_CREDIT_MSB 9
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FRAMER_CREDIT_LSB 8
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FRAMER_CREDIT_WIDTH 2
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FRAMER_CREDIT_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FRAMER_CREDIT_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FRAMER_CREDIT_FIELD_MASK 0x00000300
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FRAMER_CREDIT_GET(x) \
   (((x) & 0x00000300) >> 8)
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FRAMER_CREDIT_SET(x) \
   (((x) << 8) & 0x00000300)
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FRAMER_CREDIT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000300) | ((r) & 0xfffffcff))
/* Field member: cap_dppstats_csr::sta_global.dprohi_ff_drdy               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPROHI_FF_DRDY_MSB 7
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPROHI_FF_DRDY_LSB 7
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPROHI_FF_DRDY_WIDTH 1
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPROHI_FF_DRDY_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPROHI_FF_DRDY_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPROHI_FF_DRDY_FIELD_MASK 0x00000080
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPROHI_FF_DRDY_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPROHI_FF_DRDY_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPROHI_FF_DRDY_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dppstats_csr::sta_global.dprohi_ff_srdy               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPROHI_FF_SRDY_MSB 6
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPROHI_FF_SRDY_LSB 6
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPROHI_FF_SRDY_WIDTH 1
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPROHI_FF_SRDY_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPROHI_FF_SRDY_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPROHI_FF_SRDY_FIELD_MASK 0x00000040
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPROHI_FF_SRDY_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPROHI_FF_SRDY_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPROHI_FF_SRDY_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dppstats_csr::sta_global.dprphv_ff_drdy               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPRPHV_FF_DRDY_MSB 5
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPRPHV_FF_DRDY_LSB 5
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPRPHV_FF_DRDY_WIDTH 1
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPRPHV_FF_DRDY_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPRPHV_FF_DRDY_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPRPHV_FF_DRDY_FIELD_MASK 0x00000020
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPRPHV_FF_DRDY_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPRPHV_FF_DRDY_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPRPHV_FF_DRDY_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dppstats_csr::sta_global.dprphv_ff_srdy               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPRPHV_FF_SRDY_MSB 4
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPRPHV_FF_SRDY_LSB 4
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPRPHV_FF_SRDY_WIDTH 1
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPRPHV_FF_SRDY_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPRPHV_FF_SRDY_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPRPHV_FF_SRDY_FIELD_MASK 0x00000010
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPRPHV_FF_SRDY_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPRPHV_FF_SRDY_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPPSTATS_CSR_STA_GLOBAL_DPRPHV_FF_SRDY_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dppstats_csr::sta_global.ohi_ff_drdy                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_STA_GLOBAL_OHI_FF_DRDY_MSB 3
#define CAP_DPPSTATS_CSR_STA_GLOBAL_OHI_FF_DRDY_LSB 3
#define CAP_DPPSTATS_CSR_STA_GLOBAL_OHI_FF_DRDY_WIDTH 1
#define CAP_DPPSTATS_CSR_STA_GLOBAL_OHI_FF_DRDY_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_STA_GLOBAL_OHI_FF_DRDY_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_STA_GLOBAL_OHI_FF_DRDY_FIELD_MASK 0x00000008
#define CAP_DPPSTATS_CSR_STA_GLOBAL_OHI_FF_DRDY_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPPSTATS_CSR_STA_GLOBAL_OHI_FF_DRDY_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPPSTATS_CSR_STA_GLOBAL_OHI_FF_DRDY_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dppstats_csr::sta_global.ohi_ff_srdy                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_STA_GLOBAL_OHI_FF_SRDY_MSB 2
#define CAP_DPPSTATS_CSR_STA_GLOBAL_OHI_FF_SRDY_LSB 2
#define CAP_DPPSTATS_CSR_STA_GLOBAL_OHI_FF_SRDY_WIDTH 1
#define CAP_DPPSTATS_CSR_STA_GLOBAL_OHI_FF_SRDY_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_STA_GLOBAL_OHI_FF_SRDY_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_STA_GLOBAL_OHI_FF_SRDY_FIELD_MASK 0x00000004
#define CAP_DPPSTATS_CSR_STA_GLOBAL_OHI_FF_SRDY_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPPSTATS_CSR_STA_GLOBAL_OHI_FF_SRDY_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPPSTATS_CSR_STA_GLOBAL_OHI_FF_SRDY_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dppstats_csr::sta_global.phv_ff_drdy                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FF_DRDY_MSB 1
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FF_DRDY_LSB 1
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FF_DRDY_WIDTH 1
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FF_DRDY_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FF_DRDY_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FF_DRDY_FIELD_MASK 0x00000002
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FF_DRDY_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FF_DRDY_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FF_DRDY_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dppstats_csr::sta_global.phv_ff_srdy                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FF_SRDY_MSB 0
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FF_SRDY_LSB 0
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FF_SRDY_WIDTH 1
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FF_SRDY_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FF_SRDY_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FF_SRDY_FIELD_MASK 0x00000001
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FF_SRDY_GET(x) ((x) & 0x00000001)
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FF_SRDY_SET(x) ((x) & 0x00000001)
#define CAP_DPPSTATS_CSR_STA_GLOBAL_PHV_FF_SRDY_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dppstats_csr::sta_spare                              */
/* Register template: cap_dppstats_csr::sta_spare                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 360 */
/* Field member: cap_dppstats_csr::sta_spare.status_spare                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPSTATS_CSR_STA_SPARE_STATUS_SPARE_MSB 31
#define CAP_DPPSTATS_CSR_STA_SPARE_STATUS_SPARE_LSB 0
#define CAP_DPPSTATS_CSR_STA_SPARE_STATUS_SPARE_WIDTH 32
#define CAP_DPPSTATS_CSR_STA_SPARE_STATUS_SPARE_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_STA_SPARE_STATUS_SPARE_WRITE_ACCESS 0
#define CAP_DPPSTATS_CSR_STA_SPARE_STATUS_SPARE_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_STA_SPARE_STATUS_SPARE_GET(x) ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_STA_SPARE_STATUS_SPARE_SET(x) ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_STA_SPARE_STATUS_SPARE_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_dppstats_csr::CNT_dpp                           */
/* Wide Register template: cap_dppstats_csr::CNT_dpp                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 368 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SIZE 0x10
#define CAP_DPPSTATS_CSR_CNT_DPP_BYTE_SIZE 0x40

/* Register type: cap_dppstats_csr::CNT_dpp::CNT_dpp_0_10                  */
/* Register template: cap_dppstats_csr::CNT_dpp::CNT_dpp_0_10              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 368 */
/* Field member: cap_dppstats_csr::CNT_dpp::CNT_dpp_0_10.ma_phv_sop        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_0_10_MA_PHV_SOP_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_0_10_MA_PHV_SOP_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_0_10_MA_PHV_SOP_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_0_10_MA_PHV_SOP_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_0_10_MA_PHV_SOP_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_0_10_MA_PHV_SOP_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_0_10_MA_PHV_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_0_10_MA_PHV_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_0_10_MA_PHV_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp::CNT_dpp_1_10                  */
/* Register template: cap_dppstats_csr::CNT_dpp::CNT_dpp_1_10              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 368 */
/* Field member: cap_dppstats_csr::CNT_dpp::CNT_dpp_1_10.ma_phv_eop        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_1_10_MA_PHV_EOP_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_1_10_MA_PHV_EOP_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_1_10_MA_PHV_EOP_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_1_10_MA_PHV_EOP_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_1_10_MA_PHV_EOP_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_1_10_MA_PHV_EOP_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_1_10_MA_PHV_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_1_10_MA_PHV_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_1_10_MA_PHV_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp::CNT_dpp_2_10                  */
/* Register template: cap_dppstats_csr::CNT_dpp::CNT_dpp_2_10              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 368 */
/* Field member: cap_dppstats_csr::CNT_dpp::CNT_dpp_2_10.pa_ohi_sop        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_2_10_PA_OHI_SOP_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_2_10_PA_OHI_SOP_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_2_10_PA_OHI_SOP_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_2_10_PA_OHI_SOP_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_2_10_PA_OHI_SOP_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_2_10_PA_OHI_SOP_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_2_10_PA_OHI_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_2_10_PA_OHI_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_2_10_PA_OHI_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp::CNT_dpp_3_10                  */
/* Register template: cap_dppstats_csr::CNT_dpp::CNT_dpp_3_10              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 368 */
/* Field member: cap_dppstats_csr::CNT_dpp::CNT_dpp_3_10.pa_ohi_eop        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_3_10_PA_OHI_EOP_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_3_10_PA_OHI_EOP_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_3_10_PA_OHI_EOP_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_3_10_PA_OHI_EOP_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_3_10_PA_OHI_EOP_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_3_10_PA_OHI_EOP_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_3_10_PA_OHI_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_3_10_PA_OHI_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_3_10_PA_OHI_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp::CNT_dpp_4_10                  */
/* Register template: cap_dppstats_csr::CNT_dpp::CNT_dpp_4_10              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 368 */
/* Field member: cap_dppstats_csr::CNT_dpp::CNT_dpp_4_10.dpr_phv_sop       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_4_10_DPR_PHV_SOP_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_4_10_DPR_PHV_SOP_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_4_10_DPR_PHV_SOP_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_4_10_DPR_PHV_SOP_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_4_10_DPR_PHV_SOP_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_4_10_DPR_PHV_SOP_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_4_10_DPR_PHV_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_4_10_DPR_PHV_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_4_10_DPR_PHV_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp::CNT_dpp_5_10                  */
/* Register template: cap_dppstats_csr::CNT_dpp::CNT_dpp_5_10              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 368 */
/* Field member: cap_dppstats_csr::CNT_dpp::CNT_dpp_5_10.dpr_phv_eop       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_5_10_DPR_PHV_EOP_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_5_10_DPR_PHV_EOP_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_5_10_DPR_PHV_EOP_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_5_10_DPR_PHV_EOP_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_5_10_DPR_PHV_EOP_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_5_10_DPR_PHV_EOP_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_5_10_DPR_PHV_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_5_10_DPR_PHV_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_5_10_DPR_PHV_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp::CNT_dpp_6_10                  */
/* Register template: cap_dppstats_csr::CNT_dpp::CNT_dpp_6_10              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 368 */
/* Field member: cap_dppstats_csr::CNT_dpp::CNT_dpp_6_10.dpr_ohi_sop       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_6_10_DPR_OHI_SOP_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_6_10_DPR_OHI_SOP_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_6_10_DPR_OHI_SOP_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_6_10_DPR_OHI_SOP_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_6_10_DPR_OHI_SOP_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_6_10_DPR_OHI_SOP_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_6_10_DPR_OHI_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_6_10_DPR_OHI_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_6_10_DPR_OHI_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp::CNT_dpp_7_10                  */
/* Register template: cap_dppstats_csr::CNT_dpp::CNT_dpp_7_10              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 368 */
/* Field member: cap_dppstats_csr::CNT_dpp::CNT_dpp_7_10.dpr_ohi_eop       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_7_10_DPR_OHI_EOP_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_7_10_DPR_OHI_EOP_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_7_10_DPR_OHI_EOP_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_7_10_DPR_OHI_EOP_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_7_10_DPR_OHI_EOP_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_7_10_DPR_OHI_EOP_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_7_10_DPR_OHI_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_7_10_DPR_OHI_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_7_10_DPR_OHI_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp::CNT_dpp_8_10                  */
/* Register template: cap_dppstats_csr::CNT_dpp::CNT_dpp_8_10              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 368 */
/* Field member: cap_dppstats_csr::CNT_dpp::CNT_dpp_8_10.dpr_hdrfld_select_arr_vld */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_8_10_DPR_HDRFLD_SELECT_ARR_VLD_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_8_10_DPR_HDRFLD_SELECT_ARR_VLD_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_8_10_DPR_HDRFLD_SELECT_ARR_VLD_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_8_10_DPR_HDRFLD_SELECT_ARR_VLD_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_8_10_DPR_HDRFLD_SELECT_ARR_VLD_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_8_10_DPR_HDRFLD_SELECT_ARR_VLD_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_8_10_DPR_HDRFLD_SELECT_ARR_VLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_8_10_DPR_HDRFLD_SELECT_ARR_VLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_8_10_DPR_HDRFLD_SELECT_ARR_VLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp::CNT_dpp_9_10                  */
/* Register template: cap_dppstats_csr::CNT_dpp::CNT_dpp_9_10              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 368 */
/* Field member: cap_dppstats_csr::CNT_dpp::CNT_dpp_9_10.dpr_csum_crc_bundle */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_9_10_DPR_CSUM_CRC_BUNDLE_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_9_10_DPR_CSUM_CRC_BUNDLE_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_9_10_DPR_CSUM_CRC_BUNDLE_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_9_10_DPR_CSUM_CRC_BUNDLE_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_9_10_DPR_CSUM_CRC_BUNDLE_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_9_10_DPR_CSUM_CRC_BUNDLE_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_9_10_DPR_CSUM_CRC_BUNDLE_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_9_10_DPR_CSUM_CRC_BUNDLE_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_CNT_DPP_9_10_DPR_CSUM_CRC_BUNDLE_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_phv_lines                      */
/* Register template: cap_dppstats_csr::CNT_dpp_phv_lines                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 383 */
/* Field member: cap_dppstats_csr::CNT_dpp_phv_lines.val                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_LINES_VAL_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_LINES_VAL_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_LINES_VAL_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_LINES_VAL_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_LINES_VAL_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_LINES_VAL_RESET 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_LINES_VAL_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_LINES_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_LINES_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_LINES_VAL_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_ohi_lines                      */
/* Register template: cap_dppstats_csr::CNT_dpp_ohi_lines                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 387 */
/* Field member: cap_dppstats_csr::CNT_dpp_ohi_lines.val                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_LINES_VAL_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_LINES_VAL_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_LINES_VAL_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_LINES_VAL_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_LINES_VAL_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_LINES_VAL_RESET 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_LINES_VAL_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_LINES_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_LINES_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_LINES_VAL_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_hdrfld_sel_lines               */
/* Register template: cap_dppstats_csr::CNT_dpp_hdrfld_sel_lines           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 391 */
/* Field member: cap_dppstats_csr::CNT_dpp_hdrfld_sel_lines.val            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_HDRFLD_SEL_LINES_VAL_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_HDRFLD_SEL_LINES_VAL_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_HDRFLD_SEL_LINES_VAL_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_HDRFLD_SEL_LINES_VAL_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_HDRFLD_SEL_LINES_VAL_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_HDRFLD_SEL_LINES_VAL_RESET 0x00000000
#define CAP_DPPSTATS_CSR_CNT_DPP_HDRFLD_SEL_LINES_VAL_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_HDRFLD_SEL_LINES_VAL_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_HDRFLD_SEL_LINES_VAL_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_HDRFLD_SEL_LINES_VAL_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_dppstats_csr::CNT_dpp_phv                       */
/* Wide Register template: cap_dppstats_csr::CNT_dpp_phv                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 395 */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_SIZE 0x2
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_BYTE_SIZE 0x8

/* Register type: cap_dppstats_csr::CNT_dpp_phv::CNT_dpp_phv_0_2           */
/* Register template: cap_dppstats_csr::CNT_dpp_phv::CNT_dpp_phv_0_2       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 395 */
/* Field member: cap_dppstats_csr::CNT_dpp_phv::CNT_dpp_phv_0_2.val_31_0   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_0_2_VAL_31_0_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_0_2_VAL_31_0_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_0_2_VAL_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_phv::CNT_dpp_phv_1_2           */
/* Register template: cap_dppstats_csr::CNT_dpp_phv::CNT_dpp_phv_1_2       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 395 */
/* Field member: cap_dppstats_csr::CNT_dpp_phv::CNT_dpp_phv_1_2.val_39_32  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_1_2_VAL_39_32_MSB 7
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_1_2_VAL_39_32_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_1_2_VAL_39_32_WIDTH 8
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_CNT_DPP_PHV_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dppstats_csr::CNT_dpp_phv_drop                  */
/* Wide Register template: cap_dppstats_csr::CNT_dpp_phv_drop              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 401 */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_SIZE 0x2
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_BYTE_SIZE 0x8

/* Register type: cap_dppstats_csr::CNT_dpp_phv_drop::CNT_dpp_phv_drop_0_2 */
/* Register template: cap_dppstats_csr::CNT_dpp_phv_drop::CNT_dpp_phv_drop_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 401 */
/* Field member: cap_dppstats_csr::CNT_dpp_phv_drop::CNT_dpp_phv_drop_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_0_2_VAL_31_0_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_0_2_VAL_31_0_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_0_2_VAL_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_phv_drop::CNT_dpp_phv_drop_1_2 */
/* Register template: cap_dppstats_csr::CNT_dpp_phv_drop::CNT_dpp_phv_drop_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 401 */
/* Field member: cap_dppstats_csr::CNT_dpp_phv_drop::CNT_dpp_phv_drop_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_1_2_VAL_39_32_MSB 7
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_1_2_VAL_39_32_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_1_2_VAL_39_32_WIDTH 8
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_DROP_CNT_DPP_PHV_DROP_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dppstats_csr::CNT_dpp_phv_no_data               */
/* Wide Register template: cap_dppstats_csr::CNT_dpp_phv_no_data           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 407 */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_SIZE 0x2
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_BYTE_SIZE 0x8

/* Register type: cap_dppstats_csr::CNT_dpp_phv_no_data::CNT_dpp_phv_no_data_0_2 */
/* Register template: cap_dppstats_csr::CNT_dpp_phv_no_data::CNT_dpp_phv_no_data_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 407 */
/* Field member: cap_dppstats_csr::CNT_dpp_phv_no_data::CNT_dpp_phv_no_data_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_0_2_VAL_31_0_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_0_2_VAL_31_0_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_0_2_VAL_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_phv_no_data::CNT_dpp_phv_no_data_1_2 */
/* Register template: cap_dppstats_csr::CNT_dpp_phv_no_data::CNT_dpp_phv_no_data_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 407 */
/* Field member: cap_dppstats_csr::CNT_dpp_phv_no_data::CNT_dpp_phv_no_data_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_1_2_VAL_39_32_MSB 7
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_1_2_VAL_39_32_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_1_2_VAL_39_32_WIDTH 8
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_CNT_DPP_PHV_NO_DATA_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dppstats_csr::CNT_dpp_phv_no_data_drop          */
/* Wide Register template: cap_dppstats_csr::CNT_dpp_phv_no_data_drop      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 413 */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_SIZE 0x2
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_BYTE_SIZE 0x8

/* Register type: cap_dppstats_csr::CNT_dpp_phv_no_data_drop::CNT_dpp_phv_no_data_drop_0_2 */
/* Register template: cap_dppstats_csr::CNT_dpp_phv_no_data_drop::CNT_dpp_phv_no_data_drop_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 413 */
/* Field member: cap_dppstats_csr::CNT_dpp_phv_no_data_drop::CNT_dpp_phv_no_data_drop_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_0_2_VAL_31_0_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_0_2_VAL_31_0_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_0_2_VAL_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_phv_no_data_drop::CNT_dpp_phv_no_data_drop_1_2 */
/* Register template: cap_dppstats_csr::CNT_dpp_phv_no_data_drop::CNT_dpp_phv_no_data_drop_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 413 */
/* Field member: cap_dppstats_csr::CNT_dpp_phv_no_data_drop::CNT_dpp_phv_no_data_drop_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_1_2_VAL_39_32_MSB 7
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_1_2_VAL_39_32_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_1_2_VAL_39_32_WIDTH 8
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_CNT_DPP_PHV_NO_DATA_DROP_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dppstats_csr::CNT_dpp_phv_no_data_drop_drop     */
/* Wide Register template: cap_dppstats_csr::CNT_dpp_phv_no_data_drop_drop */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 419 */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_SIZE 0x2
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_BYTE_SIZE 0x8

/* Register type: cap_dppstats_csr::CNT_dpp_phv_no_data_drop_drop::CNT_dpp_phv_no_data_drop_drop_0_2 */
/* Register template: cap_dppstats_csr::CNT_dpp_phv_no_data_drop_drop::CNT_dpp_phv_no_data_drop_drop_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 419 */
/* Field member: cap_dppstats_csr::CNT_dpp_phv_no_data_drop_drop::CNT_dpp_phv_no_data_drop_drop_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_0_2_VAL_31_0_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_0_2_VAL_31_0_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_0_2_VAL_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_phv_no_data_drop_drop::CNT_dpp_phv_no_data_drop_drop_1_2 */
/* Register template: cap_dppstats_csr::CNT_dpp_phv_no_data_drop_drop::CNT_dpp_phv_no_data_drop_drop_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 419 */
/* Field member: cap_dppstats_csr::CNT_dpp_phv_no_data_drop_drop::CNT_dpp_phv_no_data_drop_drop_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_1_2_VAL_39_32_MSB 7
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_1_2_VAL_39_32_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_1_2_VAL_39_32_WIDTH 8
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_PHV_NO_DATA_DROP_DROP_CNT_DPP_PHV_NO_DATA_DROP_DROP_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dppstats_csr::CNT_dpp_ohi                       */
/* Wide Register template: cap_dppstats_csr::CNT_dpp_ohi                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 424 */
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_SIZE 0x2
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_BYTE_SIZE 0x8

/* Register type: cap_dppstats_csr::CNT_dpp_ohi::CNT_dpp_ohi_0_2           */
/* Register template: cap_dppstats_csr::CNT_dpp_ohi::CNT_dpp_ohi_0_2       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 424 */
/* Field member: cap_dppstats_csr::CNT_dpp_ohi::CNT_dpp_ohi_0_2.val_31_0   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_0_2_VAL_31_0_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_0_2_VAL_31_0_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_0_2_VAL_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_ohi::CNT_dpp_ohi_1_2           */
/* Register template: cap_dppstats_csr::CNT_dpp_ohi::CNT_dpp_ohi_1_2       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 424 */
/* Field member: cap_dppstats_csr::CNT_dpp_ohi::CNT_dpp_ohi_1_2.val_39_32  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_1_2_VAL_39_32_MSB 7
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_1_2_VAL_39_32_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_1_2_VAL_39_32_WIDTH 8
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_OHI_CNT_DPP_OHI_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dppstats_csr::CNT_dpp_dpr_xn                    */
/* Wide Register template: cap_dppstats_csr::CNT_dpp_dpr_xn                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 430 */
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_SIZE 0x2
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_BYTE_SIZE 0x8

/* Register type: cap_dppstats_csr::CNT_dpp_dpr_xn::CNT_dpp_dpr_xn_0_2     */
/* Register template: cap_dppstats_csr::CNT_dpp_dpr_xn::CNT_dpp_dpr_xn_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 430 */
/* Field member: cap_dppstats_csr::CNT_dpp_dpr_xn::CNT_dpp_dpr_xn_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_0_2_VAL_31_0_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_0_2_VAL_31_0_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_0_2_VAL_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_dpr_xn::CNT_dpp_dpr_xn_1_2     */
/* Register template: cap_dppstats_csr::CNT_dpp_dpr_xn::CNT_dpp_dpr_xn_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 430 */
/* Field member: cap_dppstats_csr::CNT_dpp_dpr_xn::CNT_dpp_dpr_xn_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_1_2_VAL_39_32_MSB 7
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_1_2_VAL_39_32_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_1_2_VAL_39_32_WIDTH 8
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_XN_CNT_DPP_DPR_XN_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dppstats_csr::CNT_dpp_dpr_csum_crc_xn           */
/* Wide Register template: cap_dppstats_csr::CNT_dpp_dpr_csum_crc_xn       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 436 */
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_SIZE 0x2
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_BYTE_SIZE 0x8

/* Register type: cap_dppstats_csr::CNT_dpp_dpr_csum_crc_xn::CNT_dpp_dpr_csum_crc_xn_0_2 */
/* Register template: cap_dppstats_csr::CNT_dpp_dpr_csum_crc_xn::CNT_dpp_dpr_csum_crc_xn_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 436 */
/* Field member: cap_dppstats_csr::CNT_dpp_dpr_csum_crc_xn::CNT_dpp_dpr_csum_crc_xn_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_0_2_VAL_31_0_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_0_2_VAL_31_0_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_0_2_VAL_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_dpr_csum_crc_xn::CNT_dpp_dpr_csum_crc_xn_1_2 */
/* Register template: cap_dppstats_csr::CNT_dpp_dpr_csum_crc_xn::CNT_dpp_dpr_csum_crc_xn_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 436 */
/* Field member: cap_dppstats_csr::CNT_dpp_dpr_csum_crc_xn::CNT_dpp_dpr_csum_crc_xn_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_1_2_VAL_39_32_MSB 7
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_1_2_VAL_39_32_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_1_2_VAL_39_32_WIDTH 8
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_DPR_CSUM_CRC_XN_CNT_DPP_DPR_CSUM_CRC_XN_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dppstats_csr::CNT_dpp_spare_0                   */
/* Wide Register template: cap_dppstats_csr::CNT_dpp_spare_0               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 442 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_SIZE 0x2
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_BYTE_SIZE 0x8

/* Register type: cap_dppstats_csr::CNT_dpp_spare_0::CNT_dpp_spare_0_0_2   */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_0::CNT_dpp_spare_0_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 442 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_0::CNT_dpp_spare_0_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_0_2_VAL_31_0_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_0_2_VAL_31_0_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_0_2_VAL_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_spare_0::CNT_dpp_spare_0_1_2   */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_0::CNT_dpp_spare_0_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 442 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_0::CNT_dpp_spare_0_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_1_2_VAL_39_32_MSB 7
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_1_2_VAL_39_32_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_1_2_VAL_39_32_WIDTH 8
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_0_CNT_DPP_SPARE_0_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dppstats_csr::CNT_dpp_spare_1                   */
/* Wide Register template: cap_dppstats_csr::CNT_dpp_spare_1               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 448 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_SIZE 0x2
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_BYTE_SIZE 0x8

/* Register type: cap_dppstats_csr::CNT_dpp_spare_1::CNT_dpp_spare_1_0_2   */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_1::CNT_dpp_spare_1_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 448 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_1::CNT_dpp_spare_1_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_0_2_VAL_31_0_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_0_2_VAL_31_0_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_0_2_VAL_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_spare_1::CNT_dpp_spare_1_1_2   */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_1::CNT_dpp_spare_1_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 448 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_1::CNT_dpp_spare_1_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_1_2_VAL_39_32_MSB 7
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_1_2_VAL_39_32_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_1_2_VAL_39_32_WIDTH 8
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_1_CNT_DPP_SPARE_1_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dppstats_csr::CNT_dpp_spare_2                   */
/* Wide Register template: cap_dppstats_csr::CNT_dpp_spare_2               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 454 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_SIZE 0x2
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_BYTE_SIZE 0x8

/* Register type: cap_dppstats_csr::CNT_dpp_spare_2::CNT_dpp_spare_2_0_2   */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_2::CNT_dpp_spare_2_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 454 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_2::CNT_dpp_spare_2_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_0_2_VAL_31_0_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_0_2_VAL_31_0_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_0_2_VAL_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_spare_2::CNT_dpp_spare_2_1_2   */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_2::CNT_dpp_spare_2_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 454 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_2::CNT_dpp_spare_2_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_1_2_VAL_39_32_MSB 7
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_1_2_VAL_39_32_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_1_2_VAL_39_32_WIDTH 8
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_2_CNT_DPP_SPARE_2_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dppstats_csr::CNT_dpp_spare_3                   */
/* Wide Register template: cap_dppstats_csr::CNT_dpp_spare_3               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 460 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_SIZE 0x2
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_BYTE_SIZE 0x8

/* Register type: cap_dppstats_csr::CNT_dpp_spare_3::CNT_dpp_spare_3_0_2   */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_3::CNT_dpp_spare_3_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 460 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_3::CNT_dpp_spare_3_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_0_2_VAL_31_0_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_0_2_VAL_31_0_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_0_2_VAL_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_spare_3::CNT_dpp_spare_3_1_2   */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_3::CNT_dpp_spare_3_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 460 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_3::CNT_dpp_spare_3_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_1_2_VAL_39_32_MSB 7
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_1_2_VAL_39_32_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_1_2_VAL_39_32_WIDTH 8
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_3_CNT_DPP_SPARE_3_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dppstats_csr::CNT_dpp_spare_4                   */
/* Wide Register template: cap_dppstats_csr::CNT_dpp_spare_4               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 466 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_SIZE 0x2
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_BYTE_SIZE 0x8

/* Register type: cap_dppstats_csr::CNT_dpp_spare_4::CNT_dpp_spare_4_0_2   */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_4::CNT_dpp_spare_4_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 466 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_4::CNT_dpp_spare_4_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_0_2_VAL_31_0_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_0_2_VAL_31_0_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_0_2_VAL_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_spare_4::CNT_dpp_spare_4_1_2   */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_4::CNT_dpp_spare_4_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 466 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_4::CNT_dpp_spare_4_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_1_2_VAL_39_32_MSB 7
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_1_2_VAL_39_32_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_1_2_VAL_39_32_WIDTH 8
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_4_CNT_DPP_SPARE_4_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dppstats_csr::CNT_dpp_spare_5                   */
/* Wide Register template: cap_dppstats_csr::CNT_dpp_spare_5               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 472 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_SIZE 0x2
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_BYTE_SIZE 0x8

/* Register type: cap_dppstats_csr::CNT_dpp_spare_5::CNT_dpp_spare_5_0_2   */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_5::CNT_dpp_spare_5_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 472 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_5::CNT_dpp_spare_5_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_0_2_VAL_31_0_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_0_2_VAL_31_0_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_0_2_VAL_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_spare_5::CNT_dpp_spare_5_1_2   */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_5::CNT_dpp_spare_5_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 472 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_5::CNT_dpp_spare_5_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_1_2_VAL_39_32_MSB 7
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_1_2_VAL_39_32_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_1_2_VAL_39_32_WIDTH 8
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_5_CNT_DPP_SPARE_5_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dppstats_csr::CNT_dpp_spare_6                   */
/* Wide Register template: cap_dppstats_csr::CNT_dpp_spare_6               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 478 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_SIZE 0x2
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_BYTE_SIZE 0x8

/* Register type: cap_dppstats_csr::CNT_dpp_spare_6::CNT_dpp_spare_6_0_2   */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_6::CNT_dpp_spare_6_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 478 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_6::CNT_dpp_spare_6_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_0_2_VAL_31_0_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_0_2_VAL_31_0_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_0_2_VAL_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_spare_6::CNT_dpp_spare_6_1_2   */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_6::CNT_dpp_spare_6_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 478 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_6::CNT_dpp_spare_6_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_1_2_VAL_39_32_MSB 7
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_1_2_VAL_39_32_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_1_2_VAL_39_32_WIDTH 8
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_6_CNT_DPP_SPARE_6_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dppstats_csr::CNT_dpp_spare_7                   */
/* Wide Register template: cap_dppstats_csr::CNT_dpp_spare_7               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 484 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_SIZE 0x2
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_BYTE_SIZE 0x8

/* Register type: cap_dppstats_csr::CNT_dpp_spare_7::CNT_dpp_spare_7_0_2   */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_7::CNT_dpp_spare_7_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 484 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_7::CNT_dpp_spare_7_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_0_2_VAL_31_0_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_0_2_VAL_31_0_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_0_2_VAL_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_spare_7::CNT_dpp_spare_7_1_2   */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_7::CNT_dpp_spare_7_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 484 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_7::CNT_dpp_spare_7_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_1_2_VAL_39_32_MSB 7
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_1_2_VAL_39_32_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_1_2_VAL_39_32_WIDTH 8
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_7_CNT_DPP_SPARE_7_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dppstats_csr::CNT_dpp_spare_8                   */
/* Wide Register template: cap_dppstats_csr::CNT_dpp_spare_8               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 490 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_SIZE 0x2
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_BYTE_SIZE 0x8

/* Register type: cap_dppstats_csr::CNT_dpp_spare_8::CNT_dpp_spare_8_0_2   */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_8::CNT_dpp_spare_8_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 490 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_8::CNT_dpp_spare_8_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_0_2_VAL_31_0_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_0_2_VAL_31_0_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_0_2_VAL_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_spare_8::CNT_dpp_spare_8_1_2   */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_8::CNT_dpp_spare_8_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 490 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_8::CNT_dpp_spare_8_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_1_2_VAL_39_32_MSB 7
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_1_2_VAL_39_32_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_1_2_VAL_39_32_WIDTH 8
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_8_CNT_DPP_SPARE_8_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dppstats_csr::CNT_dpp_spare_9                   */
/* Wide Register template: cap_dppstats_csr::CNT_dpp_spare_9               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 496 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_SIZE 0x2
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_BYTE_SIZE 0x8

/* Register type: cap_dppstats_csr::CNT_dpp_spare_9::CNT_dpp_spare_9_0_2   */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_9::CNT_dpp_spare_9_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 496 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_9::CNT_dpp_spare_9_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_0_2_VAL_31_0_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_0_2_VAL_31_0_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_0_2_VAL_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_spare_9::CNT_dpp_spare_9_1_2   */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_9::CNT_dpp_spare_9_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 496 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_9::CNT_dpp_spare_9_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_1_2_VAL_39_32_MSB 7
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_1_2_VAL_39_32_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_1_2_VAL_39_32_WIDTH 8
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_9_CNT_DPP_SPARE_9_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dppstats_csr::CNT_dpp_spare_10                  */
/* Wide Register template: cap_dppstats_csr::CNT_dpp_spare_10              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 502 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_SIZE 0x2
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_BYTE_SIZE 0x8

/* Register type: cap_dppstats_csr::CNT_dpp_spare_10::CNT_dpp_spare_10_0_2 */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_10::CNT_dpp_spare_10_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 502 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_10::CNT_dpp_spare_10_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_0_2_VAL_31_0_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_0_2_VAL_31_0_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_0_2_VAL_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_spare_10::CNT_dpp_spare_10_1_2 */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_10::CNT_dpp_spare_10_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 502 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_10::CNT_dpp_spare_10_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_1_2_VAL_39_32_MSB 7
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_1_2_VAL_39_32_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_1_2_VAL_39_32_WIDTH 8
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_10_CNT_DPP_SPARE_10_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dppstats_csr::CNT_dpp_spare_11                  */
/* Wide Register template: cap_dppstats_csr::CNT_dpp_spare_11              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 508 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_SIZE 0x2
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_BYTE_SIZE 0x8

/* Register type: cap_dppstats_csr::CNT_dpp_spare_11::CNT_dpp_spare_11_0_2 */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_11::CNT_dpp_spare_11_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 508 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_11::CNT_dpp_spare_11_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_0_2_VAL_31_0_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_0_2_VAL_31_0_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_0_2_VAL_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_spare_11::CNT_dpp_spare_11_1_2 */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_11::CNT_dpp_spare_11_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 508 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_11::CNT_dpp_spare_11_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_1_2_VAL_39_32_MSB 7
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_1_2_VAL_39_32_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_1_2_VAL_39_32_WIDTH 8
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_11_CNT_DPP_SPARE_11_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dppstats_csr::CNT_dpp_spare_12                  */
/* Wide Register template: cap_dppstats_csr::CNT_dpp_spare_12              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 514 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_SIZE 0x2
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_BYTE_SIZE 0x8

/* Register type: cap_dppstats_csr::CNT_dpp_spare_12::CNT_dpp_spare_12_0_2 */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_12::CNT_dpp_spare_12_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 514 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_12::CNT_dpp_spare_12_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_0_2_VAL_31_0_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_0_2_VAL_31_0_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_0_2_VAL_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_spare_12::CNT_dpp_spare_12_1_2 */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_12::CNT_dpp_spare_12_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 514 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_12::CNT_dpp_spare_12_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_1_2_VAL_39_32_MSB 7
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_1_2_VAL_39_32_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_1_2_VAL_39_32_WIDTH 8
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_12_CNT_DPP_SPARE_12_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dppstats_csr::CNT_dpp_spare_13                  */
/* Wide Register template: cap_dppstats_csr::CNT_dpp_spare_13              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 520 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_SIZE 0x2
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_BYTE_SIZE 0x8

/* Register type: cap_dppstats_csr::CNT_dpp_spare_13::CNT_dpp_spare_13_0_2 */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_13::CNT_dpp_spare_13_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 520 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_13::CNT_dpp_spare_13_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_0_2_VAL_31_0_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_0_2_VAL_31_0_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_0_2_VAL_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_spare_13::CNT_dpp_spare_13_1_2 */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_13::CNT_dpp_spare_13_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 520 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_13::CNT_dpp_spare_13_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_1_2_VAL_39_32_MSB 7
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_1_2_VAL_39_32_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_1_2_VAL_39_32_WIDTH 8
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_13_CNT_DPP_SPARE_13_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dppstats_csr::CNT_dpp_spare_14                  */
/* Wide Register template: cap_dppstats_csr::CNT_dpp_spare_14              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 526 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_SIZE 0x2
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_BYTE_SIZE 0x8

/* Register type: cap_dppstats_csr::CNT_dpp_spare_14::CNT_dpp_spare_14_0_2 */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_14::CNT_dpp_spare_14_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 526 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_14::CNT_dpp_spare_14_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_0_2_VAL_31_0_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_0_2_VAL_31_0_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_0_2_VAL_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_spare_14::CNT_dpp_spare_14_1_2 */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_14::CNT_dpp_spare_14_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 526 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_14::CNT_dpp_spare_14_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_1_2_VAL_39_32_MSB 7
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_1_2_VAL_39_32_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_1_2_VAL_39_32_WIDTH 8
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_14_CNT_DPP_SPARE_14_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dppstats_csr::CNT_dpp_spare_15                  */
/* Wide Register template: cap_dppstats_csr::CNT_dpp_spare_15              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 532 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_SIZE 0x2
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_BYTE_SIZE 0x8

/* Register type: cap_dppstats_csr::CNT_dpp_spare_15::CNT_dpp_spare_15_0_2 */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_15::CNT_dpp_spare_15_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 532 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_15::CNT_dpp_spare_15_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_0_2_VAL_31_0_MSB 31
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_0_2_VAL_31_0_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_0_2_VAL_31_0_WIDTH 32
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppstats_csr::CNT_dpp_spare_15::CNT_dpp_spare_15_1_2 */
/* Register template: cap_dppstats_csr::CNT_dpp_spare_15::CNT_dpp_spare_15_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 532 */
/* Field member: cap_dppstats_csr::CNT_dpp_spare_15::CNT_dpp_spare_15_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_1_2_VAL_39_32_MSB 7
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_1_2_VAL_39_32_LSB 0
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_1_2_VAL_39_32_WIDTH 8
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_CNT_DPP_SPARE_15_CNT_DPP_SPARE_15_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dppstats_csr::SAT_dpp_err                       */
/* Wide Register template: cap_dppstats_csr::SAT_dpp_err                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 538 */
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SIZE 0x8
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_BYTE_SIZE 0x20

/* Register type: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_0_5           */
/* Register template: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_0_5       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 538 */
/* Field member: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_0_5.err_ohi_eop_no_sop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_OHI_EOP_NO_SOP_MSB 31
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_OHI_EOP_NO_SOP_LSB 24
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_OHI_EOP_NO_SOP_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_OHI_EOP_NO_SOP_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_OHI_EOP_NO_SOP_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_OHI_EOP_NO_SOP_FIELD_MASK 0xff000000
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_OHI_EOP_NO_SOP_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_OHI_EOP_NO_SOP_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_OHI_EOP_NO_SOP_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_0_5.err_ohi_sop_no_eop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_OHI_SOP_NO_EOP_MSB 23
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_OHI_SOP_NO_EOP_LSB 16
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_OHI_SOP_NO_EOP_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_OHI_SOP_NO_EOP_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_OHI_SOP_NO_EOP_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_OHI_SOP_NO_EOP_FIELD_MASK 0x00ff0000
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_OHI_SOP_NO_EOP_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_OHI_SOP_NO_EOP_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_OHI_SOP_NO_EOP_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_0_5.err_phv_eop_no_sop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_PHV_EOP_NO_SOP_MSB 15
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_PHV_EOP_NO_SOP_LSB 8
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_PHV_EOP_NO_SOP_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_PHV_EOP_NO_SOP_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_PHV_EOP_NO_SOP_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_PHV_EOP_NO_SOP_FIELD_MASK 0x0000ff00
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_PHV_EOP_NO_SOP_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_PHV_EOP_NO_SOP_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_PHV_EOP_NO_SOP_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_0_5.err_phv_sop_no_eop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_PHV_SOP_NO_EOP_MSB 7
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_PHV_SOP_NO_EOP_LSB 0
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_PHV_SOP_NO_EOP_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_PHV_SOP_NO_EOP_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_PHV_SOP_NO_EOP_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_PHV_SOP_NO_EOP_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_PHV_SOP_NO_EOP_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_PHV_SOP_NO_EOP_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_0_5_ERR_PHV_SOP_NO_EOP_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_1_5           */
/* Register template: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_1_5       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 538 */
/* Field member: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_1_5.err_null_hdrfld_vld */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_NULL_HDRFLD_VLD_MSB 31
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_NULL_HDRFLD_VLD_LSB 24
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_NULL_HDRFLD_VLD_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_NULL_HDRFLD_VLD_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_NULL_HDRFLD_VLD_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_NULL_HDRFLD_VLD_FIELD_MASK 0xff000000
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_NULL_HDRFLD_VLD_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_NULL_HDRFLD_VLD_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_NULL_HDRFLD_VLD_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_1_5.err_null_hdr_vld */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_NULL_HDR_VLD_MSB 23
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_NULL_HDR_VLD_LSB 16
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_NULL_HDR_VLD_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_NULL_HDR_VLD_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_NULL_HDR_VLD_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_NULL_HDR_VLD_FIELD_MASK 0x00ff0000
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_NULL_HDR_VLD_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_NULL_HDR_VLD_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_NULL_HDR_VLD_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_1_5.err_packets_in_flight_credit_overrun */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_MSB 15
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_LSB 8
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_FIELD_MASK 0x0000ff00
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_PACKETS_IN_FLIGHT_CREDIT_OVERRUN_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_1_5.err_framer_credit_overrun */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_FRAMER_CREDIT_OVERRUN_MSB 7
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_FRAMER_CREDIT_OVERRUN_LSB 0
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_FRAMER_CREDIT_OVERRUN_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_FRAMER_CREDIT_OVERRUN_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_FRAMER_CREDIT_OVERRUN_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_FRAMER_CREDIT_OVERRUN_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_FRAMER_CREDIT_OVERRUN_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_FRAMER_CREDIT_OVERRUN_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_1_5_ERR_FRAMER_CREDIT_OVERRUN_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_2_5           */
/* Register template: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_2_5       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 538 */
/* Field member: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_2_5.err_csum_multiple_hdr */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_CSUM_MULTIPLE_HDR_MSB 31
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_CSUM_MULTIPLE_HDR_LSB 24
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_CSUM_MULTIPLE_HDR_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_CSUM_MULTIPLE_HDR_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_CSUM_MULTIPLE_HDR_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_CSUM_MULTIPLE_HDR_FIELD_MASK 0xff000000
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_CSUM_MULTIPLE_HDR_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_CSUM_MULTIPLE_HDR_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_CSUM_MULTIPLE_HDR_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_2_5.err_phv_no_data_reference_ohi */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_PHV_NO_DATA_REFERENCE_OHI_MSB 23
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_PHV_NO_DATA_REFERENCE_OHI_LSB 16
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_PHV_NO_DATA_REFERENCE_OHI_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_PHV_NO_DATA_REFERENCE_OHI_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_PHV_NO_DATA_REFERENCE_OHI_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_PHV_NO_DATA_REFERENCE_OHI_FIELD_MASK 0x00ff0000
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_PHV_NO_DATA_REFERENCE_OHI_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_PHV_NO_DATA_REFERENCE_OHI_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_PHV_NO_DATA_REFERENCE_OHI_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_2_5.err_max_active_hdrs */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_MAX_ACTIVE_HDRS_MSB 15
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_MAX_ACTIVE_HDRS_LSB 8
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_MAX_ACTIVE_HDRS_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_MAX_ACTIVE_HDRS_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_MAX_ACTIVE_HDRS_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_MAX_ACTIVE_HDRS_FIELD_MASK 0x0000ff00
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_MAX_ACTIVE_HDRS_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_MAX_ACTIVE_HDRS_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_MAX_ACTIVE_HDRS_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_2_5.err_max_pkt_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_MAX_PKT_SIZE_MSB 7
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_MAX_PKT_SIZE_LSB 0
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_MAX_PKT_SIZE_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_MAX_PKT_SIZE_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_MAX_PKT_SIZE_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_MAX_PKT_SIZE_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_MAX_PKT_SIZE_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_MAX_PKT_SIZE_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_2_5_ERR_MAX_PKT_SIZE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_3_5           */
/* Register template: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_3_5       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 538 */
/* Field member: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_3_5.err_clip_max_pkt_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CLIP_MAX_PKT_SIZE_MSB 31
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CLIP_MAX_PKT_SIZE_LSB 24
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CLIP_MAX_PKT_SIZE_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CLIP_MAX_PKT_SIZE_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CLIP_MAX_PKT_SIZE_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CLIP_MAX_PKT_SIZE_FIELD_MASK 0xff000000
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CLIP_MAX_PKT_SIZE_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CLIP_MAX_PKT_SIZE_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CLIP_MAX_PKT_SIZE_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_3_5.err_ptr_fifo_credit_overrun */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_PTR_FIFO_CREDIT_OVERRUN_MSB 23
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_PTR_FIFO_CREDIT_OVERRUN_LSB 16
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_PTR_FIFO_CREDIT_OVERRUN_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_PTR_FIFO_CREDIT_OVERRUN_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_PTR_FIFO_CREDIT_OVERRUN_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_PTR_FIFO_CREDIT_OVERRUN_FIELD_MASK 0x00ff0000
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_PTR_FIFO_CREDIT_OVERRUN_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_PTR_FIFO_CREDIT_OVERRUN_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_PTR_FIFO_CREDIT_OVERRUN_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_3_5.err_crc_multiple_hdr */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CRC_MULTIPLE_HDR_MSB 15
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CRC_MULTIPLE_HDR_LSB 8
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CRC_MULTIPLE_HDR_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CRC_MULTIPLE_HDR_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CRC_MULTIPLE_HDR_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CRC_MULTIPLE_HDR_FIELD_MASK 0x0000ff00
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CRC_MULTIPLE_HDR_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CRC_MULTIPLE_HDR_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CRC_MULTIPLE_HDR_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_3_5.err_csum_multiple_hdr_copy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CSUM_MULTIPLE_HDR_COPY_MSB 7
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CSUM_MULTIPLE_HDR_COPY_LSB 0
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CSUM_MULTIPLE_HDR_COPY_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CSUM_MULTIPLE_HDR_COPY_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CSUM_MULTIPLE_HDR_COPY_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CSUM_MULTIPLE_HDR_COPY_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CSUM_MULTIPLE_HDR_COPY_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CSUM_MULTIPLE_HDR_COPY_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_3_5_ERR_CSUM_MULTIPLE_HDR_COPY_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_4_5           */
/* Register template: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_4_5       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 538 */
/* Field member: cap_dppstats_csr::SAT_dpp_err::SAT_dpp_err_4_5.err_min_pkt_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_4_5_ERR_MIN_PKT_SIZE_MSB 7
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_4_5_ERR_MIN_PKT_SIZE_LSB 0
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_4_5_ERR_MIN_PKT_SIZE_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_4_5_ERR_MIN_PKT_SIZE_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_4_5_ERR_MIN_PKT_SIZE_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_4_5_ERR_MIN_PKT_SIZE_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_4_5_ERR_MIN_PKT_SIZE_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_4_5_ERR_MIN_PKT_SIZE_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_ERR_SAT_DPP_ERR_4_5_ERR_MIN_PKT_SIZE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dppstats_csr::SAT_dpp_ff_err                    */
/* Wide Register template: cap_dppstats_csr::SAT_dpp_ff_err                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 562 */
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SIZE 0x4
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_BYTE_SIZE 0x10

/* Register type: cap_dppstats_csr::SAT_dpp_ff_err::SAT_dpp_ff_err_0_3     */
/* Register template: cap_dppstats_csr::SAT_dpp_ff_err::SAT_dpp_ff_err_0_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 562 */
/* Field member: cap_dppstats_csr::SAT_dpp_ff_err::SAT_dpp_ff_err_0_3.pkt_size_ff_undflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PKT_SIZE_FF_UNDFLOW_MSB 31
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PKT_SIZE_FF_UNDFLOW_LSB 24
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PKT_SIZE_FF_UNDFLOW_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PKT_SIZE_FF_UNDFLOW_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PKT_SIZE_FF_UNDFLOW_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PKT_SIZE_FF_UNDFLOW_FIELD_MASK 0xff000000
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PKT_SIZE_FF_UNDFLOW_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PKT_SIZE_FF_UNDFLOW_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PKT_SIZE_FF_UNDFLOW_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dppstats_csr::SAT_dpp_ff_err::SAT_dpp_ff_err_0_3.pkt_size_ff_ovflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PKT_SIZE_FF_OVFLOW_MSB 23
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PKT_SIZE_FF_OVFLOW_LSB 16
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PKT_SIZE_FF_OVFLOW_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PKT_SIZE_FF_OVFLOW_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PKT_SIZE_FF_OVFLOW_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PKT_SIZE_FF_OVFLOW_FIELD_MASK 0x00ff0000
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PKT_SIZE_FF_OVFLOW_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PKT_SIZE_FF_OVFLOW_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PKT_SIZE_FF_OVFLOW_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dppstats_csr::SAT_dpp_ff_err::SAT_dpp_ff_err_0_3.ohi_ff_overflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_OHI_FF_OVERFLOW_MSB 15
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_OHI_FF_OVERFLOW_LSB 8
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_OHI_FF_OVERFLOW_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_OHI_FF_OVERFLOW_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_OHI_FF_OVERFLOW_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_OHI_FF_OVERFLOW_FIELD_MASK 0x0000ff00
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_OHI_FF_OVERFLOW_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_OHI_FF_OVERFLOW_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_OHI_FF_OVERFLOW_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dppstats_csr::SAT_dpp_ff_err::SAT_dpp_ff_err_0_3.phv_ff_overflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PHV_FF_OVERFLOW_MSB 7
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PHV_FF_OVERFLOW_LSB 0
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PHV_FF_OVERFLOW_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PHV_FF_OVERFLOW_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PHV_FF_OVERFLOW_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PHV_FF_OVERFLOW_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PHV_FF_OVERFLOW_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PHV_FF_OVERFLOW_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_0_3_PHV_FF_OVERFLOW_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dppstats_csr::SAT_dpp_ff_err::SAT_dpp_ff_err_1_3     */
/* Register template: cap_dppstats_csr::SAT_dpp_ff_err::SAT_dpp_ff_err_1_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 562 */
/* Field member: cap_dppstats_csr::SAT_dpp_ff_err::SAT_dpp_ff_err_1_3.ptr_credit_undflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_PTR_CREDIT_UNDFLOW_MSB 31
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_PTR_CREDIT_UNDFLOW_LSB 24
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_PTR_CREDIT_UNDFLOW_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_PTR_CREDIT_UNDFLOW_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_PTR_CREDIT_UNDFLOW_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_PTR_CREDIT_UNDFLOW_FIELD_MASK 0xff000000
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_PTR_CREDIT_UNDFLOW_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_PTR_CREDIT_UNDFLOW_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_PTR_CREDIT_UNDFLOW_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dppstats_csr::SAT_dpp_ff_err::SAT_dpp_ff_err_1_3.ptr_credit_ovflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_PTR_CREDIT_OVFLOW_MSB 23
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_PTR_CREDIT_OVFLOW_LSB 16
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_PTR_CREDIT_OVFLOW_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_PTR_CREDIT_OVFLOW_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_PTR_CREDIT_OVFLOW_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_PTR_CREDIT_OVFLOW_FIELD_MASK 0x00ff0000
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_PTR_CREDIT_OVFLOW_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_PTR_CREDIT_OVFLOW_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_PTR_CREDIT_OVFLOW_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dppstats_csr::SAT_dpp_ff_err::SAT_dpp_ff_err_1_3.csum_phv_ff_undflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_CSUM_PHV_FF_UNDFLOW_MSB 15
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_CSUM_PHV_FF_UNDFLOW_LSB 8
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_CSUM_PHV_FF_UNDFLOW_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_CSUM_PHV_FF_UNDFLOW_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_CSUM_PHV_FF_UNDFLOW_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_CSUM_PHV_FF_UNDFLOW_FIELD_MASK 0x0000ff00
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_CSUM_PHV_FF_UNDFLOW_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_CSUM_PHV_FF_UNDFLOW_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_CSUM_PHV_FF_UNDFLOW_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dppstats_csr::SAT_dpp_ff_err::SAT_dpp_ff_err_1_3.csum_phv_ff_ovflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_CSUM_PHV_FF_OVFLOW_MSB 7
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_CSUM_PHV_FF_OVFLOW_LSB 0
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_CSUM_PHV_FF_OVFLOW_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_CSUM_PHV_FF_OVFLOW_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_CSUM_PHV_FF_OVFLOW_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_CSUM_PHV_FF_OVFLOW_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_CSUM_PHV_FF_OVFLOW_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_CSUM_PHV_FF_OVFLOW_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_1_3_CSUM_PHV_FF_OVFLOW_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dppstats_csr::SAT_dpp_ff_err::SAT_dpp_ff_err_2_3     */
/* Register template: cap_dppstats_csr::SAT_dpp_ff_err::SAT_dpp_ff_err_2_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 562 */
/* Field member: cap_dppstats_csr::SAT_dpp_ff_err::SAT_dpp_ff_err_2_3.pkt_credit_undflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_PKT_CREDIT_UNDFLOW_MSB 15
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_PKT_CREDIT_UNDFLOW_LSB 8
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_PKT_CREDIT_UNDFLOW_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_PKT_CREDIT_UNDFLOW_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_PKT_CREDIT_UNDFLOW_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_PKT_CREDIT_UNDFLOW_FIELD_MASK 0x0000ff00
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_PKT_CREDIT_UNDFLOW_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_PKT_CREDIT_UNDFLOW_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_PKT_CREDIT_UNDFLOW_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dppstats_csr::SAT_dpp_ff_err::SAT_dpp_ff_err_2_3.pkt_credit_ovflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_PKT_CREDIT_OVFLOW_MSB 7
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_PKT_CREDIT_OVFLOW_LSB 0
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_PKT_CREDIT_OVFLOW_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_PKT_CREDIT_OVFLOW_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_PKT_CREDIT_OVFLOW_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_PKT_CREDIT_OVFLOW_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_PKT_CREDIT_OVFLOW_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_PKT_CREDIT_OVFLOW_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_FF_ERR_SAT_DPP_FF_ERR_2_3_PKT_CREDIT_OVFLOW_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dppstats_csr::SAT_dpp_spare_err                 */
/* Wide Register template: cap_dppstats_csr::SAT_dpp_spare_err             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 577 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SIZE 0x8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_BYTE_SIZE 0x20

/* Register type: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_0_8 */
/* Register template: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_0_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 577 */
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_0_8.spare_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_3_MSB 31
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_3_LSB 24
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_3_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_3_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_3_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_3_FIELD_MASK 0xff000000
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_3_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_3_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_3_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_0_8.spare_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_2_MSB 23
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_2_LSB 16
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_2_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_2_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_2_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_2_FIELD_MASK 0x00ff0000
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_2_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_2_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_2_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_0_8.spare_1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_1_MSB 15
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_1_LSB 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_1_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_1_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_1_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_1_FIELD_MASK 0x0000ff00
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_1_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_1_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_1_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_0_8.spare_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_0_MSB 7
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_0_LSB 0
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_0_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_0_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_0_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_0_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_0_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_0_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_0_8_SPARE_0_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_1_8 */
/* Register template: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_1_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 577 */
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_1_8.spare_7 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_7_MSB 31
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_7_LSB 24
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_7_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_7_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_7_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_7_FIELD_MASK 0xff000000
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_7_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_7_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_7_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_1_8.spare_6 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_6_MSB 23
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_6_LSB 16
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_6_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_6_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_6_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_6_FIELD_MASK 0x00ff0000
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_6_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_6_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_6_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_1_8.spare_5 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_5_MSB 15
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_5_LSB 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_5_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_5_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_5_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_5_FIELD_MASK 0x0000ff00
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_5_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_5_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_5_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_1_8.spare_4 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_4_MSB 7
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_4_LSB 0
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_4_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_4_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_4_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_4_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_4_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_4_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_1_8_SPARE_4_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_2_8 */
/* Register template: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_2_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 577 */
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_2_8.spare_11 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_11_MSB 31
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_11_LSB 24
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_11_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_11_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_11_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_11_FIELD_MASK 0xff000000
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_11_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_11_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_11_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_2_8.spare_10 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_10_MSB 23
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_10_LSB 16
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_10_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_10_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_10_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_10_FIELD_MASK 0x00ff0000
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_10_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_10_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_10_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_2_8.spare_9 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_9_MSB 15
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_9_LSB 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_9_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_9_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_9_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_9_FIELD_MASK 0x0000ff00
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_9_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_9_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_9_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_2_8.spare_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_8_MSB 7
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_8_LSB 0
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_8_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_8_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_8_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_8_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_8_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_8_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_2_8_SPARE_8_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_3_8 */
/* Register template: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_3_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 577 */
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_3_8.spare_15 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_15_MSB 31
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_15_LSB 24
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_15_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_15_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_15_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_15_FIELD_MASK 0xff000000
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_15_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_15_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_15_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_3_8.spare_14 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_14_MSB 23
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_14_LSB 16
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_14_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_14_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_14_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_14_FIELD_MASK 0x00ff0000
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_14_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_14_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_14_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_3_8.spare_13 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_13_MSB 15
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_13_LSB 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_13_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_13_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_13_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_13_FIELD_MASK 0x0000ff00
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_13_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_13_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_13_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_3_8.spare_12 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_12_MSB 7
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_12_LSB 0
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_12_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_12_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_12_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_12_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_12_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_12_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_3_8_SPARE_12_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_4_8 */
/* Register template: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_4_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 577 */
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_4_8.spare_19 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_19_MSB 31
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_19_LSB 24
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_19_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_19_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_19_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_19_FIELD_MASK 0xff000000
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_19_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_19_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_19_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_4_8.spare_18 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_18_MSB 23
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_18_LSB 16
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_18_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_18_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_18_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_18_FIELD_MASK 0x00ff0000
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_18_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_18_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_18_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_4_8.spare_17 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_17_MSB 15
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_17_LSB 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_17_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_17_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_17_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_17_FIELD_MASK 0x0000ff00
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_17_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_17_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_17_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_4_8.spare_16 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_16_MSB 7
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_16_LSB 0
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_16_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_16_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_16_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_16_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_16_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_16_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_4_8_SPARE_16_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_5_8 */
/* Register template: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_5_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 577 */
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_5_8.spare_23 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_23_MSB 31
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_23_LSB 24
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_23_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_23_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_23_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_23_FIELD_MASK 0xff000000
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_23_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_23_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_23_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_5_8.spare_22 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_22_MSB 23
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_22_LSB 16
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_22_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_22_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_22_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_22_FIELD_MASK 0x00ff0000
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_22_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_22_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_22_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_5_8.spare_21 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_21_MSB 15
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_21_LSB 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_21_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_21_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_21_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_21_FIELD_MASK 0x0000ff00
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_21_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_21_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_21_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_5_8.spare_20 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_20_MSB 7
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_20_LSB 0
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_20_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_20_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_20_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_20_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_20_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_20_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_5_8_SPARE_20_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_6_8 */
/* Register template: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_6_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 577 */
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_6_8.spare_27 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_27_MSB 31
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_27_LSB 24
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_27_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_27_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_27_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_27_FIELD_MASK 0xff000000
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_27_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_27_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_27_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_6_8.spare_26 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_26_MSB 23
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_26_LSB 16
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_26_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_26_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_26_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_26_FIELD_MASK 0x00ff0000
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_26_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_26_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_26_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_6_8.spare_25 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_25_MSB 15
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_25_LSB 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_25_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_25_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_25_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_25_FIELD_MASK 0x0000ff00
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_25_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_25_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_25_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_6_8.spare_24 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_24_MSB 7
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_24_LSB 0
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_24_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_24_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_24_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_24_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_24_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_24_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_6_8_SPARE_24_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_7_8 */
/* Register template: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_7_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 577 */
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_7_8.spare_31 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_31_MSB 31
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_31_LSB 24
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_31_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_31_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_31_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_31_FIELD_MASK 0xff000000
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_31_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_31_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_31_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_7_8.spare_30 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_30_MSB 23
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_30_LSB 16
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_30_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_30_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_30_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_30_FIELD_MASK 0x00ff0000
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_30_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_30_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_30_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_7_8.spare_29 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_29_MSB 15
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_29_LSB 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_29_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_29_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_29_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_29_FIELD_MASK 0x0000ff00
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_29_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_29_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_29_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dppstats_csr::SAT_dpp_spare_err::SAT_dpp_spare_err_7_8.spare_28 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_28_MSB 7
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_28_LSB 0
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_28_WIDTH 8
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_28_READ_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_28_WRITE_ACCESS 1
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_28_FIELD_MASK 0x000000ff
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_28_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_28_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPSTATS_CSR_SAT_DPP_SPARE_ERR_SAT_DPP_SPARE_ERR_7_8_SPARE_28_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Addressmap type: cap_dppmem_csr                                         */
/* Addressmap template: cap_dppmem_csr                                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 623 */
#define CAP_DPPMEM_CSR_SIZE 0x10000
#define CAP_DPPMEM_CSR_BYTE_SIZE 0x40000
/* Wide Memory member: cap_dppmem_csr.dhs_dpp_phv_fifo_sram                */
/* Wide Memory type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram      */
/* Wide Memory template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram  */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_OFFSET 0x0
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_BYTE_OFFSET 0x0
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_WRITE_ACCESS 1
/* Register member: cap_dppmem_csr.cfg_dpp_phv_fifo                        */
/* Register type referenced: cap_dppmem_csr::cfg_dpp_phv_fifo              */
/* Register template referenced: cap_dppmem_csr::cfg_dpp_phv_fifo          */
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_OFFSET 0x8000
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_BYTE_OFFSET 0x20000
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_READ_ACCESS 1
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_WRITE_MASK 0x0000000f
/* Wide Register member: cap_dppmem_csr.sta_srams_ecc_dpp_phv_fifo         */
/* Wide Register type referenced: cap_dppmem_csr::sta_srams_ecc_dpp_phv_fifo */
/* Wide Register template referenced: cap_dppmem_csr::sta_srams_ecc_dpp_phv_fifo */
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_OFFSET 0x8002
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_BYTE_OFFSET 0x20008
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_WRITE_ACCESS 0
/* Register member: cap_dppmem_csr::sta_srams_ecc_dpp_phv_fifo.sta_srams_ecc_dpp_phv_fifo_0_2 */
/* Register type referenced: cap_dppmem_csr::sta_srams_ecc_dpp_phv_fifo::sta_srams_ecc_dpp_phv_fifo_0_2 */
/* Register template referenced: cap_dppmem_csr::sta_srams_ecc_dpp_phv_fifo::sta_srams_ecc_dpp_phv_fifo_0_2 */
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_OFFSET 0x8002
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_BYTE_OFFSET 0x20008
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::sta_srams_ecc_dpp_phv_fifo.sta_srams_ecc_dpp_phv_fifo_1_2 */
/* Register type referenced: cap_dppmem_csr::sta_srams_ecc_dpp_phv_fifo::sta_srams_ecc_dpp_phv_fifo_1_2 */
/* Register template referenced: cap_dppmem_csr::sta_srams_ecc_dpp_phv_fifo::sta_srams_ecc_dpp_phv_fifo_1_2 */
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_OFFSET 0x8003
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_BYTE_OFFSET 0x2000c
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_RESET_MASK 0xfffffffc
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr.sta_ff_ptr_dpp_phv_fifo                 */
/* Register type referenced: cap_dppmem_csr::sta_ff_ptr_dpp_phv_fifo       */
/* Register template referenced: cap_dppmem_csr::sta_ff_ptr_dpp_phv_fifo   */
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_OFFSET 0x8004
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_BYTE_OFFSET 0x20010
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_RESET_MASK 0xffc00000
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr.cfw_ff_dpp_phv_fifo                     */
/* Register type referenced: cap_dppmem_csr::cfw_ff_dpp_phv_fifo           */
/* Register template referenced: cap_dppmem_csr::cfw_ff_dpp_phv_fifo       */
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_OFFSET 0x8005
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_BYTE_OFFSET 0x20014
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_READ_ACCESS 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_WRITE_MASK 0x007fffff
/* Wide Memory member: cap_dppmem_csr.dhs_dpp_ohi_fifo_sram                */
/* Wide Memory type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram      */
/* Wide Memory template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram  */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_OFFSET 0xa000
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_BYTE_OFFSET 0x28000
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_WRITE_ACCESS 1
/* Register member: cap_dppmem_csr.cfg_dpp_ohi_fifo                        */
/* Register type referenced: cap_dppmem_csr::cfg_dpp_ohi_fifo              */
/* Register template referenced: cap_dppmem_csr::cfg_dpp_ohi_fifo          */
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_OFFSET 0xc000
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_BYTE_OFFSET 0x30000
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_READ_ACCESS 1
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_WRITE_MASK 0x0000000f
/* Wide Register member: cap_dppmem_csr.sta_srams_ecc_dpp_ohi_fifo         */
/* Wide Register type referenced: cap_dppmem_csr::sta_srams_ecc_dpp_ohi_fifo */
/* Wide Register template referenced: cap_dppmem_csr::sta_srams_ecc_dpp_ohi_fifo */
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_OFFSET 0xc002
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_BYTE_OFFSET 0x30008
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_WRITE_ACCESS 0
/* Register member: cap_dppmem_csr::sta_srams_ecc_dpp_ohi_fifo.sta_srams_ecc_dpp_ohi_fifo_0_2 */
/* Register type referenced: cap_dppmem_csr::sta_srams_ecc_dpp_ohi_fifo::sta_srams_ecc_dpp_ohi_fifo_0_2 */
/* Register template referenced: cap_dppmem_csr::sta_srams_ecc_dpp_ohi_fifo::sta_srams_ecc_dpp_ohi_fifo_0_2 */
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_OFFSET 0xc002
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_BYTE_OFFSET 0x30008
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::sta_srams_ecc_dpp_ohi_fifo.sta_srams_ecc_dpp_ohi_fifo_1_2 */
/* Register type referenced: cap_dppmem_csr::sta_srams_ecc_dpp_ohi_fifo::sta_srams_ecc_dpp_ohi_fifo_1_2 */
/* Register template referenced: cap_dppmem_csr::sta_srams_ecc_dpp_ohi_fifo::sta_srams_ecc_dpp_ohi_fifo_1_2 */
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_OFFSET 0xc003
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_BYTE_OFFSET 0x3000c
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_RESET_MASK 0xffff0000
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr.sta_ff_ptr_dpp_ohi_fifo                 */
/* Register type referenced: cap_dppmem_csr::sta_ff_ptr_dpp_ohi_fifo       */
/* Register template referenced: cap_dppmem_csr::sta_ff_ptr_dpp_ohi_fifo   */
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_OFFSET 0xc004
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_BYTE_OFFSET 0x30010
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_RESET_MASK 0xfffc0000
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr.cfw_ff_dpp_ohi_fifo                     */
/* Register type referenced: cap_dppmem_csr::cfw_ff_dpp_ohi_fifo           */
/* Register template referenced: cap_dppmem_csr::cfw_ff_dpp_ohi_fifo       */
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_OFFSET 0xc005
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_BYTE_OFFSET 0x30014
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_READ_ACCESS 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_WRITE_MASK 0x0007ffff

/* Wide Memory type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram                 */
/* Wide Memory template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 632 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_SIZE 0x8000
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_BYTE_SIZE 0x20000
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRIES 0x280
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_MSB 534
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_WIDTH 535
/* Wide Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram.entry       */
/* Wide Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry */
/* Wide Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_OFFSET 0x0
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_BYTE_OFFSET 0x0
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_WRITE_ACCESS 1
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_0_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_0_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_0_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_OFFSET 0x0
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_BYTE_OFFSET 0x0
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_1_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_1_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_1_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_OFFSET 0x1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_BYTE_OFFSET 0x4
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_2_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_2_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_2_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_OFFSET 0x2
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_BYTE_OFFSET 0x8
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_3_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_3_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_3_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_OFFSET 0x3
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_BYTE_OFFSET 0xc
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_4_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_4_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_4_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_OFFSET 0x4
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_BYTE_OFFSET 0x10
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_5_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_5_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_5_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_OFFSET 0x5
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_BYTE_OFFSET 0x14
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_6_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_6_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_6_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_OFFSET 0x6
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_BYTE_OFFSET 0x18
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_7_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_7_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_7_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_OFFSET 0x7
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_BYTE_OFFSET 0x1c
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_8_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_8_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_8_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_OFFSET 0x8
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_BYTE_OFFSET 0x20
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_9_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_9_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_9_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_OFFSET 0x9
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_BYTE_OFFSET 0x24
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_10_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_10_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_10_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_OFFSET 0xa
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_BYTE_OFFSET 0x28
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_11_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_11_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_11_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_OFFSET 0xb
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_BYTE_OFFSET 0x2c
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_12_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_12_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_12_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_OFFSET 0xc
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_BYTE_OFFSET 0x30
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_13_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_13_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_13_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_OFFSET 0xd
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_BYTE_OFFSET 0x34
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_14_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_14_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_14_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_OFFSET 0xe
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_BYTE_OFFSET 0x38
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_15_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_15_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_15_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_OFFSET 0xf
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_BYTE_OFFSET 0x3c
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_16_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_16_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_16_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_OFFSET 0x10
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_BYTE_OFFSET 0x40
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_RESET_MASK 0xff800000
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_WRITE_MASK 0x007fffff
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_17_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_17_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_17_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_OFFSET 0x11
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_BYTE_OFFSET 0x44
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_18_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_18_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_18_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_18_32_OFFSET 0x12
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_18_32_BYTE_OFFSET 0x48
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_18_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_18_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_18_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_18_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_18_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_19_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_19_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_19_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_19_32_OFFSET 0x13
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_19_32_BYTE_OFFSET 0x4c
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_19_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_19_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_19_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_19_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_19_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_20_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_20_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_20_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_20_32_OFFSET 0x14
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_20_32_BYTE_OFFSET 0x50
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_20_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_20_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_20_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_20_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_20_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_21_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_21_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_21_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_21_32_OFFSET 0x15
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_21_32_BYTE_OFFSET 0x54
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_21_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_21_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_21_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_21_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_21_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_22_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_22_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_22_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_22_32_OFFSET 0x16
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_22_32_BYTE_OFFSET 0x58
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_22_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_22_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_22_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_22_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_22_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_23_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_23_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_23_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_23_32_OFFSET 0x17
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_23_32_BYTE_OFFSET 0x5c
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_23_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_23_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_23_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_23_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_23_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_24_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_24_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_24_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_24_32_OFFSET 0x18
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_24_32_BYTE_OFFSET 0x60
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_24_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_24_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_24_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_24_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_24_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_25_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_25_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_25_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_25_32_OFFSET 0x19
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_25_32_BYTE_OFFSET 0x64
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_25_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_25_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_25_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_25_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_25_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_26_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_26_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_26_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_26_32_OFFSET 0x1a
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_26_32_BYTE_OFFSET 0x68
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_26_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_26_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_26_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_26_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_26_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_27_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_27_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_27_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_27_32_OFFSET 0x1b
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_27_32_BYTE_OFFSET 0x6c
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_27_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_27_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_27_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_27_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_27_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_28_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_28_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_28_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_28_32_OFFSET 0x1c
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_28_32_BYTE_OFFSET 0x70
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_28_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_28_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_28_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_28_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_28_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_29_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_29_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_29_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_29_32_OFFSET 0x1d
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_29_32_BYTE_OFFSET 0x74
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_29_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_29_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_29_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_29_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_29_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_30_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_30_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_30_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_30_32_OFFSET 0x1e
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_30_32_BYTE_OFFSET 0x78
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_30_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_30_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_30_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_30_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_30_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry.entry_31_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_31_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_31_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_31_32_OFFSET 0x1f
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_31_32_BYTE_OFFSET 0x7c
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_31_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_31_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_31_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_31_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_31_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_31_32_WRITE_MASK 0x00000000

/* Wide Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry        */
/* Wide Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_SIZE 0x1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_BYTE_SIZE 0x80

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_0_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */
/* Field member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_0_32.data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_1_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */
/* Field member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_1_32.data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_2_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */
/* Field member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_2_32.data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_3_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */
/* Field member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_3_32.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_4_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */
/* Field member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_4_32.data_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_5_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */
/* Field member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_5_32.data_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_6_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */
/* Field member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_6_32.data_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_7_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */
/* Field member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_7_32.data_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_8_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */
/* Field member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_8_32.data_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_9_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */
/* Field member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_9_32.data_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_10_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */
/* Field member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_10_32.data_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_11_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */
/* Field member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_11_32.data_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_12_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */
/* Field member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_12_32.data_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_13_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */
/* Field member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_13_32.data_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_14_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */
/* Field member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_14_32.data_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_15_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */
/* Field member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_15_32.data_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_16_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */
/* Field member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_16_32.ecc */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_MSB 22
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_LSB 3
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_WIDTH 20
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_FIELD_MASK 0x007ffff8
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_GET(x) \
   (((x) & 0x007ffff8) >> 3)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_SET(x) \
   (((x) << 3) & 0x007ffff8)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_MODIFY(r, x) \
   ((((x) << 3) & 0x007ffff8) | ((r) & 0xff800007))
/* Field member: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_16_32.data_514_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_MSB 2
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_WIDTH 3
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_FIELD_MASK 0x00000007
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_GET(x) \
   ((x) & 0x00000007)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_SET(x) \
   ((x) & 0x00000007)
#define CAP_DPPMEM_CSR_DHS_DPP_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_17_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_18_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_19_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_20_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_21_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_22_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_23_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_24_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_25_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_26_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_27_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_28_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_29_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_30_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */

/* Register type: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_31_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry::entry_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */

/* Register type: cap_dppmem_csr::cfg_dpp_phv_fifo                         */
/* Register template: cap_dppmem_csr::cfg_dpp_phv_fifo                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 646 */
/* Field member: cap_dppmem_csr::cfg_dpp_phv_fifo.bist_run                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_BIST_RUN_MSB 3
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_BIST_RUN_LSB 3
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_BIST_RUN_WIDTH 1
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_BIST_RUN_READ_ACCESS 1
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_BIST_RUN_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_BIST_RUN_RESET 0x0
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_BIST_RUN_FIELD_MASK 0x00000008
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_BIST_RUN_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_BIST_RUN_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_BIST_RUN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dppmem_csr::cfg_dpp_phv_fifo.ecc_bypass               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_BYPASS_MSB 2
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_BYPASS_LSB 2
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_BYPASS_WIDTH 1
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_BYPASS_READ_ACCESS 1
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_BYPASS_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_BYPASS_RESET 0x0
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_BYPASS_FIELD_MASK 0x00000004
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_BYPASS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_BYPASS_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_BYPASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dppmem_csr::cfg_dpp_phv_fifo.ecc_correct              */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_CORRECT_MSB 1
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_CORRECT_LSB 1
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_CORRECT_WIDTH 1
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_CORRECT_READ_ACCESS 1
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_CORRECT_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_CORRECT_RESET 0x0
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_CORRECT_FIELD_MASK 0x00000002
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_CORRECT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_CORRECT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_CORRECT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dppmem_csr::cfg_dpp_phv_fifo.ecc_detect               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_DETECT_MSB 0
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_DETECT_LSB 0
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_DETECT_WIDTH 1
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_DETECT_READ_ACCESS 1
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_DETECT_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_DETECT_RESET 0x0
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_DETECT_FIELD_MASK 0x00000001
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_DETECT_GET(x) ((x) & 0x00000001)
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_DETECT_SET(x) ((x) & 0x00000001)
#define CAP_DPPMEM_CSR_CFG_DPP_PHV_FIFO_ECC_DETECT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_dppmem_csr::sta_srams_ecc_dpp_phv_fifo          */
/* Wide Register template: cap_dppmem_csr::sta_srams_ecc_dpp_phv_fifo      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 655 */
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_SIZE 0x2
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_BYTE_SIZE 0x8

/* Register type: cap_dppmem_csr::sta_srams_ecc_dpp_phv_fifo::sta_srams_ecc_dpp_phv_fifo_0_2 */
/* Register template: cap_dppmem_csr::sta_srams_ecc_dpp_phv_fifo::sta_srams_ecc_dpp_phv_fifo_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 655 */
/* Field member: cap_dppmem_csr::sta_srams_ecc_dpp_phv_fifo::sta_srams_ecc_dpp_phv_fifo_0_2.addr */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_ADDR_MSB 31
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_ADDR_LSB 22
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_ADDR_WIDTH 10
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_ADDR_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_ADDR_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_ADDR_FIELD_MASK 0xffc00000
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_ADDR_GET(x) \
   (((x) & 0xffc00000) >> 22)
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_ADDR_SET(x) \
   (((x) << 22) & 0xffc00000)
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_ADDR_MODIFY(r, x) \
   ((((x) << 22) & 0xffc00000) | ((r) & 0x003fffff))
/* Field member: cap_dppmem_csr::sta_srams_ecc_dpp_phv_fifo::sta_srams_ecc_dpp_phv_fifo_0_2.syndrome */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_SYNDROME_MSB 21
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_SYNDROME_LSB 2
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_SYNDROME_WIDTH 20
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_SYNDROME_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_SYNDROME_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_SYNDROME_FIELD_MASK 0x003ffffc
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_SYNDROME_GET(x) \
   (((x) & 0x003ffffc) >> 2)
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_SYNDROME_SET(x) \
   (((x) << 2) & 0x003ffffc)
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x003ffffc) | ((r) & 0xffc00003))
/* Field member: cap_dppmem_csr::sta_srams_ecc_dpp_phv_fifo::sta_srams_ecc_dpp_phv_fifo_0_2.correctable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_CORRECTABLE_MSB 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_CORRECTABLE_LSB 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_CORRECTABLE_WIDTH 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_CORRECTABLE_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_CORRECTABLE_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dppmem_csr::sta_srams_ecc_dpp_phv_fifo::sta_srams_ecc_dpp_phv_fifo_0_2.uncorrectable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_UNCORRECTABLE_MSB 0
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_UNCORRECTABLE_LSB 0
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_UNCORRECTABLE_WIDTH 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_UNCORRECTABLE_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_0_2_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dppmem_csr::sta_srams_ecc_dpp_phv_fifo::sta_srams_ecc_dpp_phv_fifo_1_2 */
/* Register template: cap_dppmem_csr::sta_srams_ecc_dpp_phv_fifo::sta_srams_ecc_dpp_phv_fifo_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 655 */
/* Field member: cap_dppmem_csr::sta_srams_ecc_dpp_phv_fifo::sta_srams_ecc_dpp_phv_fifo_1_2.bist_done_pass */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_BIST_DONE_PASS_MSB 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_BIST_DONE_PASS_LSB 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_BIST_DONE_PASS_WIDTH 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dppmem_csr::sta_srams_ecc_dpp_phv_fifo::sta_srams_ecc_dpp_phv_fifo_1_2.bist_done_fail */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_BIST_DONE_FAIL_MSB 0
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_BIST_DONE_FAIL_LSB 0
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_BIST_DONE_FAIL_WIDTH 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_BIST_DONE_FAIL_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_BIST_DONE_FAIL_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_PHV_FIFO_STA_SRAMS_ECC_DPP_PHV_FIFO_1_2_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dppmem_csr::sta_ff_ptr_dpp_phv_fifo                  */
/* Register template: cap_dppmem_csr::sta_ff_ptr_dpp_phv_fifo              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 665 */
/* Field member: cap_dppmem_csr::sta_ff_ptr_dpp_phv_fifo.sta_full          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_FULL_MSB 21
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_FULL_LSB 21
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_FULL_WIDTH 1
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_FULL_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_FULL_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_FULL_FIELD_MASK 0x00200000
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_FULL_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_FULL_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_FULL_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_dppmem_csr::sta_ff_ptr_dpp_phv_fifo.sta_empty         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_EMPTY_MSB 20
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_EMPTY_LSB 20
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_EMPTY_WIDTH 1
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_EMPTY_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_EMPTY_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_EMPTY_FIELD_MASK 0x00100000
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_EMPTY_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_EMPTY_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_EMPTY_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_dppmem_csr::sta_ff_ptr_dpp_phv_fifo.sta_ptr_rptr      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_PTR_RPTR_MSB 19
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_PTR_RPTR_LSB 10
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_PTR_RPTR_WIDTH 10
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_PTR_RPTR_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_PTR_RPTR_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_PTR_RPTR_FIELD_MASK 0x000ffc00
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_PTR_RPTR_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_PTR_RPTR_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_PTR_RPTR_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_dppmem_csr::sta_ff_ptr_dpp_phv_fifo.sta_ptr_wptr      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_PTR_WPTR_MSB 9
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_PTR_WPTR_LSB 0
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_PTR_WPTR_WIDTH 10
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_PTR_WPTR_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_PTR_WPTR_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_PTR_WPTR_FIELD_MASK 0x000003ff
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_PTR_WPTR_GET(x) \
   ((x) & 0x000003ff)
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_PTR_WPTR_SET(x) \
   ((x) & 0x000003ff)
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_PHV_FIFO_STA_PTR_WPTR_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_dppmem_csr::cfw_ff_dpp_phv_fifo                      */
/* Register template: cap_dppmem_csr::cfw_ff_dpp_phv_fifo                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 675 */
/* Field member: cap_dppmem_csr::cfw_ff_dpp_phv_fifo.fifo_flush            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 710 */
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_FLUSH_MSB 22
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_FLUSH_LSB 22
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_FLUSH_WIDTH 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_FLUSH_READ_ACCESS 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_FLUSH_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_FLUSH_RESET 0x0
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_FLUSH_FIELD_MASK 0x00400000
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_FLUSH_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_FLUSH_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_FLUSH_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_dppmem_csr::cfw_ff_dpp_phv_fifo.fifo_offline          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 702 */
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_OFFLINE_MSB 21
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_OFFLINE_LSB 21
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_OFFLINE_WIDTH 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_OFFLINE_READ_ACCESS 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_OFFLINE_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_OFFLINE_RESET 0x0
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_OFFLINE_FIELD_MASK 0x00200000
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_OFFLINE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_OFFLINE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_OFFLINE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_dppmem_csr::cfw_ff_dpp_phv_fifo.fifo_ptr_rptr         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 694 */
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_RPTR_MSB 20
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_RPTR_LSB 11
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_RPTR_WIDTH 10
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_RPTR_READ_ACCESS 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_RPTR_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_RPTR_RESET 0x000
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_RPTR_FIELD_MASK 0x001ff800
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_RPTR_GET(x) \
   (((x) & 0x001ff800) >> 11)
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_RPTR_SET(x) \
   (((x) << 11) & 0x001ff800)
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_RPTR_MODIFY(r, x) \
   ((((x) << 11) & 0x001ff800) | ((r) & 0xffe007ff))
/* Field member: cap_dppmem_csr::cfw_ff_dpp_phv_fifo.fifo_ptr_wptr         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 686 */
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_WPTR_MSB 10
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_WPTR_LSB 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_WPTR_WIDTH 10
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_WPTR_READ_ACCESS 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_WPTR_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_WPTR_RESET 0x000
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_WPTR_FIELD_MASK 0x000007fe
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_WPTR_GET(x) \
   (((x) & 0x000007fe) >> 1)
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_WPTR_SET(x) \
   (((x) << 1) & 0x000007fe)
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_WPTR_MODIFY(r, x) \
   ((((x) << 1) & 0x000007fe) | ((r) & 0xfffff801))
/* Field member: cap_dppmem_csr::cfw_ff_dpp_phv_fifo.fifo_ptr_written      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 678 */
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_WRITTEN_MSB 0
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_WRITTEN_LSB 0
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_WRITTEN_WIDTH 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_WRITTEN_READ_ACCESS 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_WRITTEN_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_WRITTEN_RESET 0x0
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_WRITTEN_FIELD_MASK 0x00000001
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_WRITTEN_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_WRITTEN_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPPMEM_CSR_CFW_FF_DPP_PHV_FIFO_FIFO_PTR_WRITTEN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram                 */
/* Wide Memory template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 722 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_SIZE 0x2000
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_BYTE_SIZE 0x8000
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRIES 0xd2
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_MSB 550
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_WIDTH 551
/* Wide Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram.entry       */
/* Wide Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry */
/* Wide Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_OFFSET 0x0
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_BYTE_OFFSET 0x0
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_WRITE_ACCESS 1
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_0_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_0_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_0_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_OFFSET 0x0
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_BYTE_OFFSET 0x0
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_1_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_1_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_1_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_OFFSET 0x1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_BYTE_OFFSET 0x4
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_2_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_2_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_2_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_OFFSET 0x2
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_BYTE_OFFSET 0x8
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_3_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_3_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_3_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_OFFSET 0x3
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_BYTE_OFFSET 0xc
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_4_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_4_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_4_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_OFFSET 0x4
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_BYTE_OFFSET 0x10
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_5_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_5_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_5_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_OFFSET 0x5
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_BYTE_OFFSET 0x14
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_6_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_6_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_6_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_OFFSET 0x6
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_BYTE_OFFSET 0x18
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_7_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_7_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_7_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_OFFSET 0x7
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_BYTE_OFFSET 0x1c
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_8_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_8_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_8_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_OFFSET 0x8
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_BYTE_OFFSET 0x20
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_9_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_9_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_9_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_OFFSET 0x9
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_BYTE_OFFSET 0x24
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_10_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_10_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_10_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_OFFSET 0xa
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_BYTE_OFFSET 0x28
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_11_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_11_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_11_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_OFFSET 0xb
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_BYTE_OFFSET 0x2c
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_12_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_12_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_12_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_OFFSET 0xc
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_BYTE_OFFSET 0x30
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_13_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_13_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_13_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_OFFSET 0xd
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_BYTE_OFFSET 0x34
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_14_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_14_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_14_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_OFFSET 0xe
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_BYTE_OFFSET 0x38
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_15_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_15_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_15_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_OFFSET 0xf
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_BYTE_OFFSET 0x3c
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_16_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_16_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_16_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_OFFSET 0x10
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_BYTE_OFFSET 0x40
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_WRITE_MASK 0xffffffff
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_17_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_17_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_17_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_OFFSET 0x11
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_BYTE_OFFSET 0x44
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_RESET_MASK 0xffffff80
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_WRITE_MASK 0x0000007f
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_18_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_18_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_18_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_18_32_OFFSET 0x12
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_18_32_BYTE_OFFSET 0x48
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_18_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_18_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_18_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_18_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_18_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_19_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_19_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_19_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_19_32_OFFSET 0x13
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_19_32_BYTE_OFFSET 0x4c
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_19_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_19_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_19_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_19_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_19_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_20_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_20_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_20_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_20_32_OFFSET 0x14
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_20_32_BYTE_OFFSET 0x50
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_20_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_20_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_20_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_20_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_20_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_21_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_21_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_21_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_21_32_OFFSET 0x15
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_21_32_BYTE_OFFSET 0x54
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_21_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_21_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_21_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_21_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_21_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_22_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_22_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_22_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_22_32_OFFSET 0x16
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_22_32_BYTE_OFFSET 0x58
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_22_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_22_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_22_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_22_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_22_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_23_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_23_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_23_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_23_32_OFFSET 0x17
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_23_32_BYTE_OFFSET 0x5c
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_23_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_23_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_23_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_23_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_23_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_24_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_24_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_24_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_24_32_OFFSET 0x18
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_24_32_BYTE_OFFSET 0x60
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_24_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_24_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_24_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_24_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_24_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_25_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_25_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_25_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_25_32_OFFSET 0x19
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_25_32_BYTE_OFFSET 0x64
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_25_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_25_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_25_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_25_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_25_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_26_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_26_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_26_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_26_32_OFFSET 0x1a
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_26_32_BYTE_OFFSET 0x68
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_26_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_26_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_26_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_26_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_26_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_27_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_27_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_27_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_27_32_OFFSET 0x1b
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_27_32_BYTE_OFFSET 0x6c
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_27_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_27_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_27_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_27_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_27_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_28_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_28_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_28_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_28_32_OFFSET 0x1c
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_28_32_BYTE_OFFSET 0x70
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_28_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_28_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_28_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_28_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_28_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_29_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_29_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_29_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_29_32_OFFSET 0x1d
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_29_32_BYTE_OFFSET 0x74
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_29_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_29_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_29_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_29_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_29_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_30_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_30_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_30_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_30_32_OFFSET 0x1e
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_30_32_BYTE_OFFSET 0x78
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_30_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_30_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_30_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_30_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_30_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry.entry_31_32 */
/* Register type referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_31_32 */
/* Register template referenced: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_31_32 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_31_32_OFFSET 0x1f
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_31_32_BYTE_OFFSET 0x7c
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_31_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_31_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_31_32_RESET_VALUE 0x00000000
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_31_32_RESET_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_31_32_READ_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_31_32_WRITE_MASK 0x00000000

/* Wide Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry        */
/* Wide Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_SIZE 0x1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_BYTE_SIZE 0x80

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_0_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */
/* Field member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_0_32.data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_1_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */
/* Field member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_1_32.data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_2_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */
/* Field member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_2_32.data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_3_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */
/* Field member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_3_32.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_4_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */
/* Field member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_4_32.data_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_5_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */
/* Field member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_5_32.data_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_6_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */
/* Field member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_6_32.data_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_7_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */
/* Field member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_7_32.data_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_8_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */
/* Field member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_8_32.data_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_9_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */
/* Field member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_9_32.data_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_10_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */
/* Field member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_10_32.data_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_11_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */
/* Field member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_11_32.data_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_12_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */
/* Field member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_12_32.data_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_13_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */
/* Field member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_13_32.data_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_14_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */
/* Field member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_14_32.data_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_15_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */
/* Field member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_15_32.data_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_WIDTH 32
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_FIELD_MASK 0xffffffff
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_16_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */
/* Field member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_16_32.ecc_28_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_28_0_MSB 31
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_28_0_LSB 3
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_28_0_WIDTH 29
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_28_0_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_28_0_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_28_0_FIELD_MASK 0xfffffff8
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_28_0_GET(x) \
   (((x) & 0xfffffff8) >> 3)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_28_0_SET(x) \
   (((x) << 3) & 0xfffffff8)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_28_0_MODIFY(r, x) \
   ((((x) << 3) & 0xfffffff8) | ((r) & 0x00000007))
/* Field member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_16_32.data_514_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_MSB 2
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_WIDTH 3
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_FIELD_MASK 0x00000007
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_GET(x) \
   ((x) & 0x00000007)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_SET(x) \
   ((x) & 0x00000007)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_17_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */
/* Field member: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_17_32.ecc_35_29 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_29_MSB 6
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_29_LSB 0
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_29_WIDTH 7
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_29_READ_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_29_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_29_FIELD_MASK 0x0000007f
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_29_GET(x) \
   ((x) & 0x0000007f)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_29_SET(x) \
   ((x) & 0x0000007f)
#define CAP_DPPMEM_CSR_DHS_DPP_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_29_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_18_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_19_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_20_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_21_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_22_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_23_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_24_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_25_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_26_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_27_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_28_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_29_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_30_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */

/* Register type: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_31_32 */
/* Register template: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry::entry_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */

/* Register type: cap_dppmem_csr::cfg_dpp_ohi_fifo                         */
/* Register template: cap_dppmem_csr::cfg_dpp_ohi_fifo                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 736 */
/* Field member: cap_dppmem_csr::cfg_dpp_ohi_fifo.bist_run                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_BIST_RUN_MSB 3
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_BIST_RUN_LSB 3
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_BIST_RUN_WIDTH 1
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_BIST_RUN_READ_ACCESS 1
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_BIST_RUN_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_BIST_RUN_RESET 0x0
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_BIST_RUN_FIELD_MASK 0x00000008
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_BIST_RUN_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_BIST_RUN_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_BIST_RUN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dppmem_csr::cfg_dpp_ohi_fifo.ecc_bypass               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_BYPASS_MSB 2
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_BYPASS_LSB 2
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_BYPASS_WIDTH 1
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_BYPASS_READ_ACCESS 1
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_BYPASS_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_BYPASS_RESET 0x0
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_BYPASS_FIELD_MASK 0x00000004
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_BYPASS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_BYPASS_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_BYPASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dppmem_csr::cfg_dpp_ohi_fifo.ecc_correct              */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_CORRECT_MSB 1
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_CORRECT_LSB 1
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_CORRECT_WIDTH 1
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_CORRECT_READ_ACCESS 1
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_CORRECT_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_CORRECT_RESET 0x0
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_CORRECT_FIELD_MASK 0x00000002
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_CORRECT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_CORRECT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_CORRECT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dppmem_csr::cfg_dpp_ohi_fifo.ecc_detect               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_DETECT_MSB 0
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_DETECT_LSB 0
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_DETECT_WIDTH 1
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_DETECT_READ_ACCESS 1
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_DETECT_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_DETECT_RESET 0x0
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_DETECT_FIELD_MASK 0x00000001
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_DETECT_GET(x) ((x) & 0x00000001)
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_DETECT_SET(x) ((x) & 0x00000001)
#define CAP_DPPMEM_CSR_CFG_DPP_OHI_FIFO_ECC_DETECT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_dppmem_csr::sta_srams_ecc_dpp_ohi_fifo          */
/* Wide Register template: cap_dppmem_csr::sta_srams_ecc_dpp_ohi_fifo      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 745 */
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_SIZE 0x2
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_BYTE_SIZE 0x8

/* Register type: cap_dppmem_csr::sta_srams_ecc_dpp_ohi_fifo::sta_srams_ecc_dpp_ohi_fifo_0_2 */
/* Register template: cap_dppmem_csr::sta_srams_ecc_dpp_ohi_fifo::sta_srams_ecc_dpp_ohi_fifo_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 745 */
/* Field member: cap_dppmem_csr::sta_srams_ecc_dpp_ohi_fifo::sta_srams_ecc_dpp_ohi_fifo_0_2.syndrome_29_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_SYNDROME_29_0_MSB 31
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_SYNDROME_29_0_LSB 2
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_SYNDROME_29_0_WIDTH 30
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_SYNDROME_29_0_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_SYNDROME_29_0_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_SYNDROME_29_0_FIELD_MASK 0xfffffffc
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_SYNDROME_29_0_GET(x) \
   (((x) & 0xfffffffc) >> 2)
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_SYNDROME_29_0_SET(x) \
   (((x) << 2) & 0xfffffffc)
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_SYNDROME_29_0_MODIFY(r, x) \
   ((((x) << 2) & 0xfffffffc) | ((r) & 0x00000003))
/* Field member: cap_dppmem_csr::sta_srams_ecc_dpp_ohi_fifo::sta_srams_ecc_dpp_ohi_fifo_0_2.correctable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_CORRECTABLE_MSB 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_CORRECTABLE_LSB 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_CORRECTABLE_WIDTH 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_CORRECTABLE_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_CORRECTABLE_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dppmem_csr::sta_srams_ecc_dpp_ohi_fifo::sta_srams_ecc_dpp_ohi_fifo_0_2.uncorrectable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_UNCORRECTABLE_MSB 0
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_UNCORRECTABLE_LSB 0
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_UNCORRECTABLE_WIDTH 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_UNCORRECTABLE_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_0_2_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dppmem_csr::sta_srams_ecc_dpp_ohi_fifo::sta_srams_ecc_dpp_ohi_fifo_1_2 */
/* Register template: cap_dppmem_csr::sta_srams_ecc_dpp_ohi_fifo::sta_srams_ecc_dpp_ohi_fifo_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 745 */
/* Field member: cap_dppmem_csr::sta_srams_ecc_dpp_ohi_fifo::sta_srams_ecc_dpp_ohi_fifo_1_2.bist_done_pass */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_BIST_DONE_PASS_MSB 15
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_BIST_DONE_PASS_LSB 15
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_BIST_DONE_PASS_WIDTH 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_BIST_DONE_PASS_FIELD_MASK 0x00008000
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_BIST_DONE_PASS_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dppmem_csr::sta_srams_ecc_dpp_ohi_fifo::sta_srams_ecc_dpp_ohi_fifo_1_2.bist_done_fail */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_BIST_DONE_FAIL_MSB 14
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_BIST_DONE_FAIL_LSB 14
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_BIST_DONE_FAIL_WIDTH 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_BIST_DONE_FAIL_FIELD_MASK 0x00004000
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_BIST_DONE_FAIL_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_BIST_DONE_FAIL_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dppmem_csr::sta_srams_ecc_dpp_ohi_fifo::sta_srams_ecc_dpp_ohi_fifo_1_2.addr */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_ADDR_MSB 13
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_ADDR_LSB 6
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_ADDR_WIDTH 8
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_ADDR_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_ADDR_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_ADDR_FIELD_MASK 0x00003fc0
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_ADDR_GET(x) \
   (((x) & 0x00003fc0) >> 6)
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_ADDR_SET(x) \
   (((x) << 6) & 0x00003fc0)
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_ADDR_MODIFY(r, x) \
   ((((x) << 6) & 0x00003fc0) | ((r) & 0xffffc03f))
/* Field member: cap_dppmem_csr::sta_srams_ecc_dpp_ohi_fifo::sta_srams_ecc_dpp_ohi_fifo_1_2.syndrome_35_30 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_SYNDROME_35_30_MSB 5
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_SYNDROME_35_30_LSB 0
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_SYNDROME_35_30_WIDTH 6
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_SYNDROME_35_30_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_SYNDROME_35_30_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_SYNDROME_35_30_FIELD_MASK 0x0000003f
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_SYNDROME_35_30_GET(x) \
   ((x) & 0x0000003f)
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_SYNDROME_35_30_SET(x) \
   ((x) & 0x0000003f)
#define CAP_DPPMEM_CSR_STA_SRAMS_ECC_DPP_OHI_FIFO_STA_SRAMS_ECC_DPP_OHI_FIFO_1_2_SYNDROME_35_30_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_dppmem_csr::sta_ff_ptr_dpp_ohi_fifo                  */
/* Register template: cap_dppmem_csr::sta_ff_ptr_dpp_ohi_fifo              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 755 */
/* Field member: cap_dppmem_csr::sta_ff_ptr_dpp_ohi_fifo.sta_full          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_FULL_MSB 17
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_FULL_LSB 17
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_FULL_WIDTH 1
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_FULL_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_FULL_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_FULL_FIELD_MASK 0x00020000
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_FULL_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_FULL_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_FULL_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dppmem_csr::sta_ff_ptr_dpp_ohi_fifo.sta_empty         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_EMPTY_MSB 16
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_EMPTY_LSB 16
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_EMPTY_WIDTH 1
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_EMPTY_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_EMPTY_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_EMPTY_FIELD_MASK 0x00010000
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_EMPTY_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_EMPTY_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_EMPTY_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dppmem_csr::sta_ff_ptr_dpp_ohi_fifo.sta_ptr_rptr      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_PTR_RPTR_MSB 15
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_PTR_RPTR_LSB 8
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_PTR_RPTR_WIDTH 8
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_PTR_RPTR_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_PTR_RPTR_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_PTR_RPTR_FIELD_MASK 0x0000ff00
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_PTR_RPTR_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_PTR_RPTR_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_PTR_RPTR_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dppmem_csr::sta_ff_ptr_dpp_ohi_fifo.sta_ptr_wptr      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_PTR_WPTR_MSB 7
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_PTR_WPTR_LSB 0
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_PTR_WPTR_WIDTH 8
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_PTR_WPTR_READ_ACCESS 1
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_PTR_WPTR_WRITE_ACCESS 0
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_PTR_WPTR_FIELD_MASK 0x000000ff
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_PTR_WPTR_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_PTR_WPTR_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPPMEM_CSR_STA_FF_PTR_DPP_OHI_FIFO_STA_PTR_WPTR_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dppmem_csr::cfw_ff_dpp_ohi_fifo                      */
/* Register template: cap_dppmem_csr::cfw_ff_dpp_ohi_fifo                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 765 */
/* Field member: cap_dppmem_csr::cfw_ff_dpp_ohi_fifo.fifo_flush            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 800 */
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_FLUSH_MSB 18
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_FLUSH_LSB 18
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_FLUSH_WIDTH 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_FLUSH_READ_ACCESS 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_FLUSH_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_FLUSH_RESET 0x0
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_FLUSH_FIELD_MASK 0x00040000
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_FLUSH_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_FLUSH_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_FLUSH_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dppmem_csr::cfw_ff_dpp_ohi_fifo.fifo_offline          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 792 */
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_OFFLINE_MSB 17
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_OFFLINE_LSB 17
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_OFFLINE_WIDTH 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_OFFLINE_READ_ACCESS 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_OFFLINE_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_OFFLINE_RESET 0x0
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_OFFLINE_FIELD_MASK 0x00020000
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_OFFLINE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_OFFLINE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_OFFLINE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dppmem_csr::cfw_ff_dpp_ohi_fifo.fifo_ptr_rptr         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 784 */
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_RPTR_MSB 16
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_RPTR_LSB 9
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_RPTR_WIDTH 8
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_RPTR_READ_ACCESS 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_RPTR_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_RPTR_RESET 0x00
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_RPTR_FIELD_MASK 0x0001fe00
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_RPTR_GET(x) \
   (((x) & 0x0001fe00) >> 9)
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_RPTR_SET(x) \
   (((x) << 9) & 0x0001fe00)
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_RPTR_MODIFY(r, x) \
   ((((x) << 9) & 0x0001fe00) | ((r) & 0xfffe01ff))
/* Field member: cap_dppmem_csr::cfw_ff_dpp_ohi_fifo.fifo_ptr_wptr         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 776 */
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_WPTR_MSB 8
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_WPTR_LSB 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_WPTR_WIDTH 8
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_WPTR_READ_ACCESS 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_WPTR_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_WPTR_RESET 0x00
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_WPTR_FIELD_MASK 0x000001fe
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_WPTR_GET(x) \
   (((x) & 0x000001fe) >> 1)
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_WPTR_SET(x) \
   (((x) << 1) & 0x000001fe)
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_WPTR_MODIFY(r, x) \
   ((((x) << 1) & 0x000001fe) | ((r) & 0xfffffe01))
/* Field member: cap_dppmem_csr::cfw_ff_dpp_ohi_fifo.fifo_ptr_written      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 768 */
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_WRITTEN_MSB 0
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_WRITTEN_LSB 0
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_WRITTEN_WIDTH 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_WRITTEN_READ_ACCESS 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_WRITTEN_WRITE_ACCESS 1
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_WRITTEN_RESET 0x0
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_WRITTEN_FIELD_MASK 0x00000001
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_WRITTEN_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_WRITTEN_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPPMEM_CSR_CFW_FF_DPP_OHI_FIFO_FIFO_PTR_WRITTEN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */
#ifndef __ASSEMBLY__

/* Typedef for Wide Register: cap_dpp_csr::cfg_global_hw                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 952 */
typedef struct {
   volatile uint32_t cfg_global_hw_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_global_hw_1_2; /**< Offset 0x4 (R/W) */
} Cap_dpp_csr_cfg_global_hw, *PTR_Cap_dpp_csr_cfg_global_hw;

/* Typedef for Wide Register: cap_dpp_csr::cfg_global_1                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 971 */
typedef struct {
   volatile uint32_t cfg_global_1_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_global_1_1_2; /**< Offset 0x4 (R/W) */
} Cap_dpp_csr_cfg_global_1, *PTR_Cap_dpp_csr_cfg_global_1;

/* Typedef for Wide Register: cap_dpp_csr::cfg_global_2                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1004 */
typedef struct {
   volatile uint32_t cfg_global_2_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_global_2_1_2; /**< Offset 0x4 (R/W) */
} Cap_dpp_csr_cfg_global_2, *PTR_Cap_dpp_csr_cfg_global_2;

/* Typedef for Wide Register: cap_dpp_csr::cfg_error_mask                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1029 */
typedef struct {
   volatile uint32_t cfg_error_mask_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_error_mask_1_2; /**< Offset 0x4 (R/W) */
} Cap_dpp_csr_cfg_error_mask, *PTR_Cap_dpp_csr_cfg_error_mask;

/* Typedef for Wide Register: cap_dpp_csr::cfg_interrupt_mask              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1095 */
typedef struct {
   volatile uint32_t cfg_interrupt_mask_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_interrupt_mask_1_2; /**< Offset 0x4 (R/W) */
} Cap_dpp_csr_cfg_interrupt_mask, *PTR_Cap_dpp_csr_cfg_interrupt_mask;

/* Typedef for Wide Register: cap_dpp_csr::cfg_ohi_payload                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1162 */
typedef struct {
   volatile uint32_t cfg_ohi_payload_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_ohi_payload_1_2; /**< Offset 0x4 (R/W) */
} Cap_dpp_csr_cfg_ohi_payload, *PTR_Cap_dpp_csr_cfg_ohi_payload;

/* Typedef for Group: cap_dpp_csr::int_srams_ecc                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1170 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_dpp_csr_int_srams_ecc, *PTR_Cap_dpp_csr_int_srams_ecc;

/* Typedef for Group: cap_dpp_csr::int_groups                              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1180 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_dpp_csr_int_groups, *PTR_Cap_dpp_csr_int_groups;

/* Typedef for Group: cap_dpp_csr::int_reg1                                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1182 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_dpp_csr_int_reg1, *PTR_Cap_dpp_csr_int_reg1;

/* Typedef for Group: cap_dpp_csr::int_reg2                                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1184 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_dpp_csr_int_reg2, *PTR_Cap_dpp_csr_int_reg2;

/* Typedef for Group: cap_dpp_csr::int_fifo                                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1185 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_dpp_csr_int_fifo, *PTR_Cap_dpp_csr_int_fifo;

/* Typedef for Group: cap_dpp_csr::int_credit                              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1186 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_dpp_csr_int_credit, *PTR_Cap_dpp_csr_int_credit;

/* Typedef for Group: cap_dpp_csr::int_spare                               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1188 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_dpp_csr_int_spare, *PTR_Cap_dpp_csr_int_spare;

/* Typedef for Addressmap: cap_dpphdr_csr                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 28 */
typedef struct {
   volatile uint32_t cfg_hdr_info[0x80]; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_spare_hdr[0x80]; /**< Offset 0x200 (R/W) */
} Cap_dpphdr_csr, *PTR_Cap_dpphdr_csr;

/* Typedef for Addressmap: cap_dpphdrfld_csr                               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 61 */
typedef struct {
   volatile uint32_t cfg_hdrfld_info[0x100]; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_spare_hdrfld[0x20]; /**< Offset 0x400 (R/W) */
   uint8_t _pad0[0x380];
} Cap_dpphdrfld_csr, *PTR_Cap_dpphdrfld_csr;

/* Typedef for Wide Register: cap_dppcsum_csr::cfg_csum_hdrs               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 74 */
typedef struct {
   volatile uint32_t cfg_csum_hdrs_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_csum_hdrs_1_2; /**< Offset 0x4 (R/W) */
} Cap_dppcsum_csr_cfg_csum_hdrs, *PTR_Cap_dppcsum_csr_cfg_csum_hdrs;

/* Typedef for Wide Register: cap_dppcsum_csr::cfg_csum_profile            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 93 */
typedef struct {
   volatile uint32_t cfg_csum_profile_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_csum_profile_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_csum_profile_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_dppcsum_csr_cfg_csum_profile, *PTR_Cap_dppcsum_csr_cfg_csum_profile;

/* Typedef for Wide Register: cap_dppcsum_csr::cfg_csum_phdr_profile       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 114 */
typedef struct {
   volatile uint32_t cfg_csum_phdr_profile_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_csum_phdr_profile_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_csum_phdr_profile_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_csum_phdr_profile_3_4; /**< Offset 0xc (R/W) */
} Cap_dppcsum_csr_cfg_csum_phdr_profile,
  *PTR_Cap_dppcsum_csr_cfg_csum_phdr_profile;

/* Typedef for Wide Register: cap_dppcsum_csr::cfg_crc_hdrs                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 137 */
typedef struct {
   volatile uint32_t cfg_crc_hdrs_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_crc_hdrs_1_2; /**< Offset 0x4 (R/W) */
} Cap_dppcsum_csr_cfg_crc_hdrs, *PTR_Cap_dppcsum_csr_cfg_crc_hdrs;

/* Typedef for Wide Register: cap_dppcsum_csr::cfg_crc_profile             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 152 */
typedef struct {
   volatile uint32_t cfg_crc_profile_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_crc_profile_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_crc_profile_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_dppcsum_csr_cfg_crc_profile, *PTR_Cap_dppcsum_csr_cfg_crc_profile;

/* Typedef for Wide Register: cap_dppcsum_csr::cfg_crc_mask_profile        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 174 */
typedef struct {
   volatile uint32_t cfg_crc_mask_profile_0_6; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_crc_mask_profile_1_6; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_crc_mask_profile_2_6; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_crc_mask_profile_3_6; /**< Offset 0xc (R/W) */
   volatile uint32_t cfg_crc_mask_profile_4_6; /**< Offset 0x10 (R/W) */
   volatile uint32_t cfg_crc_mask_profile_5_6; /**< Offset 0x14 (R/W) */
   uint8_t _pad0[0x8];
} Cap_dppcsum_csr_cfg_crc_mask_profile,
  *PTR_Cap_dppcsum_csr_cfg_crc_mask_profile;

/* Typedef for Addressmap: cap_dppcsum_csr                                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 220 */
typedef struct {
   volatile Cap_dppcsum_csr_cfg_csum_hdrs cfg_csum_hdrs[0x18]; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0x40];
   volatile Cap_dppcsum_csr_cfg_csum_profile cfg_csum_profile[0x10]; /**< Offset 0x100 (R/W) */
   volatile Cap_dppcsum_csr_cfg_csum_phdr_profile cfg_csum_phdr_profile[0x10]; /**< Offset 0x200 (R/W) */
   volatile Cap_dppcsum_csr_cfg_crc_hdrs cfg_crc_hdrs[0x10]; /**< Offset 0x300 (R/W) */
   uint8_t _pad1[0x80];
   volatile Cap_dppcsum_csr_cfg_crc_profile cfg_crc_profile[0xc]; /**< Offset 0x400 (R/W) */
   uint8_t _pad2[0x140];
   volatile Cap_dppcsum_csr_cfg_crc_mask_profile cfg_crc_mask_profile[0xc]; /**< Offset 0x600 (R/W) */
   uint8_t _pad3[0x80];
   volatile uint32_t cfg_spare_csum[0x20]; /**< Offset 0x800 (R/W) */
   uint8_t _pad4[0x780];
} Cap_dppcsum_csr, *PTR_Cap_dppcsum_csr;

/* Typedef for Wide Register: cap_dppstats_csr::sym_phv0_capture           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 246 */
typedef struct {
   volatile uint32_t sym_phv0_capture_0_32; /**< Offset 0x0 (R) */
   volatile uint32_t sym_phv0_capture_1_32; /**< Offset 0x4 (R) */
   volatile uint32_t sym_phv0_capture_2_32; /**< Offset 0x8 (R) */
   volatile uint32_t sym_phv0_capture_3_32; /**< Offset 0xc (R) */
   volatile uint32_t sym_phv0_capture_4_32; /**< Offset 0x10 (R) */
   volatile uint32_t sym_phv0_capture_5_32; /**< Offset 0x14 (R) */
   volatile uint32_t sym_phv0_capture_6_32; /**< Offset 0x18 (R) */
   volatile uint32_t sym_phv0_capture_7_32; /**< Offset 0x1c (R) */
   volatile uint32_t sym_phv0_capture_8_32; /**< Offset 0x20 (R) */
   volatile uint32_t sym_phv0_capture_9_32; /**< Offset 0x24 (R) */
   volatile uint32_t sym_phv0_capture_10_32; /**< Offset 0x28 (R) */
   volatile uint32_t sym_phv0_capture_11_32; /**< Offset 0x2c (R) */
   volatile uint32_t sym_phv0_capture_12_32; /**< Offset 0x30 (R) */
   volatile uint32_t sym_phv0_capture_13_32; /**< Offset 0x34 (R) */
   volatile uint32_t sym_phv0_capture_14_32; /**< Offset 0x38 (R) */
   volatile uint32_t sym_phv0_capture_15_32; /**< Offset 0x3c (R) */
   volatile uint32_t sym_phv0_capture_16_32; /**< Offset 0x40 (R) */
   volatile uint32_t sym_phv0_capture_17_32; /**< Offset 0x44 (R) */
   volatile uint32_t sym_phv0_capture_18_32; /**< Offset 0x48 (R) */
   volatile uint32_t sym_phv0_capture_19_32; /**< Offset 0x4c (R) */
   volatile uint32_t sym_phv0_capture_20_32; /**< Offset 0x50 (R) */
   volatile uint32_t sym_phv0_capture_21_32; /**< Offset 0x54 (R) */
   volatile uint32_t sym_phv0_capture_22_32; /**< Offset 0x58 (R) */
   volatile uint32_t sym_phv0_capture_23_32; /**< Offset 0x5c (R) */
   volatile uint32_t sym_phv0_capture_24_32; /**< Offset 0x60 (R) */
   volatile uint32_t sym_phv0_capture_25_32; /**< Offset 0x64 (R) */
   volatile uint32_t sym_phv0_capture_26_32; /**< Offset 0x68 (R) */
   volatile uint32_t sym_phv0_capture_27_32; /**< Offset 0x6c (R) */
   volatile uint32_t sym_phv0_capture_28_32; /**< Offset 0x70 (R) */
   volatile uint32_t sym_phv0_capture_29_32; /**< Offset 0x74 (R) */
   volatile uint32_t sym_phv0_capture_30_32; /**< Offset 0x78 (R) */
   volatile uint32_t sym_phv0_capture_31_32; /**< Offset 0x7c (R) */
} Cap_dppstats_csr_sym_phv0_capture, *PTR_Cap_dppstats_csr_sym_phv0_capture;

/* Typedef for Wide Register: cap_dppstats_csr::sym_phv1_capture           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 252 */
typedef struct {
   volatile uint32_t sym_phv1_capture_0_32; /**< Offset 0x0 (R) */
   volatile uint32_t sym_phv1_capture_1_32; /**< Offset 0x4 (R) */
   volatile uint32_t sym_phv1_capture_2_32; /**< Offset 0x8 (R) */
   volatile uint32_t sym_phv1_capture_3_32; /**< Offset 0xc (R) */
   volatile uint32_t sym_phv1_capture_4_32; /**< Offset 0x10 (R) */
   volatile uint32_t sym_phv1_capture_5_32; /**< Offset 0x14 (R) */
   volatile uint32_t sym_phv1_capture_6_32; /**< Offset 0x18 (R) */
   volatile uint32_t sym_phv1_capture_7_32; /**< Offset 0x1c (R) */
   volatile uint32_t sym_phv1_capture_8_32; /**< Offset 0x20 (R) */
   volatile uint32_t sym_phv1_capture_9_32; /**< Offset 0x24 (R) */
   volatile uint32_t sym_phv1_capture_10_32; /**< Offset 0x28 (R) */
   volatile uint32_t sym_phv1_capture_11_32; /**< Offset 0x2c (R) */
   volatile uint32_t sym_phv1_capture_12_32; /**< Offset 0x30 (R) */
   volatile uint32_t sym_phv1_capture_13_32; /**< Offset 0x34 (R) */
   volatile uint32_t sym_phv1_capture_14_32; /**< Offset 0x38 (R) */
   volatile uint32_t sym_phv1_capture_15_32; /**< Offset 0x3c (R) */
   volatile uint32_t sym_phv1_capture_16_32; /**< Offset 0x40 (R) */
   volatile uint32_t sym_phv1_capture_17_32; /**< Offset 0x44 (R) */
   volatile uint32_t sym_phv1_capture_18_32; /**< Offset 0x48 (R) */
   volatile uint32_t sym_phv1_capture_19_32; /**< Offset 0x4c (R) */
   volatile uint32_t sym_phv1_capture_20_32; /**< Offset 0x50 (R) */
   volatile uint32_t sym_phv1_capture_21_32; /**< Offset 0x54 (R) */
   volatile uint32_t sym_phv1_capture_22_32; /**< Offset 0x58 (R) */
   volatile uint32_t sym_phv1_capture_23_32; /**< Offset 0x5c (R) */
   volatile uint32_t sym_phv1_capture_24_32; /**< Offset 0x60 (R) */
   volatile uint32_t sym_phv1_capture_25_32; /**< Offset 0x64 (R) */
   volatile uint32_t sym_phv1_capture_26_32; /**< Offset 0x68 (R) */
   volatile uint32_t sym_phv1_capture_27_32; /**< Offset 0x6c (R) */
   volatile uint32_t sym_phv1_capture_28_32; /**< Offset 0x70 (R) */
   volatile uint32_t sym_phv1_capture_29_32; /**< Offset 0x74 (R) */
   volatile uint32_t sym_phv1_capture_30_32; /**< Offset 0x78 (R) */
   volatile uint32_t sym_phv1_capture_31_32; /**< Offset 0x7c (R) */
} Cap_dppstats_csr_sym_phv1_capture, *PTR_Cap_dppstats_csr_sym_phv1_capture;

/* Typedef for Wide Register: cap_dppstats_csr::sym_phv2_capture           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 258 */
typedef struct {
   volatile uint32_t sym_phv2_capture_0_32; /**< Offset 0x0 (R) */
   volatile uint32_t sym_phv2_capture_1_32; /**< Offset 0x4 (R) */
   volatile uint32_t sym_phv2_capture_2_32; /**< Offset 0x8 (R) */
   volatile uint32_t sym_phv2_capture_3_32; /**< Offset 0xc (R) */
   volatile uint32_t sym_phv2_capture_4_32; /**< Offset 0x10 (R) */
   volatile uint32_t sym_phv2_capture_5_32; /**< Offset 0x14 (R) */
   volatile uint32_t sym_phv2_capture_6_32; /**< Offset 0x18 (R) */
   volatile uint32_t sym_phv2_capture_7_32; /**< Offset 0x1c (R) */
   volatile uint32_t sym_phv2_capture_8_32; /**< Offset 0x20 (R) */
   volatile uint32_t sym_phv2_capture_9_32; /**< Offset 0x24 (R) */
   volatile uint32_t sym_phv2_capture_10_32; /**< Offset 0x28 (R) */
   volatile uint32_t sym_phv2_capture_11_32; /**< Offset 0x2c (R) */
   volatile uint32_t sym_phv2_capture_12_32; /**< Offset 0x30 (R) */
   volatile uint32_t sym_phv2_capture_13_32; /**< Offset 0x34 (R) */
   volatile uint32_t sym_phv2_capture_14_32; /**< Offset 0x38 (R) */
   volatile uint32_t sym_phv2_capture_15_32; /**< Offset 0x3c (R) */
   volatile uint32_t sym_phv2_capture_16_32; /**< Offset 0x40 (R) */
   volatile uint32_t sym_phv2_capture_17_32; /**< Offset 0x44 (R) */
   volatile uint32_t sym_phv2_capture_18_32; /**< Offset 0x48 (R) */
   volatile uint32_t sym_phv2_capture_19_32; /**< Offset 0x4c (R) */
   volatile uint32_t sym_phv2_capture_20_32; /**< Offset 0x50 (R) */
   volatile uint32_t sym_phv2_capture_21_32; /**< Offset 0x54 (R) */
   volatile uint32_t sym_phv2_capture_22_32; /**< Offset 0x58 (R) */
   volatile uint32_t sym_phv2_capture_23_32; /**< Offset 0x5c (R) */
   volatile uint32_t sym_phv2_capture_24_32; /**< Offset 0x60 (R) */
   volatile uint32_t sym_phv2_capture_25_32; /**< Offset 0x64 (R) */
   volatile uint32_t sym_phv2_capture_26_32; /**< Offset 0x68 (R) */
   volatile uint32_t sym_phv2_capture_27_32; /**< Offset 0x6c (R) */
   volatile uint32_t sym_phv2_capture_28_32; /**< Offset 0x70 (R) */
   volatile uint32_t sym_phv2_capture_29_32; /**< Offset 0x74 (R) */
   volatile uint32_t sym_phv2_capture_30_32; /**< Offset 0x78 (R) */
   volatile uint32_t sym_phv2_capture_31_32; /**< Offset 0x7c (R) */
} Cap_dppstats_csr_sym_phv2_capture, *PTR_Cap_dppstats_csr_sym_phv2_capture;

/* Typedef for Wide Register: cap_dppstats_csr::sym_phv3_capture           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 264 */
typedef struct {
   volatile uint32_t sym_phv3_capture_0_32; /**< Offset 0x0 (R) */
   volatile uint32_t sym_phv3_capture_1_32; /**< Offset 0x4 (R) */
   volatile uint32_t sym_phv3_capture_2_32; /**< Offset 0x8 (R) */
   volatile uint32_t sym_phv3_capture_3_32; /**< Offset 0xc (R) */
   volatile uint32_t sym_phv3_capture_4_32; /**< Offset 0x10 (R) */
   volatile uint32_t sym_phv3_capture_5_32; /**< Offset 0x14 (R) */
   volatile uint32_t sym_phv3_capture_6_32; /**< Offset 0x18 (R) */
   volatile uint32_t sym_phv3_capture_7_32; /**< Offset 0x1c (R) */
   volatile uint32_t sym_phv3_capture_8_32; /**< Offset 0x20 (R) */
   volatile uint32_t sym_phv3_capture_9_32; /**< Offset 0x24 (R) */
   volatile uint32_t sym_phv3_capture_10_32; /**< Offset 0x28 (R) */
   volatile uint32_t sym_phv3_capture_11_32; /**< Offset 0x2c (R) */
   volatile uint32_t sym_phv3_capture_12_32; /**< Offset 0x30 (R) */
   volatile uint32_t sym_phv3_capture_13_32; /**< Offset 0x34 (R) */
   volatile uint32_t sym_phv3_capture_14_32; /**< Offset 0x38 (R) */
   volatile uint32_t sym_phv3_capture_15_32; /**< Offset 0x3c (R) */
   volatile uint32_t sym_phv3_capture_16_32; /**< Offset 0x40 (R) */
   volatile uint32_t sym_phv3_capture_17_32; /**< Offset 0x44 (R) */
   volatile uint32_t sym_phv3_capture_18_32; /**< Offset 0x48 (R) */
   volatile uint32_t sym_phv3_capture_19_32; /**< Offset 0x4c (R) */
   volatile uint32_t sym_phv3_capture_20_32; /**< Offset 0x50 (R) */
   volatile uint32_t sym_phv3_capture_21_32; /**< Offset 0x54 (R) */
   volatile uint32_t sym_phv3_capture_22_32; /**< Offset 0x58 (R) */
   volatile uint32_t sym_phv3_capture_23_32; /**< Offset 0x5c (R) */
   volatile uint32_t sym_phv3_capture_24_32; /**< Offset 0x60 (R) */
   volatile uint32_t sym_phv3_capture_25_32; /**< Offset 0x64 (R) */
   volatile uint32_t sym_phv3_capture_26_32; /**< Offset 0x68 (R) */
   volatile uint32_t sym_phv3_capture_27_32; /**< Offset 0x6c (R) */
   volatile uint32_t sym_phv3_capture_28_32; /**< Offset 0x70 (R) */
   volatile uint32_t sym_phv3_capture_29_32; /**< Offset 0x74 (R) */
   volatile uint32_t sym_phv3_capture_30_32; /**< Offset 0x78 (R) */
   volatile uint32_t sym_phv3_capture_31_32; /**< Offset 0x7c (R) */
} Cap_dppstats_csr_sym_phv3_capture, *PTR_Cap_dppstats_csr_sym_phv3_capture;

/* Typedef for Wide Register: cap_dppstats_csr::sym_phv4_capture           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 270 */
typedef struct {
   volatile uint32_t sym_phv4_capture_0_32; /**< Offset 0x0 (R) */
   volatile uint32_t sym_phv4_capture_1_32; /**< Offset 0x4 (R) */
   volatile uint32_t sym_phv4_capture_2_32; /**< Offset 0x8 (R) */
   volatile uint32_t sym_phv4_capture_3_32; /**< Offset 0xc (R) */
   volatile uint32_t sym_phv4_capture_4_32; /**< Offset 0x10 (R) */
   volatile uint32_t sym_phv4_capture_5_32; /**< Offset 0x14 (R) */
   volatile uint32_t sym_phv4_capture_6_32; /**< Offset 0x18 (R) */
   volatile uint32_t sym_phv4_capture_7_32; /**< Offset 0x1c (R) */
   volatile uint32_t sym_phv4_capture_8_32; /**< Offset 0x20 (R) */
   volatile uint32_t sym_phv4_capture_9_32; /**< Offset 0x24 (R) */
   volatile uint32_t sym_phv4_capture_10_32; /**< Offset 0x28 (R) */
   volatile uint32_t sym_phv4_capture_11_32; /**< Offset 0x2c (R) */
   volatile uint32_t sym_phv4_capture_12_32; /**< Offset 0x30 (R) */
   volatile uint32_t sym_phv4_capture_13_32; /**< Offset 0x34 (R) */
   volatile uint32_t sym_phv4_capture_14_32; /**< Offset 0x38 (R) */
   volatile uint32_t sym_phv4_capture_15_32; /**< Offset 0x3c (R) */
   volatile uint32_t sym_phv4_capture_16_32; /**< Offset 0x40 (R) */
   volatile uint32_t sym_phv4_capture_17_32; /**< Offset 0x44 (R) */
   volatile uint32_t sym_phv4_capture_18_32; /**< Offset 0x48 (R) */
   volatile uint32_t sym_phv4_capture_19_32; /**< Offset 0x4c (R) */
   volatile uint32_t sym_phv4_capture_20_32; /**< Offset 0x50 (R) */
   volatile uint32_t sym_phv4_capture_21_32; /**< Offset 0x54 (R) */
   volatile uint32_t sym_phv4_capture_22_32; /**< Offset 0x58 (R) */
   volatile uint32_t sym_phv4_capture_23_32; /**< Offset 0x5c (R) */
   volatile uint32_t sym_phv4_capture_24_32; /**< Offset 0x60 (R) */
   volatile uint32_t sym_phv4_capture_25_32; /**< Offset 0x64 (R) */
   volatile uint32_t sym_phv4_capture_26_32; /**< Offset 0x68 (R) */
   volatile uint32_t sym_phv4_capture_27_32; /**< Offset 0x6c (R) */
   volatile uint32_t sym_phv4_capture_28_32; /**< Offset 0x70 (R) */
   volatile uint32_t sym_phv4_capture_29_32; /**< Offset 0x74 (R) */
   volatile uint32_t sym_phv4_capture_30_32; /**< Offset 0x78 (R) */
   volatile uint32_t sym_phv4_capture_31_32; /**< Offset 0x7c (R) */
} Cap_dppstats_csr_sym_phv4_capture, *PTR_Cap_dppstats_csr_sym_phv4_capture;

/* Typedef for Wide Register: cap_dppstats_csr::sym_phv5_capture           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 276 */
typedef struct {
   volatile uint32_t sym_phv5_capture_0_32; /**< Offset 0x0 (R) */
   volatile uint32_t sym_phv5_capture_1_32; /**< Offset 0x4 (R) */
   volatile uint32_t sym_phv5_capture_2_32; /**< Offset 0x8 (R) */
   volatile uint32_t sym_phv5_capture_3_32; /**< Offset 0xc (R) */
   volatile uint32_t sym_phv5_capture_4_32; /**< Offset 0x10 (R) */
   volatile uint32_t sym_phv5_capture_5_32; /**< Offset 0x14 (R) */
   volatile uint32_t sym_phv5_capture_6_32; /**< Offset 0x18 (R) */
   volatile uint32_t sym_phv5_capture_7_32; /**< Offset 0x1c (R) */
   volatile uint32_t sym_phv5_capture_8_32; /**< Offset 0x20 (R) */
   volatile uint32_t sym_phv5_capture_9_32; /**< Offset 0x24 (R) */
   volatile uint32_t sym_phv5_capture_10_32; /**< Offset 0x28 (R) */
   volatile uint32_t sym_phv5_capture_11_32; /**< Offset 0x2c (R) */
   volatile uint32_t sym_phv5_capture_12_32; /**< Offset 0x30 (R) */
   volatile uint32_t sym_phv5_capture_13_32; /**< Offset 0x34 (R) */
   volatile uint32_t sym_phv5_capture_14_32; /**< Offset 0x38 (R) */
   volatile uint32_t sym_phv5_capture_15_32; /**< Offset 0x3c (R) */
   volatile uint32_t sym_phv5_capture_16_32; /**< Offset 0x40 (R) */
   volatile uint32_t sym_phv5_capture_17_32; /**< Offset 0x44 (R) */
   volatile uint32_t sym_phv5_capture_18_32; /**< Offset 0x48 (R) */
   volatile uint32_t sym_phv5_capture_19_32; /**< Offset 0x4c (R) */
   volatile uint32_t sym_phv5_capture_20_32; /**< Offset 0x50 (R) */
   volatile uint32_t sym_phv5_capture_21_32; /**< Offset 0x54 (R) */
   volatile uint32_t sym_phv5_capture_22_32; /**< Offset 0x58 (R) */
   volatile uint32_t sym_phv5_capture_23_32; /**< Offset 0x5c (R) */
   volatile uint32_t sym_phv5_capture_24_32; /**< Offset 0x60 (R) */
   volatile uint32_t sym_phv5_capture_25_32; /**< Offset 0x64 (R) */
   volatile uint32_t sym_phv5_capture_26_32; /**< Offset 0x68 (R) */
   volatile uint32_t sym_phv5_capture_27_32; /**< Offset 0x6c (R) */
   volatile uint32_t sym_phv5_capture_28_32; /**< Offset 0x70 (R) */
   volatile uint32_t sym_phv5_capture_29_32; /**< Offset 0x74 (R) */
   volatile uint32_t sym_phv5_capture_30_32; /**< Offset 0x78 (R) */
   volatile uint32_t sym_phv5_capture_31_32; /**< Offset 0x7c (R) */
} Cap_dppstats_csr_sym_phv5_capture, *PTR_Cap_dppstats_csr_sym_phv5_capture;

/* Typedef for Wide Register: cap_dppstats_csr::sym_ohi_capture            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 282 */
typedef struct {
   volatile uint32_t sym_ohi_capture_0_32; /**< Offset 0x0 (R) */
   volatile uint32_t sym_ohi_capture_1_32; /**< Offset 0x4 (R) */
   volatile uint32_t sym_ohi_capture_2_32; /**< Offset 0x8 (R) */
   volatile uint32_t sym_ohi_capture_3_32; /**< Offset 0xc (R) */
   volatile uint32_t sym_ohi_capture_4_32; /**< Offset 0x10 (R) */
   volatile uint32_t sym_ohi_capture_5_32; /**< Offset 0x14 (R) */
   volatile uint32_t sym_ohi_capture_6_32; /**< Offset 0x18 (R) */
   volatile uint32_t sym_ohi_capture_7_32; /**< Offset 0x1c (R) */
   volatile uint32_t sym_ohi_capture_8_32; /**< Offset 0x20 (R) */
   volatile uint32_t sym_ohi_capture_9_32; /**< Offset 0x24 (R) */
   volatile uint32_t sym_ohi_capture_10_32; /**< Offset 0x28 (R) */
   volatile uint32_t sym_ohi_capture_11_32; /**< Offset 0x2c (R) */
   volatile uint32_t sym_ohi_capture_12_32; /**< Offset 0x30 (R) */
   volatile uint32_t sym_ohi_capture_13_32; /**< Offset 0x34 (R) */
   volatile uint32_t sym_ohi_capture_14_32; /**< Offset 0x38 (R) */
   volatile uint32_t sym_ohi_capture_15_32; /**< Offset 0x3c (R) */
   volatile uint32_t sym_ohi_capture_16_32; /**< Offset 0x40 (R) */
   volatile uint32_t sym_ohi_capture_17_32; /**< Offset 0x44 (R) */
   volatile uint32_t sym_ohi_capture_18_32; /**< Offset 0x48 (R) */
   volatile uint32_t sym_ohi_capture_19_32; /**< Offset 0x4c (R) */
   volatile uint32_t sym_ohi_capture_20_32; /**< Offset 0x50 (R) */
   volatile uint32_t sym_ohi_capture_21_32; /**< Offset 0x54 (R) */
   volatile uint32_t sym_ohi_capture_22_32; /**< Offset 0x58 (R) */
   volatile uint32_t sym_ohi_capture_23_32; /**< Offset 0x5c (R) */
   volatile uint32_t sym_ohi_capture_24_32; /**< Offset 0x60 (R) */
   volatile uint32_t sym_ohi_capture_25_32; /**< Offset 0x64 (R) */
   volatile uint32_t sym_ohi_capture_26_32; /**< Offset 0x68 (R) */
   volatile uint32_t sym_ohi_capture_27_32; /**< Offset 0x6c (R) */
   volatile uint32_t sym_ohi_capture_28_32; /**< Offset 0x70 (R) */
   volatile uint32_t sym_ohi_capture_29_32; /**< Offset 0x74 (R) */
   volatile uint32_t sym_ohi_capture_30_32; /**< Offset 0x78 (R) */
   volatile uint32_t sym_ohi_capture_31_32; /**< Offset 0x7c (R) */
} Cap_dppstats_csr_sym_ohi_capture, *PTR_Cap_dppstats_csr_sym_ohi_capture;

/* Typedef for Wide Register: cap_dppstats_csr::sym_hdrfld_vld_capture     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 288 */
typedef struct {
   volatile uint32_t sym_hdrfld_vld_capture_0_8; /**< Offset 0x0 (R) */
   volatile uint32_t sym_hdrfld_vld_capture_1_8; /**< Offset 0x4 (R) */
   volatile uint32_t sym_hdrfld_vld_capture_2_8; /**< Offset 0x8 (R) */
   volatile uint32_t sym_hdrfld_vld_capture_3_8; /**< Offset 0xc (R) */
   volatile uint32_t sym_hdrfld_vld_capture_4_8; /**< Offset 0x10 (R) */
   volatile uint32_t sym_hdrfld_vld_capture_5_8; /**< Offset 0x14 (R) */
   volatile uint32_t sym_hdrfld_vld_capture_6_8; /**< Offset 0x18 (R) */
   volatile uint32_t sym_hdrfld_vld_capture_7_8; /**< Offset 0x1c (R) */
} Cap_dppstats_csr_sym_hdrfld_vld_capture,
  *PTR_Cap_dppstats_csr_sym_hdrfld_vld_capture;

/* Typedef for Wide Register: cap_dppstats_csr::sym_hdrfld_size0_capture   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 294 */
typedef struct {
   volatile uint32_t sym_hdrfld_size0_capture_0_32; /**< Offset 0x0 (R) */
   volatile uint32_t sym_hdrfld_size0_capture_1_32; /**< Offset 0x4 (R) */
   volatile uint32_t sym_hdrfld_size0_capture_2_32; /**< Offset 0x8 (R) */
   volatile uint32_t sym_hdrfld_size0_capture_3_32; /**< Offset 0xc (R) */
   volatile uint32_t sym_hdrfld_size0_capture_4_32; /**< Offset 0x10 (R) */
   volatile uint32_t sym_hdrfld_size0_capture_5_32; /**< Offset 0x14 (R) */
   volatile uint32_t sym_hdrfld_size0_capture_6_32; /**< Offset 0x18 (R) */
   volatile uint32_t sym_hdrfld_size0_capture_7_32; /**< Offset 0x1c (R) */
   volatile uint32_t sym_hdrfld_size0_capture_8_32; /**< Offset 0x20 (R) */
   volatile uint32_t sym_hdrfld_size0_capture_9_32; /**< Offset 0x24 (R) */
   volatile uint32_t sym_hdrfld_size0_capture_10_32; /**< Offset 0x28 (R) */
   volatile uint32_t sym_hdrfld_size0_capture_11_32; /**< Offset 0x2c (R) */
   volatile uint32_t sym_hdrfld_size0_capture_12_32; /**< Offset 0x30 (R) */
   volatile uint32_t sym_hdrfld_size0_capture_13_32; /**< Offset 0x34 (R) */
   volatile uint32_t sym_hdrfld_size0_capture_14_32; /**< Offset 0x38 (R) */
   volatile uint32_t sym_hdrfld_size0_capture_15_32; /**< Offset 0x3c (R) */
   volatile uint32_t sym_hdrfld_size0_capture_16_32; /**< Offset 0x40 (R) */
   volatile uint32_t sym_hdrfld_size0_capture_17_32; /**< Offset 0x44 (R) */
   volatile uint32_t sym_hdrfld_size0_capture_18_32; /**< Offset 0x48 (R) */
   volatile uint32_t sym_hdrfld_size0_capture_19_32; /**< Offset 0x4c (R) */
   volatile uint32_t sym_hdrfld_size0_capture_20_32; /**< Offset 0x50 (R) */
   volatile uint32_t sym_hdrfld_size0_capture_21_32; /**< Offset 0x54 (R) */
   volatile uint32_t sym_hdrfld_size0_capture_22_32; /**< Offset 0x58 (R) */
   volatile uint32_t sym_hdrfld_size0_capture_23_32; /**< Offset 0x5c (R) */
   volatile uint32_t sym_hdrfld_size0_capture_24_32; /**< Offset 0x60 (R) */
   volatile uint32_t sym_hdrfld_size0_capture_25_32; /**< Offset 0x64 (R) */
   volatile uint32_t sym_hdrfld_size0_capture_26_32; /**< Offset 0x68 (R) */
   volatile uint32_t sym_hdrfld_size0_capture_27_32; /**< Offset 0x6c (R) */
   volatile uint32_t sym_hdrfld_size0_capture_28_32; /**< Offset 0x70 (R) */
   volatile uint32_t sym_hdrfld_size0_capture_29_32; /**< Offset 0x74 (R) */
   volatile uint32_t sym_hdrfld_size0_capture_30_32; /**< Offset 0x78 (R) */
   volatile uint32_t sym_hdrfld_size0_capture_31_32; /**< Offset 0x7c (R) */
} Cap_dppstats_csr_sym_hdrfld_size0_capture,
  *PTR_Cap_dppstats_csr_sym_hdrfld_size0_capture;

/* Typedef for Wide Register: cap_dppstats_csr::sym_hdrfld_size1_capture   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 300 */
typedef struct {
   volatile uint32_t sym_hdrfld_size1_capture_0_32; /**< Offset 0x0 (R) */
   volatile uint32_t sym_hdrfld_size1_capture_1_32; /**< Offset 0x4 (R) */
   volatile uint32_t sym_hdrfld_size1_capture_2_32; /**< Offset 0x8 (R) */
   volatile uint32_t sym_hdrfld_size1_capture_3_32; /**< Offset 0xc (R) */
   volatile uint32_t sym_hdrfld_size1_capture_4_32; /**< Offset 0x10 (R) */
   volatile uint32_t sym_hdrfld_size1_capture_5_32; /**< Offset 0x14 (R) */
   volatile uint32_t sym_hdrfld_size1_capture_6_32; /**< Offset 0x18 (R) */
   volatile uint32_t sym_hdrfld_size1_capture_7_32; /**< Offset 0x1c (R) */
   volatile uint32_t sym_hdrfld_size1_capture_8_32; /**< Offset 0x20 (R) */
   volatile uint32_t sym_hdrfld_size1_capture_9_32; /**< Offset 0x24 (R) */
   volatile uint32_t sym_hdrfld_size1_capture_10_32; /**< Offset 0x28 (R) */
   volatile uint32_t sym_hdrfld_size1_capture_11_32; /**< Offset 0x2c (R) */
   volatile uint32_t sym_hdrfld_size1_capture_12_32; /**< Offset 0x30 (R) */
   volatile uint32_t sym_hdrfld_size1_capture_13_32; /**< Offset 0x34 (R) */
   volatile uint32_t sym_hdrfld_size1_capture_14_32; /**< Offset 0x38 (R) */
   volatile uint32_t sym_hdrfld_size1_capture_15_32; /**< Offset 0x3c (R) */
   volatile uint32_t sym_hdrfld_size1_capture_16_32; /**< Offset 0x40 (R) */
   volatile uint32_t sym_hdrfld_size1_capture_17_32; /**< Offset 0x44 (R) */
   volatile uint32_t sym_hdrfld_size1_capture_18_32; /**< Offset 0x48 (R) */
   volatile uint32_t sym_hdrfld_size1_capture_19_32; /**< Offset 0x4c (R) */
   volatile uint32_t sym_hdrfld_size1_capture_20_32; /**< Offset 0x50 (R) */
   volatile uint32_t sym_hdrfld_size1_capture_21_32; /**< Offset 0x54 (R) */
   volatile uint32_t sym_hdrfld_size1_capture_22_32; /**< Offset 0x58 (R) */
   volatile uint32_t sym_hdrfld_size1_capture_23_32; /**< Offset 0x5c (R) */
   volatile uint32_t sym_hdrfld_size1_capture_24_32; /**< Offset 0x60 (R) */
   volatile uint32_t sym_hdrfld_size1_capture_25_32; /**< Offset 0x64 (R) */
   volatile uint32_t sym_hdrfld_size1_capture_26_32; /**< Offset 0x68 (R) */
   volatile uint32_t sym_hdrfld_size1_capture_27_32; /**< Offset 0x6c (R) */
   volatile uint32_t sym_hdrfld_size1_capture_28_32; /**< Offset 0x70 (R) */
   volatile uint32_t sym_hdrfld_size1_capture_29_32; /**< Offset 0x74 (R) */
   volatile uint32_t sym_hdrfld_size1_capture_30_32; /**< Offset 0x78 (R) */
   volatile uint32_t sym_hdrfld_size1_capture_31_32; /**< Offset 0x7c (R) */
} Cap_dppstats_csr_sym_hdrfld_size1_capture,
  *PTR_Cap_dppstats_csr_sym_hdrfld_size1_capture;

/* Typedef for Wide Register: cap_dppstats_csr::sym_hdrfld_size2_capture   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 306 */
typedef struct {
   volatile uint32_t sym_hdrfld_size2_capture_0_32; /**< Offset 0x0 (R) */
   volatile uint32_t sym_hdrfld_size2_capture_1_32; /**< Offset 0x4 (R) */
   volatile uint32_t sym_hdrfld_size2_capture_2_32; /**< Offset 0x8 (R) */
   volatile uint32_t sym_hdrfld_size2_capture_3_32; /**< Offset 0xc (R) */
   volatile uint32_t sym_hdrfld_size2_capture_4_32; /**< Offset 0x10 (R) */
   volatile uint32_t sym_hdrfld_size2_capture_5_32; /**< Offset 0x14 (R) */
   volatile uint32_t sym_hdrfld_size2_capture_6_32; /**< Offset 0x18 (R) */
   volatile uint32_t sym_hdrfld_size2_capture_7_32; /**< Offset 0x1c (R) */
   volatile uint32_t sym_hdrfld_size2_capture_8_32; /**< Offset 0x20 (R) */
   volatile uint32_t sym_hdrfld_size2_capture_9_32; /**< Offset 0x24 (R) */
   volatile uint32_t sym_hdrfld_size2_capture_10_32; /**< Offset 0x28 (R) */
   volatile uint32_t sym_hdrfld_size2_capture_11_32; /**< Offset 0x2c (R) */
   volatile uint32_t sym_hdrfld_size2_capture_12_32; /**< Offset 0x30 (R) */
   volatile uint32_t sym_hdrfld_size2_capture_13_32; /**< Offset 0x34 (R) */
   volatile uint32_t sym_hdrfld_size2_capture_14_32; /**< Offset 0x38 (R) */
   volatile uint32_t sym_hdrfld_size2_capture_15_32; /**< Offset 0x3c (R) */
   volatile uint32_t sym_hdrfld_size2_capture_16_32; /**< Offset 0x40 (R) */
   volatile uint32_t sym_hdrfld_size2_capture_17_32; /**< Offset 0x44 (R) */
   volatile uint32_t sym_hdrfld_size2_capture_18_32; /**< Offset 0x48 (R) */
   volatile uint32_t sym_hdrfld_size2_capture_19_32; /**< Offset 0x4c (R) */
   volatile uint32_t sym_hdrfld_size2_capture_20_32; /**< Offset 0x50 (R) */
   volatile uint32_t sym_hdrfld_size2_capture_21_32; /**< Offset 0x54 (R) */
   volatile uint32_t sym_hdrfld_size2_capture_22_32; /**< Offset 0x58 (R) */
   volatile uint32_t sym_hdrfld_size2_capture_23_32; /**< Offset 0x5c (R) */
   volatile uint32_t sym_hdrfld_size2_capture_24_32; /**< Offset 0x60 (R) */
   volatile uint32_t sym_hdrfld_size2_capture_25_32; /**< Offset 0x64 (R) */
   volatile uint32_t sym_hdrfld_size2_capture_26_32; /**< Offset 0x68 (R) */
   volatile uint32_t sym_hdrfld_size2_capture_27_32; /**< Offset 0x6c (R) */
   volatile uint32_t sym_hdrfld_size2_capture_28_32; /**< Offset 0x70 (R) */
   volatile uint32_t sym_hdrfld_size2_capture_29_32; /**< Offset 0x74 (R) */
   volatile uint32_t sym_hdrfld_size2_capture_30_32; /**< Offset 0x78 (R) */
   volatile uint32_t sym_hdrfld_size2_capture_31_32; /**< Offset 0x7c (R) */
} Cap_dppstats_csr_sym_hdrfld_size2_capture,
  *PTR_Cap_dppstats_csr_sym_hdrfld_size2_capture;

/* Typedef for Wide Register: cap_dppstats_csr::sym_hdrfld_size3_capture   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 312 */
typedef struct {
   volatile uint32_t sym_hdrfld_size3_capture_0_32; /**< Offset 0x0 (R) */
   volatile uint32_t sym_hdrfld_size3_capture_1_32; /**< Offset 0x4 (R) */
   volatile uint32_t sym_hdrfld_size3_capture_2_32; /**< Offset 0x8 (R) */
   volatile uint32_t sym_hdrfld_size3_capture_3_32; /**< Offset 0xc (R) */
   volatile uint32_t sym_hdrfld_size3_capture_4_32; /**< Offset 0x10 (R) */
   volatile uint32_t sym_hdrfld_size3_capture_5_32; /**< Offset 0x14 (R) */
   volatile uint32_t sym_hdrfld_size3_capture_6_32; /**< Offset 0x18 (R) */
   volatile uint32_t sym_hdrfld_size3_capture_7_32; /**< Offset 0x1c (R) */
   volatile uint32_t sym_hdrfld_size3_capture_8_32; /**< Offset 0x20 (R) */
   volatile uint32_t sym_hdrfld_size3_capture_9_32; /**< Offset 0x24 (R) */
   volatile uint32_t sym_hdrfld_size3_capture_10_32; /**< Offset 0x28 (R) */
   volatile uint32_t sym_hdrfld_size3_capture_11_32; /**< Offset 0x2c (R) */
   volatile uint32_t sym_hdrfld_size3_capture_12_32; /**< Offset 0x30 (R) */
   volatile uint32_t sym_hdrfld_size3_capture_13_32; /**< Offset 0x34 (R) */
   volatile uint32_t sym_hdrfld_size3_capture_14_32; /**< Offset 0x38 (R) */
   volatile uint32_t sym_hdrfld_size3_capture_15_32; /**< Offset 0x3c (R) */
   volatile uint32_t sym_hdrfld_size3_capture_16_32; /**< Offset 0x40 (R) */
   volatile uint32_t sym_hdrfld_size3_capture_17_32; /**< Offset 0x44 (R) */
   volatile uint32_t sym_hdrfld_size3_capture_18_32; /**< Offset 0x48 (R) */
   volatile uint32_t sym_hdrfld_size3_capture_19_32; /**< Offset 0x4c (R) */
   volatile uint32_t sym_hdrfld_size3_capture_20_32; /**< Offset 0x50 (R) */
   volatile uint32_t sym_hdrfld_size3_capture_21_32; /**< Offset 0x54 (R) */
   volatile uint32_t sym_hdrfld_size3_capture_22_32; /**< Offset 0x58 (R) */
   volatile uint32_t sym_hdrfld_size3_capture_23_32; /**< Offset 0x5c (R) */
   volatile uint32_t sym_hdrfld_size3_capture_24_32; /**< Offset 0x60 (R) */
   volatile uint32_t sym_hdrfld_size3_capture_25_32; /**< Offset 0x64 (R) */
   volatile uint32_t sym_hdrfld_size3_capture_26_32; /**< Offset 0x68 (R) */
   volatile uint32_t sym_hdrfld_size3_capture_27_32; /**< Offset 0x6c (R) */
   volatile uint32_t sym_hdrfld_size3_capture_28_32; /**< Offset 0x70 (R) */
   volatile uint32_t sym_hdrfld_size3_capture_29_32; /**< Offset 0x74 (R) */
   volatile uint32_t sym_hdrfld_size3_capture_30_32; /**< Offset 0x78 (R) */
   volatile uint32_t sym_hdrfld_size3_capture_31_32; /**< Offset 0x7c (R) */
} Cap_dppstats_csr_sym_hdrfld_size3_capture,
  *PTR_Cap_dppstats_csr_sym_hdrfld_size3_capture;

/* Typedef for Wide Register: cap_dppstats_csr::sym_hdrfld_offset0_capture */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 318 */
typedef struct {
   volatile uint32_t sym_hdrfld_offset0_capture_0_32; /**< Offset 0x0 (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_1_32; /**< Offset 0x4 (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_2_32; /**< Offset 0x8 (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_3_32; /**< Offset 0xc (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_4_32; /**< Offset 0x10 (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_5_32; /**< Offset 0x14 (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_6_32; /**< Offset 0x18 (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_7_32; /**< Offset 0x1c (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_8_32; /**< Offset 0x20 (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_9_32; /**< Offset 0x24 (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_10_32; /**< Offset 0x28 (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_11_32; /**< Offset 0x2c (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_12_32; /**< Offset 0x30 (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_13_32; /**< Offset 0x34 (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_14_32; /**< Offset 0x38 (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_15_32; /**< Offset 0x3c (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_16_32; /**< Offset 0x40 (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_17_32; /**< Offset 0x44 (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_18_32; /**< Offset 0x48 (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_19_32; /**< Offset 0x4c (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_20_32; /**< Offset 0x50 (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_21_32; /**< Offset 0x54 (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_22_32; /**< Offset 0x58 (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_23_32; /**< Offset 0x5c (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_24_32; /**< Offset 0x60 (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_25_32; /**< Offset 0x64 (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_26_32; /**< Offset 0x68 (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_27_32; /**< Offset 0x6c (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_28_32; /**< Offset 0x70 (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_29_32; /**< Offset 0x74 (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_30_32; /**< Offset 0x78 (R) */
   volatile uint32_t sym_hdrfld_offset0_capture_31_32; /**< Offset 0x7c (R) */
} Cap_dppstats_csr_sym_hdrfld_offset0_capture,
  *PTR_Cap_dppstats_csr_sym_hdrfld_offset0_capture;

/* Typedef for Wide Register: cap_dppstats_csr::sym_hdrfld_offset1_capture */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 324 */
typedef struct {
   volatile uint32_t sym_hdrfld_offset1_capture_0_32; /**< Offset 0x0 (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_1_32; /**< Offset 0x4 (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_2_32; /**< Offset 0x8 (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_3_32; /**< Offset 0xc (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_4_32; /**< Offset 0x10 (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_5_32; /**< Offset 0x14 (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_6_32; /**< Offset 0x18 (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_7_32; /**< Offset 0x1c (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_8_32; /**< Offset 0x20 (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_9_32; /**< Offset 0x24 (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_10_32; /**< Offset 0x28 (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_11_32; /**< Offset 0x2c (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_12_32; /**< Offset 0x30 (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_13_32; /**< Offset 0x34 (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_14_32; /**< Offset 0x38 (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_15_32; /**< Offset 0x3c (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_16_32; /**< Offset 0x40 (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_17_32; /**< Offset 0x44 (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_18_32; /**< Offset 0x48 (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_19_32; /**< Offset 0x4c (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_20_32; /**< Offset 0x50 (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_21_32; /**< Offset 0x54 (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_22_32; /**< Offset 0x58 (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_23_32; /**< Offset 0x5c (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_24_32; /**< Offset 0x60 (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_25_32; /**< Offset 0x64 (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_26_32; /**< Offset 0x68 (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_27_32; /**< Offset 0x6c (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_28_32; /**< Offset 0x70 (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_29_32; /**< Offset 0x74 (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_30_32; /**< Offset 0x78 (R) */
   volatile uint32_t sym_hdrfld_offset1_capture_31_32; /**< Offset 0x7c (R) */
} Cap_dppstats_csr_sym_hdrfld_offset1_capture,
  *PTR_Cap_dppstats_csr_sym_hdrfld_offset1_capture;

/* Typedef for Wide Register: cap_dppstats_csr::sym_hdrfld_offset2_capture */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 330 */
typedef struct {
   volatile uint32_t sym_hdrfld_offset2_capture_0_32; /**< Offset 0x0 (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_1_32; /**< Offset 0x4 (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_2_32; /**< Offset 0x8 (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_3_32; /**< Offset 0xc (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_4_32; /**< Offset 0x10 (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_5_32; /**< Offset 0x14 (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_6_32; /**< Offset 0x18 (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_7_32; /**< Offset 0x1c (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_8_32; /**< Offset 0x20 (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_9_32; /**< Offset 0x24 (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_10_32; /**< Offset 0x28 (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_11_32; /**< Offset 0x2c (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_12_32; /**< Offset 0x30 (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_13_32; /**< Offset 0x34 (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_14_32; /**< Offset 0x38 (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_15_32; /**< Offset 0x3c (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_16_32; /**< Offset 0x40 (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_17_32; /**< Offset 0x44 (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_18_32; /**< Offset 0x48 (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_19_32; /**< Offset 0x4c (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_20_32; /**< Offset 0x50 (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_21_32; /**< Offset 0x54 (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_22_32; /**< Offset 0x58 (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_23_32; /**< Offset 0x5c (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_24_32; /**< Offset 0x60 (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_25_32; /**< Offset 0x64 (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_26_32; /**< Offset 0x68 (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_27_32; /**< Offset 0x6c (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_28_32; /**< Offset 0x70 (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_29_32; /**< Offset 0x74 (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_30_32; /**< Offset 0x78 (R) */
   volatile uint32_t sym_hdrfld_offset2_capture_31_32; /**< Offset 0x7c (R) */
} Cap_dppstats_csr_sym_hdrfld_offset2_capture,
  *PTR_Cap_dppstats_csr_sym_hdrfld_offset2_capture;

/* Typedef for Wide Register: cap_dppstats_csr::sym_hdrfld_offset3_capture */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 336 */
typedef struct {
   volatile uint32_t sym_hdrfld_offset3_capture_0_33; /**< Offset 0x0 (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_1_33; /**< Offset 0x4 (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_2_33; /**< Offset 0x8 (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_3_33; /**< Offset 0xc (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_4_33; /**< Offset 0x10 (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_5_33; /**< Offset 0x14 (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_6_33; /**< Offset 0x18 (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_7_33; /**< Offset 0x1c (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_8_33; /**< Offset 0x20 (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_9_33; /**< Offset 0x24 (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_10_33; /**< Offset 0x28 (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_11_33; /**< Offset 0x2c (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_12_33; /**< Offset 0x30 (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_13_33; /**< Offset 0x34 (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_14_33; /**< Offset 0x38 (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_15_33; /**< Offset 0x3c (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_16_33; /**< Offset 0x40 (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_17_33; /**< Offset 0x44 (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_18_33; /**< Offset 0x48 (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_19_33; /**< Offset 0x4c (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_20_33; /**< Offset 0x50 (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_21_33; /**< Offset 0x54 (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_22_33; /**< Offset 0x58 (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_23_33; /**< Offset 0x5c (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_24_33; /**< Offset 0x60 (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_25_33; /**< Offset 0x64 (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_26_33; /**< Offset 0x68 (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_27_33; /**< Offset 0x6c (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_28_33; /**< Offset 0x70 (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_29_33; /**< Offset 0x74 (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_30_33; /**< Offset 0x78 (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_31_33; /**< Offset 0x7c (R) */
   volatile uint32_t sym_hdrfld_offset3_capture_32_33; /**< Offset 0x80 (R) */
   uint8_t _pad0[0x7c];
} Cap_dppstats_csr_sym_hdrfld_offset3_capture,
  *PTR_Cap_dppstats_csr_sym_hdrfld_offset3_capture;

/* Typedef for Wide Register: cap_dppstats_csr::CNT_dpp                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 368 */
typedef struct {
   volatile uint32_t CNT_dpp_0_10; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpp_1_10; /**< Offset 0x4 (R/W) */
   volatile uint32_t CNT_dpp_2_10; /**< Offset 0x8 (R/W) */
   volatile uint32_t CNT_dpp_3_10; /**< Offset 0xc (R/W) */
   volatile uint32_t CNT_dpp_4_10; /**< Offset 0x10 (R/W) */
   volatile uint32_t CNT_dpp_5_10; /**< Offset 0x14 (R/W) */
   volatile uint32_t CNT_dpp_6_10; /**< Offset 0x18 (R/W) */
   volatile uint32_t CNT_dpp_7_10; /**< Offset 0x1c (R/W) */
   volatile uint32_t CNT_dpp_8_10; /**< Offset 0x20 (R/W) */
   volatile uint32_t CNT_dpp_9_10; /**< Offset 0x24 (R/W) */
   uint8_t _pad0[0x18];
} Cap_dppstats_csr_CNT_dpp, *PTR_Cap_dppstats_csr_CNT_dpp;

/* Typedef for Wide Register: cap_dppstats_csr::CNT_dpp_phv                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 395 */
typedef struct {
   volatile uint32_t CNT_dpp_phv_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpp_phv_1_2; /**< Offset 0x4 (R/W) */
} Cap_dppstats_csr_CNT_dpp_phv, *PTR_Cap_dppstats_csr_CNT_dpp_phv;

/* Typedef for Wide Register: cap_dppstats_csr::CNT_dpp_phv_drop           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 401 */
typedef struct {
   volatile uint32_t CNT_dpp_phv_drop_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpp_phv_drop_1_2; /**< Offset 0x4 (R/W) */
} Cap_dppstats_csr_CNT_dpp_phv_drop, *PTR_Cap_dppstats_csr_CNT_dpp_phv_drop;

/* Typedef for Wide Register: cap_dppstats_csr::CNT_dpp_phv_no_data        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 407 */
typedef struct {
   volatile uint32_t CNT_dpp_phv_no_data_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpp_phv_no_data_1_2; /**< Offset 0x4 (R/W) */
} Cap_dppstats_csr_CNT_dpp_phv_no_data,
  *PTR_Cap_dppstats_csr_CNT_dpp_phv_no_data;

/* Typedef for Wide Register: cap_dppstats_csr::CNT_dpp_phv_no_data_drop   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 413 */
typedef struct {
   volatile uint32_t CNT_dpp_phv_no_data_drop_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpp_phv_no_data_drop_1_2; /**< Offset 0x4 (R/W) */
} Cap_dppstats_csr_CNT_dpp_phv_no_data_drop,
  *PTR_Cap_dppstats_csr_CNT_dpp_phv_no_data_drop;

/* Typedef for Wide Register: cap_dppstats_csr::CNT_dpp_phv_no_data_drop_drop */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 419 */
typedef struct {
   volatile uint32_t CNT_dpp_phv_no_data_drop_drop_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpp_phv_no_data_drop_drop_1_2; /**< Offset 0x4 (R/W) */
} Cap_dppstats_csr_CNT_dpp_phv_no_data_drop_drop,
  *PTR_Cap_dppstats_csr_CNT_dpp_phv_no_data_drop_drop;

/* Typedef for Wide Register: cap_dppstats_csr::CNT_dpp_ohi                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 424 */
typedef struct {
   volatile uint32_t CNT_dpp_ohi_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpp_ohi_1_2; /**< Offset 0x4 (R/W) */
} Cap_dppstats_csr_CNT_dpp_ohi, *PTR_Cap_dppstats_csr_CNT_dpp_ohi;

/* Typedef for Wide Register: cap_dppstats_csr::CNT_dpp_dpr_xn             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 430 */
typedef struct {
   volatile uint32_t CNT_dpp_dpr_xn_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpp_dpr_xn_1_2; /**< Offset 0x4 (R/W) */
} Cap_dppstats_csr_CNT_dpp_dpr_xn, *PTR_Cap_dppstats_csr_CNT_dpp_dpr_xn;

/* Typedef for Wide Register: cap_dppstats_csr::CNT_dpp_dpr_csum_crc_xn    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 436 */
typedef struct {
   volatile uint32_t CNT_dpp_dpr_csum_crc_xn_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpp_dpr_csum_crc_xn_1_2; /**< Offset 0x4 (R/W) */
} Cap_dppstats_csr_CNT_dpp_dpr_csum_crc_xn,
  *PTR_Cap_dppstats_csr_CNT_dpp_dpr_csum_crc_xn;

/* Typedef for Wide Register: cap_dppstats_csr::CNT_dpp_spare_0            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 442 */
typedef struct {
   volatile uint32_t CNT_dpp_spare_0_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpp_spare_0_1_2; /**< Offset 0x4 (R/W) */
} Cap_dppstats_csr_CNT_dpp_spare_0, *PTR_Cap_dppstats_csr_CNT_dpp_spare_0;

/* Typedef for Wide Register: cap_dppstats_csr::CNT_dpp_spare_1            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 448 */
typedef struct {
   volatile uint32_t CNT_dpp_spare_1_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpp_spare_1_1_2; /**< Offset 0x4 (R/W) */
} Cap_dppstats_csr_CNT_dpp_spare_1, *PTR_Cap_dppstats_csr_CNT_dpp_spare_1;

/* Typedef for Wide Register: cap_dppstats_csr::CNT_dpp_spare_2            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 454 */
typedef struct {
   volatile uint32_t CNT_dpp_spare_2_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpp_spare_2_1_2; /**< Offset 0x4 (R/W) */
} Cap_dppstats_csr_CNT_dpp_spare_2, *PTR_Cap_dppstats_csr_CNT_dpp_spare_2;

/* Typedef for Wide Register: cap_dppstats_csr::CNT_dpp_spare_3            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 460 */
typedef struct {
   volatile uint32_t CNT_dpp_spare_3_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpp_spare_3_1_2; /**< Offset 0x4 (R/W) */
} Cap_dppstats_csr_CNT_dpp_spare_3, *PTR_Cap_dppstats_csr_CNT_dpp_spare_3;

/* Typedef for Wide Register: cap_dppstats_csr::CNT_dpp_spare_4            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 466 */
typedef struct {
   volatile uint32_t CNT_dpp_spare_4_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpp_spare_4_1_2; /**< Offset 0x4 (R/W) */
} Cap_dppstats_csr_CNT_dpp_spare_4, *PTR_Cap_dppstats_csr_CNT_dpp_spare_4;

/* Typedef for Wide Register: cap_dppstats_csr::CNT_dpp_spare_5            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 472 */
typedef struct {
   volatile uint32_t CNT_dpp_spare_5_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpp_spare_5_1_2; /**< Offset 0x4 (R/W) */
} Cap_dppstats_csr_CNT_dpp_spare_5, *PTR_Cap_dppstats_csr_CNT_dpp_spare_5;

/* Typedef for Wide Register: cap_dppstats_csr::CNT_dpp_spare_6            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 478 */
typedef struct {
   volatile uint32_t CNT_dpp_spare_6_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpp_spare_6_1_2; /**< Offset 0x4 (R/W) */
} Cap_dppstats_csr_CNT_dpp_spare_6, *PTR_Cap_dppstats_csr_CNT_dpp_spare_6;

/* Typedef for Wide Register: cap_dppstats_csr::CNT_dpp_spare_7            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 484 */
typedef struct {
   volatile uint32_t CNT_dpp_spare_7_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpp_spare_7_1_2; /**< Offset 0x4 (R/W) */
} Cap_dppstats_csr_CNT_dpp_spare_7, *PTR_Cap_dppstats_csr_CNT_dpp_spare_7;

/* Typedef for Wide Register: cap_dppstats_csr::CNT_dpp_spare_8            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 490 */
typedef struct {
   volatile uint32_t CNT_dpp_spare_8_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpp_spare_8_1_2; /**< Offset 0x4 (R/W) */
} Cap_dppstats_csr_CNT_dpp_spare_8, *PTR_Cap_dppstats_csr_CNT_dpp_spare_8;

/* Typedef for Wide Register: cap_dppstats_csr::CNT_dpp_spare_9            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 496 */
typedef struct {
   volatile uint32_t CNT_dpp_spare_9_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpp_spare_9_1_2; /**< Offset 0x4 (R/W) */
} Cap_dppstats_csr_CNT_dpp_spare_9, *PTR_Cap_dppstats_csr_CNT_dpp_spare_9;

/* Typedef for Wide Register: cap_dppstats_csr::CNT_dpp_spare_10           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 502 */
typedef struct {
   volatile uint32_t CNT_dpp_spare_10_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpp_spare_10_1_2; /**< Offset 0x4 (R/W) */
} Cap_dppstats_csr_CNT_dpp_spare_10, *PTR_Cap_dppstats_csr_CNT_dpp_spare_10;

/* Typedef for Wide Register: cap_dppstats_csr::CNT_dpp_spare_11           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 508 */
typedef struct {
   volatile uint32_t CNT_dpp_spare_11_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpp_spare_11_1_2; /**< Offset 0x4 (R/W) */
} Cap_dppstats_csr_CNT_dpp_spare_11, *PTR_Cap_dppstats_csr_CNT_dpp_spare_11;

/* Typedef for Wide Register: cap_dppstats_csr::CNT_dpp_spare_12           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 514 */
typedef struct {
   volatile uint32_t CNT_dpp_spare_12_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpp_spare_12_1_2; /**< Offset 0x4 (R/W) */
} Cap_dppstats_csr_CNT_dpp_spare_12, *PTR_Cap_dppstats_csr_CNT_dpp_spare_12;

/* Typedef for Wide Register: cap_dppstats_csr::CNT_dpp_spare_13           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 520 */
typedef struct {
   volatile uint32_t CNT_dpp_spare_13_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpp_spare_13_1_2; /**< Offset 0x4 (R/W) */
} Cap_dppstats_csr_CNT_dpp_spare_13, *PTR_Cap_dppstats_csr_CNT_dpp_spare_13;

/* Typedef for Wide Register: cap_dppstats_csr::CNT_dpp_spare_14           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 526 */
typedef struct {
   volatile uint32_t CNT_dpp_spare_14_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpp_spare_14_1_2; /**< Offset 0x4 (R/W) */
} Cap_dppstats_csr_CNT_dpp_spare_14, *PTR_Cap_dppstats_csr_CNT_dpp_spare_14;

/* Typedef for Wide Register: cap_dppstats_csr::CNT_dpp_spare_15           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 532 */
typedef struct {
   volatile uint32_t CNT_dpp_spare_15_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpp_spare_15_1_2; /**< Offset 0x4 (R/W) */
} Cap_dppstats_csr_CNT_dpp_spare_15, *PTR_Cap_dppstats_csr_CNT_dpp_spare_15;

/* Typedef for Wide Register: cap_dppstats_csr::SAT_dpp_err                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 538 */
typedef struct {
   volatile uint32_t SAT_dpp_err_0_5; /**< Offset 0x0 (R/W) */
   volatile uint32_t SAT_dpp_err_1_5; /**< Offset 0x4 (R/W) */
   volatile uint32_t SAT_dpp_err_2_5; /**< Offset 0x8 (R/W) */
   volatile uint32_t SAT_dpp_err_3_5; /**< Offset 0xc (R/W) */
   volatile uint32_t SAT_dpp_err_4_5; /**< Offset 0x10 (R/W) */
   uint8_t _pad0[0xc];
} Cap_dppstats_csr_SAT_dpp_err, *PTR_Cap_dppstats_csr_SAT_dpp_err;

/* Typedef for Wide Register: cap_dppstats_csr::SAT_dpp_ff_err             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 562 */
typedef struct {
   volatile uint32_t SAT_dpp_ff_err_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t SAT_dpp_ff_err_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t SAT_dpp_ff_err_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_dppstats_csr_SAT_dpp_ff_err, *PTR_Cap_dppstats_csr_SAT_dpp_ff_err;

/* Typedef for Wide Register: cap_dppstats_csr::SAT_dpp_spare_err          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 577 */
typedef struct {
   volatile uint32_t SAT_dpp_spare_err_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t SAT_dpp_spare_err_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t SAT_dpp_spare_err_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t SAT_dpp_spare_err_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t SAT_dpp_spare_err_4_8; /**< Offset 0x10 (R/W) */
   volatile uint32_t SAT_dpp_spare_err_5_8; /**< Offset 0x14 (R/W) */
   volatile uint32_t SAT_dpp_spare_err_6_8; /**< Offset 0x18 (R/W) */
   volatile uint32_t SAT_dpp_spare_err_7_8; /**< Offset 0x1c (R/W) */
} Cap_dppstats_csr_SAT_dpp_spare_err, *PTR_Cap_dppstats_csr_SAT_dpp_spare_err;

/* Typedef for Addressmap: cap_dppstats_csr                                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 617 */
typedef struct {
   volatile uint32_t cfg_capture; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0xfc];
   volatile uint32_t cfg_spare_stats[0x40]; /**< Offset 0x100 (R/W) */
   volatile Cap_dppstats_csr_sym_phv0_capture sym_phv0_capture; /**< Offset 0x200 (R) */
   volatile Cap_dppstats_csr_sym_phv1_capture sym_phv1_capture; /**< Offset 0x280 (R) */
   volatile Cap_dppstats_csr_sym_phv2_capture sym_phv2_capture; /**< Offset 0x300 (R) */
   volatile Cap_dppstats_csr_sym_phv3_capture sym_phv3_capture; /**< Offset 0x380 (R) */
   volatile Cap_dppstats_csr_sym_phv4_capture sym_phv4_capture; /**< Offset 0x400 (R) */
   volatile Cap_dppstats_csr_sym_phv5_capture sym_phv5_capture; /**< Offset 0x480 (R) */
   volatile Cap_dppstats_csr_sym_ohi_capture sym_ohi_capture; /**< Offset 0x500 (R) */
   volatile Cap_dppstats_csr_sym_hdrfld_vld_capture sym_hdrfld_vld_capture; /**< Offset 0x580 (R) */
   uint8_t _pad1[0x60];
   volatile Cap_dppstats_csr_sym_hdrfld_size0_capture sym_hdrfld_size0_capture; /**< Offset 0x600 (R) */
   volatile Cap_dppstats_csr_sym_hdrfld_size1_capture sym_hdrfld_size1_capture; /**< Offset 0x680 (R) */
   volatile Cap_dppstats_csr_sym_hdrfld_size2_capture sym_hdrfld_size2_capture; /**< Offset 0x700 (R) */
   volatile Cap_dppstats_csr_sym_hdrfld_size3_capture sym_hdrfld_size3_capture; /**< Offset 0x780 (R) */
   volatile Cap_dppstats_csr_sym_hdrfld_offset0_capture sym_hdrfld_offset0_capture; /**< Offset 0x800 (R) */
   volatile Cap_dppstats_csr_sym_hdrfld_offset1_capture sym_hdrfld_offset1_capture; /**< Offset 0x880 (R) */
   volatile Cap_dppstats_csr_sym_hdrfld_offset2_capture sym_hdrfld_offset2_capture; /**< Offset 0x900 (R) */
   uint8_t _pad2[0x80];
   volatile Cap_dppstats_csr_sym_hdrfld_offset3_capture sym_hdrfld_offset3_capture; /**< Offset 0xa00 (R) */
   volatile uint32_t sta_global; /**< Offset 0xb00 (R) */
   volatile uint32_t sta_spare; /**< Offset 0xb04 (R) */
   uint8_t _pad3[0x38];
   volatile Cap_dppstats_csr_CNT_dpp CNT_dpp; /**< Offset 0xb40 (R/W) */
   volatile uint32_t CNT_dpp_phv_lines; /**< Offset 0xb80 (R/W) */
   volatile uint32_t CNT_dpp_ohi_lines; /**< Offset 0xb84 (R/W) */
   volatile uint32_t CNT_dpp_hdrfld_sel_lines; /**< Offset 0xb88 (R/W) */
   uint8_t _pad4[0x4];
   volatile Cap_dppstats_csr_CNT_dpp_phv CNT_dpp_phv; /**< Offset 0xb90 (R/W) */
   volatile Cap_dppstats_csr_CNT_dpp_phv_drop CNT_dpp_phv_drop; /**< Offset 0xb98 (R/W) */
   volatile Cap_dppstats_csr_CNT_dpp_phv_no_data CNT_dpp_phv_no_data; /**< Offset 0xba0 (R/W) */
   volatile Cap_dppstats_csr_CNT_dpp_phv_no_data_drop CNT_dpp_phv_no_data_drop; /**< Offset 0xba8 (R/W) */
   volatile Cap_dppstats_csr_CNT_dpp_phv_no_data_drop_drop CNT_dpp_phv_no_data_drop_drop; /**< Offset 0xbb0 (R/W) */
   volatile Cap_dppstats_csr_CNT_dpp_ohi CNT_dpp_ohi; /**< Offset 0xbb8 (R/W) */
   volatile Cap_dppstats_csr_CNT_dpp_dpr_xn CNT_dpp_dpr_xn; /**< Offset 0xbc0 (R/W) */
   volatile Cap_dppstats_csr_CNT_dpp_dpr_csum_crc_xn CNT_dpp_dpr_csum_crc_xn; /**< Offset 0xbc8 (R/W) */
   volatile Cap_dppstats_csr_CNT_dpp_spare_0 CNT_dpp_spare_0; /**< Offset 0xbd0 (R/W) */
   volatile Cap_dppstats_csr_CNT_dpp_spare_1 CNT_dpp_spare_1; /**< Offset 0xbd8 (R/W) */
   volatile Cap_dppstats_csr_CNT_dpp_spare_2 CNT_dpp_spare_2; /**< Offset 0xbe0 (R/W) */
   volatile Cap_dppstats_csr_CNT_dpp_spare_3 CNT_dpp_spare_3; /**< Offset 0xbe8 (R/W) */
   volatile Cap_dppstats_csr_CNT_dpp_spare_4 CNT_dpp_spare_4; /**< Offset 0xbf0 (R/W) */
   volatile Cap_dppstats_csr_CNT_dpp_spare_5 CNT_dpp_spare_5; /**< Offset 0xbf8 (R/W) */
   volatile Cap_dppstats_csr_CNT_dpp_spare_6 CNT_dpp_spare_6; /**< Offset 0xc00 (R/W) */
   volatile Cap_dppstats_csr_CNT_dpp_spare_7 CNT_dpp_spare_7; /**< Offset 0xc08 (R/W) */
   volatile Cap_dppstats_csr_CNT_dpp_spare_8 CNT_dpp_spare_8; /**< Offset 0xc10 (R/W) */
   volatile Cap_dppstats_csr_CNT_dpp_spare_9 CNT_dpp_spare_9; /**< Offset 0xc18 (R/W) */
   volatile Cap_dppstats_csr_CNT_dpp_spare_10 CNT_dpp_spare_10; /**< Offset 0xc20 (R/W) */
   volatile Cap_dppstats_csr_CNT_dpp_spare_11 CNT_dpp_spare_11; /**< Offset 0xc28 (R/W) */
   volatile Cap_dppstats_csr_CNT_dpp_spare_12 CNT_dpp_spare_12; /**< Offset 0xc30 (R/W) */
   volatile Cap_dppstats_csr_CNT_dpp_spare_13 CNT_dpp_spare_13; /**< Offset 0xc38 (R/W) */
   volatile Cap_dppstats_csr_CNT_dpp_spare_14 CNT_dpp_spare_14; /**< Offset 0xc40 (R/W) */
   volatile Cap_dppstats_csr_CNT_dpp_spare_15 CNT_dpp_spare_15; /**< Offset 0xc48 (R/W) */
   uint8_t _pad5[0x10];
   volatile Cap_dppstats_csr_SAT_dpp_err SAT_dpp_err; /**< Offset 0xc60 (R/W) */
   volatile Cap_dppstats_csr_SAT_dpp_ff_err SAT_dpp_ff_err; /**< Offset 0xc80 (R/W) */
   uint8_t _pad6[0x10];
   volatile Cap_dppstats_csr_SAT_dpp_spare_err SAT_dpp_spare_err; /**< Offset 0xca0 (R/W) */
   uint8_t _pad7[0x340];
} Cap_dppstats_csr, *PTR_Cap_dppstats_csr;

/* Typedef for Wide Register: cap_dppmem_csr::dhs_dpp_phv_fifo_sram::entry */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 639 */
typedef struct {
   volatile uint32_t entry_0_32; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_32; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_32; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_32; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_32; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_32; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_32; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_32; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_32; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_32; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_32; /**< Offset 0x28 (R/W) */
   volatile uint32_t entry_11_32; /**< Offset 0x2c (R/W) */
   volatile uint32_t entry_12_32; /**< Offset 0x30 (R/W) */
   volatile uint32_t entry_13_32; /**< Offset 0x34 (R/W) */
   volatile uint32_t entry_14_32; /**< Offset 0x38 (R/W) */
   volatile uint32_t entry_15_32; /**< Offset 0x3c (R/W) */
   volatile uint32_t entry_16_32; /**< Offset 0x40 (R/W) */
   uint32_t entry_17_32; /**< Offset 0x44 (R/W) */
   uint32_t entry_18_32; /**< Offset 0x48 (R/W) */
   uint32_t entry_19_32; /**< Offset 0x4c (R/W) */
   uint32_t entry_20_32; /**< Offset 0x50 (R/W) */
   uint32_t entry_21_32; /**< Offset 0x54 (R/W) */
   uint32_t entry_22_32; /**< Offset 0x58 (R/W) */
   uint32_t entry_23_32; /**< Offset 0x5c (R/W) */
   uint32_t entry_24_32; /**< Offset 0x60 (R/W) */
   uint32_t entry_25_32; /**< Offset 0x64 (R/W) */
   uint32_t entry_26_32; /**< Offset 0x68 (R/W) */
   uint32_t entry_27_32; /**< Offset 0x6c (R/W) */
   uint32_t entry_28_32; /**< Offset 0x70 (R/W) */
   uint32_t entry_29_32; /**< Offset 0x74 (R/W) */
   uint32_t entry_30_32; /**< Offset 0x78 (R/W) */
   uint32_t entry_31_32; /**< Offset 0x7c (R/W) */
} Cap_dppmem_csr_dhs_dpp_phv_fifo_sram_entry,
  *PTR_Cap_dppmem_csr_dhs_dpp_phv_fifo_sram_entry;

/* Typedef for Wide Memory: cap_dppmem_csr::dhs_dpp_phv_fifo_sram          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 632 */
typedef struct {
   volatile Cap_dppmem_csr_dhs_dpp_phv_fifo_sram_entry entry[0x280]; /**< Offset 0x0 (R/W) */
} Cap_dppmem_csr_dhs_dpp_phv_fifo_sram,
  *PTR_Cap_dppmem_csr_dhs_dpp_phv_fifo_sram;

/* Typedef for Wide Register: cap_dppmem_csr::sta_srams_ecc_dpp_phv_fifo   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 655 */
typedef struct {
   volatile uint32_t sta_srams_ecc_dpp_phv_fifo_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_srams_ecc_dpp_phv_fifo_1_2; /**< Offset 0x4 (R) */
} Cap_dppmem_csr_sta_srams_ecc_dpp_phv_fifo,
  *PTR_Cap_dppmem_csr_sta_srams_ecc_dpp_phv_fifo;

/* Typedef for Wide Register: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram::entry */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 729 */
typedef struct {
   volatile uint32_t entry_0_32; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_32; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_32; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_32; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_32; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_32; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_32; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_32; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_32; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_32; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_32; /**< Offset 0x28 (R/W) */
   volatile uint32_t entry_11_32; /**< Offset 0x2c (R/W) */
   volatile uint32_t entry_12_32; /**< Offset 0x30 (R/W) */
   volatile uint32_t entry_13_32; /**< Offset 0x34 (R/W) */
   volatile uint32_t entry_14_32; /**< Offset 0x38 (R/W) */
   volatile uint32_t entry_15_32; /**< Offset 0x3c (R/W) */
   volatile uint32_t entry_16_32; /**< Offset 0x40 (R/W) */
   volatile uint32_t entry_17_32; /**< Offset 0x44 (R/W) */
   uint32_t entry_18_32; /**< Offset 0x48 (R/W) */
   uint32_t entry_19_32; /**< Offset 0x4c (R/W) */
   uint32_t entry_20_32; /**< Offset 0x50 (R/W) */
   uint32_t entry_21_32; /**< Offset 0x54 (R/W) */
   uint32_t entry_22_32; /**< Offset 0x58 (R/W) */
   uint32_t entry_23_32; /**< Offset 0x5c (R/W) */
   uint32_t entry_24_32; /**< Offset 0x60 (R/W) */
   uint32_t entry_25_32; /**< Offset 0x64 (R/W) */
   uint32_t entry_26_32; /**< Offset 0x68 (R/W) */
   uint32_t entry_27_32; /**< Offset 0x6c (R/W) */
   uint32_t entry_28_32; /**< Offset 0x70 (R/W) */
   uint32_t entry_29_32; /**< Offset 0x74 (R/W) */
   uint32_t entry_30_32; /**< Offset 0x78 (R/W) */
   uint32_t entry_31_32; /**< Offset 0x7c (R/W) */
} Cap_dppmem_csr_dhs_dpp_ohi_fifo_sram_entry,
  *PTR_Cap_dppmem_csr_dhs_dpp_ohi_fifo_sram_entry;

/* Typedef for Wide Memory: cap_dppmem_csr::dhs_dpp_ohi_fifo_sram          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 722 */
typedef struct {
   volatile Cap_dppmem_csr_dhs_dpp_ohi_fifo_sram_entry entry[0xd2]; /**< Offset 0x0 (R/W) */
} Cap_dppmem_csr_dhs_dpp_ohi_fifo_sram,
  *PTR_Cap_dppmem_csr_dhs_dpp_ohi_fifo_sram;

/* Typedef for Wide Register: cap_dppmem_csr::sta_srams_ecc_dpp_ohi_fifo   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 745 */
typedef struct {
   volatile uint32_t sta_srams_ecc_dpp_ohi_fifo_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_srams_ecc_dpp_ohi_fifo_1_2; /**< Offset 0x4 (R) */
} Cap_dppmem_csr_sta_srams_ecc_dpp_ohi_fifo,
  *PTR_Cap_dppmem_csr_sta_srams_ecc_dpp_ohi_fifo;

/* Typedef for Addressmap: cap_dppmem_csr                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 812 */
typedef struct {
   Cap_dppmem_csr_dhs_dpp_phv_fifo_sram dhs_dpp_phv_fifo_sram; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_dpp_phv_fifo; /**< Offset 0x20000 (R/W) */
   uint8_t _pad0[0x4];
   volatile Cap_dppmem_csr_sta_srams_ecc_dpp_phv_fifo sta_srams_ecc_dpp_phv_fifo; /**< Offset 0x20008 (R) */
   volatile uint32_t sta_ff_ptr_dpp_phv_fifo; /**< Offset 0x20010 (R) */
   volatile uint32_t cfw_ff_dpp_phv_fifo; /**< Offset 0x20014 (R/W) */
   uint8_t _pad1[0x7fe8];
   Cap_dppmem_csr_dhs_dpp_ohi_fifo_sram dhs_dpp_ohi_fifo_sram; /**< Offset 0x28000 (R/W) */
   volatile uint32_t cfg_dpp_ohi_fifo; /**< Offset 0x30000 (R/W) */
   uint8_t _pad2[0x4];
   volatile Cap_dppmem_csr_sta_srams_ecc_dpp_ohi_fifo sta_srams_ecc_dpp_ohi_fifo; /**< Offset 0x30008 (R) */
   volatile uint32_t sta_ff_ptr_dpp_ohi_fifo; /**< Offset 0x30010 (R) */
   volatile uint32_t cfw_ff_dpp_ohi_fifo; /**< Offset 0x30014 (R/W) */
   uint8_t _pad3[0xffe8];
} Cap_dppmem_csr, *PTR_Cap_dppmem_csr;

/* Typedef for Addressmap: cap_dpp_csr                                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpp.gcsr, line: 1465 */
typedef struct {
   volatile uint32_t base; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_global; /**< Offset 0x4 (R/W) */
   volatile Cap_dpp_csr_cfg_global_hw cfg_global_hw; /**< Offset 0x8 (R/W) */
   volatile Cap_dpp_csr_cfg_global_1 cfg_global_1; /**< Offset 0x10 (R/W) */
   volatile uint32_t cfg_global_hw_1; /**< Offset 0x18 (R/W) */
   uint8_t _pad0[0x4];
   volatile Cap_dpp_csr_cfg_global_2 cfg_global_2; /**< Offset 0x20 (R/W) */
   volatile uint32_t cfg_global_err_code; /**< Offset 0x28 (R/W) */
   uint8_t _pad1[0x4];
   volatile Cap_dpp_csr_cfg_error_mask cfg_error_mask; /**< Offset 0x30 (R/W) */
   volatile uint32_t cfg_error_spare_mask; /**< Offset 0x38 (R/W) */
   uint8_t _pad2[0x4];
   volatile Cap_dpp_csr_cfg_interrupt_mask cfg_interrupt_mask; /**< Offset 0x40 (R/W) */
   volatile uint32_t cfg_interrupt_spare_mask; /**< Offset 0x48 (R/W) */
   uint8_t _pad3[0x4];
   volatile Cap_dpp_csr_cfg_ohi_payload cfg_ohi_payload; /**< Offset 0x50 (R/W) */
   uint8_t _pad4[0x8];
   Cap_dpp_csr_int_srams_ecc int_srams_ecc; /**< Offset 0x60 (R/W) */
   volatile uint32_t csr_intr; /**< Offset 0x70 (R/W) */
   uint8_t _pad5[0xc];
   Cap_dpp_csr_int_groups int_groups; /**< Offset 0x80 (R/W) */
   Cap_dpp_csr_int_reg1 int_reg1; /**< Offset 0x90 (R/W) */
   Cap_dpp_csr_int_reg2 int_reg2; /**< Offset 0xa0 (R/W) */
   Cap_dpp_csr_int_fifo int_fifo; /**< Offset 0xb0 (R/W) */
   Cap_dpp_csr_int_credit int_credit; /**< Offset 0xc0 (R/W) */
   Cap_dpp_csr_int_spare int_spare; /**< Offset 0xd0 (R/W) */
   uint8_t _pad6[0x20];
   volatile uint32_t cfg_spare_csr[0x20]; /**< Offset 0x100 (R/W) */
   volatile uint32_t cfw_dpp_spare; /**< Offset 0x180 (R/W) */
   uint8_t _pad7[0x27c];
   Cap_dpphdr_csr hdr; /**< Offset 0x400 (R/W) */
   Cap_dpphdrfld_csr hdrfld; /**< Offset 0x800 (R/W) */
   Cap_dppcsum_csr csum; /**< Offset 0x1000 (R/W) */
   Cap_dppstats_csr stats; /**< Offset 0x2000 (R/W) */
   uint8_t _pad8[0x3d000];
   Cap_dppmem_csr mem; /**< Offset 0x40000 (R/W) */
} Cap_dpp_csr, *PTR_Cap_dpp_csr;
#endif

#endif
