Classic Timing Analyzer report for CPU
Mon May 09 04:35:34 2011
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'GEN'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                    ; To                                                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.900 ns                         ; DATA[7]                                                                 ; REG_CMD[23]                                                             ; --         ; GEN      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.400 ns                        ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8] ; D_PC[8]                                                                 ; GEN        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 18.200 ns                        ; WT                                                                      ; WAIT_CPU                                                                ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.300 ns                        ; DATA[3]                                                                 ; REG_CMD[19]                                                             ; --         ; GEN      ; 0            ;
; Clock Setup: 'GEN'           ; N/A   ; None          ; 128.21 MHz ( period = 7.800 ns ) ; REG_CMD[23]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; GEN        ; GEN      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                         ;                                                                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1K30TC144-3      ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; GEN             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'GEN'                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                    ; To                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 128.21 MHz ( period = 7.800 ns )                    ; REG_CMD[23]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; GEN        ; GEN      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 128.21 MHz ( period = 7.800 ns )                    ; REG_CMD[23]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; GEN        ; GEN      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 128.21 MHz ( period = 7.800 ns )                    ; REG_CMD[23]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; GEN        ; GEN      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 128.21 MHz ( period = 7.800 ns )                    ; REG_CMD[23]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; GEN        ; GEN      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 128.21 MHz ( period = 7.800 ns )                    ; REG_CMD[23]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; GEN        ; GEN      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 128.21 MHz ( period = 7.800 ns )                    ; REG_CMD[23]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; GEN        ; GEN      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 128.21 MHz ( period = 7.800 ns )                    ; REG_CMD[23]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; GEN        ; GEN      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 128.21 MHz ( period = 7.800 ns )                    ; REG_CMD[23]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; GEN        ; GEN      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; REG_CMD[22]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; GEN        ; GEN      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; REG_CMD[21]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; GEN        ; GEN      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; REG_CMD[22]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; GEN        ; GEN      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; REG_CMD[21]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; GEN        ; GEN      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; REG_CMD[22]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; GEN        ; GEN      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; REG_CMD[21]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; GEN        ; GEN      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; REG_CMD[22]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; GEN        ; GEN      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; REG_CMD[21]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; GEN        ; GEN      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; REG_CMD[22]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; GEN        ; GEN      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; REG_CMD[21]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; GEN        ; GEN      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; REG_CMD[22]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; GEN        ; GEN      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; REG_CMD[21]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; GEN        ; GEN      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; REG_CMD[22]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; GEN        ; GEN      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; REG_CMD[21]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; GEN        ; GEN      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; REG_CMD[22]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; GEN        ; GEN      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; REG_CMD[21]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; GEN        ; GEN      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; REG_CMD[23]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; GEN        ; GEN      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; REG_CMD[23]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; GEN        ; GEN      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; REG_CMD[23]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; GEN        ; GEN      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; REG_CMD[23]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; GEN        ; GEN      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; REG_CMD[23]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; GEN        ; GEN      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; REG_CMD[23]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; GEN        ; GEN      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; REG_CMD[23]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; GEN        ; GEN      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; REG_CMD[23]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; GEN        ; GEN      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; REG_CMD[22]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; GEN        ; GEN      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; REG_CMD[21]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; GEN        ; GEN      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; REG_CMD[22]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; GEN        ; GEN      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; REG_CMD[21]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; GEN        ; GEN      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; REG_CMD[22]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; GEN        ; GEN      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; REG_CMD[21]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; GEN        ; GEN      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; REG_CMD[22]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; GEN        ; GEN      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; REG_CMD[21]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; GEN        ; GEN      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; REG_CMD[22]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; GEN        ; GEN      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; REG_CMD[21]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; GEN        ; GEN      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; REG_CMD[22]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; GEN        ; GEN      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; REG_CMD[21]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; GEN        ; GEN      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; REG_CMD[22]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; GEN        ; GEN      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; REG_CMD[21]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; GEN        ; GEN      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; REG_CMD[22]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; GEN        ; GEN      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; REG_CMD[21]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; GEN        ; GEN      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 133.33 MHz ( period = 7.500 ns )                    ; REG_CMD[19]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; GEN        ; GEN      ; None                        ; None                      ; 6.400 ns                ;
; N/A                                     ; 133.33 MHz ( period = 7.500 ns )                    ; REG_CMD[19]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; GEN        ; GEN      ; None                        ; None                      ; 6.400 ns                ;
; N/A                                     ; 133.33 MHz ( period = 7.500 ns )                    ; REG_CMD[19]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; GEN        ; GEN      ; None                        ; None                      ; 6.400 ns                ;
; N/A                                     ; 133.33 MHz ( period = 7.500 ns )                    ; REG_CMD[19]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; GEN        ; GEN      ; None                        ; None                      ; 6.400 ns                ;
; N/A                                     ; 133.33 MHz ( period = 7.500 ns )                    ; REG_CMD[19]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; GEN        ; GEN      ; None                        ; None                      ; 6.400 ns                ;
; N/A                                     ; 133.33 MHz ( period = 7.500 ns )                    ; REG_CMD[19]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; GEN        ; GEN      ; None                        ; None                      ; 6.400 ns                ;
; N/A                                     ; 133.33 MHz ( period = 7.500 ns )                    ; REG_CMD[19]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; GEN        ; GEN      ; None                        ; None                      ; 6.400 ns                ;
; N/A                                     ; 133.33 MHz ( period = 7.500 ns )                    ; REG_CMD[19]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; GEN        ; GEN      ; None                        ; None                      ; 6.400 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; REG_CMD[19]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; GEN        ; GEN      ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; REG_CMD[19]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; GEN        ; GEN      ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; REG_CMD[19]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; GEN        ; GEN      ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; REG_CMD[19]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; GEN        ; GEN      ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; REG_CMD[19]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; GEN        ; GEN      ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; REG_CMD[19]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; GEN        ; GEN      ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; REG_CMD[19]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; GEN        ; GEN      ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; REG_CMD[19]                                                             ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; GEN        ; GEN      ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 166.67 MHz ( period = 6.000 ns )                    ; AUT_CPU[0]                                                              ; REG_ADDR[1]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 166.67 MHz ( period = 6.000 ns )                    ; AUT_CPU[0]                                                              ; REG_ADDR[4]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 166.67 MHz ( period = 6.000 ns )                    ; AUT_CPU[0]                                                              ; REG_ADDR[5]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 166.67 MHz ( period = 6.000 ns )                    ; AUT_CPU[0]                                                              ; REG_ADDR[8]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 166.67 MHz ( period = 6.000 ns )                    ; AUT_CPU[0]                                                              ; REG_ADDR[12]                                                             ; GEN        ; GEN      ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 166.67 MHz ( period = 6.000 ns )                    ; AUT_CPU[0]                                                              ; REG_ADDR[13]                                                             ; GEN        ; GEN      ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 166.67 MHz ( period = 6.000 ns )                    ; AUT_CPU[0]                                                              ; REG_ADDR[14]                                                             ; GEN        ; GEN      ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 166.67 MHz ( period = 6.000 ns )                    ; AUT_CPU[0]                                                              ; REG_ADDR[15]                                                             ; GEN        ; GEN      ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 169.49 MHz ( period = 5.900 ns )                    ; AUT_CPU[0]                                                              ; REG_ADDR[0]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 169.49 MHz ( period = 5.900 ns )                    ; AUT_CPU[1]                                                              ; REG_ADDR[1]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 169.49 MHz ( period = 5.900 ns )                    ; AUT_CPU[0]                                                              ; REG_ADDR[2]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 169.49 MHz ( period = 5.900 ns )                    ; AUT_CPU[0]                                                              ; REG_ADDR[3]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 169.49 MHz ( period = 5.900 ns )                    ; AUT_CPU[1]                                                              ; REG_ADDR[4]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 169.49 MHz ( period = 5.900 ns )                    ; AUT_CPU[1]                                                              ; REG_ADDR[5]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 169.49 MHz ( period = 5.900 ns )                    ; AUT_CPU[0]                                                              ; REG_ADDR[6]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 169.49 MHz ( period = 5.900 ns )                    ; AUT_CPU[0]                                                              ; REG_ADDR[7]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 169.49 MHz ( period = 5.900 ns )                    ; AUT_CPU[1]                                                              ; REG_ADDR[8]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 169.49 MHz ( period = 5.900 ns )                    ; AUT_CPU[0]                                                              ; REG_ADDR[9]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 169.49 MHz ( period = 5.900 ns )                    ; AUT_CPU[0]                                                              ; REG_ADDR[10]                                                             ; GEN        ; GEN      ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 169.49 MHz ( period = 5.900 ns )                    ; AUT_CPU[0]                                                              ; REG_ADDR[11]                                                             ; GEN        ; GEN      ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 169.49 MHz ( period = 5.900 ns )                    ; AUT_CPU[1]                                                              ; REG_ADDR[12]                                                             ; GEN        ; GEN      ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 169.49 MHz ( period = 5.900 ns )                    ; AUT_CPU[1]                                                              ; REG_ADDR[13]                                                             ; GEN        ; GEN      ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 169.49 MHz ( period = 5.900 ns )                    ; AUT_CPU[1]                                                              ; REG_ADDR[14]                                                             ; GEN        ; GEN      ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 169.49 MHz ( period = 5.900 ns )                    ; AUT_CPU[1]                                                              ; REG_ADDR[15]                                                             ; GEN        ; GEN      ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 172.41 MHz ( period = 5.800 ns )                    ; AUT_CPU[1]                                                              ; REG_ADDR[0]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 172.41 MHz ( period = 5.800 ns )                    ; AUT_CPU[1]                                                              ; REG_ADDR[2]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 172.41 MHz ( period = 5.800 ns )                    ; AUT_CPU[1]                                                              ; REG_ADDR[3]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 172.41 MHz ( period = 5.800 ns )                    ; AUT_CPU[1]                                                              ; REG_ADDR[6]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 172.41 MHz ( period = 5.800 ns )                    ; AUT_CPU[1]                                                              ; REG_ADDR[7]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 172.41 MHz ( period = 5.800 ns )                    ; AUT_CPU[1]                                                              ; REG_ADDR[9]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 172.41 MHz ( period = 5.800 ns )                    ; AUT_CPU[1]                                                              ; REG_ADDR[10]                                                             ; GEN        ; GEN      ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 172.41 MHz ( period = 5.800 ns )                    ; AUT_CPU[1]                                                              ; REG_ADDR[11]                                                             ; GEN        ; GEN      ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 185.19 MHz ( period = 5.400 ns )                    ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; GEN        ; GEN      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 188.68 MHz ( period = 5.300 ns )                    ; AUT_CPU[0]                                                              ; AUT_BUS[0]                                                               ; GEN        ; GEN      ; None                        ; None                      ; 4.200 ns                ;
; N/A                                     ; 188.68 MHz ( period = 5.300 ns )                    ; AUT_BUS[0]                                                              ; AUT_CPU[1]                                                               ; GEN        ; GEN      ; None                        ; None                      ; 4.200 ns                ;
; N/A                                     ; 188.68 MHz ( period = 5.300 ns )                    ; AUT_BUS[0]                                                              ; AUT_CPU[0]                                                               ; GEN        ; GEN      ; None                        ; None                      ; 4.200 ns                ;
; N/A                                     ; 192.31 MHz ( period = 5.200 ns )                    ; AUT_CPU[1]                                                              ; AUT_BUS[0]                                                               ; GEN        ; GEN      ; None                        ; None                      ; 4.100 ns                ;
; N/A                                     ; 192.31 MHz ( period = 5.200 ns )                    ; AUT_BUS[0]                                                              ; REG_ADDR[1]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.100 ns                ;
; N/A                                     ; 192.31 MHz ( period = 5.200 ns )                    ; AUT_BUS[1]                                                              ; AUT_CPU[1]                                                               ; GEN        ; GEN      ; None                        ; None                      ; 4.100 ns                ;
; N/A                                     ; 192.31 MHz ( period = 5.200 ns )                    ; AUT_BUS[1]                                                              ; AUT_CPU[0]                                                               ; GEN        ; GEN      ; None                        ; None                      ; 4.100 ns                ;
; N/A                                     ; 192.31 MHz ( period = 5.200 ns )                    ; AUT_BUS[0]                                                              ; REG_ADDR[4]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.100 ns                ;
; N/A                                     ; 192.31 MHz ( period = 5.200 ns )                    ; AUT_BUS[0]                                                              ; REG_ADDR[5]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.100 ns                ;
; N/A                                     ; 192.31 MHz ( period = 5.200 ns )                    ; AUT_BUS[0]                                                              ; REG_ADDR[8]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.100 ns                ;
; N/A                                     ; 192.31 MHz ( period = 5.200 ns )                    ; AUT_BUS[0]                                                              ; REG_ADDR[12]                                                             ; GEN        ; GEN      ; None                        ; None                      ; 4.100 ns                ;
; N/A                                     ; 192.31 MHz ( period = 5.200 ns )                    ; AUT_BUS[0]                                                              ; REG_ADDR[13]                                                             ; GEN        ; GEN      ; None                        ; None                      ; 4.100 ns                ;
; N/A                                     ; 192.31 MHz ( period = 5.200 ns )                    ; AUT_BUS[0]                                                              ; REG_ADDR[14]                                                             ; GEN        ; GEN      ; None                        ; None                      ; 4.100 ns                ;
; N/A                                     ; 192.31 MHz ( period = 5.200 ns )                    ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; GEN        ; GEN      ; None                        ; None                      ; 4.100 ns                ;
; N/A                                     ; 192.31 MHz ( period = 5.200 ns )                    ; AUT_BUS[0]                                                              ; REG_ADDR[15]                                                             ; GEN        ; GEN      ; None                        ; None                      ; 4.100 ns                ;
; N/A                                     ; 192.31 MHz ( period = 5.200 ns )                    ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; GEN        ; GEN      ; None                        ; None                      ; 4.100 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_BUS[0]                                                              ; REG_ADDR[0]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_CPU[1]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_BUS[1]                                                              ; REG_ADDR[1]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_CPU[1]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_CPU[1]                                                              ; REG_CMD[19]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_CPU[1]                                                              ; REG_CMD[20]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_CPU[1]                                                              ; REG_CMD[22]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_CPU[1]                                                              ; REG_CMD[21]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_CPU[1]                                                              ; REG_CMD[23]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_BUS[0]                                                              ; REG_ADDR[2]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_CPU[1]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_BUS[0]                                                              ; REG_ADDR[3]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_CPU[1]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_BUS[1]                                                              ; REG_ADDR[4]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_CPU[1]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_BUS[1]                                                              ; REG_ADDR[5]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_CPU[1]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_BUS[0]                                                              ; REG_ADDR[6]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_CPU[1]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_BUS[0]                                                              ; REG_ADDR[7]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_CPU[1]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_BUS[1]                                                              ; REG_ADDR[8]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_BUS[0]                                                              ; REG_ADDR[9]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_BUS[0]                                                              ; REG_ADDR[10]                                                             ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_BUS[0]                                                              ; REG_ADDR[11]                                                             ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_BUS[1]                                                              ; REG_ADDR[12]                                                             ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_BUS[1]                                                              ; REG_ADDR[13]                                                             ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_BUS[1]                                                              ; REG_ADDR[14]                                                             ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; AUT_BUS[1]                                                              ; REG_ADDR[15]                                                             ; GEN        ; GEN      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; AUT_BUS[1]                                                              ; REG_ADDR[0]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; AUT_CPU[0]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; AUT_CPU[0]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; REG_CMD[22]                                                             ; AUT_CPU[1]                                                               ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; REG_CMD[21]                                                             ; AUT_CPU[1]                                                               ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; REG_CMD[22]                                                             ; AUT_CPU[0]                                                               ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; REG_CMD[21]                                                             ; AUT_CPU[0]                                                               ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; AUT_BUS[1]                                                              ; REG_ADDR[2]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; AUT_CPU[0]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; AUT_BUS[1]                                                              ; REG_ADDR[3]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; AUT_CPU[0]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; AUT_CPU[0]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; AUT_CPU[0]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; AUT_BUS[1]                                                              ; REG_ADDR[6]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; AUT_CPU[0]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; AUT_BUS[1]                                                              ; REG_ADDR[7]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; AUT_CPU[0]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; AUT_CPU[1]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; AUT_BUS[1]                                                              ; REG_ADDR[9]                                                              ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; AUT_CPU[1]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; AUT_BUS[1]                                                              ; REG_ADDR[10]                                                             ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; AUT_CPU[1]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; AUT_BUS[1]                                                              ; REG_ADDR[11]                                                             ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; AUT_CPU[1]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; AUT_CPU[1]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; AUT_CPU[1]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; AUT_CPU[1]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; AUT_CPU[1]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; GEN        ; GEN      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; AUT_CPU[0]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; GEN        ; GEN      ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; AUT_CPU[0]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; GEN        ; GEN      ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; AUT_CPU[0]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; GEN        ; GEN      ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; AUT_CPU[0]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; GEN        ; GEN      ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; AUT_CPU[0]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; GEN        ; GEN      ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; AUT_CPU[0]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; GEN        ; GEN      ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; AUT_CPU[0]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; GEN        ; GEN      ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; AUT_CPU[0]                                                              ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; GEN        ; GEN      ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; REG_CMD[23]                                                             ; AUT_CPU[1]                                                               ; GEN        ; GEN      ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; REG_CMD[23]                                                             ; AUT_CPU[0]                                                               ; GEN        ; GEN      ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; GEN        ; GEN      ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; GEN        ; GEN      ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; GEN        ; GEN      ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; GEN        ; GEN      ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; GEN        ; GEN      ; None                        ; None                      ; 3.500 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; GEN        ; GEN      ; None                        ; None                      ; 3.500 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; GEN        ; GEN      ; None                        ; None                      ; 3.500 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; GEN        ; GEN      ; None                        ; None                      ; 3.500 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; GEN        ; GEN      ; None                        ; None                      ; 3.500 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; AUT_BUS[0]                                                              ; AUT_BUS[0]                                                               ; GEN        ; GEN      ; None                        ; None                      ; 3.400 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; AUT_CPU[1]                                                              ; AUT_CPU[1]                                                               ; GEN        ; GEN      ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; AUT_CPU[1]                                                              ; AUT_CPU[0]                                                               ; GEN        ; GEN      ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; GEN        ; GEN      ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; GEN        ; GEN      ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; GEN        ; GEN      ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; GEN        ; GEN      ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; GEN        ; GEN      ; None                        ; None                      ; 3.300 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                         ;                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------+
; tsu                                                                  ;
+-------+--------------+------------+---------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To          ; To Clock ;
+-------+--------------+------------+---------+-------------+----------+
; N/A   ; None         ; 6.900 ns   ; DATA[7] ; REG_CMD[23] ; GEN      ;
; N/A   ; None         ; 6.600 ns   ; DATA[4] ; REG_CMD[20] ; GEN      ;
; N/A   ; None         ; 6.600 ns   ; WT      ; AUT_BUS[0]  ; GEN      ;
; N/A   ; None         ; 6.500 ns   ; DATA[5] ; REG_CMD[21] ; GEN      ;
; N/A   ; None         ; 6.300 ns   ; DATA[6] ; REG_CMD[22] ; GEN      ;
; N/A   ; None         ; 6.200 ns   ; DATA[3] ; REG_CMD[19] ; GEN      ;
+-------+--------------+------------+---------+-------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                      ;
+-------+--------------+------------+--------------------------------------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                     ; To           ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------+--------------+------------+
; N/A   ; None         ; 12.400 ns  ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; D_PC[8]      ; GEN        ;
; N/A   ; None         ; 12.300 ns  ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; D_PC[12]     ; GEN        ;
; N/A   ; None         ; 12.300 ns  ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; D_PC[2]      ; GEN        ;
; N/A   ; None         ; 12.200 ns  ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; D_PC[15]     ; GEN        ;
; N/A   ; None         ; 12.200 ns  ; REG_ADDR[15]                                                             ; ADDR[15]     ; GEN        ;
; N/A   ; None         ; 12.200 ns  ; REG_ADDR[11]                                                             ; ADDR[11]     ; GEN        ;
; N/A   ; None         ; 11.500 ns  ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; D_PC[11]     ; GEN        ;
; N/A   ; None         ; 11.400 ns  ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; D_PC[7]      ; GEN        ;
; N/A   ; None         ; 11.400 ns  ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; D_PC[5]      ; GEN        ;
; N/A   ; None         ; 11.400 ns  ; REG_ADDR[8]                                                              ; ADDR[8]      ; GEN        ;
; N/A   ; None         ; 11.400 ns  ; REG_ADDR[6]                                                              ; ADDR[6]      ; GEN        ;
; N/A   ; None         ; 11.300 ns  ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; D_PC[6]      ; GEN        ;
; N/A   ; None         ; 11.300 ns  ; SIG_MREQ~1                                                               ; RD           ; GEN        ;
; N/A   ; None         ; 11.300 ns  ; REG_ADDR[10]                                                             ; ADDR[10]     ; GEN        ;
; N/A   ; None         ; 11.300 ns  ; REG_ADDR[5]                                                              ; ADDR[5]      ; GEN        ;
; N/A   ; None         ; 11.300 ns  ; REG_ADDR[4]                                                              ; ADDR[4]      ; GEN        ;
; N/A   ; None         ; 11.300 ns  ; REG_ADDR[2]                                                              ; ADDR[2]      ; GEN        ;
; N/A   ; None         ; 11.200 ns  ; AUT_BUS[1]                                                               ; D_AUT_BUS[1] ; GEN        ;
; N/A   ; None         ; 11.200 ns  ; REG_ADDR[0]                                                              ; ADDR[0]      ; GEN        ;
; N/A   ; None         ; 10.500 ns  ; SIG_MREQ                                                                 ; MREQ         ; GEN        ;
; N/A   ; None         ; 10.400 ns  ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; D_PC[10]     ; GEN        ;
; N/A   ; None         ; 10.400 ns  ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; D_PC[4]      ; GEN        ;
; N/A   ; None         ; 10.400 ns  ; AUT_CPU[1]                                                               ; D_AUT_CPU[1] ; GEN        ;
; N/A   ; None         ; 10.100 ns  ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; D_PC[14]     ; GEN        ;
; N/A   ; None         ; 10.100 ns  ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; D_PC[9]      ; GEN        ;
; N/A   ; None         ; 10.100 ns  ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; D_PC[1]      ; GEN        ;
; N/A   ; None         ; 10.100 ns  ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; D_PC[0]      ; GEN        ;
; N/A   ; None         ; 10.100 ns  ; AUT_BUS[0]                                                               ; D_AUT_BUS[0] ; GEN        ;
; N/A   ; None         ; 10.100 ns  ; REG_ADDR[14]                                                             ; ADDR[14]     ; GEN        ;
; N/A   ; None         ; 10.100 ns  ; REG_ADDR[9]                                                              ; ADDR[9]      ; GEN        ;
; N/A   ; None         ; 10.100 ns  ; REG_ADDR[3]                                                              ; ADDR[3]      ; GEN        ;
; N/A   ; None         ; 10.100 ns  ; REG_ADDR[1]                                                              ; ADDR[1]      ; GEN        ;
; N/A   ; None         ; 9.900 ns   ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; D_PC[13]     ; GEN        ;
; N/A   ; None         ; 9.900 ns   ; lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; D_PC[3]      ; GEN        ;
; N/A   ; None         ; 9.900 ns   ; AUT_CPU[0]                                                               ; D_AUT_CPU[0] ; GEN        ;
; N/A   ; None         ; 9.900 ns   ; REG_ADDR[13]                                                             ; ADDR[13]     ; GEN        ;
; N/A   ; None         ; 9.900 ns   ; REG_ADDR[12]                                                             ; ADDR[12]     ; GEN        ;
; N/A   ; None         ; 9.900 ns   ; REG_ADDR[7]                                                              ; ADDR[7]      ; GEN        ;
+-------+--------------+------------+--------------------------------------------------------------------------+--------------+------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To       ;
+-------+-------------------+-----------------+------+----------+
; N/A   ; None              ; 18.200 ns       ; WT   ; WAIT_CPU ;
+-------+-------------------+-----------------+------+----------+


+----------------------------------------------------------------------------+
; th                                                                         ;
+---------------+-------------+-----------+---------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To          ; To Clock ;
+---------------+-------------+-----------+---------+-------------+----------+
; N/A           ; None        ; -4.300 ns ; DATA[3] ; REG_CMD[19] ; GEN      ;
; N/A           ; None        ; -4.400 ns ; DATA[6] ; REG_CMD[22] ; GEN      ;
; N/A           ; None        ; -4.600 ns ; DATA[5] ; REG_CMD[21] ; GEN      ;
; N/A           ; None        ; -4.700 ns ; DATA[4] ; REG_CMD[20] ; GEN      ;
; N/A           ; None        ; -4.700 ns ; WT      ; AUT_BUS[0]  ; GEN      ;
; N/A           ; None        ; -5.000 ns ; DATA[7] ; REG_CMD[23] ; GEN      ;
+---------------+-------------+-----------+---------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 09 04:35:33 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "GEN" is an undefined clock
Info: Clock "GEN" has Internal fmax of 128.21 MHz between source register "REG_CMD[23]" and destination register "lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]" (period= 7.8 ns)
    Info: + Longest register to register delay is 6.700 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_F33; Fanout = 2; REG Node = 'REG_CMD[23]'
        Info: 2: + IC(0.300 ns) + CELL(1.700 ns) = 2.000 ns; Loc. = LC1_F33; Fanout = 2; COMB Node = 'Mux34~0'
        Info: 3: + IC(1.000 ns) + CELL(1.600 ns) = 4.600 ns; Loc. = LC3_F35; Fanout = 47; COMB Node = 'Mux34~1'
        Info: 4: + IC(1.000 ns) + CELL(1.100 ns) = 6.700 ns; Loc. = LC1_F34; Fanout = 5; REG Node = 'lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]'
        Info: Total cell delay = 4.400 ns ( 65.67 % )
        Info: Total interconnect delay = 2.300 ns ( 34.33 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "GEN" to destination register is 2.400 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 43; CLK Node = 'GEN'
            Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC1_F34; Fanout = 5; REG Node = 'lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]'
            Info: Total cell delay = 2.000 ns ( 83.33 % )
            Info: Total interconnect delay = 0.400 ns ( 16.67 % )
        Info: - Longest clock path from clock "GEN" to source register is 2.400 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 43; CLK Node = 'GEN'
            Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC8_F33; Fanout = 2; REG Node = 'REG_CMD[23]'
            Info: Total cell delay = 2.000 ns ( 83.33 % )
            Info: Total interconnect delay = 0.400 ns ( 16.67 % )
    Info: + Micro clock to output delay of source is 0.500 ns
    Info: + Micro setup delay of destination is 0.600 ns
Info: tsu for register "REG_CMD[23]" (data pin = "DATA[7]", clock pin = "GEN") is 6.900 ns
    Info: + Longest pin to register delay is 8.700 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_63; Fanout = 1; PIN Node = 'DATA[7]'
        Info: 2: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = IOC_63; Fanout = 1; COMB Node = 'DATA[7]~0'
        Info: 3: + IC(2.800 ns) + CELL(1.000 ns) = 8.700 ns; Loc. = LC8_F33; Fanout = 2; REG Node = 'REG_CMD[23]'
        Info: Total cell delay = 5.900 ns ( 67.82 % )
        Info: Total interconnect delay = 2.800 ns ( 32.18 % )
    Info: + Micro setup delay of destination is 0.600 ns
    Info: - Shortest clock path from clock "GEN" to destination register is 2.400 ns
        Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 43; CLK Node = 'GEN'
        Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC8_F33; Fanout = 2; REG Node = 'REG_CMD[23]'
        Info: Total cell delay = 2.000 ns ( 83.33 % )
        Info: Total interconnect delay = 0.400 ns ( 16.67 % )
Info: tco from clock "GEN" to destination pin "D_PC[8]" through register "lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]" is 12.400 ns
    Info: + Longest clock path from clock "GEN" to source register is 2.400 ns
        Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 43; CLK Node = 'GEN'
        Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC1_F36; Fanout = 5; REG Node = 'lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]'
        Info: Total cell delay = 2.000 ns ( 83.33 % )
        Info: Total interconnect delay = 0.400 ns ( 16.67 % )
    Info: + Micro clock to output delay of source is 0.500 ns
    Info: + Longest register to pin delay is 9.500 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_F36; Fanout = 5; REG Node = 'lpm_counter:REG_PC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]'
        Info: 2: + IC(3.200 ns) + CELL(6.300 ns) = 9.500 ns; Loc. = PIN_102; Fanout = 0; PIN Node = 'D_PC[8]'
        Info: Total cell delay = 6.300 ns ( 66.32 % )
        Info: Total interconnect delay = 3.200 ns ( 33.68 % )
Info: Longest tpd from source pin "WT" to destination pin "WAIT_CPU" is 18.200 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_82; Fanout = 1; PIN Node = 'WT'
    Info: 2: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = IOC_82; Fanout = 2; COMB Node = 'WT~0'
    Info: 3: + IC(2.500 ns) + CELL(1.400 ns) = 8.800 ns; Loc. = LC6_F30; Fanout = 1; COMB Node = 'WAIT_CPU~0'
    Info: 4: + IC(3.100 ns) + CELL(6.300 ns) = 18.200 ns; Loc. = PIN_98; Fanout = 0; PIN Node = 'WAIT_CPU'
    Info: Total cell delay = 12.600 ns ( 69.23 % )
    Info: Total interconnect delay = 5.600 ns ( 30.77 % )
Info: th for register "REG_CMD[19]" (data pin = "DATA[3]", clock pin = "GEN") is -4.300 ns
    Info: + Longest clock path from clock "GEN" to destination register is 2.400 ns
        Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 43; CLK Node = 'GEN'
        Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC6_F33; Fanout = 3; REG Node = 'REG_CMD[19]'
        Info: Total cell delay = 2.000 ns ( 83.33 % )
        Info: Total interconnect delay = 0.400 ns ( 16.67 % )
    Info: + Micro hold delay of destination is 1.300 ns
    Info: - Shortest pin to register delay is 8.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_46; Fanout = 1; PIN Node = 'DATA[3]'
        Info: 2: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = IOC_46; Fanout = 1; COMB Node = 'DATA[3]~4'
        Info: 3: + IC(2.100 ns) + CELL(1.000 ns) = 8.000 ns; Loc. = LC6_F33; Fanout = 3; REG Node = 'REG_CMD[19]'
        Info: Total cell delay = 5.900 ns ( 73.75 % )
        Info: Total interconnect delay = 2.100 ns ( 26.25 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 134 megabytes
    Info: Processing ended: Mon May 09 04:35:34 2011
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


