Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar  9 11:53:00 2023
| Host         : DESKTOP-VEN7OOV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     40.267        0.000                      0                  174        0.132        0.000                      0                  174       16.667        0.000                       0                    98  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
nolabel_line70/inst/clk_in  {0.000 41.666}     83.333          12.000          
  clk_out_clock_gen_24MHz   {0.000 20.833}     41.666          24.000          
  clkfbout_clock_gen_24MHz  {0.000 41.666}     83.333          12.000          
sys_clk_pin                 {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
nolabel_line70/inst/clk_in                                                                                                                                                   16.667        0.000                       0                     1  
  clk_out_clock_gen_24MHz        40.267        0.000                      0                    2        0.262        0.000                      0                    2       20.333        0.000                       0                     5  
  clkfbout_clock_gen_24MHz                                                                                                                                                   16.667        0.000                       0                     3  
sys_clk_pin                      77.777        0.000                      0                  172        0.132        0.000                      0                  172       41.160        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                    clk_out_clock_gen_24MHz                             
(none)                    clkfbout_clock_gen_24MHz                            
(none)                    sys_clk_pin                                         
(none)                                              clk_out_clock_gen_24MHz   
(none)                                              sys_clk_pin               


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line70/inst/clk_in
  To Clock:  nolabel_line70/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line70/inst/clk_in
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { nolabel_line70/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  nolabel_line70/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X1Y0  nolabel_line70/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X1Y0  nolabel_line70/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X1Y0  nolabel_line70/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X1Y0  nolabel_line70/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X1Y0  nolabel_line70/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clock_gen_24MHz
  To Clock:  clk_out_clock_gen_24MHz

Setup :            0  Failing Endpoints,  Worst Slack       40.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.267ns  (required time - arrival time)
  Source:                 core_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            core_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out_clock_gen_24MHz rise@41.667ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.642ns (54.675%)  route 0.532ns (45.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 43.183 - 41.667 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     1.571    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=3, routed)           1.634     1.634    clk_24Mhz
    SLICE_X40Y3          FDRE                                         r  core_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.518     2.152 f  core_clk_reg/Q
                         net (fo=2, routed)           0.532     2.685    core_clk
    SLICE_X40Y3          LUT2 (Prop_lut2_I0_O)        0.124     2.809 r  core_clk_i_1/O
                         net (fo=1, routed)           0.000     2.809    core_clk_i_1_n_0
    SLICE_X40Y3          FDRE                                         r  core_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.453    43.120    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    39.997 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    41.575    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.666 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=3, routed)           1.516    43.183    clk_24Mhz
    SLICE_X40Y3          FDRE                                         r  core_clk_reg/C
                         clock pessimism              0.118    43.301    
                         clock uncertainty           -0.302    42.999    
    SLICE_X40Y3          FDRE (Setup_fdre_C_D)        0.077    43.076    core_clk_reg
  -------------------------------------------------------------------
                         required time                         43.076    
                         arrival time                          -2.809    
  -------------------------------------------------------------------
                         slack                                 40.267    

Slack (MET) :             40.273ns  (required time - arrival time)
  Source:                 core_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            lauch_dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out_clock_gen_24MHz rise@41.667ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.642ns (54.768%)  route 0.530ns (45.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 43.183 - 41.667 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     1.571    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=3, routed)           1.634     1.634    clk_24Mhz
    SLICE_X40Y3          FDRE                                         r  core_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.518     2.152 r  core_clk_reg/Q
                         net (fo=2, routed)           0.530     2.683    lauch_dff/core_clk
    SLICE_X40Y3          LUT2 (Prop_lut2_I0_O)        0.124     2.807 r  lauch_dff/q_i_1/O
                         net (fo=1, routed)           0.000     2.807    lauch_dff/q_i_1_n_0
    SLICE_X40Y3          FDRE                                         r  lauch_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.453    43.120    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    39.997 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    41.575    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.666 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=3, routed)           1.516    43.183    lauch_dff/clk_out
    SLICE_X40Y3          FDRE                                         r  lauch_dff/q_reg/C
                         clock pessimism              0.118    43.301    
                         clock uncertainty           -0.302    42.999    
    SLICE_X40Y3          FDRE (Setup_fdre_C_D)        0.081    43.080    lauch_dff/q_reg
  -------------------------------------------------------------------
                         required time                         43.080    
                         arrival time                          -2.807    
  -------------------------------------------------------------------
                         slack                                 40.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 core_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            lauch_dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clock_gen_24MHz rise@0.000ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.547     0.547    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=3, routed)           0.593     0.593    clk_24Mhz
    SLICE_X40Y3          FDRE                                         r  core_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.164     0.757 r  core_clk_reg/Q
                         net (fo=2, routed)           0.174     0.931    lauch_dff/core_clk
    SLICE_X40Y3          LUT2 (Prop_lut2_I0_O)        0.045     0.976 r  lauch_dff/q_i_1/O
                         net (fo=1, routed)           0.000     0.976    lauch_dff/q_i_1_n_0
    SLICE_X40Y3          FDRE                                         r  lauch_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.815     0.815    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=3, routed)           0.864     0.864    lauch_dff/clk_out
    SLICE_X40Y3          FDRE                                         r  lauch_dff/q_reg/C
                         clock pessimism             -0.271     0.593    
    SLICE_X40Y3          FDRE (Hold_fdre_C_D)         0.121     0.714    lauch_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 core_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            core_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clock_gen_24MHz rise@0.000ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.547     0.547    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=3, routed)           0.593     0.593    clk_24Mhz
    SLICE_X40Y3          FDRE                                         r  core_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.164     0.757 f  core_clk_reg/Q
                         net (fo=2, routed)           0.174     0.931    core_clk
    SLICE_X40Y3          LUT2 (Prop_lut2_I0_O)        0.045     0.976 r  core_clk_i_1/O
                         net (fo=1, routed)           0.000     0.976    core_clk_i_1_n_0
    SLICE_X40Y3          FDRE                                         r  core_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.815     0.815    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=3, routed)           0.864     0.864    clk_24Mhz
    SLICE_X40Y3          FDRE                                         r  core_clk_reg/C
                         clock pessimism             -0.271     0.593    
    SLICE_X40Y3          FDRE (Hold_fdre_C_D)         0.120     0.713    core_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clock_gen_24MHz
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { nolabel_line70/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.666      39.511     BUFGCTRL_X0Y1    nolabel_line70/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.666      40.418     MMCME2_ADV_X1Y0  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X40Y3      core_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X41Y33     rst_indicator_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X40Y3      lauch_dff/q_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.666      171.694    MMCME2_ADV_X1Y0  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X40Y3      core_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X40Y3      core_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X41Y33     rst_indicator_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X41Y33     rst_indicator_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X40Y3      lauch_dff/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X40Y3      lauch_dff/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X40Y3      core_clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X40Y3      core_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X41Y33     rst_indicator_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X41Y33     rst_indicator_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X40Y3      lauch_dff/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X40Y3      lauch_dff/q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_gen_24MHz
  To Clock:  clkfbout_clock_gen_24MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_gen_24MHz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { nolabel_line70/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    nolabel_line70/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  nolabel_line70/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  nolabel_line70/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X1Y0  nolabel_line70/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y0  nolabel_line70/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.777ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 1.064ns (21.013%)  route 4.000ns (78.987%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.565     5.092    uart_reader/clk
    SLICE_X31Y10         FDRE                                         r  uart_reader/etu_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  uart_reader/etu_cnt_reg[2]/Q
                         net (fo=3, routed)           0.829     6.377    uart_reader/etu_cnt_reg_n_0_[2]
    SLICE_X31Y9          LUT4 (Prop_lut4_I3_O)        0.152     6.529 r  uart_reader/FSM_onehot_state[2]_i_5/O
                         net (fo=3, routed)           1.003     7.532    uart_reader/FSM_onehot_state[2]_i_5_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.332     7.864 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=9, routed)           1.130     8.994    uart_reader/etu_full__10
    SLICE_X35Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.118 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          1.038    10.156    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X31Y9          FDRE                                         r  uart_reader/etu_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.446    88.124    uart_reader/clk
    SLICE_X31Y9          FDRE                                         r  uart_reader/etu_cnt_reg[0]/C
                         clock pessimism              0.273    88.397    
                         clock uncertainty           -0.035    88.362    
    SLICE_X31Y9          FDRE (Setup_fdre_C_R)       -0.429    87.933    uart_reader/etu_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         87.933    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                 77.777    

Slack (MET) :             77.864ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 1.064ns (21.386%)  route 3.911ns (78.614%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.565     5.092    uart_reader/clk
    SLICE_X31Y10         FDRE                                         r  uart_reader/etu_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  uart_reader/etu_cnt_reg[2]/Q
                         net (fo=3, routed)           0.829     6.377    uart_reader/etu_cnt_reg_n_0_[2]
    SLICE_X31Y9          LUT4 (Prop_lut4_I3_O)        0.152     6.529 r  uart_reader/FSM_onehot_state[2]_i_5/O
                         net (fo=3, routed)           1.003     7.532    uart_reader/FSM_onehot_state[2]_i_5_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.332     7.864 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=9, routed)           1.130     8.994    uart_reader/etu_full__10
    SLICE_X35Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.118 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.949    10.067    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X31Y11         FDRE                                         r  uart_reader/etu_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.445    88.123    uart_reader/clk
    SLICE_X31Y11         FDRE                                         r  uart_reader/etu_cnt_reg[5]/C
                         clock pessimism              0.273    88.396    
                         clock uncertainty           -0.035    88.361    
    SLICE_X31Y11         FDRE (Setup_fdre_C_R)       -0.429    87.932    uart_reader/etu_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         87.932    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                 77.864    

Slack (MET) :             77.864ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 1.064ns (21.386%)  route 3.911ns (78.614%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.565     5.092    uart_reader/clk
    SLICE_X31Y10         FDRE                                         r  uart_reader/etu_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  uart_reader/etu_cnt_reg[2]/Q
                         net (fo=3, routed)           0.829     6.377    uart_reader/etu_cnt_reg_n_0_[2]
    SLICE_X31Y9          LUT4 (Prop_lut4_I3_O)        0.152     6.529 r  uart_reader/FSM_onehot_state[2]_i_5/O
                         net (fo=3, routed)           1.003     7.532    uart_reader/FSM_onehot_state[2]_i_5_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.332     7.864 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=9, routed)           1.130     8.994    uart_reader/etu_full__10
    SLICE_X35Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.118 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.949    10.067    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X31Y11         FDRE                                         r  uart_reader/etu_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.445    88.123    uart_reader/clk
    SLICE_X31Y11         FDRE                                         r  uart_reader/etu_cnt_reg[6]/C
                         clock pessimism              0.273    88.396    
                         clock uncertainty           -0.035    88.361    
    SLICE_X31Y11         FDRE (Setup_fdre_C_R)       -0.429    87.932    uart_reader/etu_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         87.932    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                 77.864    

Slack (MET) :             77.864ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 1.064ns (21.386%)  route 3.911ns (78.614%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.565     5.092    uart_reader/clk
    SLICE_X31Y10         FDRE                                         r  uart_reader/etu_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  uart_reader/etu_cnt_reg[2]/Q
                         net (fo=3, routed)           0.829     6.377    uart_reader/etu_cnt_reg_n_0_[2]
    SLICE_X31Y9          LUT4 (Prop_lut4_I3_O)        0.152     6.529 r  uart_reader/FSM_onehot_state[2]_i_5/O
                         net (fo=3, routed)           1.003     7.532    uart_reader/FSM_onehot_state[2]_i_5_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.332     7.864 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=9, routed)           1.130     8.994    uart_reader/etu_full__10
    SLICE_X35Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.118 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.949    10.067    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X31Y11         FDRE                                         r  uart_reader/etu_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.445    88.123    uart_reader/clk
    SLICE_X31Y11         FDRE                                         r  uart_reader/etu_cnt_reg[7]/C
                         clock pessimism              0.273    88.396    
                         clock uncertainty           -0.035    88.361    
    SLICE_X31Y11         FDRE (Setup_fdre_C_R)       -0.429    87.932    uart_reader/etu_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         87.932    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                 77.864    

Slack (MET) :             77.864ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 1.064ns (21.386%)  route 3.911ns (78.614%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.565     5.092    uart_reader/clk
    SLICE_X31Y10         FDRE                                         r  uart_reader/etu_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  uart_reader/etu_cnt_reg[2]/Q
                         net (fo=3, routed)           0.829     6.377    uart_reader/etu_cnt_reg_n_0_[2]
    SLICE_X31Y9          LUT4 (Prop_lut4_I3_O)        0.152     6.529 r  uart_reader/FSM_onehot_state[2]_i_5/O
                         net (fo=3, routed)           1.003     7.532    uart_reader/FSM_onehot_state[2]_i_5_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.332     7.864 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=9, routed)           1.130     8.994    uart_reader/etu_full__10
    SLICE_X35Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.118 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.949    10.067    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X31Y11         FDRE                                         r  uart_reader/etu_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.445    88.123    uart_reader/clk
    SLICE_X31Y11         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C
                         clock pessimism              0.273    88.396    
                         clock uncertainty           -0.035    88.361    
    SLICE_X31Y11         FDRE (Setup_fdre_C_R)       -0.429    87.932    uart_reader/etu_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         87.932    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                 77.864    

Slack (MET) :             77.912ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 1.064ns (21.599%)  route 3.862ns (78.401%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.565     5.092    uart_reader/clk
    SLICE_X31Y10         FDRE                                         r  uart_reader/etu_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  uart_reader/etu_cnt_reg[2]/Q
                         net (fo=3, routed)           0.829     6.377    uart_reader/etu_cnt_reg_n_0_[2]
    SLICE_X31Y9          LUT4 (Prop_lut4_I3_O)        0.152     6.529 r  uart_reader/FSM_onehot_state[2]_i_5/O
                         net (fo=3, routed)           1.003     7.532    uart_reader/FSM_onehot_state[2]_i_5_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.332     7.864 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=9, routed)           1.130     8.994    uart_reader/etu_full__10
    SLICE_X35Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.118 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.900    10.018    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X31Y12         FDRE                                         r  uart_reader/etu_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.444    88.122    uart_reader/clk
    SLICE_X31Y12         FDRE                                         r  uart_reader/etu_cnt_reg[10]/C
                         clock pessimism              0.273    88.395    
                         clock uncertainty           -0.035    88.360    
    SLICE_X31Y12         FDRE (Setup_fdre_C_R)       -0.429    87.931    uart_reader/etu_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         87.931    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                 77.912    

Slack (MET) :             77.912ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 1.064ns (21.599%)  route 3.862ns (78.401%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.565     5.092    uart_reader/clk
    SLICE_X31Y10         FDRE                                         r  uart_reader/etu_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  uart_reader/etu_cnt_reg[2]/Q
                         net (fo=3, routed)           0.829     6.377    uart_reader/etu_cnt_reg_n_0_[2]
    SLICE_X31Y9          LUT4 (Prop_lut4_I3_O)        0.152     6.529 r  uart_reader/FSM_onehot_state[2]_i_5/O
                         net (fo=3, routed)           1.003     7.532    uart_reader/FSM_onehot_state[2]_i_5_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.332     7.864 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=9, routed)           1.130     8.994    uart_reader/etu_full__10
    SLICE_X35Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.118 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.900    10.018    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X31Y12         FDRE                                         r  uart_reader/etu_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.444    88.122    uart_reader/clk
    SLICE_X31Y12         FDRE                                         r  uart_reader/etu_cnt_reg[11]/C
                         clock pessimism              0.273    88.395    
                         clock uncertainty           -0.035    88.360    
    SLICE_X31Y12         FDRE (Setup_fdre_C_R)       -0.429    87.931    uart_reader/etu_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         87.931    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                 77.912    

Slack (MET) :             77.912ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 1.064ns (21.599%)  route 3.862ns (78.401%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.565     5.092    uart_reader/clk
    SLICE_X31Y10         FDRE                                         r  uart_reader/etu_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  uart_reader/etu_cnt_reg[2]/Q
                         net (fo=3, routed)           0.829     6.377    uart_reader/etu_cnt_reg_n_0_[2]
    SLICE_X31Y9          LUT4 (Prop_lut4_I3_O)        0.152     6.529 r  uart_reader/FSM_onehot_state[2]_i_5/O
                         net (fo=3, routed)           1.003     7.532    uart_reader/FSM_onehot_state[2]_i_5_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.332     7.864 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=9, routed)           1.130     8.994    uart_reader/etu_full__10
    SLICE_X35Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.118 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.900    10.018    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X31Y12         FDRE                                         r  uart_reader/etu_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.444    88.122    uart_reader/clk
    SLICE_X31Y12         FDRE                                         r  uart_reader/etu_cnt_reg[12]/C
                         clock pessimism              0.273    88.395    
                         clock uncertainty           -0.035    88.360    
    SLICE_X31Y12         FDRE (Setup_fdre_C_R)       -0.429    87.931    uart_reader/etu_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         87.931    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                 77.912    

Slack (MET) :             77.912ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 1.064ns (21.599%)  route 3.862ns (78.401%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.565     5.092    uart_reader/clk
    SLICE_X31Y10         FDRE                                         r  uart_reader/etu_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  uart_reader/etu_cnt_reg[2]/Q
                         net (fo=3, routed)           0.829     6.377    uart_reader/etu_cnt_reg_n_0_[2]
    SLICE_X31Y9          LUT4 (Prop_lut4_I3_O)        0.152     6.529 r  uart_reader/FSM_onehot_state[2]_i_5/O
                         net (fo=3, routed)           1.003     7.532    uart_reader/FSM_onehot_state[2]_i_5_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.332     7.864 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=9, routed)           1.130     8.994    uart_reader/etu_full__10
    SLICE_X35Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.118 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.900    10.018    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X31Y12         FDRE                                         r  uart_reader/etu_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.444    88.122    uart_reader/clk
    SLICE_X31Y12         FDRE                                         r  uart_reader/etu_cnt_reg[9]/C
                         clock pessimism              0.273    88.395    
                         clock uncertainty           -0.035    88.360    
    SLICE_X31Y12         FDRE (Setup_fdre_C_R)       -0.429    87.931    uart_reader/etu_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         87.931    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                 77.912    

Slack (MET) :             77.943ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.064ns (21.614%)  route 3.859ns (78.386%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.565     5.092    uart_reader/clk
    SLICE_X31Y10         FDRE                                         r  uart_reader/etu_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  uart_reader/etu_cnt_reg[2]/Q
                         net (fo=3, routed)           0.829     6.377    uart_reader/etu_cnt_reg_n_0_[2]
    SLICE_X31Y9          LUT4 (Prop_lut4_I3_O)        0.152     6.529 r  uart_reader/FSM_onehot_state[2]_i_5/O
                         net (fo=3, routed)           1.003     7.532    uart_reader/FSM_onehot_state[2]_i_5_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.332     7.864 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=9, routed)           1.130     8.994    uart_reader/etu_full__10
    SLICE_X35Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.118 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.897    10.015    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  uart_reader/etu_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.446    88.124    uart_reader/clk
    SLICE_X31Y10         FDRE                                         r  uart_reader/etu_cnt_reg[1]/C
                         clock pessimism              0.298    88.422    
                         clock uncertainty           -0.035    88.387    
    SLICE_X31Y10         FDRE (Setup_fdre_C_R)       -0.429    87.958    uart_reader/etu_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         87.958    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                 77.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 tx_data_in_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.591     1.481    clk_IBUF_BUFG
    SLICE_X38Y10         FDSE                                         r  tx_data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDSE (Prop_fdse_C_Q)         0.141     1.622 r  tx_data_in_reg[4]/Q
                         net (fo=1, routed)           0.051     1.673    uart_writer/tx_data_in[4]
    SLICE_X39Y10         LUT3 (Prop_lut3_I2_O)        0.045     1.718 r  uart_writer/data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.718    uart_writer/data[4]
    SLICE_X39Y10         FDRE                                         r  uart_writer/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.996    uart_writer/clk
    SLICE_X39Y10         FDRE                                         r  uart_writer/data_reg[4]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X39Y10         FDRE (Hold_fdre_C_D)         0.092     1.586    uart_writer/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 sel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx_data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.591     1.481    clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  sel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  sel_reg[8]/Q
                         net (fo=1, routed)           0.051     1.696    uart_writer/Q[0]
    SLICE_X37Y9          LUT4 (Prop_lut4_I0_O)        0.045     1.741 r  uart_writer/tx_data_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.741    uart_writer_n_6
    SLICE_X37Y9          FDRE                                         r  tx_data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.996    clk_IBUF_BUFG
    SLICE_X37Y9          FDRE                                         r  tx_data_in_reg[0]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X37Y9          FDRE (Hold_fdre_C_D)         0.091     1.585    tx_data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 tx_data_in_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.591     1.481    clk_IBUF_BUFG
    SLICE_X38Y10         FDSE                                         r  tx_data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDSE (Prop_fdse_C_Q)         0.141     1.622 r  tx_data_in_reg[2]/Q
                         net (fo=1, routed)           0.086     1.707    uart_writer/tx_data_in[2]
    SLICE_X39Y10         LUT3 (Prop_lut3_I2_O)        0.045     1.752 r  uart_writer/data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.752    uart_writer/data[2]
    SLICE_X39Y10         FDRE                                         r  uart_writer/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.996    uart_writer/clk
    SLICE_X39Y10         FDRE                                         r  uart_writer/data_reg[2]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X39Y10         FDRE (Hold_fdre_C_D)         0.091     1.585    uart_writer/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 tx_data_in_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.323%)  route 0.112ns (37.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.591     1.481    clk_IBUF_BUFG
    SLICE_X38Y10         FDSE                                         r  tx_data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDSE (Prop_fdse_C_Q)         0.141     1.622 r  tx_data_in_reg[6]/Q
                         net (fo=1, routed)           0.112     1.734    uart_writer/tx_data_in[6]
    SLICE_X37Y10         LUT3 (Prop_lut3_I2_O)        0.045     1.779 r  uart_writer/data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.779    uart_writer/data[6]
    SLICE_X37Y10         FDRE                                         r  uart_writer/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.861     1.995    uart_writer/clk
    SLICE_X37Y10         FDRE                                         r  uart_writer/data_reg[6]/C
                         clock pessimism             -0.478     1.517    
    SLICE_X37Y10         FDRE (Hold_fdre_C_D)         0.092     1.609    uart_writer/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sel_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx_data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.591     1.481    clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  sel_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  sel_reg[11]/Q
                         net (fo=1, routed)           0.083     1.728    uart_writer/Q[1]
    SLICE_X37Y9          LUT4 (Prop_lut4_I0_O)        0.045     1.773 r  uart_writer/tx_data_in[3]_i_1/O
                         net (fo=1, routed)           0.000     1.773    uart_writer_n_5
    SLICE_X37Y9          FDRE                                         r  tx_data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.996    clk_IBUF_BUFG
    SLICE_X37Y9          FDRE                                         r  tx_data_in_reg[3]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X37Y9          FDRE (Hold_fdre_C_D)         0.092     1.586    tx_data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uart_reader/data_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            sel_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.813%)  route 0.136ns (49.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.479    uart_reader/clk
    SLICE_X37Y12         FDSE                                         r  uart_reader/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDSE (Prop_fdse_C_Q)         0.141     1.620 r  uart_reader/data_out_reg[4]/Q
                         net (fo=4, routed)           0.136     1.756    rx_data_out[4]
    SLICE_X36Y10         FDRE                                         r  sel_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.861     1.995    clk_IBUF_BUFG
    SLICE_X36Y10         FDRE                                         r  sel_reg[12]/C
                         clock pessimism             -0.499     1.496    
    SLICE_X36Y10         FDRE (Hold_fdre_C_D)         0.052     1.548    sel_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx_data_in_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.041%)  route 0.152ns (44.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.480    clk_IBUF_BUFG
    SLICE_X37Y11         FDRE                                         r  FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     1.621 f  FSM_sequential_current_state_reg[2]/Q
                         net (fo=18, routed)          0.152     1.773    current_state__0[2]
    SLICE_X38Y11         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  tx_data_in[1]_i_1/O
                         net (fo=1, routed)           0.000     1.818    tx_data_in[1]_i_1_n_0
    SLICE_X38Y11         FDSE                                         r  tx_data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.996    clk_IBUF_BUFG
    SLICE_X38Y11         FDSE                                         r  tx_data_in_reg[1]/C
                         clock pessimism             -0.478     1.518    
    SLICE_X38Y11         FDSE (Hold_fdse_C_D)         0.091     1.609    tx_data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.695%)  route 0.136ns (42.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.480    clk_IBUF_BUFG
    SLICE_X37Y11         FDRE                                         r  en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     1.621 f  en_reg/Q
                         net (fo=6, routed)           0.136     1.757    uart_writer/FSM_sequential_state_reg[0]_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I2_O)        0.045     1.802 r  uart_writer/rdy_i_1/O
                         net (fo=1, routed)           0.000     1.802    uart_writer/rdy_i_1_n_0
    SLICE_X35Y11         FDRE                                         r  uart_writer/rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.861     1.995    uart_writer/clk
    SLICE_X35Y11         FDRE                                         r  uart_writer/rdy_reg/C
                         clock pessimism             -0.499     1.496    
    SLICE_X35Y11         FDRE (Hold_fdre_C_D)         0.092     1.588    uart_writer/rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 tx_data_in_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.063%)  route 0.140ns (42.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.591     1.481    clk_IBUF_BUFG
    SLICE_X38Y10         FDSE                                         r  tx_data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDSE (Prop_fdse_C_Q)         0.141     1.622 r  tx_data_in_reg[5]/Q
                         net (fo=1, routed)           0.140     1.762    uart_writer/tx_data_in[5]
    SLICE_X39Y10         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  uart_writer/data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.807    uart_writer/data[5]
    SLICE_X39Y10         FDRE                                         r  uart_writer/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.996    uart_writer/clk
    SLICE_X39Y10         FDRE                                         r  uart_writer/data_reg[5]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X39Y10         FDRE (Hold_fdre_C_D)         0.092     1.586    uart_writer/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uart_reader/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.550%)  route 0.126ns (40.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     1.478    uart_reader/clk
    SLICE_X35Y14         FDRE                                         r  uart_reader/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  uart_reader/FSM_onehot_state_reg[0]/Q
                         net (fo=10, routed)          0.126     1.745    uart_reader/FSM_onehot_state_reg_n_0_[0]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.790 r  uart_reader/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.790    uart_reader/FSM_onehot_state[0]_i_1_n_0
    SLICE_X35Y14         FDRE                                         r  uart_reader/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.858     1.992    uart_reader/clk
    SLICE_X35Y14         FDRE                                         r  uart_reader/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.091     1.569    uart_reader/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X37Y11   FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X37Y11   FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X37Y11   FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X37Y11   en_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X35Y9    sel_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y10   sel_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y9    sel_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y10   sel_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y10   sel_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y11   FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y11   FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y11   FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y11   FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y11   FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y11   FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y11   en_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y11   en_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X35Y9    sel_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X35Y9    sel_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y11   FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y11   FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y11   FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y11   FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y11   FSM_sequential_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y11   FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y11   en_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y11   en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X35Y9    sel_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X35Y9    sel_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clock_gen_24MHz
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            pio9
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        330.210ns  (logic 83.561ns (25.305%)  route 246.649ns (74.694%))
  Logic Levels:           424  (LUT1=412 LUT2=8 LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     1.571    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=3, routed)           1.634     1.634    lauch_dff/clk_out
    SLICE_X40Y3          FDRE                                         r  lauch_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.518     2.152 r  lauch_dff/q_reg/Q
                         net (fo=2, routed)           0.811     2.963    delay/inv_delay_line/genblk1[0].inv_pair_unit/a
    SLICE_X41Y2          LUT1 (Prop_lut1_I0_O)        0.124     3.087 f  delay/inv_delay_line/genblk1[0].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433     3.520    delay/inv_delay_line/genblk1[0].inv_pair_unit/trans
    SLICE_X41Y2          LUT1 (Prop_lut1_I0_O)        0.124     3.644 r  delay/inv_delay_line/genblk1[0].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.684     4.328    delay/inv_delay_line/genblk1[1].inv_pair_unit/a
    SLICE_X41Y2          LUT1 (Prop_lut1_I0_O)        0.124     4.452 f  delay/inv_delay_line/genblk1[1].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263     4.714    delay/inv_delay_line/genblk1[1].inv_pair_unit/trans
    SLICE_X41Y2          LUT1 (Prop_lut1_I0_O)        0.124     4.838 r  delay/inv_delay_line/genblk1[1].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.743     5.581    delay/inv_delay_line/genblk1[2].inv_pair_unit/a
    SLICE_X40Y2          LUT1 (Prop_lut1_I0_O)        0.124     5.705 f  delay/inv_delay_line/genblk1[2].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452     6.157    delay/inv_delay_line/genblk1[2].inv_pair_unit/trans
    SLICE_X40Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.281 r  delay/inv_delay_line/genblk1[2].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702     6.983    delay/inv_delay_line/genblk1[3].inv_pair_unit/a
    SLICE_X40Y2          LUT1 (Prop_lut1_I0_O)        0.124     7.107 f  delay/inv_delay_line/genblk1[3].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282     7.389    delay/inv_delay_line/genblk1[3].inv_pair_unit/trans
    SLICE_X40Y2          LUT1 (Prop_lut1_I0_O)        0.124     7.513 r  delay/inv_delay_line/genblk1[3].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.415     7.928    delay/inv_delay_line/genblk1[4].inv_pair_unit/a
    SLICE_X41Y3          LUT1 (Prop_lut1_I0_O)        0.124     8.052 f  delay/inv_delay_line/genblk1[4].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433     8.485    delay/inv_delay_line/genblk1[4].inv_pair_unit/trans
    SLICE_X41Y3          LUT1 (Prop_lut1_I0_O)        0.124     8.609 r  delay/inv_delay_line/genblk1[4].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.897     9.506    delay/inv_delay_line/genblk1[5].inv_pair_unit/a
    SLICE_X40Y3          LUT1 (Prop_lut1_I0_O)        0.124     9.630 f  delay/inv_delay_line/genblk1[5].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282     9.912    delay/inv_delay_line/genblk1[5].inv_pair_unit/trans
    SLICE_X40Y3          LUT1 (Prop_lut1_I0_O)        0.124    10.036 r  delay/inv_delay_line/genblk1[5].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.454    10.489    delay/inv_delay_line/genblk1[6].inv_pair_unit/a
    SLICE_X39Y6          LUT1 (Prop_lut1_I0_O)        0.124    10.613 f  delay/inv_delay_line/genblk1[6].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    11.046    delay/inv_delay_line/genblk1[6].inv_pair_unit/trans
    SLICE_X39Y6          LUT1 (Prop_lut1_I0_O)        0.124    11.170 r  delay/inv_delay_line/genblk1[6].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    11.852    delay/inv_delay_line/genblk1[7].inv_pair_unit/a
    SLICE_X39Y6          LUT1 (Prop_lut1_I0_O)        0.124    11.976 f  delay/inv_delay_line/genblk1[7].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    12.239    delay/inv_delay_line/genblk1[7].inv_pair_unit/trans
    SLICE_X39Y6          LUT1 (Prop_lut1_I0_O)        0.124    12.363 r  delay/inv_delay_line/genblk1[7].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.722    13.085    delay/inv_delay_line/genblk1[8].inv_pair_unit/a
    SLICE_X38Y6          LUT1 (Prop_lut1_I0_O)        0.124    13.209 f  delay/inv_delay_line/genblk1[8].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    13.653    delay/inv_delay_line/genblk1[8].inv_pair_unit/trans
    SLICE_X38Y6          LUT1 (Prop_lut1_I0_O)        0.124    13.777 r  delay/inv_delay_line/genblk1[8].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    14.458    delay/inv_delay_line/genblk1[9].inv_pair_unit/a
    SLICE_X38Y6          LUT1 (Prop_lut1_I0_O)        0.124    14.582 f  delay/inv_delay_line/genblk1[9].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    14.862    delay/inv_delay_line/genblk1[9].inv_pair_unit/trans
    SLICE_X38Y6          LUT1 (Prop_lut1_I0_O)        0.124    14.986 r  delay/inv_delay_line/genblk1[9].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.975    15.961    delay/inv_delay_line/genblk1[10].inv_pair_unit/a
    SLICE_X41Y4          LUT1 (Prop_lut1_I0_O)        0.124    16.085 f  delay/inv_delay_line/genblk1[10].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    16.518    delay/inv_delay_line/genblk1[10].inv_pair_unit/trans
    SLICE_X41Y4          LUT1 (Prop_lut1_I0_O)        0.124    16.642 r  delay/inv_delay_line/genblk1[10].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.530    17.172    delay/inv_delay_line/genblk1[11].inv_pair_unit/a
    SLICE_X40Y4          LUT1 (Prop_lut1_I0_O)        0.124    17.296 f  delay/inv_delay_line/genblk1[11].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    17.748    delay/inv_delay_line/genblk1[11].inv_pair_unit/trans
    SLICE_X40Y4          LUT1 (Prop_lut1_I0_O)        0.124    17.872 r  delay/inv_delay_line/genblk1[11].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702    18.574    delay/inv_delay_line/genblk1[12].inv_pair_unit/a
    SLICE_X40Y4          LUT1 (Prop_lut1_I0_O)        0.124    18.698 f  delay/inv_delay_line/genblk1[12].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    18.980    delay/inv_delay_line/genblk1[12].inv_pair_unit/trans
    SLICE_X40Y4          LUT1 (Prop_lut1_I0_O)        0.124    19.104 r  delay/inv_delay_line/genblk1[12].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.575    19.679    delay/inv_delay_line/genblk1[13].inv_pair_unit/a
    SLICE_X38Y4          LUT1 (Prop_lut1_I0_O)        0.124    19.803 f  delay/inv_delay_line/genblk1[13].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    20.247    delay/inv_delay_line/genblk1[13].inv_pair_unit/trans
    SLICE_X38Y4          LUT1 (Prop_lut1_I0_O)        0.124    20.371 r  delay/inv_delay_line/genblk1[13].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.681    21.051    delay/inv_delay_line/genblk1[14].inv_pair_unit/a
    SLICE_X38Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.175 f  delay/inv_delay_line/genblk1[14].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.853    22.028    delay/inv_delay_line/genblk1[14].inv_pair_unit/trans
    SLICE_X38Y4          LUT1 (Prop_lut1_I0_O)        0.124    22.152 r  delay/inv_delay_line/genblk1[14].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.439    22.591    delay/inv_delay_line/genblk1[15].inv_pair_unit/a
    SLICE_X38Y4          LUT1 (Prop_lut1_I0_O)        0.119    22.710 f  delay/inv_delay_line/genblk1[15].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.682    23.392    delay/inv_delay_line/genblk1[15].inv_pair_unit/trans
    SLICE_X38Y4          LUT1 (Prop_lut1_I0_O)        0.360    23.752 r  delay/inv_delay_line/genblk1[15].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.451    24.203    delay/inv_delay_line/genblk1[16].inv_pair_unit/a
    SLICE_X38Y4          LUT1 (Prop_lut1_I0_O)        0.351    24.554 f  delay/inv_delay_line/genblk1[16].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.426    24.979    delay/inv_delay_line/genblk1[16].inv_pair_unit/trans
    SLICE_X38Y4          LUT1 (Prop_lut1_I0_O)        0.328    25.307 r  delay/inv_delay_line/genblk1[16].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.087    26.394    delay/inv_delay_line/genblk1[17].inv_pair_unit/a
    SLICE_X41Y1          LUT1 (Prop_lut1_I0_O)        0.327    26.721 f  delay/inv_delay_line/genblk1[17].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    27.154    delay/inv_delay_line/genblk1[17].inv_pair_unit/trans
    SLICE_X41Y1          LUT1 (Prop_lut1_I0_O)        0.124    27.278 r  delay/inv_delay_line/genblk1[17].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.677    27.955    delay/inv_delay_line/genblk1[18].inv_pair_unit/a
    SLICE_X41Y1          LUT1 (Prop_lut1_I0_O)        0.124    28.079 f  delay/inv_delay_line/genblk1[18].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.302    28.380    delay/inv_delay_line/genblk1[18].inv_pair_unit/trans
    SLICE_X39Y0          LUT1 (Prop_lut1_I0_O)        0.124    28.504 r  delay/inv_delay_line/genblk1[18].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.509    29.013    delay/inv_delay_line/genblk1[19].inv_pair_unit/a
    SLICE_X38Y0          LUT1 (Prop_lut1_I0_O)        0.124    29.137 f  delay/inv_delay_line/genblk1[19].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    29.581    delay/inv_delay_line/genblk1[19].inv_pair_unit/trans
    SLICE_X38Y0          LUT1 (Prop_lut1_I0_O)        0.124    29.705 r  delay/inv_delay_line/genblk1[19].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    30.387    delay/inv_delay_line/genblk1[20].inv_pair_unit/a
    SLICE_X38Y0          LUT1 (Prop_lut1_I0_O)        0.124    30.511 f  delay/inv_delay_line/genblk1[20].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    30.790    delay/inv_delay_line/genblk1[20].inv_pair_unit/trans
    SLICE_X38Y0          LUT1 (Prop_lut1_I0_O)        0.124    30.914 r  delay/inv_delay_line/genblk1[20].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.669    31.583    delay/inv_delay_line/genblk1[21].inv_pair_unit/a
    SLICE_X39Y0          LUT1 (Prop_lut1_I0_O)        0.124    31.707 f  delay/inv_delay_line/genblk1[21].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    31.858    delay/inv_delay_line/genblk1[21].inv_pair_unit/trans
    SLICE_X39Y0          LUT1 (Prop_lut1_I0_O)        0.124    31.982 r  delay/inv_delay_line/genblk1[21].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.432    32.414    delay/inv_delay_line/genblk1[22].inv_pair_unit/a
    SLICE_X38Y1          LUT1 (Prop_lut1_I0_O)        0.124    32.538 f  delay/inv_delay_line/genblk1[22].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    32.982    delay/inv_delay_line/genblk1[22].inv_pair_unit/trans
    SLICE_X38Y1          LUT1 (Prop_lut1_I0_O)        0.124    33.106 r  delay/inv_delay_line/genblk1[22].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    33.787    delay/inv_delay_line/genblk1[23].inv_pair_unit/a
    SLICE_X38Y1          LUT1 (Prop_lut1_I0_O)        0.124    33.911 f  delay/inv_delay_line/genblk1[23].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.853    34.764    delay/inv_delay_line/genblk1[23].inv_pair_unit/trans
    SLICE_X38Y1          LUT1 (Prop_lut1_I0_O)        0.124    34.888 r  delay/inv_delay_line/genblk1[23].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.860    35.748    delay/inv_delay_line/genblk1[24].inv_pair_unit/a
    SLICE_X38Y1          LUT1 (Prop_lut1_I0_O)        0.152    35.900 f  delay/inv_delay_line/genblk1[24].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.682    36.582    delay/inv_delay_line/genblk1[24].inv_pair_unit/trans
    SLICE_X38Y1          LUT1 (Prop_lut1_I0_O)        0.360    36.942 r  delay/inv_delay_line/genblk1[24].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.452    37.394    delay/inv_delay_line/genblk1[25].inv_pair_unit/a
    SLICE_X38Y1          LUT1 (Prop_lut1_I0_O)        0.351    37.745 f  delay/inv_delay_line/genblk1[25].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.426    38.171    delay/inv_delay_line/genblk1[25].inv_pair_unit/trans
    SLICE_X38Y1          LUT1 (Prop_lut1_I0_O)        0.328    38.499 r  delay/inv_delay_line/genblk1[25].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.439    38.937    delay/inv_delay_line/genblk1[26].inv_pair_unit/a
    SLICE_X38Y0          LUT1 (Prop_lut1_I0_O)        0.322    39.259 f  delay/inv_delay_line/genblk1[26].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.682    39.942    delay/inv_delay_line/genblk1[26].inv_pair_unit/trans
    SLICE_X38Y0          LUT1 (Prop_lut1_I0_O)        0.360    40.302 r  delay/inv_delay_line/genblk1[26].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.740    41.041    delay/inv_delay_line/genblk1[27].inv_pair_unit/a
    SLICE_X40Y1          LUT1 (Prop_lut1_I0_O)        0.326    41.367 f  delay/inv_delay_line/genblk1[27].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.867    42.235    delay/inv_delay_line/genblk1[27].inv_pair_unit/trans
    SLICE_X41Y1          LUT1 (Prop_lut1_I0_O)        0.124    42.359 r  delay/inv_delay_line/genblk1[27].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.529    42.888    delay/inv_delay_line/genblk1[28].inv_pair_unit/a
    SLICE_X40Y1          LUT1 (Prop_lut1_I0_O)        0.124    43.012 f  delay/inv_delay_line/genblk1[28].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162    43.173    delay/inv_delay_line/genblk1[28].inv_pair_unit/trans
    SLICE_X40Y1          LUT1 (Prop_lut1_I0_O)        0.124    43.297 r  delay/inv_delay_line/genblk1[28].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183    43.480    delay/inv_delay_line/genblk1[29].inv_pair_unit/a
    SLICE_X40Y1          LUT1 (Prop_lut1_I0_O)        0.124    43.604 f  delay/inv_delay_line/genblk1[29].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.642    44.247    delay/inv_delay_line/genblk1[29].inv_pair_unit/trans
    SLICE_X39Y0          LUT1 (Prop_lut1_I0_O)        0.124    44.371 r  delay/inv_delay_line/genblk1[29].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.954    45.325    delay/inv_delay_line/genblk1[30].inv_pair_unit/a
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.152    45.477 f  delay/inv_delay_line/genblk1[30].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.682    46.159    delay/inv_delay_line/genblk1[30].inv_pair_unit/trans
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.360    46.519 r  delay/inv_delay_line/genblk1[30].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.452    46.971    delay/inv_delay_line/genblk1[31].inv_pair_unit/a
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.351    47.322 f  delay/inv_delay_line/genblk1[31].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.858    48.181    delay/inv_delay_line/genblk1[31].inv_pair_unit/trans
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.362    48.543 r  delay/inv_delay_line/genblk1[31].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.825    49.367    delay/inv_delay_line/genblk1[32].inv_pair_unit/a
    SLICE_X36Y4          LUT1 (Prop_lut1_I0_O)        0.327    49.694 f  delay/inv_delay_line/genblk1[32].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    50.146    delay/inv_delay_line/genblk1[32].inv_pair_unit/trans
    SLICE_X36Y4          LUT1 (Prop_lut1_I0_O)        0.124    50.270 r  delay/inv_delay_line/genblk1[32].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702    50.972    delay/inv_delay_line/genblk1[33].inv_pair_unit/a
    SLICE_X36Y4          LUT1 (Prop_lut1_I0_O)        0.124    51.096 f  delay/inv_delay_line/genblk1[33].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    51.378    delay/inv_delay_line/genblk1[33].inv_pair_unit/trans
    SLICE_X36Y4          LUT1 (Prop_lut1_I0_O)        0.124    51.502 r  delay/inv_delay_line/genblk1[33].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.445    51.947    delay/inv_delay_line/genblk1[34].inv_pair_unit/a
    SLICE_X36Y4          LUT1 (Prop_lut1_I0_O)        0.117    52.064 f  delay/inv_delay_line/genblk1[34].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684    52.748    delay/inv_delay_line/genblk1[34].inv_pair_unit/trans
    SLICE_X36Y4          LUT1 (Prop_lut1_I0_O)        0.374    53.122 r  delay/inv_delay_line/genblk1[34].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.484    53.605    delay/inv_delay_line/genblk1[35].inv_pair_unit/a
    SLICE_X36Y4          LUT1 (Prop_lut1_I0_O)        0.353    53.958 f  delay/inv_delay_line/genblk1[35].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.988    54.946    delay/inv_delay_line/genblk1[35].inv_pair_unit/trans
    SLICE_X36Y4          LUT1 (Prop_lut1_I0_O)        0.384    55.330 r  delay/inv_delay_line/genblk1[35].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.679    56.010    delay/inv_delay_line/genblk1[36].inv_pair_unit/a
    SLICE_X36Y3          LUT1 (Prop_lut1_I0_O)        0.331    56.341 f  delay/inv_delay_line/genblk1[36].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    56.792    delay/inv_delay_line/genblk1[36].inv_pair_unit/trans
    SLICE_X36Y3          LUT1 (Prop_lut1_I0_O)        0.124    56.916 r  delay/inv_delay_line/genblk1[36].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.704    57.621    delay/inv_delay_line/genblk1[37].inv_pair_unit/a
    SLICE_X36Y3          LUT1 (Prop_lut1_I0_O)        0.124    57.745 f  delay/inv_delay_line/genblk1[37].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    58.027    delay/inv_delay_line/genblk1[37].inv_pair_unit/trans
    SLICE_X36Y3          LUT1 (Prop_lut1_I0_O)        0.124    58.151 r  delay/inv_delay_line/genblk1[37].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.854    59.005    delay/inv_delay_line/genblk1[38].inv_pair_unit/a
    SLICE_X36Y3          LUT1 (Prop_lut1_I0_O)        0.152    59.157 f  delay/inv_delay_line/genblk1[38].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684    59.840    delay/inv_delay_line/genblk1[38].inv_pair_unit/trans
    SLICE_X36Y3          LUT1 (Prop_lut1_I0_O)        0.374    60.214 r  delay/inv_delay_line/genblk1[38].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.485    60.699    delay/inv_delay_line/genblk1[39].inv_pair_unit/a
    SLICE_X36Y3          LUT1 (Prop_lut1_I0_O)        0.353    61.052 f  delay/inv_delay_line/genblk1[39].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    61.900    delay/inv_delay_line/genblk1[39].inv_pair_unit/trans
    SLICE_X36Y3          LUT1 (Prop_lut1_I0_O)        0.384    62.284 r  delay/inv_delay_line/genblk1[39].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.517    62.801    delay/inv_delay_line/genblk1[40].inv_pair_unit/a
    SLICE_X37Y3          LUT1 (Prop_lut1_I0_O)        0.331    63.132 f  delay/inv_delay_line/genblk1[40].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    63.565    delay/inv_delay_line/genblk1[40].inv_pair_unit/trans
    SLICE_X37Y3          LUT1 (Prop_lut1_I0_O)        0.124    63.689 r  delay/inv_delay_line/genblk1[40].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    64.370    delay/inv_delay_line/genblk1[41].inv_pair_unit/a
    SLICE_X37Y3          LUT1 (Prop_lut1_I0_O)        0.124    64.494 f  delay/inv_delay_line/genblk1[41].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    64.757    delay/inv_delay_line/genblk1[41].inv_pair_unit/trans
    SLICE_X37Y3          LUT1 (Prop_lut1_I0_O)        0.124    64.881 r  delay/inv_delay_line/genblk1[41].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.857    65.738    delay/inv_delay_line/genblk1[42].inv_pair_unit/a
    SLICE_X37Y3          LUT1 (Prop_lut1_I0_O)        0.152    65.890 f  delay/inv_delay_line/genblk1[42].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669    66.559    delay/inv_delay_line/genblk1[42].inv_pair_unit/trans
    SLICE_X37Y3          LUT1 (Prop_lut1_I0_O)        0.360    66.919 r  delay/inv_delay_line/genblk1[42].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.452    67.371    delay/inv_delay_line/genblk1[43].inv_pair_unit/a
    SLICE_X37Y3          LUT1 (Prop_lut1_I0_O)        0.351    67.722 f  delay/inv_delay_line/genblk1[43].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    68.570    delay/inv_delay_line/genblk1[43].inv_pair_unit/trans
    SLICE_X37Y3          LUT1 (Prop_lut1_I0_O)        0.362    68.932 r  delay/inv_delay_line/genblk1[43].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.559    69.491    delay/inv_delay_line/genblk1[44].inv_pair_unit/a
    SLICE_X37Y5          LUT1 (Prop_lut1_I0_O)        0.327    69.818 f  delay/inv_delay_line/genblk1[44].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    70.081    delay/inv_delay_line/genblk1[44].inv_pair_unit/trans
    SLICE_X37Y5          LUT1 (Prop_lut1_I0_O)        0.124    70.205 r  delay/inv_delay_line/genblk1[44].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.743    70.948    delay/inv_delay_line/genblk1[45].inv_pair_unit/a
    SLICE_X36Y5          LUT1 (Prop_lut1_I0_O)        0.124    71.072 f  delay/inv_delay_line/genblk1[45].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    71.524    delay/inv_delay_line/genblk1[45].inv_pair_unit/trans
    SLICE_X36Y5          LUT1 (Prop_lut1_I0_O)        0.124    71.648 r  delay/inv_delay_line/genblk1[45].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.817    72.465    delay/inv_delay_line/genblk1[46].inv_pair_unit/a
    SLICE_X39Y5          LUT1 (Prop_lut1_I0_O)        0.124    72.589 f  delay/inv_delay_line/genblk1[46].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    73.021    delay/inv_delay_line/genblk1[46].inv_pair_unit/trans
    SLICE_X39Y5          LUT1 (Prop_lut1_I0_O)        0.124    73.145 r  delay/inv_delay_line/genblk1[46].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    73.827    delay/inv_delay_line/genblk1[47].inv_pair_unit/a
    SLICE_X39Y5          LUT1 (Prop_lut1_I0_O)        0.124    73.951 f  delay/inv_delay_line/genblk1[47].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    74.214    delay/inv_delay_line/genblk1[47].inv_pair_unit/trans
    SLICE_X39Y5          LUT1 (Prop_lut1_I0_O)        0.124    74.338 r  delay/inv_delay_line/genblk1[47].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.719    75.057    delay/inv_delay_line/genblk1[48].inv_pair_unit/a
    SLICE_X38Y5          LUT1 (Prop_lut1_I0_O)        0.124    75.181 f  delay/inv_delay_line/genblk1[48].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    75.625    delay/inv_delay_line/genblk1[48].inv_pair_unit/trans
    SLICE_X38Y5          LUT1 (Prop_lut1_I0_O)        0.124    75.749 r  delay/inv_delay_line/genblk1[48].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    76.430    delay/inv_delay_line/genblk1[49].inv_pair_unit/a
    SLICE_X38Y5          LUT1 (Prop_lut1_I0_O)        0.124    76.554 f  delay/inv_delay_line/genblk1[49].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    76.834    delay/inv_delay_line/genblk1[49].inv_pair_unit/trans
    SLICE_X38Y5          LUT1 (Prop_lut1_I0_O)        0.124    76.958 r  delay/inv_delay_line/genblk1[49].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.812    77.770    delay/inv_delay_line/genblk1[50].inv_pair_unit/a
    SLICE_X39Y7          LUT1 (Prop_lut1_I0_O)        0.124    77.894 f  delay/inv_delay_line/genblk1[50].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    78.156    delay/inv_delay_line/genblk1[50].inv_pair_unit/trans
    SLICE_X39Y7          LUT1 (Prop_lut1_I0_O)        0.124    78.280 r  delay/inv_delay_line/genblk1[50].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.949    79.230    delay/inv_delay_line/genblk1[51].inv_pair_unit/a
    SLICE_X41Y6          LUT1 (Prop_lut1_I0_O)        0.124    79.354 f  delay/inv_delay_line/genblk1[51].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    79.787    delay/inv_delay_line/genblk1[51].inv_pair_unit/trans
    SLICE_X41Y6          LUT1 (Prop_lut1_I0_O)        0.124    79.911 r  delay/inv_delay_line/genblk1[51].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    80.592    delay/inv_delay_line/genblk1[52].inv_pair_unit/a
    SLICE_X41Y6          LUT1 (Prop_lut1_I0_O)        0.124    80.716 f  delay/inv_delay_line/genblk1[52].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    80.979    delay/inv_delay_line/genblk1[52].inv_pair_unit/trans
    SLICE_X41Y6          LUT1 (Prop_lut1_I0_O)        0.124    81.103 r  delay/inv_delay_line/genblk1[52].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.740    81.843    delay/inv_delay_line/genblk1[53].inv_pair_unit/a
    SLICE_X40Y6          LUT1 (Prop_lut1_I0_O)        0.124    81.967 f  delay/inv_delay_line/genblk1[53].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    82.419    delay/inv_delay_line/genblk1[53].inv_pair_unit/trans
    SLICE_X40Y6          LUT1 (Prop_lut1_I0_O)        0.124    82.543 r  delay/inv_delay_line/genblk1[53].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702    83.245    delay/inv_delay_line/genblk1[54].inv_pair_unit/a
    SLICE_X40Y6          LUT1 (Prop_lut1_I0_O)        0.124    83.369 f  delay/inv_delay_line/genblk1[54].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    83.651    delay/inv_delay_line/genblk1[54].inv_pair_unit/trans
    SLICE_X40Y6          LUT1 (Prop_lut1_I0_O)        0.124    83.775 r  delay/inv_delay_line/genblk1[54].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.472    84.246    delay/inv_delay_line/genblk1[55].inv_pair_unit/a
    SLICE_X36Y5          LUT1 (Prop_lut1_I0_O)        0.124    84.370 f  delay/inv_delay_line/genblk1[55].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    84.652    delay/inv_delay_line/genblk1[55].inv_pair_unit/trans
    SLICE_X36Y5          LUT1 (Prop_lut1_I0_O)        0.124    84.776 r  delay/inv_delay_line/genblk1[55].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.849    85.625    delay/inv_delay_line/genblk1[56].inv_pair_unit/a
    SLICE_X39Y9          LUT1 (Prop_lut1_I0_O)        0.124    85.749 f  delay/inv_delay_line/genblk1[56].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    86.182    delay/inv_delay_line/genblk1[56].inv_pair_unit/trans
    SLICE_X39Y9          LUT1 (Prop_lut1_I0_O)        0.124    86.306 r  delay/inv_delay_line/genblk1[56].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    86.987    delay/inv_delay_line/genblk1[57].inv_pair_unit/a
    SLICE_X39Y9          LUT1 (Prop_lut1_I0_O)        0.124    87.111 f  delay/inv_delay_line/genblk1[57].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    87.374    delay/inv_delay_line/genblk1[57].inv_pair_unit/trans
    SLICE_X39Y9          LUT1 (Prop_lut1_I0_O)        0.124    87.498 r  delay/inv_delay_line/genblk1[57].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.310    87.808    delay/inv_delay_line/genblk1[58].inv_pair_unit/a
    SLICE_X41Y8          LUT1 (Prop_lut1_I0_O)        0.124    87.932 f  delay/inv_delay_line/genblk1[58].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    88.365    delay/inv_delay_line/genblk1[58].inv_pair_unit/trans
    SLICE_X41Y8          LUT1 (Prop_lut1_I0_O)        0.124    88.489 r  delay/inv_delay_line/genblk1[58].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    89.171    delay/inv_delay_line/genblk1[59].inv_pair_unit/a
    SLICE_X41Y8          LUT1 (Prop_lut1_I0_O)        0.124    89.295 f  delay/inv_delay_line/genblk1[59].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    89.557    delay/inv_delay_line/genblk1[59].inv_pair_unit/trans
    SLICE_X41Y8          LUT1 (Prop_lut1_I0_O)        0.124    89.681 r  delay/inv_delay_line/genblk1[59].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.743    90.424    delay/inv_delay_line/genblk1[60].inv_pair_unit/a
    SLICE_X40Y8          LUT1 (Prop_lut1_I0_O)        0.124    90.548 f  delay/inv_delay_line/genblk1[60].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    91.000    delay/inv_delay_line/genblk1[60].inv_pair_unit/trans
    SLICE_X40Y8          LUT1 (Prop_lut1_I0_O)        0.124    91.124 r  delay/inv_delay_line/genblk1[60].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702    91.826    delay/inv_delay_line/genblk1[61].inv_pair_unit/a
    SLICE_X40Y8          LUT1 (Prop_lut1_I0_O)        0.124    91.950 f  delay/inv_delay_line/genblk1[61].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    92.232    delay/inv_delay_line/genblk1[61].inv_pair_unit/trans
    SLICE_X40Y8          LUT1 (Prop_lut1_I0_O)        0.124    92.356 r  delay/inv_delay_line/genblk1[61].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.673    93.029    delay/inv_delay_line/genblk1[62].inv_pair_unit/a
    SLICE_X40Y9          LUT1 (Prop_lut1_I0_O)        0.124    93.153 f  delay/inv_delay_line/genblk1[62].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.493    93.646    delay/inv_delay_line/genblk1[62].inv_pair_unit/trans
    SLICE_X41Y9          LUT1 (Prop_lut1_I0_O)        0.124    93.770 r  delay/inv_delay_line/genblk1[62].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.879    94.649    delay/inv_delay_line/genblk1[63].inv_pair_unit/a
    SLICE_X40Y9          LUT1 (Prop_lut1_I0_O)        0.124    94.773 f  delay/inv_delay_line/genblk1[63].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162    94.935    delay/inv_delay_line/genblk1[63].inv_pair_unit/trans
    SLICE_X40Y9          LUT1 (Prop_lut1_I0_O)        0.124    95.059 r  delay/inv_delay_line/genblk1[63].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183    95.242    delay/inv_delay_line/genblk1[64].inv_pair_unit/a
    SLICE_X40Y9          LUT1 (Prop_lut1_I0_O)        0.124    95.366 f  delay/inv_delay_line/genblk1[64].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.910    96.275    delay/inv_delay_line/genblk1[64].inv_pair_unit/trans
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.124    96.399 r  delay/inv_delay_line/genblk1[64].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.653    97.052    delay/inv_delay_line/genblk1[65].inv_pair_unit/a
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.124    97.176 f  delay/inv_delay_line/genblk1[65].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    97.609    delay/inv_delay_line/genblk1[65].inv_pair_unit/trans
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.124    97.733 r  delay/inv_delay_line/genblk1[65].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    98.415    delay/inv_delay_line/genblk1[66].inv_pair_unit/a
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.124    98.539 f  delay/inv_delay_line/genblk1[66].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    98.802    delay/inv_delay_line/genblk1[66].inv_pair_unit/trans
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.124    98.926 r  delay/inv_delay_line/genblk1[66].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.740    99.665    delay/inv_delay_line/genblk1[67].inv_pair_unit/a
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124    99.789 f  delay/inv_delay_line/genblk1[67].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   100.241    delay/inv_delay_line/genblk1[67].inv_pair_unit/trans
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124   100.365 r  delay/inv_delay_line/genblk1[67].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   101.067    delay/inv_delay_line/genblk1[68].inv_pair_unit/a
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124   101.191 f  delay/inv_delay_line/genblk1[68].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   101.473    delay/inv_delay_line/genblk1[68].inv_pair_unit/trans
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124   101.597 r  delay/inv_delay_line/genblk1[68].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.832   102.429    delay/inv_delay_line/genblk1[69].inv_pair_unit/a
    SLICE_X40Y15         LUT1 (Prop_lut1_I0_O)        0.152   102.581 f  delay/inv_delay_line/genblk1[69].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684   103.265    delay/inv_delay_line/genblk1[69].inv_pair_unit/trans
    SLICE_X40Y15         LUT1 (Prop_lut1_I0_O)        0.374   103.639 r  delay/inv_delay_line/genblk1[69].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.485   104.124    delay/inv_delay_line/genblk1[70].inv_pair_unit/a
    SLICE_X40Y15         LUT1 (Prop_lut1_I0_O)        0.353   104.477 f  delay/inv_delay_line/genblk1[70].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   105.324    delay/inv_delay_line/genblk1[70].inv_pair_unit/trans
    SLICE_X40Y15         LUT1 (Prop_lut1_I0_O)        0.384   105.708 r  delay/inv_delay_line/genblk1[70].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.517   106.225    delay/inv_delay_line/genblk1[71].inv_pair_unit/a
    SLICE_X41Y15         LUT1 (Prop_lut1_I0_O)        0.331   106.556 f  delay/inv_delay_line/genblk1[71].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   106.989    delay/inv_delay_line/genblk1[71].inv_pair_unit/trans
    SLICE_X41Y15         LUT1 (Prop_lut1_I0_O)        0.124   107.113 r  delay/inv_delay_line/genblk1[71].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   107.795    delay/inv_delay_line/genblk1[72].inv_pair_unit/a
    SLICE_X41Y15         LUT1 (Prop_lut1_I0_O)        0.124   107.919 f  delay/inv_delay_line/genblk1[72].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   108.182    delay/inv_delay_line/genblk1[72].inv_pair_unit/trans
    SLICE_X41Y15         LUT1 (Prop_lut1_I0_O)        0.124   108.306 r  delay/inv_delay_line/genblk1[72].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.857   109.163    delay/inv_delay_line/genblk1[73].inv_pair_unit/a
    SLICE_X41Y15         LUT1 (Prop_lut1_I0_O)        0.152   109.315 f  delay/inv_delay_line/genblk1[73].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   109.983    delay/inv_delay_line/genblk1[73].inv_pair_unit/trans
    SLICE_X41Y15         LUT1 (Prop_lut1_I0_O)        0.360   110.343 r  delay/inv_delay_line/genblk1[73].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.452   110.795    delay/inv_delay_line/genblk1[74].inv_pair_unit/a
    SLICE_X41Y15         LUT1 (Prop_lut1_I0_O)        0.351   111.146 f  delay/inv_delay_line/genblk1[74].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   111.995    delay/inv_delay_line/genblk1[74].inv_pair_unit/trans
    SLICE_X41Y15         LUT1 (Prop_lut1_I0_O)        0.362   112.357 r  delay/inv_delay_line/genblk1[74].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.659   113.016    delay/inv_delay_line/genblk1[75].inv_pair_unit/a
    SLICE_X41Y17         LUT1 (Prop_lut1_I0_O)        0.327   113.343 f  delay/inv_delay_line/genblk1[75].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   113.776    delay/inv_delay_line/genblk1[75].inv_pair_unit/trans
    SLICE_X41Y17         LUT1 (Prop_lut1_I0_O)        0.124   113.900 r  delay/inv_delay_line/genblk1[75].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   114.582    delay/inv_delay_line/genblk1[76].inv_pair_unit/a
    SLICE_X41Y17         LUT1 (Prop_lut1_I0_O)        0.124   114.706 f  delay/inv_delay_line/genblk1[76].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   114.969    delay/inv_delay_line/genblk1[76].inv_pair_unit/trans
    SLICE_X41Y17         LUT1 (Prop_lut1_I0_O)        0.124   115.093 r  delay/inv_delay_line/genblk1[76].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.743   115.835    delay/inv_delay_line/genblk1[77].inv_pair_unit/a
    SLICE_X40Y17         LUT1 (Prop_lut1_I0_O)        0.124   115.959 f  delay/inv_delay_line/genblk1[77].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   116.411    delay/inv_delay_line/genblk1[77].inv_pair_unit/trans
    SLICE_X40Y17         LUT1 (Prop_lut1_I0_O)        0.124   116.535 r  delay/inv_delay_line/genblk1[77].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   117.237    delay/inv_delay_line/genblk1[78].inv_pair_unit/a
    SLICE_X40Y17         LUT1 (Prop_lut1_I0_O)        0.124   117.361 f  delay/inv_delay_line/genblk1[78].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   117.643    delay/inv_delay_line/genblk1[78].inv_pair_unit/trans
    SLICE_X40Y17         LUT1 (Prop_lut1_I0_O)        0.124   117.767 r  delay/inv_delay_line/genblk1[78].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.473   118.241    delay/inv_delay_line/genblk1[79].inv_pair_unit/a
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124   118.365 f  delay/inv_delay_line/genblk1[79].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   118.798    delay/inv_delay_line/genblk1[79].inv_pair_unit/trans
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124   118.922 r  delay/inv_delay_line/genblk1[79].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   119.603    delay/inv_delay_line/genblk1[80].inv_pair_unit/a
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124   119.727 f  delay/inv_delay_line/genblk1[80].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   119.990    delay/inv_delay_line/genblk1[80].inv_pair_unit/trans
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124   120.114 r  delay/inv_delay_line/genblk1[80].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.743   120.857    delay/inv_delay_line/genblk1[81].inv_pair_unit/a
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.124   120.981 f  delay/inv_delay_line/genblk1[81].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   121.433    delay/inv_delay_line/genblk1[81].inv_pair_unit/trans
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.124   121.557 r  delay/inv_delay_line/genblk1[81].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   122.259    delay/inv_delay_line/genblk1[82].inv_pair_unit/a
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.124   122.383 f  delay/inv_delay_line/genblk1[82].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   122.665    delay/inv_delay_line/genblk1[82].inv_pair_unit/trans
    SLICE_X36Y17         LUT1 (Prop_lut1_I0_O)        0.124   122.789 r  delay/inv_delay_line/genblk1[82].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.950   123.739    delay/inv_delay_line/genblk1[83].inv_pair_unit/a
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.124   123.863 f  delay/inv_delay_line/genblk1[83].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151   124.014    delay/inv_delay_line/genblk1[83].inv_pair_unit/trans
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.124   124.138 r  delay/inv_delay_line/genblk1[83].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.671   124.809    delay/inv_delay_line/genblk1[84].inv_pair_unit/a
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124   124.933 f  delay/inv_delay_line/genblk1[84].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   125.377    delay/inv_delay_line/genblk1[84].inv_pair_unit/trans
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124   125.501 r  delay/inv_delay_line/genblk1[84].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   126.182    delay/inv_delay_line/genblk1[85].inv_pair_unit/a
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124   126.306 f  delay/inv_delay_line/genblk1[85].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   126.586    delay/inv_delay_line/genblk1[85].inv_pair_unit/trans
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124   126.710 r  delay/inv_delay_line/genblk1[85].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.627   127.336    delay/inv_delay_line/genblk1[86].inv_pair_unit/a
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124   127.460 f  delay/inv_delay_line/genblk1[86].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   127.912    delay/inv_delay_line/genblk1[86].inv_pair_unit/trans
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124   128.036 r  delay/inv_delay_line/genblk1[86].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   128.738    delay/inv_delay_line/genblk1[87].inv_pair_unit/a
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124   128.862 f  delay/inv_delay_line/genblk1[87].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   129.144    delay/inv_delay_line/genblk1[87].inv_pair_unit/trans
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124   129.268 r  delay/inv_delay_line/genblk1[87].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.854   130.122    delay/inv_delay_line/genblk1[88].inv_pair_unit/a
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.152   130.274 f  delay/inv_delay_line/genblk1[88].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684   130.958    delay/inv_delay_line/genblk1[88].inv_pair_unit/trans
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.374   131.332 r  delay/inv_delay_line/genblk1[88].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.485   131.817    delay/inv_delay_line/genblk1[89].inv_pair_unit/a
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.353   132.170 f  delay/inv_delay_line/genblk1[89].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   133.018    delay/inv_delay_line/genblk1[89].inv_pair_unit/trans
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.384   133.402 r  delay/inv_delay_line/genblk1[89].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.517   133.919    delay/inv_delay_line/genblk1[90].inv_pair_unit/a
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.331   134.250 f  delay/inv_delay_line/genblk1[90].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   134.682    delay/inv_delay_line/genblk1[90].inv_pair_unit/trans
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124   134.806 r  delay/inv_delay_line/genblk1[90].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   135.488    delay/inv_delay_line/genblk1[91].inv_pair_unit/a
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124   135.612 f  delay/inv_delay_line/genblk1[91].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   135.875    delay/inv_delay_line/genblk1[91].inv_pair_unit/trans
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124   135.999 r  delay/inv_delay_line/genblk1[91].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.857   136.856    delay/inv_delay_line/genblk1[92].inv_pair_unit/a
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.152   137.008 f  delay/inv_delay_line/genblk1[92].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   137.676    delay/inv_delay_line/genblk1[92].inv_pair_unit/trans
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.360   138.036 r  delay/inv_delay_line/genblk1[92].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.452   138.489    delay/inv_delay_line/genblk1[93].inv_pair_unit/a
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.351   138.840 f  delay/inv_delay_line/genblk1[93].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   139.688    delay/inv_delay_line/genblk1[93].inv_pair_unit/trans
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.362   140.050 r  delay/inv_delay_line/genblk1[93].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.679   140.729    delay/inv_delay_line/genblk1[94].inv_pair_unit/a
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.327   141.056 f  delay/inv_delay_line/genblk1[94].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   141.508    delay/inv_delay_line/genblk1[94].inv_pair_unit/trans
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.124   141.632 r  delay/inv_delay_line/genblk1[94].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   142.334    delay/inv_delay_line/genblk1[95].inv_pair_unit/a
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.124   142.458 f  delay/inv_delay_line/genblk1[95].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   142.740    delay/inv_delay_line/genblk1[95].inv_pair_unit/trans
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.124   142.864 r  delay/inv_delay_line/genblk1[95].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.589   143.453    delay/inv_delay_line/genblk1[96].inv_pair_unit/a
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.124   143.577 f  delay/inv_delay_line/genblk1[96].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.873   144.450    delay/inv_delay_line/genblk1[96].inv_pair_unit/trans
    SLICE_X33Y9          LUT1 (Prop_lut1_I0_O)        0.124   144.574 r  delay/inv_delay_line/genblk1[96].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.677   145.251    delay/inv_delay_line/genblk1[97].inv_pair_unit/a
    SLICE_X33Y9          LUT1 (Prop_lut1_I0_O)        0.124   145.375 f  delay/inv_delay_line/genblk1[97].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151   145.526    delay/inv_delay_line/genblk1[97].inv_pair_unit/trans
    SLICE_X33Y9          LUT1 (Prop_lut1_I0_O)        0.124   145.650 r  delay/inv_delay_line/genblk1[97].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.665   146.315    delay/inv_delay_line/genblk1[98].inv_pair_unit/a
    SLICE_X32Y9          LUT1 (Prop_lut1_I0_O)        0.124   146.439 f  delay/inv_delay_line/genblk1[98].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   146.891    delay/inv_delay_line/genblk1[98].inv_pair_unit/trans
    SLICE_X32Y9          LUT1 (Prop_lut1_I0_O)        0.124   147.015 r  delay/inv_delay_line/genblk1[98].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   147.717    delay/inv_delay_line/genblk1[99].inv_pair_unit/a
    SLICE_X32Y9          LUT1 (Prop_lut1_I0_O)        0.124   147.841 f  delay/inv_delay_line/genblk1[99].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   148.123    delay/inv_delay_line/genblk1[99].inv_pair_unit/trans
    SLICE_X32Y9          LUT1 (Prop_lut1_I0_O)        0.124   148.247 r  delay/inv_delay_line/genblk1[99].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.167   149.414    delay/inv_delay_line/genblk1[100].inv_pair_unit/a
    SLICE_X30Y8          LUT1 (Prop_lut1_I0_O)        0.124   149.538 f  delay/inv_delay_line/genblk1[100].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   149.990    delay/inv_delay_line/genblk1[100].inv_pair_unit/trans
    SLICE_X30Y8          LUT1 (Prop_lut1_I0_O)        0.124   150.113 r  delay/inv_delay_line/genblk1[100].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   150.815    delay/inv_delay_line/genblk1[101].inv_pair_unit/a
    SLICE_X30Y8          LUT1 (Prop_lut1_I0_O)        0.124   150.939 f  delay/inv_delay_line/genblk1[101].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   151.221    delay/inv_delay_line/genblk1[101].inv_pair_unit/trans
    SLICE_X30Y8          LUT1 (Prop_lut1_I0_O)        0.124   151.345 r  delay/inv_delay_line/genblk1[101].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.487   151.832    delay/inv_delay_line/genblk1[102].inv_pair_unit/a
    SLICE_X30Y8          LUT1 (Prop_lut1_I0_O)        0.117   151.949 f  delay/inv_delay_line/genblk1[102].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684   152.633    delay/inv_delay_line/genblk1[102].inv_pair_unit/trans
    SLICE_X30Y8          LUT1 (Prop_lut1_I0_O)        0.374   153.007 r  delay/inv_delay_line/genblk1[102].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.484   153.490    delay/inv_delay_line/genblk1[103].inv_pair_unit/a
    SLICE_X30Y8          LUT1 (Prop_lut1_I0_O)        0.353   153.843 f  delay/inv_delay_line/genblk1[103].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.988   154.831    delay/inv_delay_line/genblk1[103].inv_pair_unit/trans
    SLICE_X30Y8          LUT1 (Prop_lut1_I0_O)        0.384   155.215 r  delay/inv_delay_line/genblk1[103].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.680   155.896    delay/inv_delay_line/genblk1[104].inv_pair_unit/a
    SLICE_X30Y9          LUT1 (Prop_lut1_I0_O)        0.331   156.227 f  delay/inv_delay_line/genblk1[104].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   156.679    delay/inv_delay_line/genblk1[104].inv_pair_unit/trans
    SLICE_X30Y9          LUT1 (Prop_lut1_I0_O)        0.124   156.803 r  delay/inv_delay_line/genblk1[104].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   157.504    delay/inv_delay_line/genblk1[105].inv_pair_unit/a
    SLICE_X30Y9          LUT1 (Prop_lut1_I0_O)        0.124   157.628 f  delay/inv_delay_line/genblk1[105].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   157.910    delay/inv_delay_line/genblk1[105].inv_pair_unit/trans
    SLICE_X30Y9          LUT1 (Prop_lut1_I0_O)        0.124   158.034 r  delay/inv_delay_line/genblk1[105].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.854   158.889    delay/inv_delay_line/genblk1[106].inv_pair_unit/a
    SLICE_X30Y9          LUT1 (Prop_lut1_I0_O)        0.152   159.041 f  delay/inv_delay_line/genblk1[106].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684   159.724    delay/inv_delay_line/genblk1[106].inv_pair_unit/trans
    SLICE_X30Y9          LUT1 (Prop_lut1_I0_O)        0.374   160.098 r  delay/inv_delay_line/genblk1[106].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.485   160.583    delay/inv_delay_line/genblk1[107].inv_pair_unit/a
    SLICE_X30Y9          LUT1 (Prop_lut1_I0_O)        0.353   160.936 f  delay/inv_delay_line/genblk1[107].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   161.784    delay/inv_delay_line/genblk1[107].inv_pair_unit/trans
    SLICE_X30Y9          LUT1 (Prop_lut1_I0_O)        0.384   162.168 r  delay/inv_delay_line/genblk1[107].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.512   162.680    delay/inv_delay_line/genblk1[108].inv_pair_unit/a
    SLICE_X31Y9          LUT1 (Prop_lut1_I0_O)        0.357   163.037 f  delay/inv_delay_line/genblk1[108].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.436   163.473    delay/inv_delay_line/genblk1[108].inv_pair_unit/trans
    SLICE_X31Y9          LUT1 (Prop_lut1_I0_O)        0.326   163.799 r  delay/inv_delay_line/genblk1[108].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.961   164.760    delay/inv_delay_line/genblk1[109].inv_pair_unit/a
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.124   164.884 f  delay/inv_delay_line/genblk1[109].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   165.336    delay/inv_delay_line/genblk1[109].inv_pair_unit/trans
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.124   165.460 r  delay/inv_delay_line/genblk1[109].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   166.162    delay/inv_delay_line/genblk1[110].inv_pair_unit/a
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.124   166.286 f  delay/inv_delay_line/genblk1[110].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.844   167.130    delay/inv_delay_line/genblk1[110].inv_pair_unit/trans
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.124   167.254 r  delay/inv_delay_line/genblk1[110].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.448   167.702    delay/inv_delay_line/genblk1[111].inv_pair_unit/a
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.117   167.819 f  delay/inv_delay_line/genblk1[111].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684   168.503    delay/inv_delay_line/genblk1[111].inv_pair_unit/trans
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.374   168.877 r  delay/inv_delay_line/genblk1[111].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.485   169.362    delay/inv_delay_line/genblk1[112].inv_pair_unit/a
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.353   169.715 f  delay/inv_delay_line/genblk1[112].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.426   170.140    delay/inv_delay_line/genblk1[112].inv_pair_unit/trans
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.348   170.488 r  delay/inv_delay_line/genblk1[112].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.453   170.942    delay/inv_delay_line/genblk1[113].inv_pair_unit/a
    SLICE_X29Y7          LUT1 (Prop_lut1_I0_O)        0.331   171.273 f  delay/inv_delay_line/genblk1[113].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   171.705    delay/inv_delay_line/genblk1[113].inv_pair_unit/trans
    SLICE_X29Y7          LUT1 (Prop_lut1_I0_O)        0.124   171.829 r  delay/inv_delay_line/genblk1[113].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.530   172.359    delay/inv_delay_line/genblk1[114].inv_pair_unit/a
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.124   172.483 f  delay/inv_delay_line/genblk1[114].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   172.935    delay/inv_delay_line/genblk1[114].inv_pair_unit/trans
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.124   173.059 r  delay/inv_delay_line/genblk1[114].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   173.761    delay/inv_delay_line/genblk1[115].inv_pair_unit/a
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.124   173.885 f  delay/inv_delay_line/genblk1[115].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   174.167    delay/inv_delay_line/genblk1[115].inv_pair_unit/trans
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.124   174.291 r  delay/inv_delay_line/genblk1[115].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.854   175.145    delay/inv_delay_line/genblk1[116].inv_pair_unit/a
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.152   175.297 f  delay/inv_delay_line/genblk1[116].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684   175.981    delay/inv_delay_line/genblk1[116].inv_pair_unit/trans
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.374   176.355 r  delay/inv_delay_line/genblk1[116].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.485   176.840    delay/inv_delay_line/genblk1[117].inv_pair_unit/a
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.353   177.193 f  delay/inv_delay_line/genblk1[117].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   178.040    delay/inv_delay_line/genblk1[117].inv_pair_unit/trans
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.384   178.424 r  delay/inv_delay_line/genblk1[117].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.912   179.336    delay/inv_delay_line/genblk1[118].inv_pair_unit/a
    SLICE_X32Y7          LUT1 (Prop_lut1_I0_O)        0.331   179.667 f  delay/inv_delay_line/genblk1[118].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   180.119    delay/inv_delay_line/genblk1[118].inv_pair_unit/trans
    SLICE_X32Y7          LUT1 (Prop_lut1_I0_O)        0.124   180.243 r  delay/inv_delay_line/genblk1[118].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   180.945    delay/inv_delay_line/genblk1[119].inv_pair_unit/a
    SLICE_X32Y7          LUT1 (Prop_lut1_I0_O)        0.124   181.069 f  delay/inv_delay_line/genblk1[119].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   181.351    delay/inv_delay_line/genblk1[119].inv_pair_unit/trans
    SLICE_X32Y7          LUT1 (Prop_lut1_I0_O)        0.124   181.475 r  delay/inv_delay_line/genblk1[119].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.854   182.329    delay/inv_delay_line/genblk1[120].inv_pair_unit/a
    SLICE_X32Y7          LUT1 (Prop_lut1_I0_O)        0.152   182.481 f  delay/inv_delay_line/genblk1[120].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684   183.165    delay/inv_delay_line/genblk1[120].inv_pair_unit/trans
    SLICE_X32Y7          LUT1 (Prop_lut1_I0_O)        0.374   183.539 r  delay/inv_delay_line/genblk1[120].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.485   184.024    delay/inv_delay_line/genblk1[121].inv_pair_unit/a
    SLICE_X32Y7          LUT1 (Prop_lut1_I0_O)        0.353   184.377 f  delay/inv_delay_line/genblk1[121].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   185.224    delay/inv_delay_line/genblk1[121].inv_pair_unit/trans
    SLICE_X32Y7          LUT1 (Prop_lut1_I0_O)        0.384   185.608 r  delay/inv_delay_line/genblk1[121].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.517   186.125    delay/inv_delay_line/genblk1[122].inv_pair_unit/a
    SLICE_X33Y7          LUT1 (Prop_lut1_I0_O)        0.331   186.456 f  delay/inv_delay_line/genblk1[122].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   186.889    delay/inv_delay_line/genblk1[122].inv_pair_unit/trans
    SLICE_X33Y7          LUT1 (Prop_lut1_I0_O)        0.124   187.013 r  delay/inv_delay_line/genblk1[122].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   187.695    delay/inv_delay_line/genblk1[123].inv_pair_unit/a
    SLICE_X33Y7          LUT1 (Prop_lut1_I0_O)        0.124   187.819 f  delay/inv_delay_line/genblk1[123].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   188.082    delay/inv_delay_line/genblk1[123].inv_pair_unit/trans
    SLICE_X33Y7          LUT1 (Prop_lut1_I0_O)        0.124   188.206 r  delay/inv_delay_line/genblk1[123].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.857   189.063    delay/inv_delay_line/genblk1[124].inv_pair_unit/a
    SLICE_X33Y7          LUT1 (Prop_lut1_I0_O)        0.152   189.215 f  delay/inv_delay_line/genblk1[124].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   189.883    delay/inv_delay_line/genblk1[124].inv_pair_unit/trans
    SLICE_X33Y7          LUT1 (Prop_lut1_I0_O)        0.360   190.243 r  delay/inv_delay_line/genblk1[124].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.452   190.695    delay/inv_delay_line/genblk1[125].inv_pair_unit/a
    SLICE_X33Y7          LUT1 (Prop_lut1_I0_O)        0.351   191.046 f  delay/inv_delay_line/genblk1[125].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   191.895    delay/inv_delay_line/genblk1[125].inv_pair_unit/trans
    SLICE_X33Y7          LUT1 (Prop_lut1_I0_O)        0.362   192.257 r  delay/inv_delay_line/genblk1[125].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.112   193.369    delay/inv_delay_line/genblk1[126].inv_pair_unit/a
    SLICE_X29Y7          LUT1 (Prop_lut1_I0_O)        0.327   193.696 f  delay/inv_delay_line/genblk1[126].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   193.959    delay/inv_delay_line/genblk1[126].inv_pair_unit/trans
    SLICE_X29Y7          LUT1 (Prop_lut1_I0_O)        0.124   194.083 r  delay/inv_delay_line/genblk1[126].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.974   195.056    delay/inv_delay_line/genblk1[127].inv_pair_unit/a
    SLICE_X28Y5          LUT1 (Prop_lut1_I0_O)        0.124   195.180 f  delay/inv_delay_line/genblk1[127].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   195.632    delay/inv_delay_line/genblk1[127].inv_pair_unit/trans
    SLICE_X28Y5          LUT1 (Prop_lut1_I0_O)        0.124   195.756 r  delay/inv_delay_line/genblk1[127].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   196.458    delay/inv_delay_line/genblk1[128].inv_pair_unit/a
    SLICE_X28Y5          LUT1 (Prop_lut1_I0_O)        0.124   196.582 f  delay/inv_delay_line/genblk1[128].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   196.864    delay/inv_delay_line/genblk1[128].inv_pair_unit/trans
    SLICE_X28Y5          LUT1 (Prop_lut1_I0_O)        0.124   196.988 r  delay/inv_delay_line/genblk1[128].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.854   197.842    delay/inv_delay_line/genblk1[129].inv_pair_unit/a
    SLICE_X28Y5          LUT1 (Prop_lut1_I0_O)        0.152   197.994 f  delay/inv_delay_line/genblk1[129].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684   198.678    delay/inv_delay_line/genblk1[129].inv_pair_unit/trans
    SLICE_X28Y5          LUT1 (Prop_lut1_I0_O)        0.374   199.052 r  delay/inv_delay_line/genblk1[129].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.485   199.537    delay/inv_delay_line/genblk1[130].inv_pair_unit/a
    SLICE_X28Y5          LUT1 (Prop_lut1_I0_O)        0.353   199.890 f  delay/inv_delay_line/genblk1[130].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   200.738    delay/inv_delay_line/genblk1[130].inv_pair_unit/trans
    SLICE_X28Y5          LUT1 (Prop_lut1_I0_O)        0.384   201.122 r  delay/inv_delay_line/genblk1[130].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.146   202.267    delay/inv_delay_line/genblk1[131].inv_pair_unit/a
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.331   202.598 f  delay/inv_delay_line/genblk1[131].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   203.031    delay/inv_delay_line/genblk1[131].inv_pair_unit/trans
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.124   203.155 r  delay/inv_delay_line/genblk1[131].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.586   203.741    delay/inv_delay_line/genblk1[132].inv_pair_unit/a
    SLICE_X30Y3          LUT1 (Prop_lut1_I0_O)        0.124   203.865 f  delay/inv_delay_line/genblk1[132].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   204.317    delay/inv_delay_line/genblk1[132].inv_pair_unit/trans
    SLICE_X30Y3          LUT1 (Prop_lut1_I0_O)        0.124   204.441 r  delay/inv_delay_line/genblk1[132].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   205.143    delay/inv_delay_line/genblk1[133].inv_pair_unit/a
    SLICE_X30Y3          LUT1 (Prop_lut1_I0_O)        0.124   205.267 f  delay/inv_delay_line/genblk1[133].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   205.549    delay/inv_delay_line/genblk1[133].inv_pair_unit/trans
    SLICE_X30Y3          LUT1 (Prop_lut1_I0_O)        0.124   205.673 r  delay/inv_delay_line/genblk1[133].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.854   206.527    delay/inv_delay_line/genblk1[134].inv_pair_unit/a
    SLICE_X30Y3          LUT1 (Prop_lut1_I0_O)        0.152   206.679 f  delay/inv_delay_line/genblk1[134].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684   207.363    delay/inv_delay_line/genblk1[134].inv_pair_unit/trans
    SLICE_X30Y3          LUT1 (Prop_lut1_I0_O)        0.374   207.737 r  delay/inv_delay_line/genblk1[134].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.484   208.220    delay/inv_delay_line/genblk1[135].inv_pair_unit/a
    SLICE_X30Y3          LUT1 (Prop_lut1_I0_O)        0.353   208.573 f  delay/inv_delay_line/genblk1[135].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.799   209.372    delay/inv_delay_line/genblk1[135].inv_pair_unit/trans
    SLICE_X30Y3          LUT1 (Prop_lut1_I0_O)        0.384   209.756 r  delay/inv_delay_line/genblk1[135].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.837   210.593    delay/inv_delay_line/genblk1[136].inv_pair_unit/a
    SLICE_X32Y2          LUT1 (Prop_lut1_I0_O)        0.331   210.924 f  delay/inv_delay_line/genblk1[136].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   211.376    delay/inv_delay_line/genblk1[136].inv_pair_unit/trans
    SLICE_X32Y2          LUT1 (Prop_lut1_I0_O)        0.124   211.500 r  delay/inv_delay_line/genblk1[136].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   212.202    delay/inv_delay_line/genblk1[137].inv_pair_unit/a
    SLICE_X32Y2          LUT1 (Prop_lut1_I0_O)        0.124   212.326 f  delay/inv_delay_line/genblk1[137].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   212.608    delay/inv_delay_line/genblk1[137].inv_pair_unit/trans
    SLICE_X32Y2          LUT1 (Prop_lut1_I0_O)        0.124   212.732 r  delay/inv_delay_line/genblk1[137].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.854   213.586    delay/inv_delay_line/genblk1[138].inv_pair_unit/a
    SLICE_X32Y2          LUT1 (Prop_lut1_I0_O)        0.152   213.738 f  delay/inv_delay_line/genblk1[138].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684   214.422    delay/inv_delay_line/genblk1[138].inv_pair_unit/trans
    SLICE_X32Y2          LUT1 (Prop_lut1_I0_O)        0.374   214.796 r  delay/inv_delay_line/genblk1[138].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.485   215.281    delay/inv_delay_line/genblk1[139].inv_pair_unit/a
    SLICE_X32Y2          LUT1 (Prop_lut1_I0_O)        0.353   215.634 f  delay/inv_delay_line/genblk1[139].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   216.482    delay/inv_delay_line/genblk1[139].inv_pair_unit/trans
    SLICE_X32Y2          LUT1 (Prop_lut1_I0_O)        0.384   216.866 r  delay/inv_delay_line/genblk1[139].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.274   218.139    delay/inv_delay_line/genblk1[140].inv_pair_unit/a
    SLICE_X29Y5          LUT1 (Prop_lut1_I0_O)        0.331   218.470 f  delay/inv_delay_line/genblk1[140].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   218.903    delay/inv_delay_line/genblk1[140].inv_pair_unit/trans
    SLICE_X29Y5          LUT1 (Prop_lut1_I0_O)        0.124   219.027 r  delay/inv_delay_line/genblk1[140].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   219.709    delay/inv_delay_line/genblk1[141].inv_pair_unit/a
    SLICE_X29Y5          LUT1 (Prop_lut1_I0_O)        0.124   219.833 f  delay/inv_delay_line/genblk1[141].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   220.096    delay/inv_delay_line/genblk1[141].inv_pair_unit/trans
    SLICE_X29Y5          LUT1 (Prop_lut1_I0_O)        0.124   220.220 r  delay/inv_delay_line/genblk1[141].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.857   221.077    delay/inv_delay_line/genblk1[142].inv_pair_unit/a
    SLICE_X29Y5          LUT1 (Prop_lut1_I0_O)        0.152   221.229 f  delay/inv_delay_line/genblk1[142].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   221.897    delay/inv_delay_line/genblk1[142].inv_pair_unit/trans
    SLICE_X29Y5          LUT1 (Prop_lut1_I0_O)        0.360   222.257 r  delay/inv_delay_line/genblk1[142].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.455   222.712    delay/inv_delay_line/genblk1[143].inv_pair_unit/a
    SLICE_X29Y5          LUT1 (Prop_lut1_I0_O)        0.351   223.063 f  delay/inv_delay_line/genblk1[143].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   223.912    delay/inv_delay_line/genblk1[143].inv_pair_unit/trans
    SLICE_X29Y5          LUT1 (Prop_lut1_I0_O)        0.362   224.274 r  delay/inv_delay_line/genblk1[143].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.155   225.429    delay/inv_delay_line/genblk1[144].inv_pair_unit/a
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.327   225.756 f  delay/inv_delay_line/genblk1[144].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   226.019    delay/inv_delay_line/genblk1[144].inv_pair_unit/trans
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.124   226.143 r  delay/inv_delay_line/genblk1[144].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.857   227.000    delay/inv_delay_line/genblk1[145].inv_pair_unit/a
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.152   227.152 f  delay/inv_delay_line/genblk1[145].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   227.821    delay/inv_delay_line/genblk1[145].inv_pair_unit/trans
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.360   228.181 r  delay/inv_delay_line/genblk1[145].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.673   228.853    delay/inv_delay_line/genblk1[146].inv_pair_unit/a
    SLICE_X32Y3          LUT1 (Prop_lut1_I0_O)        0.326   229.179 f  delay/inv_delay_line/genblk1[146].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   229.631    delay/inv_delay_line/genblk1[146].inv_pair_unit/trans
    SLICE_X32Y3          LUT1 (Prop_lut1_I0_O)        0.124   229.755 r  delay/inv_delay_line/genblk1[146].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.704   230.459    delay/inv_delay_line/genblk1[147].inv_pair_unit/a
    SLICE_X32Y3          LUT1 (Prop_lut1_I0_O)        0.124   230.583 f  delay/inv_delay_line/genblk1[147].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   230.865    delay/inv_delay_line/genblk1[147].inv_pair_unit/trans
    SLICE_X32Y3          LUT1 (Prop_lut1_I0_O)        0.124   230.989 r  delay/inv_delay_line/genblk1[147].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.854   231.843    delay/inv_delay_line/genblk1[148].inv_pair_unit/a
    SLICE_X32Y3          LUT1 (Prop_lut1_I0_O)        0.152   231.995 f  delay/inv_delay_line/genblk1[148].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684   232.679    delay/inv_delay_line/genblk1[148].inv_pair_unit/trans
    SLICE_X32Y3          LUT1 (Prop_lut1_I0_O)        0.374   233.053 r  delay/inv_delay_line/genblk1[148].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.485   233.538    delay/inv_delay_line/genblk1[149].inv_pair_unit/a
    SLICE_X32Y3          LUT1 (Prop_lut1_I0_O)        0.353   233.891 f  delay/inv_delay_line/genblk1[149].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   234.739    delay/inv_delay_line/genblk1[149].inv_pair_unit/trans
    SLICE_X32Y3          LUT1 (Prop_lut1_I0_O)        0.384   235.123 r  delay/inv_delay_line/genblk1[149].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.819   235.942    delay/inv_delay_line/genblk1[150].inv_pair_unit/a
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.357   236.299 f  delay/inv_delay_line/genblk1[150].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   237.147    delay/inv_delay_line/genblk1[150].inv_pair_unit/trans
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.362   237.509 r  delay/inv_delay_line/genblk1[150].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.659   238.168    delay/inv_delay_line/genblk1[151].inv_pair_unit/a
    SLICE_X33Y3          LUT1 (Prop_lut1_I0_O)        0.327   238.495 f  delay/inv_delay_line/genblk1[151].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   238.928    delay/inv_delay_line/genblk1[151].inv_pair_unit/trans
    SLICE_X33Y3          LUT1 (Prop_lut1_I0_O)        0.124   239.052 r  delay/inv_delay_line/genblk1[151].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   239.734    delay/inv_delay_line/genblk1[152].inv_pair_unit/a
    SLICE_X33Y3          LUT1 (Prop_lut1_I0_O)        0.124   239.858 f  delay/inv_delay_line/genblk1[152].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   240.121    delay/inv_delay_line/genblk1[152].inv_pair_unit/trans
    SLICE_X33Y3          LUT1 (Prop_lut1_I0_O)        0.124   240.245 r  delay/inv_delay_line/genblk1[152].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.486   240.731    delay/inv_delay_line/genblk1[153].inv_pair_unit/a
    SLICE_X33Y3          LUT1 (Prop_lut1_I0_O)        0.119   240.850 f  delay/inv_delay_line/genblk1[153].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   241.518    delay/inv_delay_line/genblk1[153].inv_pair_unit/trans
    SLICE_X33Y3          LUT1 (Prop_lut1_I0_O)        0.360   241.878 r  delay/inv_delay_line/genblk1[153].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.581   242.459    delay/inv_delay_line/genblk1[154].inv_pair_unit/a
    SLICE_X31Y5          LUT1 (Prop_lut1_I0_O)        0.326   242.785 f  delay/inv_delay_line/genblk1[154].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   243.218    delay/inv_delay_line/genblk1[154].inv_pair_unit/trans
    SLICE_X31Y5          LUT1 (Prop_lut1_I0_O)        0.124   243.342 r  delay/inv_delay_line/genblk1[154].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   244.023    delay/inv_delay_line/genblk1[155].inv_pair_unit/a
    SLICE_X31Y5          LUT1 (Prop_lut1_I0_O)        0.124   244.147 f  delay/inv_delay_line/genblk1[155].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   244.410    delay/inv_delay_line/genblk1[155].inv_pair_unit/trans
    SLICE_X31Y5          LUT1 (Prop_lut1_I0_O)        0.124   244.534 r  delay/inv_delay_line/genblk1[155].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.743   245.277    delay/inv_delay_line/genblk1[156].inv_pair_unit/a
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.124   245.401 f  delay/inv_delay_line/genblk1[156].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   245.853    delay/inv_delay_line/genblk1[156].inv_pair_unit/trans
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.124   245.977 r  delay/inv_delay_line/genblk1[156].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   246.679    delay/inv_delay_line/genblk1[157].inv_pair_unit/a
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.124   246.803 f  delay/inv_delay_line/genblk1[157].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   247.085    delay/inv_delay_line/genblk1[157].inv_pair_unit/trans
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.124   247.209 r  delay/inv_delay_line/genblk1[157].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.052   248.261    delay/inv_delay_line/genblk1[158].inv_pair_unit/a
    SLICE_X35Y5          LUT1 (Prop_lut1_I0_O)        0.124   248.385 f  delay/inv_delay_line/genblk1[158].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   248.818    delay/inv_delay_line/genblk1[158].inv_pair_unit/trans
    SLICE_X35Y5          LUT1 (Prop_lut1_I0_O)        0.124   248.942 r  delay/inv_delay_line/genblk1[158].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.509   249.450    delay/inv_delay_line/genblk1[159].inv_pair_unit/a
    SLICE_X34Y5          LUT1 (Prop_lut1_I0_O)        0.124   249.574 f  delay/inv_delay_line/genblk1[159].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   250.018    delay/inv_delay_line/genblk1[159].inv_pair_unit/trans
    SLICE_X34Y5          LUT1 (Prop_lut1_I0_O)        0.124   250.142 r  delay/inv_delay_line/genblk1[159].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   250.824    delay/inv_delay_line/genblk1[160].inv_pair_unit/a
    SLICE_X34Y5          LUT1 (Prop_lut1_I0_O)        0.124   250.948 f  delay/inv_delay_line/genblk1[160].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   251.227    delay/inv_delay_line/genblk1[160].inv_pair_unit/trans
    SLICE_X34Y5          LUT1 (Prop_lut1_I0_O)        0.124   251.351 r  delay/inv_delay_line/genblk1[160].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.108   252.460    delay/inv_delay_line/genblk1[161].inv_pair_unit/a
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.124   252.584 f  delay/inv_delay_line/genblk1[161].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   253.028    delay/inv_delay_line/genblk1[161].inv_pair_unit/trans
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.124   253.152 r  delay/inv_delay_line/genblk1[161].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   253.833    delay/inv_delay_line/genblk1[162].inv_pair_unit/a
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.124   253.957 f  delay/inv_delay_line/genblk1[162].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   254.237    delay/inv_delay_line/genblk1[162].inv_pair_unit/trans
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.124   254.361 r  delay/inv_delay_line/genblk1[162].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.087   255.448    delay/inv_delay_line/genblk1[163].inv_pair_unit/a
    SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.124   255.572 f  delay/inv_delay_line/genblk1[163].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   256.005    delay/inv_delay_line/genblk1[163].inv_pair_unit/trans
    SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.124   256.129 r  delay/inv_delay_line/genblk1[163].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   256.811    delay/inv_delay_line/genblk1[164].inv_pair_unit/a
    SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.124   256.935 f  delay/inv_delay_line/genblk1[164].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   257.197    delay/inv_delay_line/genblk1[164].inv_pair_unit/trans
    SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.124   257.321 r  delay/inv_delay_line/genblk1[164].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.719   258.040    delay/inv_delay_line/genblk1[165].inv_pair_unit/a
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124   258.164 f  delay/inv_delay_line/genblk1[165].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   258.608    delay/inv_delay_line/genblk1[165].inv_pair_unit/trans
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124   258.732 r  delay/inv_delay_line/genblk1[165].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   259.414    delay/inv_delay_line/genblk1[166].inv_pair_unit/a
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124   259.538 f  delay/inv_delay_line/genblk1[166].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   259.817    delay/inv_delay_line/genblk1[166].inv_pair_unit/trans
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124   259.941 r  delay/inv_delay_line/genblk1[166].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.950   260.891    delay/inv_delay_line/genblk1[167].inv_pair_unit/a
    SLICE_X35Y7          LUT1 (Prop_lut1_I0_O)        0.124   261.015 f  delay/inv_delay_line/genblk1[167].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   261.448    delay/inv_delay_line/genblk1[167].inv_pair_unit/trans
    SLICE_X35Y7          LUT1 (Prop_lut1_I0_O)        0.124   261.572 r  delay/inv_delay_line/genblk1[167].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   262.254    delay/inv_delay_line/genblk1[168].inv_pair_unit/a
    SLICE_X35Y7          LUT1 (Prop_lut1_I0_O)        0.124   262.378 f  delay/inv_delay_line/genblk1[168].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   262.640    delay/inv_delay_line/genblk1[168].inv_pair_unit/trans
    SLICE_X35Y7          LUT1 (Prop_lut1_I0_O)        0.124   262.764 r  delay/inv_delay_line/genblk1[168].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.100   263.865    delay/inv_delay_line/genblk1[169].inv_pair_unit/a
    SLICE_X35Y1          LUT1 (Prop_lut1_I0_O)        0.124   263.989 f  delay/inv_delay_line/genblk1[169].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   264.421    delay/inv_delay_line/genblk1[169].inv_pair_unit/trans
    SLICE_X35Y1          LUT1 (Prop_lut1_I0_O)        0.124   264.545 r  delay/inv_delay_line/genblk1[169].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   265.227    delay/inv_delay_line/genblk1[170].inv_pair_unit/a
    SLICE_X35Y1          LUT1 (Prop_lut1_I0_O)        0.124   265.351 f  delay/inv_delay_line/genblk1[170].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   265.614    delay/inv_delay_line/genblk1[170].inv_pair_unit/trans
    SLICE_X35Y1          LUT1 (Prop_lut1_I0_O)        0.124   265.738 r  delay/inv_delay_line/genblk1[170].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.489   266.227    delay/inv_delay_line/genblk1[171].inv_pair_unit/a
    SLICE_X35Y1          LUT1 (Prop_lut1_I0_O)        0.119   266.346 f  delay/inv_delay_line/genblk1[171].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   267.014    delay/inv_delay_line/genblk1[171].inv_pair_unit/trans
    SLICE_X35Y1          LUT1 (Prop_lut1_I0_O)        0.360   267.374 r  delay/inv_delay_line/genblk1[171].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.589   267.963    delay/inv_delay_line/genblk1[172].inv_pair_unit/a
    SLICE_X34Y3          LUT1 (Prop_lut1_I0_O)        0.326   268.289 f  delay/inv_delay_line/genblk1[172].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   268.733    delay/inv_delay_line/genblk1[172].inv_pair_unit/trans
    SLICE_X34Y3          LUT1 (Prop_lut1_I0_O)        0.124   268.857 r  delay/inv_delay_line/genblk1[172].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.681   269.538    delay/inv_delay_line/genblk1[173].inv_pair_unit/a
    SLICE_X34Y3          LUT1 (Prop_lut1_I0_O)        0.124   269.662 f  delay/inv_delay_line/genblk1[173].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.853   270.515    delay/inv_delay_line/genblk1[173].inv_pair_unit/trans
    SLICE_X34Y3          LUT1 (Prop_lut1_I0_O)        0.124   270.639 r  delay/inv_delay_line/genblk1[173].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.441   271.080    delay/inv_delay_line/genblk1[174].inv_pair_unit/a
    SLICE_X34Y3          LUT1 (Prop_lut1_I0_O)        0.119   271.199 f  delay/inv_delay_line/genblk1[174].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.682   271.881    delay/inv_delay_line/genblk1[174].inv_pair_unit/trans
    SLICE_X34Y3          LUT1 (Prop_lut1_I0_O)        0.360   272.241 r  delay/inv_delay_line/genblk1[174].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.455   272.696    delay/inv_delay_line/genblk1[175].inv_pair_unit/a
    SLICE_X34Y3          LUT1 (Prop_lut1_I0_O)        0.351   273.047 f  delay/inv_delay_line/genblk1[175].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.426   273.473    delay/inv_delay_line/genblk1[175].inv_pair_unit/trans
    SLICE_X34Y3          LUT1 (Prop_lut1_I0_O)        0.328   273.801 r  delay/inv_delay_line/genblk1[175].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.801   274.602    delay/inv_delay_line/genblk1[176].inv_pair_unit/a
    SLICE_X34Y7          LUT1 (Prop_lut1_I0_O)        0.327   274.929 f  delay/inv_delay_line/genblk1[176].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   275.373    delay/inv_delay_line/genblk1[176].inv_pair_unit/trans
    SLICE_X34Y7          LUT1 (Prop_lut1_I0_O)        0.124   275.497 r  delay/inv_delay_line/genblk1[176].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   276.179    delay/inv_delay_line/genblk1[177].inv_pair_unit/a
    SLICE_X34Y7          LUT1 (Prop_lut1_I0_O)        0.124   276.303 f  delay/inv_delay_line/genblk1[177].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   276.583    delay/inv_delay_line/genblk1[177].inv_pair_unit/trans
    SLICE_X34Y7          LUT1 (Prop_lut1_I0_O)        0.124   276.707 r  delay/inv_delay_line/genblk1[177].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.418   277.124    delay/inv_delay_line/genblk1[178].inv_pair_unit/a
    SLICE_X35Y8          LUT1 (Prop_lut1_I0_O)        0.124   277.248 f  delay/inv_delay_line/genblk1[178].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   277.681    delay/inv_delay_line/genblk1[178].inv_pair_unit/trans
    SLICE_X35Y8          LUT1 (Prop_lut1_I0_O)        0.124   277.805 r  delay/inv_delay_line/genblk1[178].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   278.487    delay/inv_delay_line/genblk1[179].inv_pair_unit/a
    SLICE_X35Y8          LUT1 (Prop_lut1_I0_O)        0.124   278.611 f  delay/inv_delay_line/genblk1[179].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   278.874    delay/inv_delay_line/genblk1[179].inv_pair_unit/trans
    SLICE_X35Y8          LUT1 (Prop_lut1_I0_O)        0.124   278.998 r  delay/inv_delay_line/genblk1[179].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.722   279.720    delay/inv_delay_line/genblk1[180].inv_pair_unit/a
    SLICE_X34Y8          LUT1 (Prop_lut1_I0_O)        0.124   279.844 f  delay/inv_delay_line/genblk1[180].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   280.288    delay/inv_delay_line/genblk1[180].inv_pair_unit/trans
    SLICE_X34Y8          LUT1 (Prop_lut1_I0_O)        0.124   280.412 r  delay/inv_delay_line/genblk1[180].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   281.093    delay/inv_delay_line/genblk1[181].inv_pair_unit/a
    SLICE_X34Y8          LUT1 (Prop_lut1_I0_O)        0.124   281.217 f  delay/inv_delay_line/genblk1[181].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   281.497    delay/inv_delay_line/genblk1[181].inv_pair_unit/trans
    SLICE_X34Y8          LUT1 (Prop_lut1_I0_O)        0.124   281.621 r  delay/inv_delay_line/genblk1[181].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.090   282.711    delay/inv_delay_line/genblk1[182].inv_pair_unit/a
    SLICE_X37Y5          LUT1 (Prop_lut1_I0_O)        0.124   282.835 f  delay/inv_delay_line/genblk1[182].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   283.268    delay/inv_delay_line/genblk1[182].inv_pair_unit/trans
    SLICE_X37Y5          LUT1 (Prop_lut1_I0_O)        0.124   283.392 r  delay/inv_delay_line/genblk1[182].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.651   284.043    delay/inv_delay_line/genblk1[183].inv_pair_unit/a
    SLICE_X37Y7          LUT1 (Prop_lut1_I0_O)        0.124   284.167 f  delay/inv_delay_line/genblk1[183].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   284.600    delay/inv_delay_line/genblk1[183].inv_pair_unit/trans
    SLICE_X37Y7          LUT1 (Prop_lut1_I0_O)        0.124   284.724 r  delay/inv_delay_line/genblk1[183].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   285.405    delay/inv_delay_line/genblk1[184].inv_pair_unit/a
    SLICE_X37Y7          LUT1 (Prop_lut1_I0_O)        0.124   285.529 f  delay/inv_delay_line/genblk1[184].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   285.792    delay/inv_delay_line/genblk1[184].inv_pair_unit/trans
    SLICE_X37Y7          LUT1 (Prop_lut1_I0_O)        0.124   285.916 r  delay/inv_delay_line/genblk1[184].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.740   286.656    delay/inv_delay_line/genblk1[185].inv_pair_unit/a
    SLICE_X36Y7          LUT1 (Prop_lut1_I0_O)        0.124   286.780 f  delay/inv_delay_line/genblk1[185].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   287.232    delay/inv_delay_line/genblk1[185].inv_pair_unit/trans
    SLICE_X36Y7          LUT1 (Prop_lut1_I0_O)        0.124   287.356 r  delay/inv_delay_line/genblk1[185].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   288.058    delay/inv_delay_line/genblk1[186].inv_pair_unit/a
    SLICE_X36Y7          LUT1 (Prop_lut1_I0_O)        0.124   288.182 f  delay/inv_delay_line/genblk1[186].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   288.464    delay/inv_delay_line/genblk1[186].inv_pair_unit/trans
    SLICE_X36Y7          LUT1 (Prop_lut1_I0_O)        0.124   288.588 r  delay/inv_delay_line/genblk1[186].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.820   289.408    delay/inv_delay_line/genblk1[187].inv_pair_unit/a
    SLICE_X37Y8          LUT1 (Prop_lut1_I0_O)        0.124   289.532 f  delay/inv_delay_line/genblk1[187].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   289.795    delay/inv_delay_line/genblk1[187].inv_pair_unit/trans
    SLICE_X37Y8          LUT1 (Prop_lut1_I0_O)        0.124   289.919 r  delay/inv_delay_line/genblk1[187].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.487   290.406    delay/inv_delay_line/genblk1[188].inv_pair_unit/a
    SLICE_X37Y8          LUT1 (Prop_lut1_I0_O)        0.119   290.525 f  delay/inv_delay_line/genblk1[188].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   291.193    delay/inv_delay_line/genblk1[188].inv_pair_unit/trans
    SLICE_X37Y8          LUT1 (Prop_lut1_I0_O)        0.360   291.553 r  delay/inv_delay_line/genblk1[188].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.679   292.232    delay/inv_delay_line/genblk1[189].inv_pair_unit/a
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.326   292.558 f  delay/inv_delay_line/genblk1[189].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   293.010    delay/inv_delay_line/genblk1[189].inv_pair_unit/trans
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.124   293.134 r  delay/inv_delay_line/genblk1[189].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   293.836    delay/inv_delay_line/genblk1[190].inv_pair_unit/a
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.124   293.960 f  delay/inv_delay_line/genblk1[190].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   294.242    delay/inv_delay_line/genblk1[190].inv_pair_unit/trans
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.124   294.366 r  delay/inv_delay_line/genblk1[190].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.445   294.811    delay/inv_delay_line/genblk1[191].inv_pair_unit/a
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.117   294.928 f  delay/inv_delay_line/genblk1[191].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684   295.611    delay/inv_delay_line/genblk1[191].inv_pair_unit/trans
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.374   295.985 r  delay/inv_delay_line/genblk1[191].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.485   296.470    delay/inv_delay_line/genblk1[192].inv_pair_unit/a
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.353   296.823 f  delay/inv_delay_line/genblk1[192].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   297.671    delay/inv_delay_line/genblk1[192].inv_pair_unit/trans
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.384   298.055 r  delay/inv_delay_line/genblk1[192].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.611   298.666    delay/inv_delay_line/genblk1[193].inv_pair_unit/a
    SLICE_X41Y12         LUT1 (Prop_lut1_I0_O)        0.331   298.997 f  delay/inv_delay_line/genblk1[193].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   299.430    delay/inv_delay_line/genblk1[193].inv_pair_unit/trans
    SLICE_X41Y12         LUT1 (Prop_lut1_I0_O)        0.124   299.554 r  delay/inv_delay_line/genblk1[193].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.882   300.436    delay/inv_delay_line/genblk1[194].inv_pair_unit/a
    SLICE_X40Y15         LUT1 (Prop_lut1_I0_O)        0.124   300.560 f  delay/inv_delay_line/genblk1[194].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   301.012    delay/inv_delay_line/genblk1[194].inv_pair_unit/trans
    SLICE_X40Y15         LUT1 (Prop_lut1_I0_O)        0.124   301.136 r  delay/inv_delay_line/genblk1[194].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   301.838    delay/inv_delay_line/genblk1[195].inv_pair_unit/a
    SLICE_X40Y15         LUT1 (Prop_lut1_I0_O)        0.124   301.962 f  delay/inv_delay_line/genblk1[195].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   302.244    delay/inv_delay_line/genblk1[195].inv_pair_unit/trans
    SLICE_X40Y15         LUT1 (Prop_lut1_I0_O)        0.124   302.368 r  delay/inv_delay_line/genblk1[195].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.949   303.317    delay/inv_delay_line/genblk1[196].inv_pair_unit/a
    SLICE_X41Y12         LUT1 (Prop_lut1_I0_O)        0.124   303.441 f  delay/inv_delay_line/genblk1[196].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   303.704    delay/inv_delay_line/genblk1[196].inv_pair_unit/trans
    SLICE_X41Y12         LUT1 (Prop_lut1_I0_O)        0.124   303.828 r  delay/inv_delay_line/genblk1[196].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.117   304.945    delay/inv_delay_line/genblk1[197].inv_pair_unit/a
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124   305.069 f  delay/inv_delay_line/genblk1[197].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   305.513    delay/inv_delay_line/genblk1[197].inv_pair_unit/trans
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124   305.637 r  delay/inv_delay_line/genblk1[197].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   306.319    delay/inv_delay_line/genblk1[198].inv_pair_unit/a
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124   306.443 f  delay/inv_delay_line/genblk1[198].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   306.722    delay/inv_delay_line/genblk1[198].inv_pair_unit/trans
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124   306.846 r  delay/inv_delay_line/genblk1[198].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.443   307.289    delay/inv_delay_line/genblk1[199].inv_pair_unit/a
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.119   307.408 f  delay/inv_delay_line/genblk1[199].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.682   308.090    delay/inv_delay_line/genblk1[199].inv_pair_unit/trans
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.360   308.450 r  delay/inv_delay_line/genblk1[199].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.452   308.902    delay/inv_delay_line/genblk1[200].inv_pair_unit/a
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.351   309.253 f  delay/inv_delay_line/genblk1[200].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.858   310.112    delay/inv_delay_line/genblk1[200].inv_pair_unit/trans
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.362   310.474 r  delay/inv_delay_line/genblk1[200].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.797   311.271    delay/inv_delay_line/genblk1[201].inv_pair_unit/a
    SLICE_X41Y12         LUT1 (Prop_lut1_I0_O)        0.355   311.626 f  delay/inv_delay_line/genblk1[201].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   312.294    delay/inv_delay_line/genblk1[201].inv_pair_unit/trans
    SLICE_X41Y12         LUT1 (Prop_lut1_I0_O)        0.360   312.654 r  delay/inv_delay_line/genblk1[201].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.312   312.966    delay/inv_delay_line/genblk1[202].inv_pair_unit/a
    SLICE_X41Y11         LUT1 (Prop_lut1_I0_O)        0.326   313.292 f  delay/inv_delay_line/genblk1[202].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   313.725    delay/inv_delay_line/genblk1[202].inv_pair_unit/trans
    SLICE_X41Y11         LUT1 (Prop_lut1_I0_O)        0.124   313.849 r  delay/inv_delay_line/genblk1[202].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   314.530    delay/inv_delay_line/genblk1[203].inv_pair_unit/a
    SLICE_X41Y11         LUT1 (Prop_lut1_I0_O)        0.124   314.654 f  delay/inv_delay_line/genblk1[203].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   314.917    delay/inv_delay_line/genblk1[203].inv_pair_unit/trans
    SLICE_X41Y11         LUT1 (Prop_lut1_I0_O)        0.124   315.041 r  delay/inv_delay_line/genblk1[203].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.740   315.781    delay/inv_delay_line/genblk1[204].inv_pair_unit/a
    SLICE_X40Y11         LUT1 (Prop_lut1_I0_O)        0.124   315.905 f  delay/inv_delay_line/genblk1[204].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   316.357    delay/inv_delay_line/genblk1[204].inv_pair_unit/trans
    SLICE_X40Y11         LUT1 (Prop_lut1_I0_O)        0.124   316.481 r  delay/inv_delay_line/genblk1[204].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   317.182    delay/inv_delay_line/genblk1[205].inv_pair_unit/a
    SLICE_X40Y11         LUT1 (Prop_lut1_I0_O)        0.124   317.306 f  delay/inv_delay_line/genblk1[205].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   317.589    delay/inv_delay_line/genblk1[205].inv_pair_unit/trans
    SLICE_X40Y11         LUT1 (Prop_lut1_I0_O)        0.124   317.712 r  delay/inv_delay_line/genblk1[205].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.042   318.755    delay/nor_delay_line/genblk1[0].nor_pair_unit/a
    SLICE_X38Y12         LUT2 (Prop_lut2_I0_O)        0.150   318.905 f  delay/nor_delay_line/genblk1[0].nor_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.849   319.753    delay/nor_delay_line/genblk1[0].nor_pair_unit/trans
    SLICE_X38Y12         LUT2 (Prop_lut2_I0_O)        0.326   320.079 r  delay/nor_delay_line/genblk1[0].nor_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.290   320.370    delay/nor_delay_line/genblk1[1].nor_pair_unit/a
    SLICE_X38Y12         LUT2 (Prop_lut2_I0_O)        0.124   320.494 f  delay/nor_delay_line/genblk1[1].nor_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   320.926    delay/nor_delay_line/genblk1[1].nor_pair_unit/trans
    SLICE_X38Y12         LUT2 (Prop_lut2_I0_O)        0.150   321.076 r  delay/nor_delay_line/genblk1[1].nor_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.245   322.321    delay/nor_delay_line/genblk1[2].nor_pair_unit/a
    SLICE_X39Y7          LUT2 (Prop_lut2_I0_O)        0.332   322.653 f  delay/nor_delay_line/genblk1[2].nor_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.260   322.914    delay/nor_delay_line/genblk1[2].nor_pair_unit/trans
    SLICE_X39Y7          LUT2 (Prop_lut2_I0_O)        0.118   323.032 r  delay/nor_delay_line/genblk1[2].nor_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.822   323.853    delay/nor_delay_line/genblk1[3].nor_pair_unit/a
    SLICE_X39Y7          LUT2 (Prop_lut2_I0_O)        0.326   324.179 f  delay/nor_delay_line/genblk1[3].nor_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.431   324.610    delay/nor_delay_line/genblk1[3].nor_pair_unit/trans
    SLICE_X39Y7          LUT2 (Prop_lut2_I0_O)        0.150   324.760 r  delay/nor_delay_line/genblk1[3].nor_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.849   325.609    delay/nor_delay_line/trans[3]
    SLICE_X38Y7          LUT5 (Prop_lut5_I0_O)        0.332   325.941 r  delay/nor_delay_line/pio9_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.000   325.941    delay/inv_delay_line/pio9_OBUF_inst_i_1_0
    SLICE_X38Y7          MUXF7 (Prop_muxf7_I1_O)      0.217   326.158 r  delay/inv_delay_line/pio9_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.000   326.158    delay/inv_delay_line/pio9_OBUF_inst_i_3_n_0
    SLICE_X38Y7          MUXF8 (Prop_muxf8_I1_O)      0.094   326.252 r  delay/inv_delay_line/pio9_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.893   328.145    pio9_OBUF
    N1                   OBUF (Prop_obuf_I_O)         3.698   331.843 r  pio9_OBUF_inst/O
                         net (fo=0)                   0.000   331.843    pio9
    N1                                                                r  pio9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            pio1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.101ns  (logic 4.028ns (66.013%)  route 2.074ns (33.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     1.571    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=3, routed)           1.634     1.634    lauch_dff/clk_out
    SLICE_X40Y3          FDRE                                         r  lauch_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.518     2.152 r  lauch_dff/q_reg/Q
                         net (fo=2, routed)           2.074     4.226    pio1_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.510     7.735 r  pio1_OBUF_inst/O
                         net (fo=0)                   0.000     7.735    pio1
    L1                                                                r  pio1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_indicator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.649ns  (logic 3.984ns (70.520%)  route 1.665ns (29.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     1.571    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=3, routed)           1.626     1.626    clk_24Mhz
    SLICE_X41Y33         FDRE                                         r  rst_indicator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     2.082 r  rst_indicator_reg/Q
                         net (fo=1, routed)           1.665     3.748    led_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         3.528     7.275 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.275    led[3]
    E1                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_indicator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.702ns  (logic 1.370ns (80.474%)  route 0.332ns (19.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.547     0.547    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=3, routed)           0.588     0.588    clk_24Mhz
    SLICE_X41Y33         FDRE                                         r  rst_indicator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  rst_indicator_reg/Q
                         net (fo=1, routed)           0.332     1.061    led_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         1.229     2.289 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.289    led[3]
    E1                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            pio1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 1.375ns (73.346%)  route 0.500ns (26.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.547     0.547    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=3, routed)           0.593     0.593    lauch_dff/clk_out
    SLICE_X40Y3          FDRE                                         r  lauch_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.164     0.757 r  lauch_dff/q_reg/Q
                         net (fo=2, routed)           0.500     1.256    pio1_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.211     2.467 r  pio1_OBUF_inst/O
                         net (fo=0)                   0.000     2.467    pio1
    L1                                                                r  pio1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            pio9
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.206ns  (logic 1.873ns (58.424%)  route 1.333ns (41.576%))
  Logic Levels:           9  (LUT1=2 LUT6=2 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.547     0.547    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=3, routed)           0.593     0.593    lauch_dff/clk_out
    SLICE_X40Y3          FDRE                                         r  lauch_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.164     0.757 r  lauch_dff/q_reg/Q
                         net (fo=2, routed)           0.288     1.044    delay/inv_delay_line/genblk1[0].inv_pair_unit/a
    SLICE_X41Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.089 f  delay/inv_delay_line/genblk1[0].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.135     1.224    delay/inv_delay_line/genblk1[0].inv_pair_unit/trans
    SLICE_X41Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.269 r  delay/inv_delay_line/genblk1[0].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.277     1.546    delay/inv_delay_line/trans[0]
    SLICE_X39Y4          LUT6 (Prop_lut6_I5_O)        0.045     1.591 r  delay/inv_delay_line/pio9_OBUF_inst_i_59/O
                         net (fo=1, routed)           0.000     1.591    delay/inv_delay_line/pio9_OBUF_inst_i_59_n_0
    SLICE_X39Y4          MUXF7 (Prop_muxf7_I0_O)      0.071     1.662 r  delay/inv_delay_line/pio9_OBUF_inst_i_27/O
                         net (fo=1, routed)           0.000     1.662    delay/inv_delay_line/pio9_OBUF_inst_i_27_n_0
    SLICE_X39Y4          MUXF8 (Prop_muxf8_I0_O)      0.023     1.685 r  delay/inv_delay_line/pio9_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.215     1.900    delay/inv_delay_line/pio9_OBUF_inst_i_11_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I5_O)        0.112     2.012 r  delay/inv_delay_line/pio9_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     2.012    delay/inv_delay_line/pio9_OBUF_inst_i_4_n_0
    SLICE_X38Y7          MUXF7 (Prop_muxf7_I0_O)      0.071     2.083 r  delay/inv_delay_line/pio9_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.000     2.083    delay/inv_delay_line/pio9_OBUF_inst_i_2_n_0
    SLICE_X38Y7          MUXF8 (Prop_muxf8_I0_O)      0.023     2.106 r  delay/inv_delay_line/pio9_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.418     2.525    pio9_OBUF
    N1                   OBUF (Prop_obuf_I_O)         1.274     3.799 r  pio9_OBUF_inst/O
                         net (fo=0)                   0.000     3.799    pio9
    N1                                                                r  pio9 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clock_gen_24MHz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line70/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_gen_24MHz'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            nolabel_line70/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_gen_24MHz fall edge)
                                                     41.667    41.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 f  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571    43.238    nolabel_line70/inst/clk_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.324    39.914 f  nolabel_line70/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.656    41.570    nolabel_line70/inst/clkfbout_clock_gen_24MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    41.667 f  nolabel_line70/inst/clkf_buf/O
                         net (fo=1, routed)           1.571    43.238    nolabel_line70/inst/clkfbout_buf_clock_gen_24MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  nolabel_line70/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line70/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_gen_24MHz'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            nolabel_line70/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.057ns  (logic 0.026ns (2.459%)  route 1.031ns (97.541%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.547     0.547    nolabel_line70/inst/clk_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.057    -0.511 r  nolabel_line70/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.485    -0.026    nolabel_line70/inst/clkfbout_clock_gen_24MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line70/inst/clkf_buf/O
                         net (fo=1, routed)           0.547     0.547    nolabel_line70/inst/clkfbout_buf_clock_gen_24MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  nolabel_line70/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio40
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.021ns  (logic 5.119ns (51.085%)  route 4.902ns (48.915%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    M9                                                0.000    41.660 f  clk (IN)
                         net (fo=0)                   0.000    41.660    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.125 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966    45.091    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.187 f  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          2.936    48.123    clk_IBUF_BUFG
    C5                   OBUF (Prop_obuf_I_O)         3.558    51.681 f  pio40_OBUF_inst/O
                         net (fo=0)                   0.000    51.681    pio40
    C5                                                                f  pio40 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio9
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.707ns  (logic 5.212ns (48.677%)  route 5.495ns (51.323%))
  Logic Levels:           6  (LUT6=1 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.630     5.157    clk_IBUF_BUFG
    SLICE_X35Y9          FDSE                                         r  sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDSE (Prop_fdse_C_Q)         0.456     5.613 r  sel_reg[2]/Q
                         net (fo=26, routed)          2.302     7.915    delay/inv_delay_line/Q[2]
    SLICE_X39Y1          MUXF7 (Prop_muxf7_S_O)       0.296     8.211 r  delay/inv_delay_line/pio9_OBUF_inst_i_25/O
                         net (fo=1, routed)           0.000     8.211    delay/inv_delay_line/pio9_OBUF_inst_i_25_n_0
    SLICE_X39Y1          MUXF8 (Prop_muxf8_I0_O)      0.104     8.315 r  delay/inv_delay_line/pio9_OBUF_inst_i_10/O
                         net (fo=1, routed)           1.300     9.615    delay/inv_delay_line/pio9_OBUF_inst_i_10_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I3_O)        0.316     9.931 r  delay/inv_delay_line/pio9_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     9.931    delay/inv_delay_line/pio9_OBUF_inst_i_4_n_0
    SLICE_X38Y7          MUXF7 (Prop_muxf7_I0_O)      0.238    10.169 r  delay/inv_delay_line/pio9_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.000    10.169    delay/inv_delay_line/pio9_OBUF_inst_i_2_n_0
    SLICE_X38Y7          MUXF8 (Prop_muxf8_I0_O)      0.104    10.273 r  delay/inv_delay_line/pio9_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.893    12.166    pio9_OBUF
    N1                   OBUF (Prop_obuf_I_O)         3.698    15.864 r  pio9_OBUF_inst/O
                         net (fo=0)                   0.000    15.864    pio9
    N1                                                                r  pio9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/dout_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.888ns  (logic 4.034ns (51.137%)  route 3.854ns (48.863%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.629     5.156    uart_writer/clk
    SLICE_X36Y11         FDSE                                         r  uart_writer/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDSE (Prop_fdse_C_Q)         0.518     5.674 r  uart_writer/dout_reg/Q
                         net (fo=1, routed)           3.854     9.528    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.516    13.044 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.044    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio40
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.895ns  (logic 1.518ns (52.421%)  route 1.377ns (47.579%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.746     1.637    clk_IBUF_BUFG
    C5                   OBUF (Prop_obuf_I_O)         1.259     2.895 r  pio40_OBUF_inst/O
                         net (fo=0)                   0.000     2.895    pio40
    C5                                                                r  pio40 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio9
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.531ns (73.741%)  route 0.545ns (26.259%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.592     1.482    clk_IBUF_BUFG
    SLICE_X38Y9          FDSE                                         r  sel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDSE (Prop_fdse_C_Q)         0.141     1.623 r  sel_reg[6]/Q
                         net (fo=2, routed)           0.127     1.750    delay/inv_delay_line/Q[6]
    SLICE_X38Y7          MUXF7 (Prop_muxf7_S_O)       0.093     1.843 r  delay/inv_delay_line/pio9_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.000     1.843    delay/inv_delay_line/pio9_OBUF_inst_i_2_n_0
    SLICE_X38Y7          MUXF8 (Prop_muxf8_I0_O)      0.023     1.866 r  delay/inv_delay_line/pio9_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.418     2.284    pio9_OBUF
    N1                   OBUF (Prop_obuf_I_O)         1.274     3.558 r  pio9_OBUF_inst/O
                         net (fo=0)                   0.000     3.558    pio9
    N1                                                                r  pio9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/dout_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.876ns  (logic 1.381ns (48.008%)  route 1.495ns (51.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.480    uart_writer/clk
    SLICE_X36Y11         FDSE                                         r  uart_writer/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDSE (Prop_fdse_C_Q)         0.164     1.644 r  uart_writer/dout_reg/Q
                         net (fo=1, routed)           1.495     3.139    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         1.217     4.356 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.356    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clock_gen_24MHz

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            lauch_dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.460ns  (logic 1.588ns (45.886%)  route 1.872ns (54.114%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[0]_inst/O
                         net (fo=40, routed)          1.872     3.336    lauch_dff/btn_IBUF[0]
    SLICE_X40Y3          LUT2 (Prop_lut2_I1_O)        0.124     3.460 r  lauch_dff/q_i_1/O
                         net (fo=1, routed)           0.000     3.460    lauch_dff/q_i_1_n_0
    SLICE_X40Y3          FDRE                                         r  lauch_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.453     1.453    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=3, routed)           1.516     1.516    lauch_dff/clk_out
    SLICE_X40Y3          FDRE                                         r  lauch_dff/q_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            core_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.449ns  (logic 1.588ns (46.032%)  route 1.861ns (53.968%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[0]_inst/O
                         net (fo=40, routed)          1.861     3.325    btn_IBUF[0]
    SLICE_X40Y3          LUT2 (Prop_lut2_I1_O)        0.124     3.449 r  core_clk_i_1/O
                         net (fo=1, routed)           0.000     3.449    core_clk_i_1_n_0
    SLICE_X40Y3          FDRE                                         r  core_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.453     1.453    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=3, routed)           1.516     1.516    clk_24Mhz
    SLICE_X40Y3          FDRE                                         r  core_clk_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            rst_indicator_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.433ns  (logic 1.464ns (60.157%)  route 0.969ns (39.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[0]_inst/O
                         net (fo=40, routed)          0.969     2.433    btn_IBUF[0]
    SLICE_X41Y33         FDRE                                         r  rst_indicator_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.453     1.453    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=3, routed)           1.509     1.509    clk_24Mhz
    SLICE_X41Y33         FDRE                                         r  rst_indicator_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            rst_indicator_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.232ns (36.764%)  route 0.398ns (63.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=40, routed)          0.398     0.630    btn_IBUF[0]
    SLICE_X41Y33         FDRE                                         r  rst_indicator_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.815     0.815    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=3, routed)           0.857     0.857    clk_24Mhz
    SLICE_X41Y33         FDRE                                         r  rst_indicator_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            core_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.277ns (26.573%)  route 0.764ns (73.427%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  btn_IBUF[0]_inst/O
                         net (fo=40, routed)          0.764     0.996    btn_IBUF[0]
    SLICE_X40Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.041 r  core_clk_i_1/O
                         net (fo=1, routed)           0.000     1.041    core_clk_i_1_n_0
    SLICE_X40Y3          FDRE                                         r  core_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.815     0.815    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=3, routed)           0.864     0.864    clk_24Mhz
    SLICE_X40Y3          FDRE                                         r  core_clk_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            lauch_dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.277ns (26.471%)  route 0.768ns (73.529%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  btn_IBUF[0]_inst/O
                         net (fo=40, routed)          0.768     1.000    lauch_dff/btn_IBUF[0]
    SLICE_X40Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.045 r  lauch_dff/q_i_1/O
                         net (fo=1, routed)           0.000     1.045    lauch_dff/q_i_1_n_0
    SLICE_X40Y3          FDRE                                         r  lauch_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.815     0.815    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=3, routed)           0.864     0.864    lauch_dff/clk_out
    SLICE_X40Y3          FDRE                                         r  lauch_dff/q_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.523ns  (logic 1.700ns (22.603%)  route 5.822ns (77.397%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           4.135     5.587    uart_reader/uart_rx_IBUF
    SLICE_X35Y14         LUT2 (Prop_lut2_I1_O)        0.124     5.711 f  uart_reader/etu_cnt[14]_i_4/O
                         net (fo=1, routed)           0.650     6.361    uart_reader/etu_cnt[14]_i_4_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.485 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          1.038     7.523    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X31Y9          FDRE                                         r  uart_reader/etu_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.446     4.794    uart_reader/clk
    SLICE_X31Y9          FDRE                                         r  uart_reader/etu_cnt_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.435ns  (logic 1.700ns (22.871%)  route 5.734ns (77.129%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           4.135     5.587    uart_reader/uart_rx_IBUF
    SLICE_X35Y14         LUT2 (Prop_lut2_I1_O)        0.124     5.711 f  uart_reader/etu_cnt[14]_i_4/O
                         net (fo=1, routed)           0.650     6.361    uart_reader/etu_cnt[14]_i_4_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.485 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.949     7.435    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X31Y11         FDRE                                         r  uart_reader/etu_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.445     4.793    uart_reader/clk
    SLICE_X31Y11         FDRE                                         r  uart_reader/etu_cnt_reg[5]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.435ns  (logic 1.700ns (22.871%)  route 5.734ns (77.129%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           4.135     5.587    uart_reader/uart_rx_IBUF
    SLICE_X35Y14         LUT2 (Prop_lut2_I1_O)        0.124     5.711 f  uart_reader/etu_cnt[14]_i_4/O
                         net (fo=1, routed)           0.650     6.361    uart_reader/etu_cnt[14]_i_4_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.485 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.949     7.435    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X31Y11         FDRE                                         r  uart_reader/etu_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.445     4.793    uart_reader/clk
    SLICE_X31Y11         FDRE                                         r  uart_reader/etu_cnt_reg[6]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.435ns  (logic 1.700ns (22.871%)  route 5.734ns (77.129%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           4.135     5.587    uart_reader/uart_rx_IBUF
    SLICE_X35Y14         LUT2 (Prop_lut2_I1_O)        0.124     5.711 f  uart_reader/etu_cnt[14]_i_4/O
                         net (fo=1, routed)           0.650     6.361    uart_reader/etu_cnt[14]_i_4_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.485 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.949     7.435    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X31Y11         FDRE                                         r  uart_reader/etu_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.445     4.793    uart_reader/clk
    SLICE_X31Y11         FDRE                                         r  uart_reader/etu_cnt_reg[7]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.435ns  (logic 1.700ns (22.871%)  route 5.734ns (77.129%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           4.135     5.587    uart_reader/uart_rx_IBUF
    SLICE_X35Y14         LUT2 (Prop_lut2_I1_O)        0.124     5.711 f  uart_reader/etu_cnt[14]_i_4/O
                         net (fo=1, routed)           0.650     6.361    uart_reader/etu_cnt[14]_i_4_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.485 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.949     7.435    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X31Y11         FDRE                                         r  uart_reader/etu_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.445     4.793    uart_reader/clk
    SLICE_X31Y11         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.386ns  (logic 1.700ns (23.023%)  route 5.685ns (76.977%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           4.135     5.587    uart_reader/uart_rx_IBUF
    SLICE_X35Y14         LUT2 (Prop_lut2_I1_O)        0.124     5.711 f  uart_reader/etu_cnt[14]_i_4/O
                         net (fo=1, routed)           0.650     6.361    uart_reader/etu_cnt[14]_i_4_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.485 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.900     7.386    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X31Y12         FDRE                                         r  uart_reader/etu_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.444     4.792    uart_reader/clk
    SLICE_X31Y12         FDRE                                         r  uart_reader/etu_cnt_reg[10]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.386ns  (logic 1.700ns (23.023%)  route 5.685ns (76.977%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           4.135     5.587    uart_reader/uart_rx_IBUF
    SLICE_X35Y14         LUT2 (Prop_lut2_I1_O)        0.124     5.711 f  uart_reader/etu_cnt[14]_i_4/O
                         net (fo=1, routed)           0.650     6.361    uart_reader/etu_cnt[14]_i_4_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.485 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.900     7.386    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X31Y12         FDRE                                         r  uart_reader/etu_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.444     4.792    uart_reader/clk
    SLICE_X31Y12         FDRE                                         r  uart_reader/etu_cnt_reg[11]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.386ns  (logic 1.700ns (23.023%)  route 5.685ns (76.977%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           4.135     5.587    uart_reader/uart_rx_IBUF
    SLICE_X35Y14         LUT2 (Prop_lut2_I1_O)        0.124     5.711 f  uart_reader/etu_cnt[14]_i_4/O
                         net (fo=1, routed)           0.650     6.361    uart_reader/etu_cnt[14]_i_4_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.485 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.900     7.386    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X31Y12         FDRE                                         r  uart_reader/etu_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.444     4.792    uart_reader/clk
    SLICE_X31Y12         FDRE                                         r  uart_reader/etu_cnt_reg[12]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.386ns  (logic 1.700ns (23.023%)  route 5.685ns (76.977%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           4.135     5.587    uart_reader/uart_rx_IBUF
    SLICE_X35Y14         LUT2 (Prop_lut2_I1_O)        0.124     5.711 f  uart_reader/etu_cnt[14]_i_4/O
                         net (fo=1, routed)           0.650     6.361    uart_reader/etu_cnt[14]_i_4_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.485 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.900     7.386    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X31Y12         FDRE                                         r  uart_reader/etu_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.444     4.792    uart_reader/clk
    SLICE_X31Y12         FDRE                                         r  uart_reader/etu_cnt_reg[9]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.382ns  (logic 1.700ns (23.034%)  route 5.682ns (76.966%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           4.135     5.587    uart_reader/uart_rx_IBUF
    SLICE_X35Y14         LUT2 (Prop_lut2_I1_O)        0.124     5.711 f  uart_reader/etu_cnt[14]_i_4/O
                         net (fo=1, routed)           0.650     6.361    uart_reader/etu_cnt[14]_i_4_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.485 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.897     7.382    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  uart_reader/etu_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.446     4.794    uart_reader/clk
    SLICE_X31Y10         FDRE                                         r  uart_reader/etu_cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_writer/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.149ns  (logic 0.277ns (24.068%)  route 0.873ns (75.932%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  btn_IBUF[0]_inst/O
                         net (fo=40, routed)          0.873     1.104    uart_writer/btn_IBUF[0]
    SLICE_X35Y11         LUT5 (Prop_lut5_I4_O)        0.045     1.149 r  uart_writer/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.149    uart_writer/FSM_sequential_state[1]_i_1_n_0
    SLICE_X35Y11         FDRE                                         r  uart_writer/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.861     1.995    uart_writer/clk
    SLICE_X35Y11         FDRE                                         r  uart_writer/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_writer/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.201ns  (logic 0.277ns (23.026%)  route 0.925ns (76.974%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  btn_IBUF[0]_inst/O
                         net (fo=40, routed)          0.925     1.156    uart_writer/btn_IBUF[0]
    SLICE_X35Y11         LUT6 (Prop_lut6_I5_O)        0.045     1.201 r  uart_writer/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.201    uart_writer/FSM_sequential_state[0]_i_1_n_0
    SLICE_X35Y11         FDRE                                         r  uart_writer/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.861     1.995    uart_writer/clk
    SLICE_X35Y11         FDRE                                         r  uart_writer/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            sel_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.232ns (18.949%)  route 0.991ns (81.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=40, routed)          0.991     1.222    btn_IBUF[0]
    SLICE_X35Y9          FDRE                                         r  sel_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.996    clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  sel_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            sel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.232ns (18.949%)  route 0.991ns (81.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=40, routed)          0.991     1.222    btn_IBUF[0]
    SLICE_X35Y9          FDRE                                         r  sel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.996    clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  sel_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            sel_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.232ns (18.949%)  route 0.991ns (81.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=40, routed)          0.991     1.222    btn_IBUF[0]
    SLICE_X35Y9          FDSE                                         r  sel_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.996    clk_IBUF_BUFG
    SLICE_X35Y9          FDSE                                         r  sel_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            sel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.232ns (18.949%)  route 0.991ns (81.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=40, routed)          0.991     1.222    btn_IBUF[0]
    SLICE_X35Y9          FDRE                                         r  sel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.996    clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  sel_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            sel_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.239ns  (logic 0.232ns (18.690%)  route 1.008ns (81.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=40, routed)          1.008     1.239    btn_IBUF[0]
    SLICE_X36Y10         FDRE                                         r  sel_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.861     1.995    clk_IBUF_BUFG
    SLICE_X36Y10         FDRE                                         r  sel_reg[10]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            sel_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.239ns  (logic 0.232ns (18.690%)  route 1.008ns (81.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=40, routed)          1.008     1.239    btn_IBUF[0]
    SLICE_X36Y10         FDRE                                         r  sel_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.861     1.995    clk_IBUF_BUFG
    SLICE_X36Y10         FDRE                                         r  sel_reg[12]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            sel_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.239ns  (logic 0.232ns (18.690%)  route 1.008ns (81.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=40, routed)          1.008     1.239    btn_IBUF[0]
    SLICE_X36Y10         FDRE                                         r  sel_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.861     1.995    clk_IBUF_BUFG
    SLICE_X36Y10         FDRE                                         r  sel_reg[13]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            sel_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.239ns  (logic 0.232ns (18.690%)  route 1.008ns (81.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=40, routed)          1.008     1.239    btn_IBUF[0]
    SLICE_X36Y10         FDRE                                         r  sel_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.861     1.995    clk_IBUF_BUFG
    SLICE_X36Y10         FDRE                                         r  sel_reg[15]/C





