derived_clks:
  tx_clk:
    abspath: 'tb_i'
    gated_clk_req: 'clk_tx_val'
    gated_clk: 'clk_tx_i'
  osc_tx:
    abspath: 'tb_i.tx_clk_i'
    emu_dt: 'emu_dt'
    dt_req: 'dt_req'
    emu_clk: 'emu_clk'
    emu_rst: 'emu_rst'
  channel:
    abspath: 'tb_i.chan_i'
    emu_rst: 'emu_rst'
    emu_clk: 'emu_clk'
    emu_dt: 'emu_dt'
  clk_adc:
    abspath: 'tb_i.top_i.iacore'
    gated_clk_req: 'clk_div[0]'
    gated_clk: 'clk_adc_i'
  clk_indiv:
    abspath: 'tb_i.top_i.iacore.iindiv'
    emu_dt: 'emu_dt'
    dt_req: 'dt_req'
    emu_clk: 'emu_clk'
    emu_rst: 'emu_rst'
  pi0:
    abspath: 'tb_i.top_i.iacore.iPI[0].iPI'
    emu_dt: 'emu_dt'
    dt_req: 'dt_req'
    emu_clk: 'emu_clk'
    emu_rst: 'emu_rst'
  pi1:
    abspath: 'tb_i.top_i.iacore.iPI[1].iPI'
    emu_dt: 'emu_dt'
    dt_req: 'dt_req'
    emu_clk: 'emu_clk'
    emu_rst: 'emu_rst'
  pi2:
    abspath: 'tb_i.top_i.iacore.iPI[2].iPI'
    emu_dt: 'emu_dt'
    dt_req: 'dt_req'
    emu_clk: 'emu_clk'
    emu_rst: 'emu_rst'
  pi3:
    abspath: 'tb_i.top_i.iacore.iPI[3].iPI'
    emu_dt: 'emu_dt'
    dt_req: 'dt_req'
    emu_clk: 'emu_clk'
    emu_rst: 'emu_rst'
  adc0:
    abspath: 'tb_i.top_i.iacore.iADC[0].iADC'
    emu_dt: 'emu_dt'
    dt_req: 'dt_req'
    emu_clk: 'emu_clk'
    emu_rst: 'emu_rst'
  adc1:
    abspath: 'tb_i.top_i.iacore.iADC[1].iADC'
    emu_dt: 'emu_dt'
    dt_req: 'dt_req'
    emu_clk: 'emu_clk'
    emu_rst: 'emu_rst'
  adc2:
    abspath: 'tb_i.top_i.iacore.iADC[2].iADC'
    emu_dt: 'emu_dt'
    dt_req: 'dt_req'
    emu_clk: 'emu_clk'
    emu_rst: 'emu_rst'
  adc3:
    abspath: 'tb_i.top_i.iacore.iADC[3].iADC'
    emu_dt: 'emu_dt'
    dt_req: 'dt_req'
    emu_clk: 'emu_clk'
    emu_rst: 'emu_rst'
  adc4:
    abspath: 'tb_i.top_i.iacore.iADC[4].iADC'
    emu_dt: 'emu_dt'
    dt_req: 'dt_req'
    emu_clk: 'emu_clk'
    emu_rst: 'emu_rst'
  adc5:
    abspath: 'tb_i.top_i.iacore.iADC[5].iADC'
    emu_dt: 'emu_dt'
    dt_req: 'dt_req'
    emu_clk: 'emu_clk'
    emu_rst: 'emu_rst'
  adc6:
    abspath: 'tb_i.top_i.iacore.iADC[6].iADC'
    emu_dt: 'emu_dt'
    dt_req: 'dt_req'
    emu_clk: 'emu_clk'
    emu_rst: 'emu_rst'
  adc7:
    abspath: 'tb_i.top_i.iacore.iADC[7].iADC'
    emu_dt: 'emu_dt'
    dt_req: 'dt_req'
    emu_clk: 'emu_clk'
    emu_rst: 'emu_rst'
  adc8:
    abspath: 'tb_i.top_i.iacore.iADC[8].iADC'
    emu_dt: 'emu_dt'
    dt_req: 'dt_req'
    emu_clk: 'emu_clk'
    emu_rst: 'emu_rst'
  adc9:
    abspath: 'tb_i.top_i.iacore.iADC[9].iADC'
    emu_dt: 'emu_dt'
    dt_req: 'dt_req'
    emu_clk: 'emu_clk'
    emu_rst: 'emu_rst'
  adc10:
    abspath: 'tb_i.top_i.iacore.iADC[10].iADC'
    emu_dt: 'emu_dt'
    dt_req: 'dt_req'
    emu_clk: 'emu_clk'
    emu_rst: 'emu_rst'
  adc11:
    abspath: 'tb_i.top_i.iacore.iADC[11].iADC'
    emu_dt: 'emu_dt'
    dt_req: 'dt_req'
    emu_clk: 'emu_clk'
    emu_rst: 'emu_rst'
  adc12:
    abspath: 'tb_i.top_i.iacore.iADC[12].iADC'
    emu_dt: 'emu_dt'
    dt_req: 'dt_req'
    emu_clk: 'emu_clk'
    emu_rst: 'emu_rst'
  adc13:
    abspath: 'tb_i.top_i.iacore.iADC[13].iADC'
    emu_dt: 'emu_dt'
    dt_req: 'dt_req'
    emu_clk: 'emu_clk'
    emu_rst: 'emu_rst'
  adc14:
    abspath: 'tb_i.top_i.iacore.iADC[14].iADC'
    emu_dt: 'emu_dt'
    dt_req: 'dt_req'
    emu_clk: 'emu_clk'
    emu_rst: 'emu_rst'
  adc15:
    abspath: 'tb_i.top_i.iacore.iADC[15].iADC'
    emu_dt: 'emu_dt'
    dt_req: 'dt_req'
    emu_clk: 'emu_clk'
    emu_rst: 'emu_rst'
  adcrep0:
    abspath: 'tb_i.top_i.iacore.iADCrep0'
    emu_dt: 'emu_dt'
    dt_req: 'dt_req'
    emu_clk: 'emu_clk'
    emu_rst: 'emu_rst'
  adcrep1:
    abspath: 'tb_i.top_i.iacore.iADCrep1'
    emu_dt: 'emu_dt'
    dt_req: 'dt_req'
    emu_clk: 'emu_clk'
    emu_rst: 'emu_rst'