INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/Lab/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/Lab/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/new/comparision.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Lab8/Lab8.srcs/sources_1/imports/Lab/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Lab8/Lab8.srcs/sources_1/imports/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Lab8/Lab8.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Lab8/Lab8.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/new/logical.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Lab8/Lab8.srcs/sources_1/imports/Lab/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Lab8/Lab8.srcs/sources_1/imports/Lab/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/new/shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Lab8/Lab8.srcs/sources_1/imports/Lab/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Lab8/Lab8.srcs/sim_3/imports/Lab/tester_full.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tester_full
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MIE/Desktop/COMP541/Lab/Lab8/Lab8.sim/sim_3/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
