

================================================================
== Vitis HLS Report for 'twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:43:09 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.911 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.82>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_k_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_k"   --->   Operation 7 'read' 'p_k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_10 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read7"   --->   Operation 8 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_11 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read6"   --->   Operation 9 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_12 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read5"   --->   Operation 10 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_13 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read4"   --->   Operation 11 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_14 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read3"   --->   Operation 12 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_15 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read2"   --->   Operation 13 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_16 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read1"   --->   Operation 14 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read39 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read"   --->   Operation 15 'read' 'p_read39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.70ns)   --->   "%index_cos_V = add i4 %p_k_read, i4 12"   --->   Operation 16 'add' 'index_cos_V' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%index_invert_control_imag_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %p_k_read, i32 2"   --->   Operation 17 'bitselect' 'index_invert_control_imag_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lut_index_imag_V = trunc i4 %p_k_read"   --->   Operation 18 'trunc' 'lut_index_imag_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.43ns)   --->   "%lut_index_imag_V_9 = sub i2 0, i2 %lut_index_imag_V"   --->   Operation 19 'sub' 'lut_index_imag_V_9' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.27ns)   --->   "%lut_index_imag_V_10 = select i1 %index_invert_control_imag_4, i2 %lut_index_imag_V_9, i2 %lut_index_imag_V" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:113]   --->   Operation 20 'select' 'lut_index_imag_V_10' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i2 %lut_index_imag_V_10"   --->   Operation 21 'zext' 'zext_ln573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_twiddleTable_M_imag_0_0_0_addr_7 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573"   --->   Operation 22 'getelementptr' 'p_twiddleTable_M_imag_0_0_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.69ns)   --->   "%lut_out_imag_V = load i4 %p_twiddleTable_M_imag_0_0_0_addr_7"   --->   Operation 23 'load' 'lut_out_imag_V' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%index_invert_control_real_V = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V, i32 2"   --->   Operation 24 'bitselect' 'index_invert_control_real_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%lut_index_real_V = trunc i4 %index_cos_V"   --->   Operation 25 'trunc' 'lut_index_real_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.43ns)   --->   "%lut_index_real_V_9 = sub i2 0, i2 %lut_index_real_V"   --->   Operation 26 'sub' 'lut_index_real_V_9' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.27ns)   --->   "%lut_index_real_V_10 = select i1 %index_invert_control_real_V, i2 %lut_index_real_V_9, i2 %lut_index_real_V" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:131]   --->   Operation 27 'select' 'lut_index_real_V_10' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln573_6 = zext i2 %lut_index_real_V_10"   --->   Operation 28 'zext' 'zext_ln573_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_twiddleTable_M_imag_0_0_0_addr_8 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_6"   --->   Operation 29 'getelementptr' 'p_twiddleTable_M_imag_0_0_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.69ns)   --->   "%lut_out_real_V = load i4 %p_twiddleTable_M_imag_0_0_0_addr_8"   --->   Operation 30 'load' 'lut_out_real_V' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%index_V = shl i4 %p_k_read, i4 1"   --->   Operation 31 'shl' 'index_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.70ns)   --->   "%index_cos_V_3 = add i4 %index_V, i4 12"   --->   Operation 32 'add' 'index_cos_V_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%index_invert_control_imag_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %p_k_read, i32 1"   --->   Operation 33 'bitselect' 'index_invert_control_imag_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.65ns)   --->   "%icmp_ln1049_15 = icmp_eq  i4 %index_V, i4 4"   --->   Operation 34 'icmp' 'icmp_ln1049_15' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.65ns)   --->   "%icmp_ln1049_16 = icmp_eq  i4 %index_V, i4 12"   --->   Operation 35 'icmp' 'icmp_ln1049_16' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i4 %p_k_read"   --->   Operation 36 'trunc' 'trunc_ln674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%lut_index_imag_V_11 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln674, i1 0"   --->   Operation 37 'bitconcatenate' 'lut_index_imag_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.43ns)   --->   "%lut_index_imag_V_12 = sub i2 0, i2 %lut_index_imag_V_11"   --->   Operation 38 'sub' 'lut_index_imag_V_12' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.27ns)   --->   "%lut_index_imag_V_13 = select i1 %index_invert_control_imag_3, i2 %lut_index_imag_V_12, i2 %lut_index_imag_V_11" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:113]   --->   Operation 39 'select' 'lut_index_imag_V_13' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln573_7 = zext i2 %lut_index_imag_V_13"   --->   Operation 40 'zext' 'zext_ln573_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_twiddleTable_M_imag_0_0_0_addr_9 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_7"   --->   Operation 41 'getelementptr' 'p_twiddleTable_M_imag_0_0_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (0.69ns)   --->   "%lut_out_imag_V_6 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_9"   --->   Operation 42 'load' 'lut_out_imag_V_6' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%index_invert_control_real_V_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V_3, i32 2"   --->   Operation 43 'bitselect' 'index_invert_control_real_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.65ns)   --->   "%icmp_ln1049_18 = icmp_eq  i4 %index_V, i4 0"   --->   Operation 44 'icmp' 'icmp_ln1049_18' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%lut_index_real_V_11 = trunc i4 %index_cos_V_3"   --->   Operation 45 'trunc' 'lut_index_real_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.43ns)   --->   "%lut_index_real_V_12 = sub i2 0, i2 %lut_index_real_V_11"   --->   Operation 46 'sub' 'lut_index_real_V_12' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.27ns)   --->   "%lut_index_real_V_13 = select i1 %index_invert_control_real_V_3, i2 %lut_index_real_V_12, i2 %lut_index_real_V_11" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:131]   --->   Operation 47 'select' 'lut_index_real_V_13' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln573_8 = zext i2 %lut_index_real_V_13"   --->   Operation 48 'zext' 'zext_ln573_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_twiddleTable_M_imag_0_0_0_addr_10 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_8"   --->   Operation 49 'getelementptr' 'p_twiddleTable_M_imag_0_0_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (0.69ns)   --->   "%lut_out_real_V_3 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_10"   --->   Operation 50 'load' 'lut_out_real_V_3' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln315 = shl i4 %p_k_read, i4 2"   --->   Operation 51 'shl' 'shl_ln315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.70ns)   --->   "%index_V_2 = sub i4 %shl_ln315, i4 %p_k_read"   --->   Operation 52 'sub' 'index_V_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.70ns)   --->   "%index_cos_V_4 = add i4 %index_V_2, i4 12"   --->   Operation 53 'add' 'index_cos_V_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%index_invert_control_imag = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_V_2, i32 2"   --->   Operation 54 'bitselect' 'index_invert_control_imag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%lut_index_imag_V_14 = trunc i4 %index_V_2"   --->   Operation 55 'trunc' 'lut_index_imag_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.43ns)   --->   "%lut_index_imag_V_15 = sub i2 0, i2 %lut_index_imag_V_14"   --->   Operation 56 'sub' 'lut_index_imag_V_15' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.27ns)   --->   "%lut_index_imag_V_16 = select i1 %index_invert_control_imag, i2 %lut_index_imag_V_15, i2 %lut_index_imag_V_14" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:113]   --->   Operation 57 'select' 'lut_index_imag_V_16' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln573_9 = zext i2 %lut_index_imag_V_16"   --->   Operation 58 'zext' 'zext_ln573_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_twiddleTable_M_imag_0_0_0_addr_11 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_9"   --->   Operation 59 'getelementptr' 'p_twiddleTable_M_imag_0_0_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (0.69ns)   --->   "%lut_out_imag_V_7 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_11"   --->   Operation 60 'load' 'lut_out_imag_V_7' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%index_invert_control_real_V_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V_4, i32 2"   --->   Operation 61 'bitselect' 'index_invert_control_real_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.65ns)   --->   "%icmp_ln1049_22 = icmp_eq  i4 %shl_ln315, i4 %p_k_read"   --->   Operation 62 'icmp' 'icmp_ln1049_22' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%lut_index_real_V_14 = trunc i4 %index_cos_V_4"   --->   Operation 63 'trunc' 'lut_index_real_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.43ns)   --->   "%lut_index_real_V_15 = sub i2 0, i2 %lut_index_real_V_14"   --->   Operation 64 'sub' 'lut_index_real_V_15' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.27ns)   --->   "%lut_index_real_V_16 = select i1 %index_invert_control_real_V_4, i2 %lut_index_real_V_15, i2 %lut_index_real_V_14" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:131]   --->   Operation 65 'select' 'lut_index_real_V_16' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln573_10 = zext i2 %lut_index_real_V_16"   --->   Operation 66 'zext' 'zext_ln573_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_twiddleTable_M_imag_0_0_0_addr_12 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_10"   --->   Operation 67 'getelementptr' 'p_twiddleTable_M_imag_0_0_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (0.69ns)   --->   "%lut_out_real_V_4 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_12"   --->   Operation 68 'load' 'lut_out_real_V_4' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>

State 2 <SV = 1> <Delay = 2.91>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_twiddleTable_M_imag_0_0_0_addr = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 0"   --->   Operation 69 'getelementptr' 'p_twiddleTable_M_imag_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (0.69ns)   --->   "%lut_out_imag_V_8 = load i4 %p_twiddleTable_M_imag_0_0_0_addr"   --->   Operation 70 'load' 'lut_out_imag_V_8' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node imagSinVal)   --->   "%output_negate_control_imag = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %p_k_read, i32 3"   --->   Operation 71 'bitselect' 'output_negate_control_imag' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.65ns)   --->   "%icmp_ln1049 = icmp_eq  i4 %p_k_read, i4 4"   --->   Operation 72 'icmp' 'icmp_ln1049' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.65ns)   --->   "%icmp_ln1049_12 = icmp_eq  i4 %p_k_read, i4 12"   --->   Operation 73 'icmp' 'icmp_ln1049_12' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node temp_out_sin_V)   --->   "%output_saturation_control_imag = or i1 %icmp_ln1049, i1 %icmp_ln1049_12" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:111]   --->   Operation 74 'or' 'output_saturation_control_imag' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/2] (0.69ns)   --->   "%lut_out_imag_V = load i4 %p_twiddleTable_M_imag_0_0_0_addr_7"   --->   Operation 75 'load' 'lut_out_imag_V' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 76 [1/1] (0.29ns) (out node of the LUT)   --->   "%temp_out_sin_V = select i1 %output_saturation_control_imag, i18 196608, i18 %lut_out_imag_V" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:117]   --->   Operation 76 'select' 'temp_out_sin_V' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln712_9 = sext i18 %temp_out_sin_V"   --->   Operation 77 'sext' 'sext_ln712_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.79ns)   --->   "%r = sub i19 0, i19 %sext_ln712_9"   --->   Operation 78 'sub' 'r' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r, i32 18"   --->   Operation 79 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%p_Val2_17 = trunc i19 %r"   --->   Operation 80 'trunc' 'p_Val2_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r, i32 17"   --->   Operation 81 'bitselect' 'p_Result_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%xor_ln794 = xor i1 %p_Result_s, i1 1"   --->   Operation 82 'xor' 'xor_ln794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%overflow = and i1 %p_Result_42, i1 %xor_ln794"   --->   Operation 83 'and' 'overflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%xor_ln340 = xor i1 %p_Result_s, i1 %p_Result_42"   --->   Operation 84 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%select_ln384 = select i1 %overflow, i18 131071, i18 131072"   --->   Operation 85 'select' 'select_ln384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %xor_ln340, i18 %select_ln384, i18 %p_Val2_17"   --->   Operation 86 'select' 'select_ln340' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.29ns) (out node of the LUT)   --->   "%imagSinVal = select i1 %output_negate_control_imag, i18 %select_ln340, i18 %temp_out_sin_V"   --->   Operation 87 'select' 'imagSinVal' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node realCosVal)   --->   "%output_negate_control_real_V = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V, i32 3"   --->   Operation 88 'bitselect' 'output_negate_control_real_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.65ns)   --->   "%icmp_ln1049_13 = icmp_eq  i4 %index_cos_V, i4 4"   --->   Operation 89 'icmp' 'icmp_ln1049_13' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.65ns)   --->   "%icmp_ln1049_14 = icmp_eq  i4 %p_k_read, i4 0"   --->   Operation 90 'icmp' 'icmp_ln1049_14' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node temp_out_cos_V)   --->   "%output_saturation_control_real_V = or i1 %icmp_ln1049_13, i1 %icmp_ln1049_14" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:129]   --->   Operation 91 'or' 'output_saturation_control_real_V' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/2] (0.69ns)   --->   "%lut_out_real_V = load i4 %p_twiddleTable_M_imag_0_0_0_addr_8"   --->   Operation 92 'load' 'lut_out_real_V' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 93 [1/1] (0.29ns) (out node of the LUT)   --->   "%temp_out_cos_V = select i1 %output_saturation_control_real_V, i18 196608, i18 %lut_out_real_V" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:134]   --->   Operation 93 'select' 'temp_out_cos_V' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln712_10 = sext i18 %temp_out_cos_V"   --->   Operation 94 'sext' 'sext_ln712_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.79ns)   --->   "%r_V_18 = sub i19 0, i19 %sext_ln712_10"   --->   Operation 95 'sub' 'r_V_18' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_18, i32 18"   --->   Operation 96 'bitselect' 'p_Result_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%p_Val2_20 = trunc i19 %r_V_18"   --->   Operation 97 'trunc' 'p_Val2_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_18, i32 17"   --->   Operation 98 'bitselect' 'p_Result_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%xor_ln794_6 = xor i1 %p_Result_43, i1 1"   --->   Operation 99 'xor' 'xor_ln794_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%overflow_6 = and i1 %p_Result_44, i1 %xor_ln794_6"   --->   Operation 100 'and' 'overflow_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%xor_ln340_6 = xor i1 %p_Result_43, i1 %p_Result_44"   --->   Operation 101 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%select_ln384_6 = select i1 %overflow_6, i18 131071, i18 131072"   --->   Operation 102 'select' 'select_ln384_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln340_6 = select i1 %xor_ln340_6, i18 %select_ln384_6, i18 %p_Val2_20"   --->   Operation 103 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.29ns) (out node of the LUT)   --->   "%realCosVal = select i1 %output_negate_control_real_V, i18 %select_ln340_6, i18 %temp_out_cos_V"   --->   Operation 104 'select' 'realCosVal' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1171_17 = sext i24 %p_read_16"   --->   Operation 105 'sext' 'sext_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1171_18 = sext i18 %realCosVal"   --->   Operation 106 'sext' 'sext_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1171_19 = sext i24 %p_read_12"   --->   Operation 107 'sext' 'sext_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln712_7 = mul i41 %sext_ln1171_17, i41 %sext_ln1171_18"   --->   Operation 108 'mul' 'mul_ln712_7' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 109 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1245 = mul i41 %sext_ln1171_19, i41 %sext_ln1171_18"   --->   Operation 109 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node temp_out_sin_V_5)   --->   "%output_saturation_control_imag_3 = or i1 %icmp_ln1049_15, i1 %icmp_ln1049_16" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:111]   --->   Operation 110 'or' 'output_saturation_control_imag_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/2] (0.69ns)   --->   "%lut_out_imag_V_6 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_9"   --->   Operation 111 'load' 'lut_out_imag_V_6' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 112 [1/1] (0.29ns) (out node of the LUT)   --->   "%temp_out_sin_V_5 = select i1 %output_saturation_control_imag_3, i18 196608, i18 %lut_out_imag_V_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:117]   --->   Operation 112 'select' 'temp_out_sin_V_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln712_11 = sext i18 %temp_out_sin_V_5"   --->   Operation 113 'sext' 'sext_ln712_11' <Predicate = (index_invert_control_imag_4)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.79ns)   --->   "%r_14 = sub i19 0, i19 %sext_ln712_11"   --->   Operation 114 'sub' 'r_14' <Predicate = (index_invert_control_imag_4)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_14, i32 18"   --->   Operation 115 'bitselect' 'p_Result_45' <Predicate = (index_invert_control_imag_4)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%p_Val2_23 = trunc i19 %r_14"   --->   Operation 116 'trunc' 'p_Val2_23' <Predicate = (index_invert_control_imag_4)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_14, i32 17"   --->   Operation 117 'bitselect' 'p_Result_46' <Predicate = (index_invert_control_imag_4)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%xor_ln794_7 = xor i1 %p_Result_45, i1 1"   --->   Operation 118 'xor' 'xor_ln794_7' <Predicate = (index_invert_control_imag_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%overflow_7 = and i1 %p_Result_46, i1 %xor_ln794_7"   --->   Operation 119 'and' 'overflow_7' <Predicate = (index_invert_control_imag_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%xor_ln340_7 = xor i1 %p_Result_45, i1 %p_Result_46"   --->   Operation 120 'xor' 'xor_ln340_7' <Predicate = (index_invert_control_imag_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%select_ln384_7 = select i1 %overflow_7, i18 131071, i18 131072"   --->   Operation 121 'select' 'select_ln384_7' <Predicate = (index_invert_control_imag_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln340_7 = select i1 %xor_ln340_7, i18 %select_ln384_7, i18 %p_Val2_23"   --->   Operation 122 'select' 'select_ln340_7' <Predicate = (index_invert_control_imag_4)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.29ns) (out node of the LUT)   --->   "%imagSinVal_3 = select i1 %index_invert_control_imag_4, i18 %select_ln340_7, i18 %temp_out_sin_V_5"   --->   Operation 123 'select' 'imagSinVal_3' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node realCosVal_3)   --->   "%output_negate_control_real_V_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V_3, i32 3"   --->   Operation 124 'bitselect' 'output_negate_control_real_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.65ns)   --->   "%icmp_ln1049_17 = icmp_eq  i4 %index_cos_V_3, i4 4"   --->   Operation 125 'icmp' 'icmp_ln1049_17' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node temp_out_cos_V_3)   --->   "%output_saturation_control_real_V_3 = or i1 %icmp_ln1049_17, i1 %icmp_ln1049_18" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:129]   --->   Operation 126 'or' 'output_saturation_control_real_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/2] (0.69ns)   --->   "%lut_out_real_V_3 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_10"   --->   Operation 127 'load' 'lut_out_real_V_3' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 128 [1/1] (0.29ns) (out node of the LUT)   --->   "%temp_out_cos_V_3 = select i1 %output_saturation_control_real_V_3, i18 196608, i18 %lut_out_real_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:134]   --->   Operation 128 'select' 'temp_out_cos_V_3' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln712_12 = sext i18 %temp_out_cos_V_3"   --->   Operation 129 'sext' 'sext_ln712_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.79ns)   --->   "%r_V_19 = sub i19 0, i19 %sext_ln712_12"   --->   Operation 130 'sub' 'r_V_19' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_19, i32 18"   --->   Operation 131 'bitselect' 'p_Result_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_8)   --->   "%p_Val2_26 = trunc i19 %r_V_19"   --->   Operation 132 'trunc' 'p_Val2_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_19, i32 17"   --->   Operation 133 'bitselect' 'p_Result_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_8)   --->   "%xor_ln794_8 = xor i1 %p_Result_47, i1 1"   --->   Operation 134 'xor' 'xor_ln794_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_8)   --->   "%overflow_8 = and i1 %p_Result_48, i1 %xor_ln794_8"   --->   Operation 135 'and' 'overflow_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_8)   --->   "%xor_ln340_8 = xor i1 %p_Result_47, i1 %p_Result_48"   --->   Operation 136 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_8)   --->   "%select_ln384_8 = select i1 %overflow_8, i18 131071, i18 131072"   --->   Operation 137 'select' 'select_ln384_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln340_8 = select i1 %xor_ln340_8, i18 %select_ln384_8, i18 %p_Val2_26"   --->   Operation 138 'select' 'select_ln340_8' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.29ns) (out node of the LUT)   --->   "%realCosVal_3 = select i1 %output_negate_control_real_V_3, i18 %select_ln340_8, i18 %temp_out_cos_V_3"   --->   Operation 139 'select' 'realCosVal_3' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1171_21 = sext i24 %p_read_15"   --->   Operation 140 'sext' 'sext_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1171_22 = sext i18 %realCosVal_3"   --->   Operation 141 'sext' 'sext_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1171_23 = sext i24 %p_read_11"   --->   Operation 142 'sext' 'sext_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln712_9 = mul i41 %sext_ln1171_21, i41 %sext_ln1171_22"   --->   Operation 143 'mul' 'mul_ln712_9' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 144 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1245_3 = mul i41 %sext_ln1171_23, i41 %sext_ln1171_22"   --->   Operation 144 'mul' 'mul_ln1245_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node imagSinVal_4)   --->   "%output_negate_control_imag_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_V_2, i32 3"   --->   Operation 145 'bitselect' 'output_negate_control_imag_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.65ns)   --->   "%icmp_ln1049_19 = icmp_eq  i4 %index_V_2, i4 4"   --->   Operation 146 'icmp' 'icmp_ln1049_19' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.65ns)   --->   "%icmp_ln1049_20 = icmp_eq  i4 %index_V_2, i4 12"   --->   Operation 147 'icmp' 'icmp_ln1049_20' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node temp_out_sin_V_6)   --->   "%output_saturation_control_imag_4 = or i1 %icmp_ln1049_19, i1 %icmp_ln1049_20" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:111]   --->   Operation 148 'or' 'output_saturation_control_imag_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/2] (0.69ns)   --->   "%lut_out_imag_V_7 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_11"   --->   Operation 149 'load' 'lut_out_imag_V_7' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 150 [1/1] (0.29ns) (out node of the LUT)   --->   "%temp_out_sin_V_6 = select i1 %output_saturation_control_imag_4, i18 196608, i18 %lut_out_imag_V_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:117]   --->   Operation 150 'select' 'temp_out_sin_V_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln712_13 = sext i18 %temp_out_sin_V_6"   --->   Operation 151 'sext' 'sext_ln712_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.79ns)   --->   "%r_15 = sub i19 0, i19 %sext_ln712_13"   --->   Operation 152 'sub' 'r_15' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%p_Result_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_15, i32 18"   --->   Operation 153 'bitselect' 'p_Result_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_9)   --->   "%p_Val2_29 = trunc i19 %r_15"   --->   Operation 154 'trunc' 'p_Val2_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%p_Result_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_15, i32 17"   --->   Operation 155 'bitselect' 'p_Result_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_9)   --->   "%xor_ln794_9 = xor i1 %p_Result_49, i1 1"   --->   Operation 156 'xor' 'xor_ln794_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_9)   --->   "%overflow_9 = and i1 %p_Result_50, i1 %xor_ln794_9"   --->   Operation 157 'and' 'overflow_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_9)   --->   "%xor_ln340_9 = xor i1 %p_Result_49, i1 %p_Result_50"   --->   Operation 158 'xor' 'xor_ln340_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_9)   --->   "%select_ln384_9 = select i1 %overflow_9, i18 131071, i18 131072"   --->   Operation 159 'select' 'select_ln384_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln340_9 = select i1 %xor_ln340_9, i18 %select_ln384_9, i18 %p_Val2_29"   --->   Operation 160 'select' 'select_ln340_9' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.29ns) (out node of the LUT)   --->   "%imagSinVal_4 = select i1 %output_negate_control_imag_4, i18 %select_ln340_9, i18 %temp_out_sin_V_6"   --->   Operation 161 'select' 'imagSinVal_4' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node realCosVal_4)   --->   "%output_negate_control_real_V_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V_4, i32 3"   --->   Operation 162 'bitselect' 'output_negate_control_real_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.65ns)   --->   "%icmp_ln1049_21 = icmp_eq  i4 %index_cos_V_4, i4 4"   --->   Operation 163 'icmp' 'icmp_ln1049_21' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node temp_out_cos_V_4)   --->   "%output_saturation_control_real_V_4 = or i1 %icmp_ln1049_21, i1 %icmp_ln1049_22" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:129]   --->   Operation 164 'or' 'output_saturation_control_real_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/2] (0.69ns)   --->   "%lut_out_real_V_4 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_12"   --->   Operation 165 'load' 'lut_out_real_V_4' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 166 [1/1] (0.29ns) (out node of the LUT)   --->   "%temp_out_cos_V_4 = select i1 %output_saturation_control_real_V_4, i18 196608, i18 %lut_out_real_V_4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:134]   --->   Operation 166 'select' 'temp_out_cos_V_4' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln712_14 = sext i18 %temp_out_cos_V_4"   --->   Operation 167 'sext' 'sext_ln712_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.79ns)   --->   "%r_V_20 = sub i19 0, i19 %sext_ln712_14"   --->   Operation 168 'sub' 'r_V_20' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%p_Result_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_20, i32 18"   --->   Operation 169 'bitselect' 'p_Result_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_10)   --->   "%p_Val2_32 = trunc i19 %r_V_20"   --->   Operation 170 'trunc' 'p_Val2_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%p_Result_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_20, i32 17"   --->   Operation 171 'bitselect' 'p_Result_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_10)   --->   "%xor_ln794_10 = xor i1 %p_Result_51, i1 1"   --->   Operation 172 'xor' 'xor_ln794_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_10)   --->   "%overflow_10 = and i1 %p_Result_52, i1 %xor_ln794_10"   --->   Operation 173 'and' 'overflow_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_10)   --->   "%xor_ln340_10 = xor i1 %p_Result_51, i1 %p_Result_52"   --->   Operation 174 'xor' 'xor_ln340_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_10)   --->   "%select_ln384_10 = select i1 %overflow_10, i18 131071, i18 131072"   --->   Operation 175 'select' 'select_ln384_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln340_10 = select i1 %xor_ln340_10, i18 %select_ln384_10, i18 %p_Val2_32"   --->   Operation 176 'select' 'select_ln340_10' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.29ns) (out node of the LUT)   --->   "%realCosVal_4 = select i1 %output_negate_control_real_V_4, i18 %select_ln340_10, i18 %temp_out_cos_V_4"   --->   Operation 177 'select' 'realCosVal_4' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1171_25 = sext i24 %p_read_14"   --->   Operation 178 'sext' 'sext_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln1171_26 = sext i18 %realCosVal_4"   --->   Operation 179 'sext' 'sext_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln1171_27 = sext i24 %p_read_10"   --->   Operation 180 'sext' 'sext_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln712_11 = mul i41 %sext_ln1171_25, i41 %sext_ln1171_26"   --->   Operation 181 'mul' 'mul_ln712_11' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 182 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1245_4 = mul i41 %sext_ln1171_27, i41 %sext_ln1171_26"   --->   Operation 182 'mul' 'mul_ln1245_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.69>
ST_3 : Operation 183 [1/2] (0.69ns)   --->   "%lut_out_imag_V_8 = load i4 %p_twiddleTable_M_imag_0_0_0_addr"   --->   Operation 183 'load' 'lut_out_imag_V_8' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i24 %p_read_13"   --->   Operation 184 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1171_15 = sext i18 %lut_out_imag_V_8"   --->   Operation 185 'sext' 'sext_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [3/3] (0.99ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1246 = mul i41 %sext_ln1171, i41 %sext_ln1171_15"   --->   Operation 186 'mul' 'mul_ln1246' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1171_16 = sext i24 %p_read39"   --->   Operation 187 'sext' 'sext_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [3/3] (0.99ns) (grouped into DSP with root node ret_V_55)   --->   "%mul_ln712 = mul i41 %sext_ln1171_16, i41 %sext_ln1171_15"   --->   Operation 188 'mul' 'mul_ln712' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1171_20 = sext i18 %imagSinVal"   --->   Operation 189 'sext' 'sext_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln712_7 = mul i41 %sext_ln1171_17, i41 %sext_ln1171_18"   --->   Operation 190 'mul' 'mul_ln712_7' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 191 [3/3] (0.99ns) (grouped into DSP with root node ret_V_56)   --->   "%mul_ln1246_4 = mul i41 %sext_ln1171_19, i41 %sext_ln1171_20"   --->   Operation 191 'mul' 'mul_ln1246_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 192 [3/3] (0.99ns) (grouped into DSP with root node ret_V_57)   --->   "%mul_ln712_8 = mul i41 %sext_ln1171_17, i41 %sext_ln1171_20"   --->   Operation 192 'mul' 'mul_ln712_8' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 193 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1245 = mul i41 %sext_ln1171_19, i41 %sext_ln1171_18"   --->   Operation 193 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1171_24 = sext i18 %imagSinVal_3"   --->   Operation 194 'sext' 'sext_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln712_9 = mul i41 %sext_ln1171_21, i41 %sext_ln1171_22"   --->   Operation 195 'mul' 'mul_ln712_9' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 196 [3/3] (0.99ns) (grouped into DSP with root node ret_V_58)   --->   "%mul_ln1246_5 = mul i41 %sext_ln1171_23, i41 %sext_ln1171_24"   --->   Operation 196 'mul' 'mul_ln1246_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 197 [3/3] (0.99ns) (grouped into DSP with root node ret_V_59)   --->   "%mul_ln712_10 = mul i41 %sext_ln1171_21, i41 %sext_ln1171_24"   --->   Operation 197 'mul' 'mul_ln712_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 198 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1245_3 = mul i41 %sext_ln1171_23, i41 %sext_ln1171_22"   --->   Operation 198 'mul' 'mul_ln1245_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1171_28 = sext i18 %imagSinVal_4"   --->   Operation 199 'sext' 'sext_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln712_11 = mul i41 %sext_ln1171_25, i41 %sext_ln1171_26"   --->   Operation 200 'mul' 'mul_ln712_11' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 201 [3/3] (0.99ns) (grouped into DSP with root node ret_V_60)   --->   "%mul_ln1246_6 = mul i41 %sext_ln1171_27, i41 %sext_ln1171_28"   --->   Operation 201 'mul' 'mul_ln1246_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 202 [3/3] (0.99ns) (grouped into DSP with root node ret_V_61)   --->   "%mul_ln712_12 = mul i41 %sext_ln1171_25, i41 %sext_ln1171_28"   --->   Operation 202 'mul' 'mul_ln712_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 203 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1245_4 = mul i41 %sext_ln1171_27, i41 %sext_ln1171_26"   --->   Operation 203 'mul' 'mul_ln1245_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 204 [2/3] (0.99ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1246 = mul i41 %sext_ln1171, i41 %sext_ln1171_15"   --->   Operation 204 'mul' 'mul_ln1246' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 205 [2/3] (0.99ns) (grouped into DSP with root node ret_V_55)   --->   "%mul_ln712 = mul i41 %sext_ln1171_16, i41 %sext_ln1171_15"   --->   Operation 205 'mul' 'mul_ln712' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 206 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln712_7 = mul i41 %sext_ln1171_17, i41 %sext_ln1171_18"   --->   Operation 206 'mul' 'mul_ln712_7' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 207 [2/3] (0.99ns) (grouped into DSP with root node ret_V_56)   --->   "%mul_ln1246_4 = mul i41 %sext_ln1171_19, i41 %sext_ln1171_20"   --->   Operation 207 'mul' 'mul_ln1246_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 208 [2/3] (0.99ns) (grouped into DSP with root node ret_V_57)   --->   "%mul_ln712_8 = mul i41 %sext_ln1171_17, i41 %sext_ln1171_20"   --->   Operation 208 'mul' 'mul_ln712_8' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 209 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1245 = mul i41 %sext_ln1171_19, i41 %sext_ln1171_18"   --->   Operation 209 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 210 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln712_9 = mul i41 %sext_ln1171_21, i41 %sext_ln1171_22"   --->   Operation 210 'mul' 'mul_ln712_9' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 211 [2/3] (0.99ns) (grouped into DSP with root node ret_V_58)   --->   "%mul_ln1246_5 = mul i41 %sext_ln1171_23, i41 %sext_ln1171_24"   --->   Operation 211 'mul' 'mul_ln1246_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 212 [2/3] (0.99ns) (grouped into DSP with root node ret_V_59)   --->   "%mul_ln712_10 = mul i41 %sext_ln1171_21, i41 %sext_ln1171_24"   --->   Operation 212 'mul' 'mul_ln712_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 213 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1245_3 = mul i41 %sext_ln1171_23, i41 %sext_ln1171_22"   --->   Operation 213 'mul' 'mul_ln1245_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 214 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln712_11 = mul i41 %sext_ln1171_25, i41 %sext_ln1171_26"   --->   Operation 214 'mul' 'mul_ln712_11' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 215 [2/3] (0.99ns) (grouped into DSP with root node ret_V_60)   --->   "%mul_ln1246_6 = mul i41 %sext_ln1171_27, i41 %sext_ln1171_28"   --->   Operation 215 'mul' 'mul_ln1246_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 216 [2/3] (0.99ns) (grouped into DSP with root node ret_V_61)   --->   "%mul_ln712_12 = mul i41 %sext_ln1171_25, i41 %sext_ln1171_28"   --->   Operation 216 'mul' 'mul_ln712_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 217 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1245_4 = mul i41 %sext_ln1171_27, i41 %sext_ln1171_26"   --->   Operation 217 'mul' 'mul_ln1245_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.64>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%r_V = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %p_read39, i16 0"   --->   Operation 218 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i40 %r_V"   --->   Operation 219 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1246 = mul i41 %sext_ln1171, i41 %sext_ln1171_15"   --->   Operation 220 'mul' 'mul_ln1246' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 221 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V = sub i41 %sext_ln712, i41 %mul_ln1246"   --->   Operation 221 'sub' 'ret_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%r_V_11 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %p_read_13, i16 0"   --->   Operation 222 'bitconcatenate' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/3] (0.00ns) (grouped into DSP with root node ret_V_55)   --->   "%mul_ln712 = mul i41 %sext_ln1171_16, i41 %sext_ln1171_15"   --->   Operation 223 'mul' 'mul_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln712_8 = sext i40 %r_V_11"   --->   Operation 224 'sext' 'sext_ln712_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_55 = add i41 %mul_ln712, i41 %sext_ln712_8"   --->   Operation 225 'add' 'ret_V_55' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 226 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln712_7 = mul i41 %sext_ln1171_17, i41 %sext_ln1171_18"   --->   Operation 226 'mul' 'mul_ln712_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 227 [1/3] (0.00ns) (grouped into DSP with root node ret_V_56)   --->   "%mul_ln1246_4 = mul i41 %sext_ln1171_19, i41 %sext_ln1171_20"   --->   Operation 227 'mul' 'mul_ln1246_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 228 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_56 = sub i41 %mul_ln712_7, i41 %mul_ln1246_4"   --->   Operation 228 'sub' 'ret_V_56' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 229 [1/3] (0.00ns) (grouped into DSP with root node ret_V_57)   --->   "%mul_ln712_8 = mul i41 %sext_ln1171_17, i41 %sext_ln1171_20"   --->   Operation 229 'mul' 'mul_ln712_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 230 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1245 = mul i41 %sext_ln1171_19, i41 %sext_ln1171_18"   --->   Operation 230 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 231 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_57 = add i41 %mul_ln1245, i41 %mul_ln712_8"   --->   Operation 231 'add' 'ret_V_57' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 232 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln712_9 = mul i41 %sext_ln1171_21, i41 %sext_ln1171_22"   --->   Operation 232 'mul' 'mul_ln712_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 233 [1/3] (0.00ns) (grouped into DSP with root node ret_V_58)   --->   "%mul_ln1246_5 = mul i41 %sext_ln1171_23, i41 %sext_ln1171_24"   --->   Operation 233 'mul' 'mul_ln1246_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 234 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_58 = sub i41 %mul_ln712_9, i41 %mul_ln1246_5"   --->   Operation 234 'sub' 'ret_V_58' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 235 [1/3] (0.00ns) (grouped into DSP with root node ret_V_59)   --->   "%mul_ln712_10 = mul i41 %sext_ln1171_21, i41 %sext_ln1171_24"   --->   Operation 235 'mul' 'mul_ln712_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 236 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1245_3 = mul i41 %sext_ln1171_23, i41 %sext_ln1171_22"   --->   Operation 236 'mul' 'mul_ln1245_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 237 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_59 = add i41 %mul_ln1245_3, i41 %mul_ln712_10"   --->   Operation 237 'add' 'ret_V_59' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 238 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln712_11 = mul i41 %sext_ln1171_25, i41 %sext_ln1171_26"   --->   Operation 238 'mul' 'mul_ln712_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 239 [1/3] (0.00ns) (grouped into DSP with root node ret_V_60)   --->   "%mul_ln1246_6 = mul i41 %sext_ln1171_27, i41 %sext_ln1171_28"   --->   Operation 239 'mul' 'mul_ln1246_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 240 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_60 = sub i41 %mul_ln712_11, i41 %mul_ln1246_6"   --->   Operation 240 'sub' 'ret_V_60' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 241 [1/3] (0.00ns) (grouped into DSP with root node ret_V_61)   --->   "%mul_ln712_12 = mul i41 %sext_ln1171_25, i41 %sext_ln1171_28"   --->   Operation 241 'mul' 'mul_ln712_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 242 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1245_4 = mul i41 %sext_ln1171_27, i41 %sext_ln1171_26"   --->   Operation 242 'mul' 'mul_ln1245_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 243 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_61 = add i41 %mul_ln1245_4, i41 %mul_ln712_12"   --->   Operation 243 'add' 'ret_V_61' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.64>
ST_6 : Operation 244 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V = sub i41 %sext_ln712, i41 %mul_ln1246"   --->   Operation 244 'sub' 'ret_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%p_val_V = partselect i25 @_ssdm_op_PartSelect.i25.i41.i32.i32, i41 %ret_V, i32 16, i32 40"   --->   Operation 245 'partselect' 'p_val_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_55 = add i41 %mul_ln712, i41 %sext_ln712_8"   --->   Operation 246 'add' 'ret_V_55' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%p_val_V_8 = partselect i25 @_ssdm_op_PartSelect.i25.i41.i32.i32, i41 %ret_V_55, i32 16, i32 40"   --->   Operation 247 'partselect' 'p_val_V_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_56 = sub i41 %mul_ln712_7, i41 %mul_ln1246_4"   --->   Operation 248 'sub' 'ret_V_56' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%p_val_V_9 = partselect i25 @_ssdm_op_PartSelect.i25.i41.i32.i32, i41 %ret_V_56, i32 16, i32 40"   --->   Operation 249 'partselect' 'p_val_V_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 250 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_57 = add i41 %mul_ln1245, i41 %mul_ln712_8"   --->   Operation 250 'add' 'ret_V_57' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%p_val_V_10 = partselect i25 @_ssdm_op_PartSelect.i25.i41.i32.i32, i41 %ret_V_57, i32 16, i32 40"   --->   Operation 251 'partselect' 'p_val_V_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 252 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_58 = sub i41 %mul_ln712_9, i41 %mul_ln1246_5"   --->   Operation 252 'sub' 'ret_V_58' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%p_val_V_11 = partselect i25 @_ssdm_op_PartSelect.i25.i41.i32.i32, i41 %ret_V_58, i32 16, i32 40"   --->   Operation 253 'partselect' 'p_val_V_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_59 = add i41 %mul_ln1245_3, i41 %mul_ln712_10"   --->   Operation 254 'add' 'ret_V_59' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%p_val_V_12 = partselect i25 @_ssdm_op_PartSelect.i25.i41.i32.i32, i41 %ret_V_59, i32 16, i32 40"   --->   Operation 255 'partselect' 'p_val_V_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 256 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_60 = sub i41 %mul_ln712_11, i41 %mul_ln1246_6"   --->   Operation 256 'sub' 'ret_V_60' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%p_val_V_13 = partselect i25 @_ssdm_op_PartSelect.i25.i41.i32.i32, i41 %ret_V_60, i32 16, i32 40"   --->   Operation 257 'partselect' 'p_val_V_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 258 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_61 = add i41 %mul_ln1245_4, i41 %mul_ln712_12"   --->   Operation 258 'add' 'ret_V_61' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%p_val_V_14 = partselect i25 @_ssdm_op_PartSelect.i25.i41.i32.i32, i41 %ret_V_61, i32 16, i32 40"   --->   Operation 259 'partselect' 'p_val_V_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%mrv = insertvalue i200 <undef>, i25 %p_val_V" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 260 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i200 %mrv, i25 %p_val_V_9" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 261 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i200 %mrv_1, i25 %p_val_V_11" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 262 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i200 %mrv_2, i25 %p_val_V_13" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 263 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i200 %mrv_3, i25 %p_val_V_8" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 264 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i200 %mrv_4, i25 %p_val_V_10" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 265 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i200 %mrv_5, i25 %p_val_V_12" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 266 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i200 %mrv_6, i25 %p_val_V_14" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 267 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i200 %mrv_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 268 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.83ns
The critical path consists of the following:
	wire read operation ('p_k_read') on port 'p_k' [11]  (0 ns)
	'sub' operation ('index.V') [155]  (0.708 ns)
	'add' operation ('index_cos.V') [156]  (0.708 ns)
	'sub' operation ('lut_index_real.V') [186]  (0.436 ns)
	'select' operation ('lut_index_real.V', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:131) [187]  (0.278 ns)
	'getelementptr' operation ('p_twiddleTable_M_imag_0_0_0_addr_12') [189]  (0 ns)
	'load' operation ('lut_out_real.V') on array 'p_twiddleTable_M_imag_0_0_0' [190]  (0.699 ns)

 <State 2>: 2.91ns
The critical path consists of the following:
	'load' operation ('lut_out_real.V') on array 'p_twiddleTable_M_imag_0_0_0' [69]  (0.699 ns)
	'select' operation ('temp_out_cos.V', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:134) [70]  (0.293 ns)
	'sub' operation ('r.V') [72]  (0.797 ns)
	'xor' operation ('xor_ln340_6') [78]  (0 ns)
	'select' operation ('select_ln340_6') [80]  (0.293 ns)
	'select' operation ('realCosVal') [81]  (0.293 ns)
	'mul' operation of DSP[86] ('mul_ln712_7') [86]  (0.535 ns)

 <State 3>: 1.69ns
The critical path consists of the following:
	'load' operation ('lut_out_imag.V') on array 'p_twiddleTable_M_imag_0_0_0' [21]  (0.699 ns)
	'mul' operation of DSP[27] ('mul_ln1246') [26]  (0.996 ns)

 <State 4>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[27] ('mul_ln1246') [26]  (0.996 ns)

 <State 5>: 0.645ns
The critical path consists of the following:
	'sub' operation of DSP[27] ('ret.V') [27]  (0.645 ns)

 <State 6>: 0.645ns
The critical path consists of the following:
	'sub' operation of DSP[27] ('ret.V') [27]  (0.645 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
