0.6
2019.1
May 24 2019
15:06:07
F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sim_1/imports/tb/riscv_soc_tb.v,1743683060,verilog,,,,riscv_soc_tb,,,,INSTR_FILE="rv32ui-p-add.txt",,,,
F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/chip/riscv_soc.v,1743681629,verilog,,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sim_1/imports/tb/riscv_soc_tb.v,,riscv_soc,,,,INSTR_FILE="rv32ui-p-add.txt",,,,
F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/Hazard_Detection_Forwarding_unit.v,1744022427,verilog,,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/alu_add.v,,Hazard_Detection_Forwarding_unit,,,,INSTR_FILE="rv32ui-p-sub.txt",,,,
F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/alu_add.v,1743681632,verilog,,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/alu_ctrl.v,,alu_add,,,,INSTR_FILE="rv32ui-p-sub.txt",,,,
F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/alu_ctrl.v,1743681758,verilog,,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/alu_ex.v,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/defines.v,alu_ctrl,,,,INSTR_FILE="rv32ui-p-sub.txt",,,,
F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/alu_ex.v,1744002652,verilog,,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/dff.v,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/defines.v,alu_ex,,,,INSTR_FILE="rv32ui-p-sub.txt",,,,
F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/defines.v,1743681639,verilog,,,,,,,,,,,,
F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/dff.v,1743681624,verilog,,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/dram.v,,dff,,,,INSTR_FILE="rv32ui-p-sub.txt",,,,
F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/ex_mem.v,1743681829,verilog,,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/id_ex.v,,ex_mem,,,,INSTR_FILE="rv32ui-p-sub.txt",,,,
F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/id_ex.v,1743681614,verilog,,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/if_id.v,,id_ex,,,,INSTR_FILE="rv32ui-p-sub.txt",,,,
F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/if_id.v,1743681611,verilog,,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/imm_gen.v,,if_id,,,,INSTR_FILE="rv32ui-p-sub.txt",,,,
F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/imm_gen.v,1743681798,verilog,,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/defines.v,imm_gen,,,,INSTR_FILE="rv32ui-p-sub.txt",,,,
F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/jump_ctrl_unit.v,1743681606,verilog,,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/main_ctrl.v,,jump_ctrl_unit,,,,INSTR_FILE="rv32ui-p-sub.txt",,,,
F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/main_ctrl.v,1743681762,verilog,,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/mem_wb.v,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/defines.v,main_ctrl,,,,INSTR_FILE="rv32ui-p-sub.txt",,,,
F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/mem_wb.v,1743681601,verilog,,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/mux2.v,,mem_wb,,,,INSTR_FILE="rv32ui-p-sub.txt",,,,
F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/mux2.v,1743681598,verilog,,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/mux3.v,,mux2,,,,INSTR_FILE="rv32ui-p-sub.txt",,,,
F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/mux3.v,1743681595,verilog,,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/or_gate.v,,mux3,,,,INSTR_FILE="rv32ui-p-sub.txt",,,,
F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/or_gate.v,1743681593,verilog,,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/pc.v,,or_gate,,,,INSTR_FILE="rv32ui-p-sub.txt",,,,
F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/pc.v,1743681590,verilog,,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/regs.v,,pc,,,,INSTR_FILE="rv32ui-p-sub.txt",,,,
F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/regs.v,1744084509,verilog,,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/riscv_core.v,,regs,,,,INSTR_FILE="rv32ui-p-sub.txt",,,,
F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/riscv_core.v,1744084553,verilog,,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/chip/riscv_soc.v,,riscv_core,,,,INSTR_FILE="rv32ui-p-sub.txt",,,,
F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/dram.v,1744014579,verilog,,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/dual_ram.v,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/defines.v,dram,,,,INSTR_FILE="rv32ui-p-sub.txt",,,,
F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/dual_ram.v,1744020927,verilog,,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/ex_mem.v,,dual_ram,,,,INSTR_FILE="rv32ui-p-sub.txt",,,,
F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v,1744020439,verilog,,F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/jump_ctrl_unit.v,,iram,,,,INSTR_FILE="rv32ui-p-sub.txt",,,,
