# Generated by Yosys 0.8+132 (git sha1 86a5adf9, gcc 7.3.0-27ubuntu1~18.04 -fPIC -Os)

.model wrapper
.inputs __ILA_I_en clk rst
.outputs trigger
.names $false
.names $true
1
.names $undef
.names m1.v[0] $auto$simplemap.cc:250:simplemap_eqne$97[1] $auto$simplemap.cc:127:simplemap_reduce$105[0]
1- 1
-1 1
.names m1.v[2] m1.v[3] $auto$simplemap.cc:127:simplemap_reduce$105[1]
1- 1
-1 1
.names $auto$simplemap.cc:127:simplemap_reduce$105[0] $auto$simplemap.cc:127:simplemap_reduce$105[1] $auto$simplemap.cc:256:simplemap_eqne$103
1- 1
-1 1
.names m1.imp[0] $auto$simplemap.cc:250:simplemap_eqne$78[1] $auto$simplemap.cc:127:simplemap_reduce$86[0]
1- 1
-1 1
.names m1.imp[2] m1.imp[3] $auto$simplemap.cc:127:simplemap_reduce$86[1]
1- 1
-1 1
.names $auto$simplemap.cc:127:simplemap_reduce$86[0] $auto$simplemap.cc:127:simplemap_reduce$86[1] $auto$simplemap.cc:256:simplemap_eqne$84
1- 1
-1 1
.names $auto$simplemap.cc:256:simplemap_eqne$103 $eq$wrapper.v:37$3_Y
0 1
.names $auto$simplemap.cc:256:simplemap_eqne$84 $eq$wrapper.v:37$1_Y
0 1
.names $eq$wrapper.v:37$1_Y $eq$wrapper.v:37$3_Y $logic_and$wrapper.v:37$4_Y
11 1
.names m1.imp[0] $techmap$techmap$techmap\m1.$sub$wrapper.v:69$10.$auto$alumacc.cc:474:replace_alu$153.$xor$?techmap.v?:263$168_Y[0] __ILA_I_en $techmap\m1.$procmux$13_Y[0]
1-0 1
-11 1
.names m1.imp[1] $techmap$techmap$techmap\m1.$sub$wrapper.v:69$10.$auto$alumacc.cc:474:replace_alu$153.$xor$?techmap.v?:263$168_Y[1] __ILA_I_en $techmap\m1.$procmux$13_Y[1]
1-0 1
-11 1
.names m1.imp[2] $techmap$techmap$techmap\m1.$sub$wrapper.v:69$10.$auto$alumacc.cc:474:replace_alu$153.$xor$?techmap.v?:263$168_Y[2] __ILA_I_en $techmap\m1.$procmux$13_Y[2]
1-0 1
-11 1
.names m1.imp[3] $techmap$techmap$techmap\m1.$sub$wrapper.v:69$10.$auto$alumacc.cc:474:replace_alu$153.$xor$?techmap.v?:263$168_Y[3] __ILA_I_en $techmap\m1.$procmux$13_Y[3]
1-0 1
-11 1
.names $techmap\m1.$procmux$13_Y[0] $true rst $techmap\m1.$0\imp[3:0][0]
1-0 1
-11 1
.names $techmap\m1.$procmux$13_Y[1] $true rst $techmap\m1.$0\imp[3:0][1]
1-0 1
-11 1
.names $techmap\m1.$procmux$13_Y[2] $true rst $techmap\m1.$0\imp[3:0][2]
1-0 1
-11 1
.names $techmap\m1.$procmux$13_Y[3] $true rst $techmap\m1.$0\imp[3:0][3]
1-0 1
-11 1
.names m1.v[0] $techmap$techmap$techmap\m1.$add$wrapper.v:62$8.$auto$alumacc.cc:474:replace_alu$126.$xor$?techmap.v?:262$162_Y[0] __ILA_I_en $techmap\m1.$procmux$18_Y[0]
1-0 1
-11 1
.names m1.v[1] $techmap$techmap$techmap\m1.$add$wrapper.v:62$8.$auto$alumacc.cc:474:replace_alu$126.$xor$?techmap.v?:263$163_Y[1] __ILA_I_en $techmap\m1.$procmux$18_Y[1]
1-0 1
-11 1
.names m1.v[2] $techmap$techmap$techmap\m1.$add$wrapper.v:62$8.$auto$alumacc.cc:474:replace_alu$126.$xor$?techmap.v?:263$163_Y[2] __ILA_I_en $techmap\m1.$procmux$18_Y[2]
1-0 1
-11 1
.names m1.v[3] $techmap$techmap$techmap\m1.$add$wrapper.v:62$8.$auto$alumacc.cc:474:replace_alu$126.$xor$?techmap.v?:263$163_Y[3] __ILA_I_en $techmap\m1.$procmux$18_Y[3]
1-0 1
-11 1
.names $techmap\m1.$procmux$18_Y[0] $false rst $techmap\m1.$0\v[3:0][0]
1-0 1
-11 1
.names $techmap\m1.$procmux$18_Y[1] $false rst $techmap\m1.$0\v[3:0][1]
1-0 1
-11 1
.names $techmap\m1.$procmux$18_Y[2] $false rst $techmap\m1.$0\v[3:0][2]
1-0 1
-11 1
.names $techmap\m1.$procmux$18_Y[3] $false rst $techmap\m1.$0\v[3:0][3]
1-0 1
-11 1
.names $logic_and$wrapper.v:37$4_Y cex_nonreachable_assert__p0__
0 1
.names m1.imp[0] $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$and$?techmap.v?:260$171_Y[0]
0 1
.names m1.imp[1] $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$and$?techmap.v?:260$171_Y[1]
0 1
.names m1.imp[2] $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$and$?techmap.v?:260$171_Y[2]
0 1
.names m1.imp[3] $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$and$?techmap.v?:260$171_Y[3]
0 1
.latch $techmap\m1.$0\imp[3:0][0] m1.imp[0] re clk 1
.latch $techmap\m1.$0\imp[3:0][1] m1.imp[1] re clk 1
.latch $techmap\m1.$0\imp[3:0][2] m1.imp[2] re clk 1
.latch $techmap\m1.$0\imp[3:0][3] m1.imp[3] re clk 1
.latch $techmap\m1.$0\v[3:0][0] m1.v[0] re clk 0
.latch $techmap\m1.$0\v[3:0][1] m1.v[1] re clk 0
.latch $techmap\m1.$0\v[3:0][2] m1.v[2] re clk 0
.latch $techmap\m1.$0\v[3:0][3] m1.v[3] re clk 0
.names m1.v[1] $true $auto$simplemap.cc:250:simplemap_eqne$97[1]
10 1
01 1
.names m1.v[0] $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$xor$?techmap.v?:263$173_Y[0] m1.out[0]
11 1
.names m1.v[1] $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$xor$?techmap.v?:263$173_Y[1] m1.out[1]
11 1
.names m1.v[2] $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$xor$?techmap.v?:263$173_Y[2] m1.out[2]
11 1
.names m1.v[3] $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$xor$?techmap.v?:263$173_Y[3] m1.out[3]
11 1
.names $true m1.v[0] $techmap$techmap$techmap\m1.$add$wrapper.v:62$8.$auto$alumacc.cc:474:replace_alu$126.$xor$?techmap.v?:262$162_Y[0]
10 1
01 1
.names m1.v[1] m1.v[0] $techmap$techmap$techmap\m1.$add$wrapper.v:62$8.$auto$alumacc.cc:474:replace_alu$126.$xor$?techmap.v?:263$163_Y[1]
10 1
01 1
.names m1.v[2] $techmap$techmap$techmap\m1.$add$wrapper.v:62$8.$auto$alumacc.cc:474:replace_alu$126.lcu.$and$?techmap.v?:221$198_Y $techmap$techmap$techmap\m1.$add$wrapper.v:62$8.$auto$alumacc.cc:474:replace_alu$126.$xor$?techmap.v?:263$163_Y[2]
10 1
01 1
.names m1.v[3] $techmap$techmap$techmap\m1.$add$wrapper.v:62$8.$auto$alumacc.cc:474:replace_alu$126.lcu.$and$?techmap.v?:229$207_Y $techmap$techmap$techmap\m1.$add$wrapper.v:62$8.$auto$alumacc.cc:474:replace_alu$126.$xor$?techmap.v?:263$163_Y[3]
10 1
01 1
.names m1.imp[1] $true $auto$simplemap.cc:250:simplemap_eqne$78[1]
10 1
01 1
.names m1.imp[2] $true $techmap$techmap$techmap\m1.$sub$wrapper.v:69$10.$auto$alumacc.cc:474:replace_alu$153.$xor$?techmap.v?:262$167_Y[2]
10 1
01 1
.names m1.imp[3] $true $techmap$techmap$techmap\m1.$sub$wrapper.v:69$10.$auto$alumacc.cc:474:replace_alu$153.$xor$?techmap.v?:262$167_Y[3]
10 1
01 1
.names m1.imp[0] $true $techmap$techmap$techmap\m1.$sub$wrapper.v:69$10.$auto$alumacc.cc:474:replace_alu$153.$xor$?techmap.v?:263$168_Y[0]
10 1
01 1
.names $auto$simplemap.cc:250:simplemap_eqne$78[1] m1.imp[0] $techmap$techmap$techmap\m1.$sub$wrapper.v:69$10.$auto$alumacc.cc:474:replace_alu$153.$xor$?techmap.v?:263$168_Y[1]
10 1
01 1
.names $techmap$techmap$techmap\m1.$sub$wrapper.v:69$10.$auto$alumacc.cc:474:replace_alu$153.$xor$?techmap.v?:262$167_Y[2] $techmap$techmap\m1.$sub$wrapper.v:69$10.$auto$alumacc.cc:474:replace_alu$153.lcu.g[1] $techmap$techmap$techmap\m1.$sub$wrapper.v:69$10.$auto$alumacc.cc:474:replace_alu$153.$xor$?techmap.v?:263$168_Y[2]
10 1
01 1
.names $techmap$techmap$techmap\m1.$sub$wrapper.v:69$10.$auto$alumacc.cc:474:replace_alu$153.$xor$?techmap.v?:262$167_Y[3] $techmap$techmap\m1.$sub$wrapper.v:69$10.$auto$alumacc.cc:474:replace_alu$153.lcu.g[2] $techmap$techmap$techmap\m1.$sub$wrapper.v:69$10.$auto$alumacc.cc:474:replace_alu$153.$xor$?techmap.v?:263$168_Y[3]
10 1
01 1
.names $true $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$and$?techmap.v?:260$171_Y[0] $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$xor$?techmap.v?:262$172_Y[0]
10 1
01 1
.names $true $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$and$?techmap.v?:260$171_Y[1] $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$xor$?techmap.v?:262$172_Y[1]
10 1
01 1
.names $true $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$and$?techmap.v?:260$171_Y[2] $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$xor$?techmap.v?:262$172_Y[2]
10 1
01 1
.names $true $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$and$?techmap.v?:260$171_Y[3] $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$xor$?techmap.v?:262$172_Y[3]
10 1
01 1
.names $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$xor$?techmap.v?:262$172_Y[0] $true $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$xor$?techmap.v?:263$173_Y[0]
10 1
01 1
.names $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$xor$?techmap.v?:262$172_Y[1] $techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.lcu.g[0] $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$xor$?techmap.v?:263$173_Y[1]
10 1
01 1
.names $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$xor$?techmap.v?:262$172_Y[2] $techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.lcu.g[1] $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$xor$?techmap.v?:263$173_Y[2]
10 1
01 1
.names $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$xor$?techmap.v?:262$172_Y[3] $techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.lcu.g[2] $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$xor$?techmap.v?:263$173_Y[3]
10 1
01 1
.names m1.v[2] $techmap$techmap$techmap\m1.$add$wrapper.v:62$8.$auto$alumacc.cc:474:replace_alu$126.lcu.$and$?techmap.v?:221$198_Y $techmap$techmap$techmap\m1.$add$wrapper.v:62$8.$auto$alumacc.cc:474:replace_alu$126.lcu.$and$?techmap.v?:229$207_Y
11 1
.names m1.v[1] m1.v[0] $techmap$techmap$techmap\m1.$add$wrapper.v:62$8.$auto$alumacc.cc:474:replace_alu$126.lcu.$and$?techmap.v?:221$198_Y
11 1
.names $auto$simplemap.cc:250:simplemap_eqne$78[1] m1.imp[0] $techmap$techmap$techmap\m1.$sub$wrapper.v:69$10.$auto$alumacc.cc:474:replace_alu$153.lcu.$and$?techmap.v?:221$198_Y
11 1
.names $techmap$techmap$techmap\m1.$sub$wrapper.v:69$10.$auto$alumacc.cc:474:replace_alu$153.$xor$?techmap.v?:262$167_Y[2] $techmap$techmap\m1.$sub$wrapper.v:69$10.$auto$alumacc.cc:474:replace_alu$153.lcu.g[1] $techmap$techmap$techmap\m1.$sub$wrapper.v:69$10.$auto$alumacc.cc:474:replace_alu$153.lcu.$and$?techmap.v?:229$207_Y
11 1
.names m1.imp[1] $techmap$techmap$techmap\m1.$sub$wrapper.v:69$10.$auto$alumacc.cc:474:replace_alu$153.lcu.$and$?techmap.v?:221$198_Y $techmap$techmap\m1.$sub$wrapper.v:69$10.$auto$alumacc.cc:474:replace_alu$153.lcu.g[1]
1- 1
-1 1
.names m1.imp[2] $techmap$techmap$techmap\m1.$sub$wrapper.v:69$10.$auto$alumacc.cc:474:replace_alu$153.lcu.$and$?techmap.v?:229$207_Y $techmap$techmap\m1.$sub$wrapper.v:69$10.$auto$alumacc.cc:474:replace_alu$153.lcu.g[2]
1- 1
-1 1
.names $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$xor$?techmap.v?:262$172_Y[1] $techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.lcu.g[0] $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.lcu.$and$?techmap.v?:221$198_Y
11 1
.names $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$xor$?techmap.v?:262$172_Y[2] $techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.lcu.g[1] $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.lcu.$and$?techmap.v?:229$207_Y
11 1
.names $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$and$?techmap.v?:260$171_Y[0] $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$xor$?techmap.v?:262$172_Y[0] $techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.lcu.g[0]
1- 1
-1 1
.names $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$and$?techmap.v?:260$171_Y[1] $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.lcu.$and$?techmap.v?:221$198_Y $techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.lcu.g[1]
1- 1
-1 1
.names $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.$and$?techmap.v?:260$171_Y[2] $techmap$techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.lcu.$and$?techmap.v?:229$207_Y $techmap$techmap\m1.$sub$wrapper.v:72$11.$auto$alumacc.cc:474:replace_alu$156.lcu.g[2]
1- 1
-1 1
.names cex_nonreachable_assert__p0__ $true trigger
10 1
01 1
.names rst m1.rst
1 1
.names m1.v[0] m1.m1__DOT__v[0]
1 1
.names m1.v[1] m1.m1__DOT__v[1]
1 1
.names m1.v[2] m1.m1__DOT__v[2]
1 1
.names m1.v[3] m1.m1__DOT__v[3]
1 1
.names m1.imp[0] m1.m1__DOT__imp[0]
1 1
.names m1.imp[1] m1.m1__DOT__imp[1]
1 1
.names m1.imp[2] m1.m1__DOT__imp[2]
1 1
.names m1.imp[3] m1.m1__DOT__imp[3]
1 1
.names __ILA_I_en m1.en
1 1
.names clk m1.clk
1 1
.names cex_nonreachable_assert__p0__ __all_assert_wire__
1 1
.names m1.imp[0] m1__DOT__imp[0]
1 1
.names m1.imp[1] m1__DOT__imp[1]
1 1
.names m1.imp[2] m1__DOT__imp[2]
1 1
.names m1.imp[3] m1__DOT__imp[3]
1 1
.names m1.v[0] m1__DOT__v[0]
1 1
.names m1.v[1] m1__DOT__v[1]
1 1
.names m1.v[2] m1__DOT__v[2]
1 1
.names m1.v[3] m1__DOT__v[3]
1 1
.names m1.out[0] out[0]
1 1
.names m1.out[1] out[1]
1 1
.names m1.out[2] out[2]
1 1
.names m1.out[3] out[3]
1 1
.end
