#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fbdc9e1a910 .scope module, "computer_tb" "computer_tb" 2 1;
 .timescale 0 0;
v0x7fbdc9f22d40_0 .var "clk", 0 0;
v0x7fbdc9f22dd0_0 .var "fault", 0 0;
v0x7fbdc9f22e60_0 .var "irq", 0 0;
v0x7fbdc9f22ef0_0 .var "reset", 0 0;
v0x7fbdc9f22f80_0 .var "uart_rx", 0 0;
S_0x7fbdc9e1ade0 .scope module, "U0" "computer" 2 4, 3 3 0, S_0x7fbdc9e1a910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock_50_b7a"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "uart_rx"
    .port_info 3 /INPUT 1 "intr"
    .port_info 4 /INPUT 1 "trap"
L_0x7fbdc9f29500 .functor NOT 1, v0x7fbdc9f22ef0_0, C4<0>, C4<0>, C4<0>;
L_0x7fbdc9f29670 .functor NOT 1, v0x7fbdc9f1c580_0, C4<0>, C4<0>, C4<0>;
L_0x7fbdc9f29760 .functor NOT 1, v0x7fbdc9f1c430_0, C4<0>, C4<0>, C4<0>;
v0x7fbdc9f219a0_0 .net "CPUaddr", 15 0, L_0x7fbdc9f290a0;  1 drivers
v0x7fbdc9f1e680_0 .net "CPUread", 15 0, L_0x7fbdc9f24a10;  1 drivers
v0x7fbdc9f21a90_0 .net "CPUwrite", 15 0, L_0x7fbdc9f28f40;  1 drivers
v0x7fbdc9f21b60_0 .net "RAMaddr", 15 0, L_0x7fbdc9f25bd0;  1 drivers
v0x7fbdc9f21c30_0 .net "RAMbe", 1 0, v0x7fbdc9f1bf90_0;  1 drivers
v0x7fbdc9f21d40_0 .net "RAMread", 15 0, L_0x7fbdc9f29490;  1 drivers
v0x7fbdc9f21e10_0 .net "RAMwe", 0 0, v0x7fbdc9f1c130_0;  1 drivers
v0x7fbdc9f21ee0_0 .net "RAMwrite", 15 0, L_0x7fbdc9f24b70;  1 drivers
v0x7fbdc9f21fb0_0 .net "UARTaddr", 2 0, L_0x7fbdc9f25f40;  1 drivers
v0x7fbdc9f220c0_0 .var "UARTce", 0 0;
v0x7fbdc9f22150_0 .net "UARTre", 0 0, v0x7fbdc9f1c430_0;  1 drivers
v0x7fbdc9f221e0_0 .net "UARTread", 7 0, v0x7fbdc9f211e0_0;  1 drivers
v0x7fbdc9f222b0_0 .net "UARTwe", 0 0, v0x7fbdc9f1c580_0;  1 drivers
v0x7fbdc9f22340_0 .net "UARTwrite", 7 0, L_0x7fbdc9f24be0;  1 drivers
v0x7fbdc9f22410_0 .net "be", 0 0, L_0x7fbdc9f287b0;  1 drivers
v0x7fbdc9f224a0_0 .net "clock_50_b7a", 0 0, v0x7fbdc9f22d40_0;  1 drivers
v0x7fbdc9f22630_0 .net "intr", 0 0, v0x7fbdc9f22e60_0;  1 drivers
v0x7fbdc9f22800_0 .net "not_UARTre", 0 0, L_0x7fbdc9f29760;  1 drivers
v0x7fbdc9f22890_0 .net "not_UARTwe", 0 0, L_0x7fbdc9f29670;  1 drivers
v0x7fbdc9f22920_0 .net "not_reset", 0 0, L_0x7fbdc9f29500;  1 drivers
v0x7fbdc9f229b0_0 .net "re", 0 0, v0x7fbdc9e2ee70_0;  1 drivers
v0x7fbdc9f22a40_0 .net "reset", 0 0, v0x7fbdc9f22ef0_0;  1 drivers
v0x7fbdc9f22ad0_0 .net "trap", 0 0, v0x7fbdc9f22dd0_0;  1 drivers
v0x7fbdc9f22b60_0 .net "uart_rx", 0 0, v0x7fbdc9f22f80_0;  1 drivers
v0x7fbdc9f22bf0_0 .net "uart_tx", 0 0, v0x7fbdc9f215b0_0;  1 drivers
v0x7fbdc9f22c80_0 .net "we", 0 0, L_0x7fbdc9f29030;  1 drivers
S_0x7fbdc9e1af40 .scope module, "cpu" "cpu" 3 39, 4 2 0, S_0x7fbdc9e1ade0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /OUTPUT 16 "RAMin"
    .port_info 2 /INPUT 16 "RAMout"
    .port_info 3 /OUTPUT 1 "we"
    .port_info 4 /OUTPUT 1 "re"
    .port_info 5 /OUTPUT 16 "RAMaddr"
    .port_info 6 /OUTPUT 1 "be"
    .port_info 7 /OUTPUT 1 "hlt"
    .port_info 8 /INPUT 1 "UART_intr"
    .port_info 9 /INPUT 1 "page_fault"
    .port_info 10 /INPUT 1 "clk"
P_0x7fbdc9e1b0a0 .param/l "CR_INIT" 0 4 223, C4<0000000000001000>;
P_0x7fbdc9e1b0e0 .param/l "DECODE" 0 4 30, C4<0011>;
P_0x7fbdc9e1b120 .param/l "DECODEM" 0 4 30, C4<0100>;
P_0x7fbdc9e1b160 .param/l "EXEC" 0 4 30, C4<0111>;
P_0x7fbdc9e1b1a0 .param/l "EXECM" 0 4 30, C4<1000>;
P_0x7fbdc9e1b1e0 .param/l "FETCH" 0 4 30, C4<0001>;
P_0x7fbdc9e1b220 .param/l "FETCHM" 0 4 30, C4<0010>;
P_0x7fbdc9e1b260 .param/l "IVEC" 0 4 223, C4<0000000000000100>;
P_0x7fbdc9e1b2a0 .param/l "READ" 0 4 30, C4<0101>;
P_0x7fbdc9e1b2e0 .param/l "READM" 0 4 30, C4<0110>;
P_0x7fbdc9e1b320 .param/l "sCR_INIT" 0 4 223, C4<0000000000000010>;
L_0x7fbdc9f28d30 .functor OR 1, L_0x7fbdc9f281b0, v0x7fbdc9f1a0c0_0, C4<0>, C4<0>;
L_0x7fbdc9f28de0 .functor BUFZ 16, v0x7fbdc9e2ccd0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fbdc9f28e90 .functor BUFZ 16, v0x7fbdc9e2ccd0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fbdc9f28f40 .functor BUFZ 16, v0x7fbdc9e2c7c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fbdc9f29030 .functor BUFZ 1, L_0x7fbdc9f284c0, C4<0>, C4<0>, C4<0>;
L_0x7fbdc9f290a0 .functor BUFZ 16, v0x7fbdc9e2c160_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fbdc9f29150 .functor NOT 1, L_0x7fbdc9f29200, C4<0>, C4<0>, C4<0>;
L_0x7fbdc9f292e0 .functor OR 1, v0x7fbdc9f1b500_0, L_0x7fbdc9f289e0, C4<0>, C4<0>;
L_0x7fbdc9f29350 .functor AND 1, L_0x7fbdc9f29150, L_0x7fbdc9f292e0, C4<1>, C4<1>;
v0x7fbdc9f0a580_0 .net "ALUfunc", 2 0, L_0x7fbdc9f27be0;  1 drivers
v0x7fbdc9f0c3d0_0 .net "ALUout", 15 0, v0x7fbdc9e2ccd0_0;  1 drivers
v0x7fbdc9f128f0_0 .var "CR", 15 0;
v0x7fbdc9f18920_0 .net "IRimm", 15 0, v0x7fbdc9e2e9a0_0;  1 drivers
v0x7fbdc9f189b0_0 .net "IRout", 15 0, v0x7fbdc9e2bae0_0;  1 drivers
v0x7fbdc9f18a40_0 .net "MARin", 15 0, L_0x7fbdc9f28e90;  1 drivers
v0x7fbdc9f18ad0_0 .net "MARout", 15 0, v0x7fbdc9e2c160_0;  1 drivers
v0x7fbdc9f18be0_0 .var "MDRin", 15 0;
v0x7fbdc9f18c70_0 .net "MDRout", 15 0, v0x7fbdc9e2c7c0_0;  1 drivers
v0x7fbdc9f18d00_0 .var "R1", 15 0;
v0x7fbdc9f18d90_0 .var "R2", 15 0;
v0x7fbdc9f18e40_0 .var "R3", 15 0;
v0x7fbdc9f18ef0_0 .var "R4", 15 0;
v0x7fbdc9f18fa0_0 .var "R5", 15 0;
v0x7fbdc9f19050_0 .var "R6", 15 0;
v0x7fbdc9f19100_0 .var "R7", 15 0;
v0x7fbdc9f191b0_0 .net "RAMaddr", 15 0, L_0x7fbdc9f290a0;  alias, 1 drivers
v0x7fbdc9f19340_0 .net "RAMin", 15 0, L_0x7fbdc9f28f40;  alias, 1 drivers
v0x7fbdc9f193d0_0 .net "RAMout", 15 0, L_0x7fbdc9f24a10;  alias, 1 drivers
v0x7fbdc9f19490_0 .net "UART_intr", 0 0, v0x7fbdc9f22e60_0;  alias, 1 drivers
v0x7fbdc9f19540_0 .net *"_s13", 0 0, L_0x7fbdc9f29200;  1 drivers
v0x7fbdc9f195f0_0 .var "bank", 0 0;
v0x7fbdc9f19690_0 .net "be", 0 0, L_0x7fbdc9f287b0;  alias, 1 drivers
v0x7fbdc9f19740_0 .net "clk", 0 0, v0x7fbdc9f22d40_0;  alias, 1 drivers
v0x7fbdc9f197d0_0 .net "cond", 2 0, v0x7fbdc9e30210_0;  1 drivers
v0x7fbdc9f19890_0 .net "cond_chk", 0 0, L_0x7fbdc9f27a80;  1 drivers
v0x7fbdc9f19940_0 .var "deassert_trap", 0 0;
v0x7fbdc9f199f0_0 .net "fault", 0 0, v0x7fbdc9e318d0_0;  1 drivers
v0x7fbdc9f19ac0_0 .net "hlt", 0 0, v0x7fbdc9e2e7a0_0;  1 drivers
v0x7fbdc9f19b70_0 .net "incr_pc", 0 0, L_0x7fbdc9f289e0;  1 drivers
v0x7fbdc9f19c20_0 .net "incr_pc_out", 0 0, L_0x7fbdc9f29350;  1 drivers
v0x7fbdc9f19cc0_0 .net "incr_pc_temp", 0 0, L_0x7fbdc9f292e0;  1 drivers
v0x7fbdc9f19d60_0 .net "ir_load", 0 0, L_0x7fbdc9f27830;  1 drivers
v0x7fbdc9f19280_0 .net "irq", 0 0, v0x7fbdc9e31960_0;  1 drivers
v0x7fbdc9f1a030_0 .net "loadneg", 0 0, L_0x7fbdc9f29150;  1 drivers
v0x7fbdc9f1a0c0_0 .var "mar_force", 0 0;
v0x7fbdc9f1a150_0 .net "mar_load", 0 0, L_0x7fbdc9f28d30;  1 drivers
v0x7fbdc9f1a200_0 .net "mar_load_decoder", 0 0, L_0x7fbdc9f281b0;  1 drivers
v0x7fbdc9f1a2b0_0 .net "mdr_load", 0 0, L_0x7fbdc9f285c0;  1 drivers
v0x7fbdc9f1a380_0 .net "mdrs", 1 0, L_0x7fbdc9f27480;  1 drivers
v0x7fbdc9f1a430_0 .var "op0", 15 0;
v0x7fbdc9f1a4f0_0 .net "op0s", 1 0, L_0x7fbdc9f27790;  1 drivers
v0x7fbdc9f1a5b0_0 .var "op1", 15 0;
v0x7fbdc9f1a670_0 .net "op1s", 1 0, L_0x7fbdc9f27930;  1 drivers
v0x7fbdc9f1a730_0 .net "page_fault", 0 0, v0x7fbdc9f22dd0_0;  alias, 1 drivers
v0x7fbdc9f1a7e0_0 .net "ram_load", 0 0, L_0x7fbdc9f284c0;  1 drivers
v0x7fbdc9f1a890_0 .net "re", 0 0, v0x7fbdc9e2ee70_0;  alias, 1 drivers
v0x7fbdc9f1a940_0 .net "reg_load", 0 0, L_0x7fbdc9f280c0;  1 drivers
v0x7fbdc9f1a9f0_0 .var "regr0", 15 0;
v0x7fbdc9f1aaa0_0 .net "regr0s", 2 0, v0x7fbdc9e2ef10_0;  1 drivers
v0x7fbdc9f1ab60_0 .var "regr1", 15 0;
v0x7fbdc9f1ac10_0 .net "regr1s", 2 0, v0x7fbdc9e2efc0_0;  1 drivers
v0x7fbdc9f1acd0_0 .net "regw", 15 0, L_0x7fbdc9f28de0;  1 drivers
v0x7fbdc9f1ad80_0 .net "regws", 2 0, v0x7fbdc9e2f070_0;  1 drivers
v0x7fbdc9f1ae40_0 .net "reset", 0 0, v0x7fbdc9f22ef0_0;  alias, 1 drivers
v0x7fbdc9f1aed0_0 .net "reti", 0 0, L_0x7fbdc9f27b20;  1 drivers
v0x7fbdc9f1af80_0 .var "sCR", 15 0;
v0x7fbdc9f1b030_0 .var "sR1", 15 0;
v0x7fbdc9f1b0e0_0 .var "sR2", 15 0;
v0x7fbdc9f1b190_0 .var "sR3", 15 0;
v0x7fbdc9f1b240_0 .var "sR4", 15 0;
v0x7fbdc9f1b2f0_0 .var "sR5", 15 0;
v0x7fbdc9f1b3a0_0 .var "sR6", 15 0;
v0x7fbdc9f1b450_0 .var "sR7", 15 0;
v0x7fbdc9f1b500_0 .var "skip", 0 0;
v0x7fbdc9f19e00_0 .net "state", 3 0, v0x7fbdc9e30e10_0;  1 drivers
v0x7fbdc9f19ec0_0 .net "syscall", 0 0, L_0x7fbdc9f279d0;  1 drivers
v0x7fbdc9f1b590_0 .net "trapnr", 3 0, v0x7fbdc9e31cf0_0;  1 drivers
v0x7fbdc9f1b620_0 .var "uCR", 15 0;
v0x7fbdc9f1b6b0_0 .net "we", 0 0, L_0x7fbdc9f29030;  alias, 1 drivers
E_0x7fbdc9e13580/0 .event edge, v0x7fbdc9f195f0_0, v0x7fbdc9f1b620_0, v0x7fbdc9e2ef10_0, v0x7fbdc9f18d00_0;
E_0x7fbdc9e13580/1 .event edge, v0x7fbdc9f18d90_0, v0x7fbdc9f18e40_0, v0x7fbdc9f18ef0_0, v0x7fbdc9f18fa0_0;
E_0x7fbdc9e13580/2 .event edge, v0x7fbdc9f19050_0, v0x7fbdc9f19100_0, v0x7fbdc9e2efc0_0, v0x7fbdc9f1af80_0;
E_0x7fbdc9e13580/3 .event edge, v0x7fbdc9f1b030_0, v0x7fbdc9f1b0e0_0, v0x7fbdc9f1b190_0, v0x7fbdc9f1b240_0;
E_0x7fbdc9e13580/4 .event edge, v0x7fbdc9f1b2f0_0, v0x7fbdc9f1b3a0_0, v0x7fbdc9f1b450_0;
E_0x7fbdc9e13580 .event/or E_0x7fbdc9e13580/0, E_0x7fbdc9e13580/1, E_0x7fbdc9e13580/2, E_0x7fbdc9e13580/3, E_0x7fbdc9e13580/4;
E_0x7fbdc9e00c90/0 .event edge, v0x7fbdc9e2bb90_0, v0x7fbdc9e30e10_0, v0x7fbdc9e30840_0, v0x7fbdc9f128f0_0;
E_0x7fbdc9e00c90/1 .event edge, v0x7fbdc9e30370_0, v0x7fbdc9f19100_0, v0x7fbdc9e2f2c0_0;
E_0x7fbdc9e00c90 .event/or E_0x7fbdc9e00c90/0, E_0x7fbdc9e00c90/1;
E_0x7fbdc9e01650/0 .event edge, v0x7fbdc9e2eae0_0, v0x7fbdc9e2e9a0_0, v0x7fbdc9e2b980_0, v0x7fbdc9e2ccd0_0;
E_0x7fbdc9e01650/1 .event edge, v0x7fbdc9e2ecc0_0, v0x7fbdc9f1a9f0_0, v0x7fbdc9f1ab60_0, v0x7fbdc9e2c7c0_0;
E_0x7fbdc9e01650/2 .event edge, v0x7fbdc9e2ed50_0, v0x7fbdc9e2e6f0_0, v0x7fbdc9e30210_0, v0x7fbdc9e30840_0;
E_0x7fbdc9e01650/3 .event edge, v0x7fbdc9e30370_0, v0x7fbdc9e31cf0_0;
E_0x7fbdc9e01650 .event/or E_0x7fbdc9e01650/0, E_0x7fbdc9e01650/1, E_0x7fbdc9e01650/2, E_0x7fbdc9e01650/3;
L_0x7fbdc9f29200 .part v0x7fbdc9e30e10_0, 0, 1;
S_0x7fbdc9e1b720 .scope module, "IR" "register" 4 100, 5 1 0, S_0x7fbdc9e1af40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fbdc9e1b950_0 .net "clk", 0 0, v0x7fbdc9f22d40_0;  alias, 1 drivers
v0x7fbdc9e2b980_0 .net "in", 15 0, L_0x7fbdc9f24a10;  alias, 1 drivers
v0x7fbdc9e2ba30_0 .net "load", 0 0, L_0x7fbdc9f27830;  alias, 1 drivers
v0x7fbdc9e2bae0_0 .var "out", 15 0;
v0x7fbdc9e2bb90_0 .net "reset", 0 0, v0x7fbdc9f22ef0_0;  alias, 1 drivers
E_0x7fbdc9e1a550 .event negedge, v0x7fbdc9e1b950_0;
S_0x7fbdc9e2bcf0 .scope module, "MAR" "register_posedge" 4 92, 6 1 0, S_0x7fbdc9e1af40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fbdc9e2bf50_0 .net "clk", 0 0, v0x7fbdc9f22d40_0;  alias, 1 drivers
v0x7fbdc9e2c010_0 .net "in", 15 0, L_0x7fbdc9f28e90;  alias, 1 drivers
v0x7fbdc9e2c0b0_0 .net "load", 0 0, L_0x7fbdc9f28d30;  alias, 1 drivers
v0x7fbdc9e2c160_0 .var "out", 15 0;
v0x7fbdc9e2c210_0 .net "reset", 0 0, v0x7fbdc9f22ef0_0;  alias, 1 drivers
E_0x7fbdc9e2bf20 .event posedge, v0x7fbdc9e1b950_0;
S_0x7fbdc9e2c350 .scope module, "MDR" "register_posedge" 4 81, 6 1 0, S_0x7fbdc9e1af40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fbdc9e2c5a0_0 .net "clk", 0 0, v0x7fbdc9f22d40_0;  alias, 1 drivers
v0x7fbdc9e2c670_0 .net "in", 15 0, v0x7fbdc9f18be0_0;  1 drivers
v0x7fbdc9e2c710_0 .net "load", 0 0, L_0x7fbdc9f285c0;  alias, 1 drivers
v0x7fbdc9e2c7c0_0 .var "out", 15 0;
v0x7fbdc9e2c860_0 .net "reset", 0 0, v0x7fbdc9f22ef0_0;  alias, 1 drivers
S_0x7fbdc9e2c9d0 .scope module, "alu" "alu" 4 113, 7 1 0, S_0x7fbdc9e1af40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "x"
    .port_info 1 /INPUT 16 "y"
    .port_info 2 /INPUT 3 "f"
    .port_info 3 /OUTPUT 16 "out"
v0x7fbdc9e2cc10_0 .net "f", 2 0, L_0x7fbdc9f27be0;  alias, 1 drivers
v0x7fbdc9e2ccd0_0 .var "out", 15 0;
v0x7fbdc9e2cd80_0 .net "x", 15 0, v0x7fbdc9f1a430_0;  1 drivers
v0x7fbdc9e2ce40_0 .net "y", 15 0, v0x7fbdc9f1a5b0_0;  1 drivers
E_0x7fbdc9e17d00 .event edge, v0x7fbdc9e2cc10_0, v0x7fbdc9e2cd80_0, v0x7fbdc9e2ce40_0;
S_0x7fbdc9e2cf50 .scope module, "decoder" "decoder" 4 32, 8 4 0, S_0x7fbdc9e1af40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instr"
    .port_info 1 /OUTPUT 1 "MAR_LOAD"
    .port_info 2 /OUTPUT 1 "IR_LOAD"
    .port_info 3 /OUTPUT 1 "MDR_LOAD"
    .port_info 4 /OUTPUT 1 "REG_LOAD"
    .port_info 5 /OUTPUT 1 "RAM_LOAD"
    .port_info 6 /OUTPUT 1 "INCR_PC"
    .port_info 7 /OUTPUT 1 "BE"
    .port_info 8 /OUTPUT 1 "RE"
    .port_info 9 /OUTPUT 3 "REGR0S"
    .port_info 10 /OUTPUT 3 "REGR1S"
    .port_info 11 /OUTPUT 3 "REGWS"
    .port_info 12 /OUTPUT 2 "OP0S"
    .port_info 13 /OUTPUT 2 "OP1S"
    .port_info 14 /OUTPUT 16 "IRimm"
    .port_info 15 /OUTPUT 2 "MDRS"
    .port_info 16 /OUTPUT 3 "ALUfunc"
    .port_info 17 /OUTPUT 1 "COND_CHK"
    .port_info 18 /OUTPUT 3 "cond"
    .port_info 19 /OUTPUT 4 "state"
    .port_info 20 /INPUT 1 "reset"
    .port_info 21 /OUTPUT 1 "HLT"
    .port_info 22 /INPUT 1 "fault_r"
    .port_info 23 /INPUT 1 "irq_r"
    .port_info 24 /OUTPUT 1 "SYSCALL"
    .port_info 25 /OUTPUT 1 "RETI"
    .port_info 26 /INPUT 1 "clk"
P_0x7fbdca800000 .param/l "ARG0" 0 8 55, +C4<00000000000000000000000000001000>;
P_0x7fbdca800040 .param/l "ARG1" 0 8 55, +C4<00000000000000000000000000001001>;
P_0x7fbdca800080 .param/l "DECODE" 0 8 54, C4<0011>;
P_0x7fbdca8000c0 .param/l "DECODEM" 0 8 54, C4<0100>;
P_0x7fbdca800100 .param/l "EXEC" 0 8 54, C4<0111>;
P_0x7fbdca800140 .param/l "EXECM" 0 8 54, C4<1000>;
P_0x7fbdca800180 .param/l "FETCH" 0 8 54, C4<0001>;
P_0x7fbdca8001c0 .param/l "FETCHM" 0 8 54, C4<0010>;
P_0x7fbdca800200 .param/l "IMM10" 0 8 56, +C4<00000000000000000000000000000001>;
P_0x7fbdca800240 .param/l "IMM13" 0 8 56, +C4<00000000000000000000000000000010>;
P_0x7fbdca800280 .param/l "IMM7" 0 8 56, +C4<00000000000000000000000000000000>;
P_0x7fbdca8002c0 .param/l "IMM7U" 0 8 56, +C4<00000000000000000000000000000100>;
P_0x7fbdca800300 .param/l "IMMIR" 0 8 56, +C4<00000000000000000000000000000011>;
P_0x7fbdca800340 .param/l "READ" 0 8 54, C4<0101>;
P_0x7fbdca800380 .param/l "READM" 0 8 54, C4<0110>;
P_0x7fbdca8003c0 .param/l "TGT" 0 8 55, +C4<00000000000000000000000000001010>;
P_0x7fbdca800400 .param/l "TGT2" 0 8 55, +C4<00000000000000000000000000001011>;
L_0x7fbdc9f27f70 .functor NOT 1, L_0x7fbdc9f27fe0, C4<0>, C4<0>, C4<0>;
L_0x7fbdc9f281b0 .functor AND 1, L_0x7fbdc9f27ed0, L_0x7fbdc9f27de0, C4<1>, C4<1>;
L_0x7fbdc9f27830 .functor AND 1, L_0x7fbdc9f27f70, L_0x7fbdc9f28420, C4<1>, C4<1>;
L_0x7fbdc9f285c0 .functor AND 1, L_0x7fbdc9f27ed0, L_0x7fbdc9f28630, C4<1>, C4<1>;
L_0x7fbdc9f280c0 .functor AND 1, L_0x7fbdc9f27f70, L_0x7fbdc9f28710, C4<1>, C4<1>;
L_0x7fbdc9f284c0 .functor AND 1, L_0x7fbdc9f27f70, L_0x7fbdc9f28940, C4<1>, C4<1>;
L_0x7fbdc9f289e0 .functor AND 1, L_0x7fbdc9f27f70, L_0x7fbdc9f28a90, C4<1>, C4<1>;
L_0x7fbdc9f287b0 .functor AND 1, L_0x7fbdc9f27f70, L_0x7fbdc9f28c90, C4<1>, C4<1>;
v0x7fbdc9e2e5b0_0 .net "ALUfunc", 2 0, L_0x7fbdc9f27be0;  alias, 1 drivers
v0x7fbdc9e2e660_0 .net "BE", 0 0, L_0x7fbdc9f287b0;  alias, 1 drivers
v0x7fbdc9e2e6f0_0 .net "COND_CHK", 0 0, L_0x7fbdc9f27a80;  alias, 1 drivers
v0x7fbdc9e2e7a0_0 .var "HLT", 0 0;
v0x7fbdc9e2e830_0 .net "INCR_PC", 0 0, L_0x7fbdc9f289e0;  alias, 1 drivers
v0x7fbdc9e2e910_0 .net "IR_LOAD", 0 0, L_0x7fbdc9f27830;  alias, 1 drivers
v0x7fbdc9e2e9a0_0 .var "IRimm", 15 0;
v0x7fbdc9e2ea40_0 .net "MAR_LOAD", 0 0, L_0x7fbdc9f281b0;  alias, 1 drivers
v0x7fbdc9e2eae0_0 .net "MDRS", 1 0, L_0x7fbdc9f27480;  alias, 1 drivers
v0x7fbdc9e2ec10_0 .net "MDR_LOAD", 0 0, L_0x7fbdc9f285c0;  alias, 1 drivers
v0x7fbdc9e2ecc0_0 .net "OP0S", 1 0, L_0x7fbdc9f27790;  alias, 1 drivers
v0x7fbdc9e2ed50_0 .net "OP1S", 1 0, L_0x7fbdc9f27930;  alias, 1 drivers
v0x7fbdc9e2ede0_0 .net "RAM_LOAD", 0 0, L_0x7fbdc9f284c0;  alias, 1 drivers
v0x7fbdc9e2ee70_0 .var "RE", 0 0;
v0x7fbdc9e2ef10_0 .var "REGR0S", 2 0;
v0x7fbdc9e2efc0_0 .var "REGR1S", 2 0;
v0x7fbdc9e2f070_0 .var "REGWS", 2 0;
v0x7fbdc9e2f220_0 .net "REG_LOAD", 0 0, L_0x7fbdc9f280c0;  alias, 1 drivers
v0x7fbdc9e2f2c0_0 .net "RETI", 0 0, L_0x7fbdc9f27b20;  alias, 1 drivers
v0x7fbdc9e2f360_0 .var "ROMaddr", 7 0;
v0x7fbdc9e2f420_0 .net "ROMread", 39 0, L_0x7fbdc9f26620;  1 drivers
v0x7fbdc9e2f4b0_0 .net "SYSCALL", 0 0, L_0x7fbdc9f279d0;  alias, 1 drivers
v0x7fbdc9e2f540_0 .net *"_s0", 2 0, L_0x7fbdc9f25e90;  1 drivers
v0x7fbdc9e2f5d0_0 .net *"_s13", 6 0, L_0x7fbdc9f269c0;  1 drivers
L_0x10954b170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbdc9e2f660_0 .net *"_s17", 0 0, L_0x10954b170;  1 drivers
L_0x10954b0e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbdc9e2f6f0_0 .net *"_s3", 0 0, L_0x10954b0e0;  1 drivers
v0x7fbdc9e2f7a0_0 .net *"_s39", 2 0, L_0x7fbdc9f275b0;  1 drivers
L_0x10954b1b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbdc9e2f850_0 .net *"_s43", 0 0, L_0x10954b1b8;  1 drivers
v0x7fbdc9e2f900_0 .net *"_s64", 0 0, L_0x7fbdc9f27fe0;  1 drivers
v0x7fbdc9e2f9b0_0 .net *"_s67", 0 0, L_0x7fbdc9f27de0;  1 drivers
v0x7fbdc9e2fa60_0 .net *"_s70", 0 0, L_0x7fbdc9f28420;  1 drivers
v0x7fbdc9e2fb10_0 .net *"_s73", 0 0, L_0x7fbdc9f28630;  1 drivers
v0x7fbdc9e2fbc0_0 .net *"_s76", 0 0, L_0x7fbdc9f28710;  1 drivers
v0x7fbdc9e2f120_0 .net *"_s79", 0 0, L_0x7fbdc9f28940;  1 drivers
v0x7fbdc9e2fe50_0 .net *"_s82", 0 0, L_0x7fbdc9f28a90;  1 drivers
v0x7fbdc9e2fee0_0 .net *"_s85", 0 0, L_0x7fbdc9f28c90;  1 drivers
v0x7fbdc9e2ff80_0 .net "arg0", 2 0, L_0x7fbdc9f26e50;  1 drivers
v0x7fbdc9e30030_0 .net "arg1", 2 0, L_0x7fbdc9f26ef0;  1 drivers
v0x7fbdc9e300e0_0 .net "clk", 0 0, v0x7fbdc9f22d40_0;  alias, 1 drivers
v0x7fbdc9e30170_0 .net "codetype", 0 0, L_0x7fbdc9f26710;  1 drivers
v0x7fbdc9e30210_0 .var "cond", 2 0;
v0x7fbdc9e302c0_0 .net "condtype", 1 0, L_0x7fbdc9f276f0;  1 drivers
v0x7fbdc9e30370_0 .net "fault_r", 0 0, v0x7fbdc9e318d0_0;  alias, 1 drivers
v0x7fbdc9e30410_0 .net "imm10", 9 0, L_0x7fbdc9f26bc0;  1 drivers
v0x7fbdc9e304c0_0 .net "imm13", 12 0, L_0x7fbdc9f26c60;  1 drivers
v0x7fbdc9e30570_0 .net "imm7", 7 0, L_0x7fbdc9f26a60;  1 drivers
v0x7fbdc9e30620_0 .var "immir", 15 0;
v0x7fbdc9e306d0_0 .net "imms", 3 0, L_0x7fbdc9f27650;  1 drivers
v0x7fbdc9e30780_0 .net "instr", 15 0, v0x7fbdc9e2bae0_0;  alias, 1 drivers
v0x7fbdc9e30840_0 .net "irq_r", 0 0, v0x7fbdc9e31960_0;  alias, 1 drivers
v0x7fbdc9e308d0_0 .net "loadneg", 0 0, L_0x7fbdc9f27f70;  1 drivers
v0x7fbdc9e30970_0 .net "loadpos", 0 0, L_0x7fbdc9f27ed0;  1 drivers
v0x7fbdc9e30a10_0 .net "next_state", 3 0, L_0x7fbdc9f26280;  1 drivers
v0x7fbdc9e30ac0_0 .var "opcode", 5 0;
v0x7fbdc9e30b70_0 .net "opcodelong", 5 0, L_0x7fbdc9f267b0;  1 drivers
v0x7fbdc9e30c20_0 .net "opcodeshort", 1 0, L_0x7fbdc9f268d0;  1 drivers
v0x7fbdc9e30cd0_0 .net "reset", 0 0, v0x7fbdc9f22ef0_0;  alias, 1 drivers
v0x7fbdc9e30d60_0 .net "skipstate", 1 0, L_0x7fbdc9f27c80;  1 drivers
v0x7fbdc9e30e10_0 .var "state", 3 0;
v0x7fbdc9e30ec0_0 .net "tgt", 2 0, L_0x7fbdc9f26ff0;  1 drivers
v0x7fbdc9e30f70_0 .net "tgt2", 1 0, L_0x7fbdc9f27090;  1 drivers
v0x7fbdc9e31020_0 .net "xregr0s", 3 0, L_0x7fbdc9f271a0;  1 drivers
v0x7fbdc9e310d0_0 .net "xregr1s", 3 0, L_0x7fbdc9f27240;  1 drivers
v0x7fbdc9e31180_0 .net "xregws", 3 0, L_0x7fbdc9f273e0;  1 drivers
E_0x7fbdc9e2daf0/0 .event edge, v0x7fbdc9e30170_0, v0x7fbdc9e30c20_0, v0x7fbdc9e30b70_0, v0x7fbdc9e30ac0_0;
E_0x7fbdc9e2daf0/1 .event edge, v0x7fbdc9e2f220_0, v0x7fbdc9e30e10_0, v0x7fbdc9e31020_0, v0x7fbdc9e2ff80_0;
E_0x7fbdc9e2daf0/2 .event edge, v0x7fbdc9e30030_0, v0x7fbdc9e30ec0_0, v0x7fbdc9e30f70_0, v0x7fbdc9e310d0_0;
E_0x7fbdc9e2daf0/3 .event edge, v0x7fbdc9e31180_0, v0x7fbdc9e306d0_0, v0x7fbdc9e30570_0, v0x7fbdc9e30410_0;
E_0x7fbdc9e2daf0/4 .event edge, v0x7fbdc9e304c0_0, v0x7fbdc9e30620_0, v0x7fbdc9e302c0_0;
E_0x7fbdc9e2daf0 .event/or E_0x7fbdc9e2daf0/0, E_0x7fbdc9e2daf0/1, E_0x7fbdc9e2daf0/2, E_0x7fbdc9e2daf0/3, E_0x7fbdc9e2daf0/4;
L_0x7fbdc9f25e90 .concat [ 2 1 0 0], L_0x7fbdc9f27c80, L_0x10954b0e0;
L_0x7fbdc9f26280 .ufunc TD_computer_tb.U0.cpu.decoder.fsm_function, 4, v0x7fbdc9e30e10_0, L_0x7fbdc9f25e90 (v0x7fbdc9e2ded0_0, v0x7fbdc9e2de30_0) v0x7fbdc9e2dd70_0 S_0x7fbdc9e2dbc0;
L_0x7fbdc9f26710 .part v0x7fbdc9e2bae0_0, 15, 1;
L_0x7fbdc9f267b0 .part v0x7fbdc9e2bae0_0, 9, 6;
L_0x7fbdc9f268d0 .part v0x7fbdc9e2bae0_0, 13, 2;
L_0x7fbdc9f269c0 .part v0x7fbdc9e2bae0_0, 2, 7;
L_0x7fbdc9f26a60 .concat [ 7 1 0 0], L_0x7fbdc9f269c0, L_0x10954b170;
L_0x7fbdc9f26bc0 .part v0x7fbdc9e2bae0_0, 3, 10;
L_0x7fbdc9f26c60 .part v0x7fbdc9e2bae0_0, 0, 13;
L_0x7fbdc9f26e50 .part v0x7fbdc9e2bae0_0, 6, 3;
L_0x7fbdc9f26ef0 .part v0x7fbdc9e2bae0_0, 3, 3;
L_0x7fbdc9f26ff0 .part v0x7fbdc9e2bae0_0, 0, 3;
L_0x7fbdc9f27090 .part v0x7fbdc9e2bae0_0, 0, 2;
L_0x7fbdc9f271a0 .part L_0x7fbdc9f26620, 28, 4;
L_0x7fbdc9f27240 .part L_0x7fbdc9f26620, 24, 4;
L_0x7fbdc9f273e0 .part L_0x7fbdc9f26620, 20, 4;
L_0x7fbdc9f27480 .part L_0x7fbdc9f26620, 18, 2;
L_0x7fbdc9f275b0 .part L_0x7fbdc9f26620, 15, 3;
L_0x7fbdc9f27650 .concat [ 3 1 0 0], L_0x7fbdc9f275b0, L_0x10954b1b8;
L_0x7fbdc9f27790 .part L_0x7fbdc9f26620, 13, 2;
L_0x7fbdc9f27930 .part L_0x7fbdc9f26620, 11, 2;
L_0x7fbdc9f276f0 .part L_0x7fbdc9f26620, 9, 2;
L_0x7fbdc9f27a80 .part L_0x7fbdc9f26620, 8, 1;
L_0x7fbdc9f27be0 .part L_0x7fbdc9f26620, 5, 3;
L_0x7fbdc9f27c80 .part L_0x7fbdc9f26620, 3, 2;
L_0x7fbdc9f279d0 .part L_0x7fbdc9f26620, 1, 1;
L_0x7fbdc9f27b20 .part L_0x7fbdc9f26620, 0, 1;
L_0x7fbdc9f27ed0 .part v0x7fbdc9e30e10_0, 0, 1;
L_0x7fbdc9f27fe0 .part v0x7fbdc9e30e10_0, 0, 1;
L_0x7fbdc9f27de0 .part L_0x7fbdc9f26620, 39, 1;
L_0x7fbdc9f28420 .part L_0x7fbdc9f26620, 38, 1;
L_0x7fbdc9f28630 .part L_0x7fbdc9f26620, 37, 1;
L_0x7fbdc9f28710 .part L_0x7fbdc9f26620, 36, 1;
L_0x7fbdc9f28940 .part L_0x7fbdc9f26620, 35, 1;
L_0x7fbdc9f28a90 .part L_0x7fbdc9f26620, 34, 1;
L_0x7fbdc9f28c90 .part L_0x7fbdc9f26620, 32, 1;
S_0x7fbdc9e2dbc0 .scope function, "fsm_function" "fsm_function" 8 60, 8 60 0, S_0x7fbdc9e2cf50;
 .timescale 0 0;
v0x7fbdc9e2dd70_0 .var "fsm_function", 3 0;
v0x7fbdc9e2de30_0 .var "skipstate", 2 0;
v0x7fbdc9e2ded0_0 .var "state", 3 0;
TD_computer_tb.U0.cpu.decoder.fsm_function ;
    %load/vec4 v0x7fbdc9e2ded0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fbdc9e2dd70_0, 0, 4;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fbdc9e2dd70_0, 0, 4;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fbdc9e2dd70_0, 0, 4;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fbdc9e2dd70_0, 0, 4;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x7fbdc9e2de30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fbdc9e2dd70_0, 0, 4;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7fbdc9e2de30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fbdc9e2dd70_0, 0, 4;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x7fbdc9e2de30_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fbdc9e2dd70_0, 0, 4;
T_0.14 ;
T_0.13 ;
T_0.11 ;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fbdc9e2dd70_0, 0, 4;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fbdc9e2dd70_0, 0, 4;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fbdc9e2dd70_0, 0, 4;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x7fbdc9e30840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbdc9e2dd70_0, 0, 4;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fbdc9e2dd70_0, 0, 4;
T_0.17 ;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %end;
S_0x7fbdc9e2df60 .scope module, "micro" "rom" 8 97, 9 7 0, S_0x7fbdc9e2cf50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /OUTPUT 40 "data"
L_0x7fbdc9f26620 .functor BUFZ 40, L_0x7fbdc9f263c0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
v0x7fbdc9e2e110_0 .net *"_s0", 39 0, L_0x7fbdc9f263c0;  1 drivers
v0x7fbdc9e2e1d0_0 .net *"_s2", 8 0, L_0x7fbdc9f26460;  1 drivers
L_0x10954b128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbdc9e2e280_0 .net *"_s5", 0 0, L_0x10954b128;  1 drivers
v0x7fbdc9e2e340_0 .net "address", 7 0, v0x7fbdc9e2f360_0;  1 drivers
v0x7fbdc9e2e3f0_0 .net "data", 39 0, L_0x7fbdc9f26620;  alias, 1 drivers
v0x7fbdc9e2e4e0 .array "mem", 191 0, 39 0;
L_0x7fbdc9f263c0 .array/port v0x7fbdc9e2e4e0, L_0x7fbdc9f26460;
L_0x7fbdc9f26460 .concat [ 8 1 0 0], v0x7fbdc9e2f360_0, L_0x10954b128;
S_0x7fbdc9e314c0 .scope module, "irq_encoder" "irq_encoder" 4 65, 10 3 0, S_0x7fbdc9e1af40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "uart_irq"
    .port_info 2 /INPUT 1 "timer_irq"
    .port_info 3 /INPUT 1 "page_fault"
    .port_info 4 /INPUT 1 "prot_fault"
    .port_info 5 /OUTPUT 4 "trapnr"
    .port_info 6 /OUTPUT 1 "irq"
    .port_info 7 /INPUT 1 "deassert"
    .port_info 8 /OUTPUT 1 "fault"
    .port_info 9 /INPUT 1 "clk"
v0x7fbdc9e317b0_0 .net "clk", 0 0, v0x7fbdc9f22d40_0;  alias, 1 drivers
v0x7fbdc9e2d780_0 .net "deassert", 0 0, v0x7fbdc9f19940_0;  1 drivers
v0x7fbdc9e318d0_0 .var "fault", 0 0;
v0x7fbdc9e31960_0 .var "irq", 0 0;
v0x7fbdc9e319f0_0 .net "page_fault", 0 0, v0x7fbdc9f22dd0_0;  alias, 1 drivers
o0x10951a838 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbdc9e31ac0_0 .net "prot_fault", 0 0, o0x10951a838;  0 drivers
v0x7fbdc9e31b50_0 .net "reset", 0 0, v0x7fbdc9f22ef0_0;  alias, 1 drivers
o0x10951a868 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbdc9e31c60_0 .net "timer_irq", 0 0, o0x10951a868;  0 drivers
v0x7fbdc9e31cf0_0 .var "trapnr", 3 0;
v0x7fbdc9e31e00_0 .net "uart_irq", 0 0, v0x7fbdc9f22e60_0;  alias, 1 drivers
S_0x7fbdc9f1b830 .scope module, "mem_io" "memory_io" 3 19, 11 3 0, S_0x7fbdc9e1ade0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "CPUread"
    .port_info 1 /INPUT 16 "CPUwrite"
    .port_info 2 /INPUT 16 "CPUaddr"
    .port_info 3 /INPUT 1 "be"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /INPUT 16 "RAMread"
    .port_info 7 /OUTPUT 16 "RAMwrite"
    .port_info 8 /OUTPUT 16 "RAMaddr"
    .port_info 9 /OUTPUT 2 "RAMbe"
    .port_info 10 /OUTPUT 1 "RAMwe"
    .port_info 11 /INPUT 8 "UARTread"
    .port_info 12 /OUTPUT 8 "UARTwrite"
    .port_info 13 /OUTPUT 3 "UARTaddr"
    .port_info 14 /OUTPUT 1 "UARTwe"
    .port_info 15 /OUTPUT 1 "UARTre"
    .port_info 16 /OUTPUT 1 "UARTce"
P_0x7fbdc9f1b9f0 .param/l "UARTbase" 0 11 44, C4<0000111111110000>;
L_0x7fbdc9f24b70 .functor BUFZ 16, v0x7fbdc9f1da40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fbdc9f1bcf0_0 .net "CPUaddr", 15 0, L_0x7fbdc9f290a0;  alias, 1 drivers
v0x7fbdc9f1bdb0_0 .net "CPUread", 15 0, L_0x7fbdc9f24a10;  alias, 1 drivers
v0x7fbdc9f1be40_0 .net "CPUwrite", 15 0, L_0x7fbdc9f28f40;  alias, 1 drivers
v0x7fbdc9f1bef0_0 .net "RAMaddr", 15 0, L_0x7fbdc9f25bd0;  alias, 1 drivers
v0x7fbdc9f1bf90_0 .var "RAMbe", 1 0;
v0x7fbdc9f1c080_0 .net "RAMread", 15 0, L_0x7fbdc9f29490;  alias, 1 drivers
v0x7fbdc9f1c130_0 .var "RAMwe", 0 0;
v0x7fbdc9f1c1d0_0 .net "RAMwrite", 15 0, L_0x7fbdc9f24b70;  alias, 1 drivers
v0x7fbdc9f1c280_0 .net "UARTaddr", 2 0, L_0x7fbdc9f25f40;  alias, 1 drivers
v0x7fbdc9f1c390_0 .var "UARTce", 0 0;
v0x7fbdc9f1c430_0 .var "UARTre", 0 0;
v0x7fbdc9f1c4d0_0 .net "UARTread", 7 0, v0x7fbdc9f211e0_0;  alias, 1 drivers
v0x7fbdc9f1c580_0 .var "UARTwe", 0 0;
v0x7fbdc9f1c620_0 .net "UARTwrite", 7 0, L_0x7fbdc9f24be0;  alias, 1 drivers
L_0x10954b008 .functor BUFT 1, C4<0000111111110000>, C4<0>, C4<0>, C4<0>;
v0x7fbdc9f1c6d0_0 .net/2u *"_s0", 15 0, L_0x10954b008;  1 drivers
v0x7fbdc9f1c780_0 .net *"_s17", 0 0, L_0x7fbdc9f24c80;  1 drivers
v0x7fbdc9f1c830_0 .net *"_s2", 0 0, L_0x7fbdc9f24870;  1 drivers
v0x7fbdc9f1c9c0_0 .net *"_s21", 0 0, L_0x7fbdc9f24df0;  1 drivers
v0x7fbdc9f1ca50_0 .net *"_s25", 0 0, L_0x7fbdc9f24e90;  1 drivers
v0x7fbdc9f1caf0_0 .net *"_s29", 0 0, L_0x7fbdc9f24f70;  1 drivers
v0x7fbdc9f1cba0_0 .net *"_s33", 0 0, L_0x7fbdc9f25010;  1 drivers
v0x7fbdc9f1cc50_0 .net *"_s37", 0 0, L_0x7fbdc9f25200;  1 drivers
v0x7fbdc9f1cd00_0 .net *"_s4", 15 0, L_0x7fbdc9f24910;  1 drivers
v0x7fbdc9f1cdb0_0 .net *"_s41", 0 0, L_0x7fbdc9f252a0;  1 drivers
v0x7fbdc9f1ce60_0 .net *"_s45", 0 0, L_0x7fbdc9f25340;  1 drivers
v0x7fbdc9f1cf10_0 .net *"_s49", 0 0, L_0x7fbdc9f253e0;  1 drivers
v0x7fbdc9f1cfc0_0 .net *"_s53", 0 0, L_0x7fbdc9f254f0;  1 drivers
v0x7fbdc9f1d070_0 .net *"_s57", 0 0, L_0x7fbdc9f25590;  1 drivers
v0x7fbdc9f1d120_0 .net *"_s61", 0 0, L_0x7fbdc9f256b0;  1 drivers
v0x7fbdc9f1d1d0_0 .net *"_s65", 0 0, L_0x7fbdc9f25750;  1 drivers
v0x7fbdc9f1d280_0 .net *"_s69", 0 0, L_0x7fbdc9f259f0;  1 drivers
L_0x10954b050 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fbdc9f1d330_0 .net *"_s7", 7 0, L_0x10954b050;  1 drivers
v0x7fbdc9f1d3e0_0 .net *"_s73", 0 0, L_0x7fbdc9f25a90;  1 drivers
L_0x10954b098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbdc9f1c8e0_0 .net/2s *"_s77", 0 0, L_0x10954b098;  1 drivers
v0x7fbdc9f1d670_0 .net *"_s82", 0 0, L_0x7fbdc9f25df0;  1 drivers
v0x7fbdc9f1d700_0 .net *"_s86", 0 0, L_0x7fbdc9f25b30;  1 drivers
v0x7fbdc9f1d7a0_0 .net *"_s91", 0 0, L_0x7fbdc9f26120;  1 drivers
v0x7fbdc9f1d850_0 .net "be", 0 0, L_0x7fbdc9f287b0;  alias, 1 drivers
v0x7fbdc9f1d920_0 .var "data", 15 0;
v0x7fbdc9f1d9b0_0 .net "re", 0 0, v0x7fbdc9e2ee70_0;  alias, 1 drivers
v0x7fbdc9f1da40_0 .var "wdata", 15 0;
v0x7fbdc9f1dad0_0 .net "we", 0 0, L_0x7fbdc9f29030;  alias, 1 drivers
E_0x7fbdc9f18b60/0 .event edge, v0x7fbdc9f1b6b0_0, v0x7fbdc9f191b0_0, v0x7fbdc9e2ee70_0, v0x7fbdc9f19340_0;
E_0x7fbdc9f18b60/1 .event edge, v0x7fbdc9f1c080_0, v0x7fbdc9e2e660_0;
E_0x7fbdc9f18b60 .event/or E_0x7fbdc9f18b60/0, E_0x7fbdc9f18b60/1;
L_0x7fbdc9f24870 .cmp/gt 16, L_0x10954b008, L_0x7fbdc9f290a0;
L_0x7fbdc9f24910 .concat [ 8 8 0 0], v0x7fbdc9f211e0_0, L_0x10954b050;
L_0x7fbdc9f24a10 .functor MUXZ 16, L_0x7fbdc9f24910, v0x7fbdc9f1d920_0, L_0x7fbdc9f24870, C4<>;
L_0x7fbdc9f24be0 .part L_0x7fbdc9f28f40, 0, 8;
L_0x7fbdc9f24c80 .part L_0x7fbdc9f290a0, 1, 1;
L_0x7fbdc9f24df0 .part L_0x7fbdc9f290a0, 2, 1;
L_0x7fbdc9f24e90 .part L_0x7fbdc9f290a0, 3, 1;
L_0x7fbdc9f24f70 .part L_0x7fbdc9f290a0, 4, 1;
L_0x7fbdc9f25010 .part L_0x7fbdc9f290a0, 5, 1;
L_0x7fbdc9f25200 .part L_0x7fbdc9f290a0, 6, 1;
L_0x7fbdc9f252a0 .part L_0x7fbdc9f290a0, 7, 1;
L_0x7fbdc9f25340 .part L_0x7fbdc9f290a0, 8, 1;
L_0x7fbdc9f253e0 .part L_0x7fbdc9f290a0, 9, 1;
L_0x7fbdc9f254f0 .part L_0x7fbdc9f290a0, 10, 1;
L_0x7fbdc9f25590 .part L_0x7fbdc9f290a0, 11, 1;
L_0x7fbdc9f256b0 .part L_0x7fbdc9f290a0, 12, 1;
L_0x7fbdc9f25750 .part L_0x7fbdc9f290a0, 13, 1;
L_0x7fbdc9f259f0 .part L_0x7fbdc9f290a0, 14, 1;
L_0x7fbdc9f25a90 .part L_0x7fbdc9f290a0, 15, 1;
LS_0x7fbdc9f25bd0_0_0 .concat8 [ 1 1 1 1], L_0x7fbdc9f24c80, L_0x7fbdc9f24df0, L_0x7fbdc9f24e90, L_0x7fbdc9f24f70;
LS_0x7fbdc9f25bd0_0_4 .concat8 [ 1 1 1 1], L_0x7fbdc9f25010, L_0x7fbdc9f25200, L_0x7fbdc9f252a0, L_0x7fbdc9f25340;
LS_0x7fbdc9f25bd0_0_8 .concat8 [ 1 1 1 1], L_0x7fbdc9f253e0, L_0x7fbdc9f254f0, L_0x7fbdc9f25590, L_0x7fbdc9f256b0;
LS_0x7fbdc9f25bd0_0_12 .concat8 [ 1 1 1 1], L_0x7fbdc9f25750, L_0x7fbdc9f259f0, L_0x7fbdc9f25a90, L_0x10954b098;
L_0x7fbdc9f25bd0 .concat8 [ 4 4 4 4], LS_0x7fbdc9f25bd0_0_0, LS_0x7fbdc9f25bd0_0_4, LS_0x7fbdc9f25bd0_0_8, LS_0x7fbdc9f25bd0_0_12;
L_0x7fbdc9f25df0 .part L_0x7fbdc9f290a0, 0, 1;
L_0x7fbdc9f25b30 .part L_0x7fbdc9f290a0, 1, 1;
L_0x7fbdc9f25f40 .concat8 [ 1 1 1 0], L_0x7fbdc9f25df0, L_0x7fbdc9f25b30, L_0x7fbdc9f26120;
L_0x7fbdc9f26120 .part L_0x7fbdc9f290a0, 2, 1;
S_0x7fbdc9f1dcd0 .scope module, "ram" "ram" 3 52, 12 1 0, S_0x7fbdc9e1ade0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out"
    .port_info 1 /INPUT 16 "address"
    .port_info 2 /INPUT 16 "data_in"
    .port_info 3 /INPUT 2 "be"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "clk"
L_0x7fbdc9f29490 .functor BUFZ 16, v0x7fbdc9f1e310_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fbdc9f1df30_0 .net "address", 15 0, L_0x7fbdc9f25bd0;  alias, 1 drivers
v0x7fbdc9f1dfc0_0 .net "be", 1 0, v0x7fbdc9f1bf90_0;  alias, 1 drivers
v0x7fbdc9f1e050_0 .net "clk", 0 0, v0x7fbdc9f22d40_0;  alias, 1 drivers
v0x7fbdc9f1e100_0 .net "data_in", 15 0, L_0x7fbdc9f24b70;  alias, 1 drivers
v0x7fbdc9f1e1b0_0 .net "data_out", 15 0, L_0x7fbdc9f29490;  alias, 1 drivers
v0x7fbdc9f1e280 .array "memory", 512 0, 15 0;
v0x7fbdc9f1e310_0 .var "temp", 15 0;
v0x7fbdc9f1e3a0_0 .net "we", 0 0, v0x7fbdc9f1c130_0;  alias, 1 drivers
S_0x7fbdc9f1e4d0 .scope module, "uart" "t16450" 3 69, 13 26 0, S_0x7fbdc9e1ade0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_n"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rclk"
    .port_info 3 /INPUT 1 "cs_n"
    .port_info 4 /INPUT 1 "rd_n"
    .port_info 5 /INPUT 1 "wr_n"
    .port_info 6 /INPUT 3 "addr"
    .port_info 7 /INPUT 8 "wr_data"
    .port_info 8 /OUTPUT 8 "rd_data"
    .port_info 9 /INPUT 1 "sin"
    .port_info 10 /INPUT 1 "cts_n"
    .port_info 11 /INPUT 1 "dsr_n"
    .port_info 12 /INPUT 1 "ri_n"
    .port_info 13 /INPUT 1 "dcd_n"
    .port_info 14 /OUTPUT 1 "sout"
    .port_info 15 /OUTPUT 1 "rts_n"
    .port_info 16 /OUTPUT 1 "dtr_n"
    .port_info 17 /OUTPUT 1 "out1_n"
    .port_info 18 /OUTPUT 1 "out2_n"
    .port_info 19 /OUTPUT 1 "baudout"
    .port_info 20 /OUTPUT 1 "intr"
v0x7fbdc9f1f180_0 .var "Bit_Phase", 3 0;
v0x7fbdc9f1f240_0 .var "Brk_Cnt", 3 0;
v0x7fbdc9f1f2f0_0 .var "DLL", 7 0;
v0x7fbdc9f1f3b0_0 .var "DLM", 7 0;
v0x7fbdc9f1f460_0 .var "DM0", 7 0;
v0x7fbdc9f1f550_0 .var "DM1", 7 0;
v0x7fbdc9f1f600_0 .var "IER", 7 0;
v0x7fbdc9f1f6b0_0 .var "IIR", 7 0;
v0x7fbdc9f1f760_0 .var "LCR", 7 0;
v0x7fbdc9f1f870_0 .var "LSR", 7 0;
v0x7fbdc9f1f920_0 .var "MCR", 7 0;
v0x7fbdc9f1f9d0_0 .var "MSR", 7 0;
v0x7fbdc9f1fa80_0 .var "MSR_In", 3 0;
v0x7fbdc9f1fb30_0 .var "RBR", 7 0;
v0x7fbdc9f1fbe0_0 .var "RXD", 0 0;
v0x7fbdc9f1fc80_0 .var "RX_Bit_Cnt", 3 0;
v0x7fbdc9f1fd30_0 .var "RX_Filtered", 0 0;
v0x7fbdc9f1fec0_0 .var "RX_Parity", 0 0;
v0x7fbdc9f1ff50_0 .var "RX_ShiftReg", 7 0;
v0x7fbdc9f1ffe0_0 .var "SCR", 7 0;
v0x7fbdc9f20090_0 .var "THR", 7 0;
v0x7fbdc9f20140_0 .var "TXD", 0 0;
v0x7fbdc9f201e0_0 .var "TX_Bit_Cnt", 3 0;
v0x7fbdc9f20290_0 .var "TX_Next_Is_Stop", 0 0;
v0x7fbdc9f20330_0 .var "TX_Parity", 0 0;
v0x7fbdc9f203d0_0 .var "TX_ShiftReg", 7 0;
v0x7fbdc9f20480_0 .var "TX_Stop_Bit", 0 0;
v0x7fbdc9f20520_0 .var "TX_Tick", 0 0;
v0x7fbdc9f205c0_0 .var/2u *"_s10", 2 0; Local signal
v0x7fbdc9f20670_0 .var/2u *"_s11", 2 0; Local signal
v0x7fbdc9f20720_0 .var/2u *"_s6", 4 0; Local signal
v0x7fbdc9f207d0_0 .var/2u *"_s7", 2 0; Local signal
v0x7fbdc9f20880_0 .var/2u *"_s8", 2 0; Local signal
v0x7fbdc9f1fde0_0 .var/2u *"_s9", 2 0; Local signal
v0x7fbdc9f20b10_0 .net "addr", 2 0, L_0x7fbdc9f25f40;  alias, 1 drivers
v0x7fbdc9f20ba0_0 .var "baudout", 0 0;
v0x7fbdc9f20c30_0 .net "clk", 0 0, v0x7fbdc9f22d40_0;  alias, 1 drivers
v0x7fbdc9f20cc0_0 .net "cs_n", 0 0, v0x7fbdc9f220c0_0;  1 drivers
o0x10951c518 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbdc9f20d50_0 .net "cts_n", 0 0, o0x10951c518;  0 drivers
o0x10951c548 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbdc9f20de0_0 .net "dcd_n", 0 0, o0x10951c548;  0 drivers
o0x10951c578 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbdc9f20e70_0 .net "dsr_n", 0 0, o0x10951c578;  0 drivers
v0x7fbdc9f20f00_0 .var "dtr_n", 0 0;
v0x7fbdc9f20f90_0 .var "intr", 0 0;
v0x7fbdc9f21020_0 .var "out1_n", 0 0;
v0x7fbdc9f210b0_0 .var "out2_n", 0 0;
L_0x10954b200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fbdc9f21140_0 .net "rclk", 0 0, L_0x10954b200;  1 drivers
v0x7fbdc9f211e0_0 .var "rd_data", 7 0;
v0x7fbdc9f212a0_0 .net "rd_n", 0 0, L_0x7fbdc9f29760;  alias, 1 drivers
v0x7fbdc9f21330_0 .net "reset_n", 0 0, L_0x7fbdc9f29500;  alias, 1 drivers
o0x10951c6f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbdc9f213d0_0 .net "ri_n", 0 0, o0x10951c6f8;  0 drivers
v0x7fbdc9f21470_0 .var "rts_n", 0 0;
v0x7fbdc9f21510_0 .net "sin", 0 0, v0x7fbdc9f22f80_0;  alias, 1 drivers
v0x7fbdc9f215b0_0 .var "sout", 0 0;
v0x7fbdc9f21650_0 .net "wr_data", 7 0, L_0x7fbdc9f24be0;  alias, 1 drivers
v0x7fbdc9f21710_0 .net "wr_n", 0 0, L_0x7fbdc9f29670;  alias, 1 drivers
E_0x7fbdc9f1bac0 .event edge, v0x7fbdc9f1f600_0, v0x7fbdc9f1f870_0, v0x7fbdc9f1f920_0, v0x7fbdc9f1f9d0_0;
E_0x7fbdc9f1e960/0 .event edge, v0x7fbdc9f1f920_0, v0x7fbdc9f20140_0, v0x7fbdc9f1f760_0, v0x7fbdc9f21510_0;
E_0x7fbdc9f1e960/1 .event edge, v0x7fbdc9f1f6b0_0, v0x7fbdc9f1f2f0_0, v0x7fbdc9f1f3b0_0, v0x7fbdc9f1fb30_0;
E_0x7fbdc9f1e960/2 .event edge, v0x7fbdc9f1f600_0, v0x7fbdc9f1c280_0, v0x7fbdc9f1f460_0, v0x7fbdc9f1f550_0;
E_0x7fbdc9f1e960/3 .event edge, v0x7fbdc9f1f870_0, v0x7fbdc9f1f9d0_0, v0x7fbdc9f1ffe0_0;
E_0x7fbdc9f1e960 .event/or E_0x7fbdc9f1e960/0, E_0x7fbdc9f1e960/1, E_0x7fbdc9f1e960/2, E_0x7fbdc9f1e960/3;
S_0x7fbdc9f1ea10 .scope begin, "bit_tick" "bit_tick" 13 394, 13 394 0, S_0x7fbdc9f1e4d0;
 .timescale 0 0;
v0x7fbdc9f1ebd0_0 .var "TX_Cnt", 4 0;
S_0x7fbdc9f1ec90 .scope begin, "clk_gen" "clk_gen" 13 208, 13 208 0, S_0x7fbdc9f1e4d0;
 .timescale 0 0;
v0x7fbdc9f1ee50_0 .var "Baud_Cnt", 15 0;
S_0x7fbdc9f1ef00 .scope begin, "input_filter" "input_filter" 13 234, 13 234 0, S_0x7fbdc9f1e4d0;
 .timescale 0 0;
v0x7fbdc9f1f0d0_0 .var "Samples", 1 0;
S_0x7fbdc9e1aa70 .scope module, "regfile3" "regfile3" 14 4;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "regr0"
    .port_info 1 /OUTPUT 16 "regr1"
    .port_info 2 /INPUT 16 "regw"
    .port_info 3 /INPUT 3 "regr0s"
    .port_info 4 /INPUT 3 "regr1s"
    .port_info 5 /INPUT 3 "regws"
    .port_info 6 /INPUT 1 "we"
    .port_info 7 /INPUT 1 "bank"
    .port_info 8 /INPUT 1 "incr_pc"
    .port_info 9 /INPUT 1 "reset"
    .port_info 10 /INPUT 16 "cr_wr"
    .port_info 11 /OUTPUT 16 "cr_rd"
    .port_info 12 /INPUT 16 "sr1_wr"
    .port_info 13 /INPUT 1 "clk"
P_0x7fbdc9e1abd0 .param/l "CR_INIT" 0 14 27, C4<0000000000001000>;
P_0x7fbdc9e1ac10 .param/l "IVEC" 0 14 27, C4<0000000000000100>;
P_0x7fbdc9e1ac50 .param/l "sCR_INIT" 0 14 27, C4<0000000000000010>;
v0x7fbdc9f23180_0 .var "CR", 15 0;
v0x7fbdc9f23210_0 .var "R1", 15 0;
v0x7fbdc9f232a0_0 .var "R2", 15 0;
v0x7fbdc9f23340_0 .var "R3", 15 0;
v0x7fbdc9f233f0_0 .var "R4", 15 0;
v0x7fbdc9f234e0_0 .var "R5", 15 0;
v0x7fbdc9f23590_0 .var "R6", 15 0;
v0x7fbdc9f23640_0 .var "R7", 15 0;
o0x10951ce48 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbdc9f236f0_0 .net "bank", 0 0, o0x10951ce48;  0 drivers
o0x10951ce78 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbdc9f23800_0 .net "clk", 0 0, o0x10951ce78;  0 drivers
v0x7fbdc9f23890_0 .var "cr_rd", 15 0;
o0x10951ced8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fbdc9f23940_0 .net "cr_wr", 15 0, o0x10951ced8;  0 drivers
o0x10951cf08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbdc9f239f0_0 .net "incr_pc", 0 0, o0x10951cf08;  0 drivers
v0x7fbdc9f23a90_0 .var "regr0", 15 0;
o0x10951cf68 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fbdc9f23b40_0 .net "regr0s", 2 0, o0x10951cf68;  0 drivers
v0x7fbdc9f23bf0_0 .var "regr1", 15 0;
o0x10951cfc8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fbdc9f23ca0_0 .net "regr1s", 2 0, o0x10951cfc8;  0 drivers
o0x10951cff8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fbdc9f23e30_0 .net "regw", 15 0, o0x10951cff8;  0 drivers
o0x10951d028 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fbdc9f23ec0_0 .net "regws", 2 0, o0x10951d028;  0 drivers
o0x10951d058 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbdc9f23f70_0 .net "reset", 0 0, o0x10951d058;  0 drivers
v0x7fbdc9f24010_0 .var "sCR", 15 0;
v0x7fbdc9f240c0_0 .var "sR1", 15 0;
v0x7fbdc9f24170_0 .var "sR2", 15 0;
v0x7fbdc9f24220_0 .var "sR3", 15 0;
v0x7fbdc9f242d0_0 .var "sR4", 15 0;
v0x7fbdc9f24380_0 .var "sR5", 15 0;
v0x7fbdc9f24430_0 .var "sR6", 15 0;
v0x7fbdc9f244e0_0 .var "sR7", 15 0;
o0x10951d208 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fbdc9f24590_0 .net "sr1_wr", 15 0, o0x10951d208;  0 drivers
o0x10951d238 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbdc9f24640_0 .net "we", 0 0, o0x10951d238;  0 drivers
E_0x7fbdc9f23090 .event negedge, v0x7fbdc9f23800_0;
E_0x7fbdc9f230c0/0 .event edge, v0x7fbdc9f236f0_0, v0x7fbdc9f23b40_0, v0x7fbdc9f23210_0, v0x7fbdc9f232a0_0;
E_0x7fbdc9f230c0/1 .event edge, v0x7fbdc9f23340_0, v0x7fbdc9f233f0_0, v0x7fbdc9f234e0_0, v0x7fbdc9f23590_0;
E_0x7fbdc9f230c0/2 .event edge, v0x7fbdc9f23640_0, v0x7fbdc9f23ca0_0, v0x7fbdc9f240c0_0, v0x7fbdc9f24170_0;
E_0x7fbdc9f230c0/3 .event edge, v0x7fbdc9f24220_0, v0x7fbdc9f242d0_0, v0x7fbdc9f24380_0, v0x7fbdc9f24430_0;
E_0x7fbdc9f230c0/4 .event edge, v0x7fbdc9f244e0_0;
E_0x7fbdc9f230c0 .event/or E_0x7fbdc9f230c0/0, E_0x7fbdc9f230c0/1, E_0x7fbdc9f230c0/2, E_0x7fbdc9f230c0/3, E_0x7fbdc9f230c0/4;
    .scope S_0x7fbdc9f1b830;
T_1 ;
    %wait E_0x7fbdc9f18b60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc9f1c130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc9f1c580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc9f1c390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc9f1c430_0, 0, 1;
    %load/vec4 v0x7fbdc9f1dad0_0;
    %load/vec4 v0x7fbdc9f1bcf0_0;
    %cmpi/u 4080, 0, 16;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc9f1c130_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fbdc9f1dad0_0;
    %pushi/vec4 4080, 0, 16;
    %load/vec4 v0x7fbdc9f1bcf0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc9f1c580_0, 0, 1;
T_1.2 ;
T_1.1 ;
    %load/vec4 v0x7fbdc9f1d9b0_0;
    %pushi/vec4 4080, 0, 16;
    %load/vec4 v0x7fbdc9f1bcf0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc9f1c430_0, 0, 1;
T_1.4 ;
    %load/vec4 v0x7fbdc9f1be40_0;
    %store/vec4 v0x7fbdc9f1da40_0, 0, 16;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fbdc9f1bf90_0, 0, 2;
    %load/vec4 v0x7fbdc9f1c080_0;
    %store/vec4 v0x7fbdc9f1d920_0, 0, 16;
    %load/vec4 v0x7fbdc9f1dad0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x7fbdc9f1d850_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x7fbdc9f1bcf0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x7fbdc9f1be40_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %load/vec4 v0x7fbdc9f1be40_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %load/vec4 v0x7fbdc9f1be40_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %load/vec4 v0x7fbdc9f1be40_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %load/vec4 v0x7fbdc9f1be40_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %load/vec4 v0x7fbdc9f1be40_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %load/vec4 v0x7fbdc9f1be40_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %load/vec4 v0x7fbdc9f1be40_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fbdc9f1bf90_0, 0, 2;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %load/vec4 v0x7fbdc9f1be40_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %load/vec4 v0x7fbdc9f1be40_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %load/vec4 v0x7fbdc9f1be40_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %load/vec4 v0x7fbdc9f1be40_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %load/vec4 v0x7fbdc9f1be40_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %load/vec4 v0x7fbdc9f1be40_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %load/vec4 v0x7fbdc9f1be40_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %load/vec4 v0x7fbdc9f1be40_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1da40_0, 4, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbdc9f1bf90_0, 0, 2;
T_1.11 ;
T_1.8 ;
T_1.6 ;
    %load/vec4 v0x7fbdc9f1d850_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0x7fbdc9f1bcf0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v0x7fbdc9f1c080_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1d920_0, 4, 1;
    %load/vec4 v0x7fbdc9f1c080_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1d920_0, 4, 1;
    %load/vec4 v0x7fbdc9f1c080_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1d920_0, 4, 1;
    %load/vec4 v0x7fbdc9f1c080_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1d920_0, 4, 1;
    %load/vec4 v0x7fbdc9f1c080_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1d920_0, 4, 1;
    %load/vec4 v0x7fbdc9f1c080_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1d920_0, 4, 1;
    %load/vec4 v0x7fbdc9f1c080_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1d920_0, 4, 1;
    %load/vec4 v0x7fbdc9f1c080_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1d920_0, 4, 1;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0x7fbdc9f1c080_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1d920_0, 4, 1;
    %load/vec4 v0x7fbdc9f1c080_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1d920_0, 4, 1;
    %load/vec4 v0x7fbdc9f1c080_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1d920_0, 4, 1;
    %load/vec4 v0x7fbdc9f1c080_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1d920_0, 4, 1;
    %load/vec4 v0x7fbdc9f1c080_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1d920_0, 4, 1;
    %load/vec4 v0x7fbdc9f1c080_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1d920_0, 4, 1;
    %load/vec4 v0x7fbdc9f1c080_0;
    %parti/s 1, 14, 5;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1d920_0, 4, 1;
    %load/vec4 v0x7fbdc9f1c080_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1d920_0, 4, 1;
T_1.15 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1d920_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1d920_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1d920_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1d920_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1d920_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1d920_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1d920_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1d920_0, 4, 1;
T_1.12 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fbdc9e2df60;
T_2 ;
    %vpi_call 9 19 "$readmemb", "micro.list", v0x7fbdc9e2e4e0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fbdc9e2cf50;
T_3 ;
    %wait E_0x7fbdc9e1a550;
    %load/vec4 v0x7fbdc9e30cd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbdc9e30e10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc9e2e7a0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fbdc9e30780_0;
    %cmpi/e 65024, 0, 16;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbdc9e30e10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc9e2e7a0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fbdc9e30370_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbdc9e30e10_0, 0, 4;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fbdc9e30a10_0;
    %assign/vec4 v0x7fbdc9e30e10_0, 1;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fbdc9e2cf50;
T_4 ;
    %wait E_0x7fbdc9e2daf0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fbdc9e2f360_0, 0, 8;
    %load/vec4 v0x7fbdc9e30170_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x7fbdc9e30c20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbdc9e30ac0_0, 0, 6;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fbdc9e30b70_0;
    %store/vec4 v0x7fbdc9e30ac0_0, 0, 6;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc9e2ee70_0, 0, 1;
    %load/vec4 v0x7fbdc9e30ac0_0;
    %cmpi/e 6, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fbdc9e30ac0_0;
    %cmpi/e 24, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x7fbdc9e2f220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc9e2ee70_0, 0, 1;
T_4.4 ;
T_4.2 ;
    %load/vec4 v0x7fbdc9e30e10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fbdc9e2f360_0, 0, 8;
    %jmp T_4.15;
T_4.6 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fbdc9e2f360_0, 0, 8;
    %jmp T_4.15;
T_4.7 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fbdc9e2f360_0, 0, 8;
    %jmp T_4.15;
T_4.8 ;
    %load/vec4 v0x7fbdc9e30ac0_0;
    %pad/u 8;
    %store/vec4 v0x7fbdc9e2f360_0, 0, 8;
    %jmp T_4.15;
T_4.9 ;
    %load/vec4 v0x7fbdc9e30ac0_0;
    %pad/u 8;
    %store/vec4 v0x7fbdc9e2f360_0, 0, 8;
    %jmp T_4.15;
T_4.10 ;
    %load/vec4 v0x7fbdc9e30ac0_0;
    %pad/u 8;
    %addi 64, 0, 8;
    %store/vec4 v0x7fbdc9e2f360_0, 0, 8;
    %jmp T_4.15;
T_4.11 ;
    %load/vec4 v0x7fbdc9e30ac0_0;
    %pad/u 8;
    %addi 64, 0, 8;
    %store/vec4 v0x7fbdc9e2f360_0, 0, 8;
    %jmp T_4.15;
T_4.12 ;
    %load/vec4 v0x7fbdc9e30ac0_0;
    %pad/u 9;
    %addi 128, 0, 9;
    %pad/u 8;
    %store/vec4 v0x7fbdc9e2f360_0, 0, 8;
    %jmp T_4.15;
T_4.13 ;
    %load/vec4 v0x7fbdc9e30ac0_0;
    %pad/u 9;
    %addi 128, 0, 9;
    %pad/u 8;
    %store/vec4 v0x7fbdc9e2f360_0, 0, 8;
    %jmp T_4.15;
T_4.15 ;
    %pop/vec4 1;
    %load/vec4 v0x7fbdc9e31020_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %load/vec4 v0x7fbdc9e31020_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fbdc9e2ef10_0, 0, 3;
    %jmp T_4.21;
T_4.16 ;
    %load/vec4 v0x7fbdc9e2ff80_0;
    %store/vec4 v0x7fbdc9e2ef10_0, 0, 3;
    %jmp T_4.21;
T_4.17 ;
    %load/vec4 v0x7fbdc9e30030_0;
    %store/vec4 v0x7fbdc9e2ef10_0, 0, 3;
    %jmp T_4.21;
T_4.18 ;
    %load/vec4 v0x7fbdc9e30ec0_0;
    %store/vec4 v0x7fbdc9e2ef10_0, 0, 3;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v0x7fbdc9e30f70_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7fbdc9e2ef10_0, 0, 3;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %load/vec4 v0x7fbdc9e310d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %load/vec4 v0x7fbdc9e310d0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fbdc9e2efc0_0, 0, 3;
    %jmp T_4.27;
T_4.22 ;
    %load/vec4 v0x7fbdc9e2ff80_0;
    %store/vec4 v0x7fbdc9e2efc0_0, 0, 3;
    %jmp T_4.27;
T_4.23 ;
    %load/vec4 v0x7fbdc9e30030_0;
    %store/vec4 v0x7fbdc9e2efc0_0, 0, 3;
    %jmp T_4.27;
T_4.24 ;
    %load/vec4 v0x7fbdc9e30ec0_0;
    %store/vec4 v0x7fbdc9e2efc0_0, 0, 3;
    %jmp T_4.27;
T_4.25 ;
    %load/vec4 v0x7fbdc9e30f70_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7fbdc9e2efc0_0, 0, 3;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %load/vec4 v0x7fbdc9e31180_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %load/vec4 v0x7fbdc9e31180_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fbdc9e2f070_0, 0, 3;
    %jmp T_4.33;
T_4.28 ;
    %load/vec4 v0x7fbdc9e2ff80_0;
    %store/vec4 v0x7fbdc9e2f070_0, 0, 3;
    %jmp T_4.33;
T_4.29 ;
    %load/vec4 v0x7fbdc9e30030_0;
    %store/vec4 v0x7fbdc9e2f070_0, 0, 3;
    %jmp T_4.33;
T_4.30 ;
    %load/vec4 v0x7fbdc9e30ec0_0;
    %store/vec4 v0x7fbdc9e2f070_0, 0, 3;
    %jmp T_4.33;
T_4.31 ;
    %load/vec4 v0x7fbdc9e30f70_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7fbdc9e2f070_0, 0, 3;
    %jmp T_4.33;
T_4.33 ;
    %pop/vec4 1;
    %load/vec4 v0x7fbdc9e2ff80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %jmp T_4.42;
T_4.34 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7fbdc9e30620_0, 0, 16;
    %jmp T_4.42;
T_4.35 ;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x7fbdc9e30620_0, 0, 16;
    %jmp T_4.42;
T_4.36 ;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x7fbdc9e30620_0, 0, 16;
    %jmp T_4.42;
T_4.37 ;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x7fbdc9e30620_0, 0, 16;
    %jmp T_4.42;
T_4.38 ;
    %pushi/vec4 65528, 0, 16;
    %store/vec4 v0x7fbdc9e30620_0, 0, 16;
    %jmp T_4.42;
T_4.39 ;
    %pushi/vec4 65532, 0, 16;
    %store/vec4 v0x7fbdc9e30620_0, 0, 16;
    %jmp T_4.42;
T_4.40 ;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x7fbdc9e30620_0, 0, 16;
    %jmp T_4.42;
T_4.41 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x7fbdc9e30620_0, 0, 16;
    %jmp T_4.42;
T_4.42 ;
    %pop/vec4 1;
    %load/vec4 v0x7fbdc9e306d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.45, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.46, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.47, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9e2e9a0_0, 0, 16;
    %jmp T_4.49;
T_4.43 ;
    %load/vec4 v0x7fbdc9e30570_0;
    %parti/s 1, 6, 4;
    %replicate 9;
    %load/vec4 v0x7fbdc9e30570_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v0x7fbdc9e2e9a0_0, 0, 16;
    %jmp T_4.49;
T_4.44 ;
    %load/vec4 v0x7fbdc9e30410_0;
    %parti/s 1, 9, 5;
    %replicate 6;
    %load/vec4 v0x7fbdc9e30410_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbdc9e2e9a0_0, 0, 16;
    %jmp T_4.49;
T_4.45 ;
    %load/vec4 v0x7fbdc9e304c0_0;
    %parti/s 1, 12, 5;
    %replicate 3;
    %load/vec4 v0x7fbdc9e304c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbdc9e2e9a0_0, 0, 16;
    %jmp T_4.49;
T_4.46 ;
    %load/vec4 v0x7fbdc9e30620_0;
    %store/vec4 v0x7fbdc9e2e9a0_0, 0, 16;
    %jmp T_4.49;
T_4.47 ;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x7fbdc9e30570_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v0x7fbdc9e2e9a0_0, 0, 16;
    %jmp T_4.49;
T_4.49 ;
    %pop/vec4 1;
    %load/vec4 v0x7fbdc9e302c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fbdc9e30210_0, 0, 3;
    %jmp T_4.54;
T_4.50 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fbdc9e30210_0, 0, 3;
    %jmp T_4.54;
T_4.51 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fbdc9e30210_0, 0, 3;
    %jmp T_4.54;
T_4.52 ;
    %load/vec4 v0x7fbdc9e30ec0_0;
    %store/vec4 v0x7fbdc9e30210_0, 0, 3;
    %jmp T_4.54;
T_4.54 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fbdc9e314c0;
T_5 ;
    %wait E_0x7fbdc9e2bf20;
    %load/vec4 v0x7fbdc9e31b50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbdc9e31cf0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc9e31960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc9e318d0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fbdc9e31ac0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fbdc9e31cf0_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fbdc9e319f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fbdc9e31cf0_0, 0, 4;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fbdc9e31e00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fbdc9e31cf0_0, 0, 4;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x7fbdc9e31c60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fbdc9e31cf0_0, 0, 4;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fbdc9e31cf0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_5.10, 5;
    %load/vec4 v0x7fbdc9e31cf0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fbdc9e31cf0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc9e318d0_0, 0, 1;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x7fbdc9e31cf0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fbdc9e31cf0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc9e31960_0, 0, 1;
T_5.14 ;
T_5.13 ;
T_5.10 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fbdc9e314c0;
T_6 ;
    %wait E_0x7fbdc9e1a550;
    %load/vec4 v0x7fbdc9e2d780_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7fbdc9e31cf0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9e31cf0_0, 4, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fbdc9e31cf0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9e31cf0_0, 4, 1;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x7fbdc9e31cf0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9e31cf0_0, 4, 1;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x7fbdc9e31cf0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9e31cf0_0, 4, 1;
T_6.8 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc9e318d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc9e31960_0, 0, 1;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fbdc9e2c350;
T_7 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9e2c7c0_0, 0, 16;
    %end;
    .thread T_7;
    .scope S_0x7fbdc9e2c350;
T_8 ;
    %wait E_0x7fbdc9e2bf20;
    %load/vec4 v0x7fbdc9e2c860_0;
    %load/vec4 v0x7fbdc9e2c710_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9e2c7c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fbdc9e2c860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9e2c7c0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7fbdc9e2c710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x7fbdc9e2c670_0;
    %assign/vec4 v0x7fbdc9e2c7c0_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fbdc9e2bcf0;
T_9 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9e2c160_0, 0, 16;
    %end;
    .thread T_9;
    .scope S_0x7fbdc9e2bcf0;
T_10 ;
    %wait E_0x7fbdc9e2bf20;
    %load/vec4 v0x7fbdc9e2c210_0;
    %load/vec4 v0x7fbdc9e2c0b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9e2c160_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fbdc9e2c210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9e2c160_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fbdc9e2c0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x7fbdc9e2c010_0;
    %assign/vec4 v0x7fbdc9e2c160_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fbdc9e1b720;
T_11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9e2bae0_0, 0, 16;
    %end;
    .thread T_11;
    .scope S_0x7fbdc9e1b720;
T_12 ;
    %wait E_0x7fbdc9e1a550;
    %load/vec4 v0x7fbdc9e2bb90_0;
    %load/vec4 v0x7fbdc9e2ba30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9e2bae0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fbdc9e2bb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9e2bae0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7fbdc9e2ba30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x7fbdc9e2b980_0;
    %assign/vec4 v0x7fbdc9e2bae0_0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fbdc9e2c9d0;
T_13 ;
    %wait E_0x7fbdc9e17d00;
    %load/vec4 v0x7fbdc9e2cc10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %load/vec4 v0x7fbdc9e2cd80_0;
    %load/vec4 v0x7fbdc9e2ce40_0;
    %add;
    %store/vec4 v0x7fbdc9e2ccd0_0, 0, 16;
    %jmp T_13.6;
T_13.0 ;
    %load/vec4 v0x7fbdc9e2cd80_0;
    %load/vec4 v0x7fbdc9e2ce40_0;
    %add;
    %store/vec4 v0x7fbdc9e2ccd0_0, 0, 16;
    %jmp T_13.6;
T_13.1 ;
    %load/vec4 v0x7fbdc9e2cd80_0;
    %load/vec4 v0x7fbdc9e2ce40_0;
    %sub;
    %store/vec4 v0x7fbdc9e2ccd0_0, 0, 16;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v0x7fbdc9e2cd80_0;
    %load/vec4 v0x7fbdc9e2ce40_0;
    %and;
    %store/vec4 v0x7fbdc9e2ccd0_0, 0, 16;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v0x7fbdc9e2cd80_0;
    %load/vec4 v0x7fbdc9e2ce40_0;
    %or;
    %store/vec4 v0x7fbdc9e2ccd0_0, 0, 16;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v0x7fbdc9e2cd80_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fbdc9e2ce40_0;
    %pushi/vec4 511, 0, 16;
    %and;
    %or;
    %store/vec4 v0x7fbdc9e2ccd0_0, 0, 16;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fbdc9e1af40;
T_14 ;
    %wait E_0x7fbdc9e01650;
    %load/vec4 v0x7fbdc9f1a380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %load/vec4 v0x7fbdc9f18920_0;
    %store/vec4 v0x7fbdc9f18be0_0, 0, 16;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x7fbdc9f18920_0;
    %store/vec4 v0x7fbdc9f18be0_0, 0, 16;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x7fbdc9f193d0_0;
    %store/vec4 v0x7fbdc9f18be0_0, 0, 16;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x7fbdc9f0c3d0_0;
    %store/vec4 v0x7fbdc9f18be0_0, 0, 16;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %load/vec4 v0x7fbdc9f1a4f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %load/vec4 v0x7fbdc9f1a9f0_0;
    %store/vec4 v0x7fbdc9f1a430_0, 0, 16;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v0x7fbdc9f1a9f0_0;
    %store/vec4 v0x7fbdc9f1a430_0, 0, 16;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v0x7fbdc9f1ab60_0;
    %store/vec4 v0x7fbdc9f1a430_0, 0, 16;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v0x7fbdc9f18c70_0;
    %store/vec4 v0x7fbdc9f1a430_0, 0, 16;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %load/vec4 v0x7fbdc9f1a670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %load/vec4 v0x7fbdc9f1ab60_0;
    %store/vec4 v0x7fbdc9f1a5b0_0, 0, 16;
    %jmp T_14.14;
T_14.10 ;
    %load/vec4 v0x7fbdc9f1a9f0_0;
    %store/vec4 v0x7fbdc9f1a5b0_0, 0, 16;
    %jmp T_14.14;
T_14.11 ;
    %load/vec4 v0x7fbdc9f1ab60_0;
    %store/vec4 v0x7fbdc9f1a5b0_0, 0, 16;
    %jmp T_14.14;
T_14.12 ;
    %load/vec4 v0x7fbdc9f18c70_0;
    %store/vec4 v0x7fbdc9f1a5b0_0, 0, 16;
    %jmp T_14.14;
T_14.14 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc9f1b500_0, 0, 1;
    %load/vec4 v0x7fbdc9f19890_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.15, 4;
    %load/vec4 v0x7fbdc9f0c3d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.17, 4;
    %load/vec4 v0x7fbdc9f197d0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbdc9f197d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fbdc9f197d0_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.19, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc9f1b500_0, 0, 1;
T_14.19 ;
    %jmp T_14.18;
T_14.17 ;
    %load/vec4 v0x7fbdc9f0c3d0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.21, 4;
    %load/vec4 v0x7fbdc9f197d0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbdc9f197d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fbdc9f197d0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc9f1b500_0, 0, 1;
T_14.23 ;
    %jmp T_14.22;
T_14.21 ;
    %load/vec4 v0x7fbdc9f0c3d0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.25, 4;
    %load/vec4 v0x7fbdc9f197d0_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbdc9f197d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fbdc9f197d0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.27, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc9f1b500_0, 0, 1;
T_14.27 ;
T_14.25 ;
T_14.22 ;
T_14.18 ;
T_14.15 ;
    %load/vec4 v0x7fbdc9f19280_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fbdc9f199f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_14.29, 4;
    %pushi/vec4 0, 0, 13;
    %load/vec4 v0x7fbdc9f1b590_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v0x7fbdc9f1b030_0, 0, 16;
T_14.29 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fbdc9e1af40;
T_15 ;
    %wait E_0x7fbdc9e00c90;
    %load/vec4 v0x7fbdc9f1ae40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc9f195f0_0, 0, 1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc9f19940_0, 0, 1;
    %load/vec4 v0x7fbdc9f19e00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbdc9f19280_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fbdc9f128f0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbdc9f195f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbdc9f19940_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f128f0_0, 4, 5;
T_15.2 ;
    %load/vec4 v0x7fbdc9f19e00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbdc9f199f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbdc9f195f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbdc9f1a0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbdc9f19940_0, 0;
    %load/vec4 v0x7fbdc9f19100_0;
    %subi 2, 0, 16;
    %store/vec4 v0x7fbdc9f19100_0, 0, 16;
T_15.4 ;
    %load/vec4 v0x7fbdc9f1aed0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbdc9f195f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f128f0_0, 4, 5;
T_15.6 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fbdc9e1af40;
T_16 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f18d00_0, 0, 16;
    %end;
    .thread T_16;
    .scope S_0x7fbdc9e1af40;
T_17 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f18d90_0, 0, 16;
    %end;
    .thread T_17;
    .scope S_0x7fbdc9e1af40;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f18e40_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_0x7fbdc9e1af40;
T_19 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f18ef0_0, 0, 16;
    %end;
    .thread T_19;
    .scope S_0x7fbdc9e1af40;
T_20 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f18fa0_0, 0, 16;
    %end;
    .thread T_20;
    .scope S_0x7fbdc9e1af40;
T_21 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f19050_0, 0, 16;
    %end;
    .thread T_21;
    .scope S_0x7fbdc9e1af40;
T_22 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f19100_0, 0, 16;
    %end;
    .thread T_22;
    .scope S_0x7fbdc9e1af40;
T_23 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f1b620_0, 0, 16;
    %end;
    .thread T_23;
    .scope S_0x7fbdc9e1af40;
T_24 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f1b030_0, 0, 16;
    %end;
    .thread T_24;
    .scope S_0x7fbdc9e1af40;
T_25 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f1b0e0_0, 0, 16;
    %end;
    .thread T_25;
    .scope S_0x7fbdc9e1af40;
T_26 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f1b190_0, 0, 16;
    %end;
    .thread T_26;
    .scope S_0x7fbdc9e1af40;
T_27 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f1b240_0, 0, 16;
    %end;
    .thread T_27;
    .scope S_0x7fbdc9e1af40;
T_28 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f1b2f0_0, 0, 16;
    %end;
    .thread T_28;
    .scope S_0x7fbdc9e1af40;
T_29 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f1b3a0_0, 0, 16;
    %end;
    .thread T_29;
    .scope S_0x7fbdc9e1af40;
T_30 ;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x7fbdc9f1b450_0, 0, 16;
    %end;
    .thread T_30;
    .scope S_0x7fbdc9e1af40;
T_31 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f1af80_0, 0, 16;
    %end;
    .thread T_31;
    .scope S_0x7fbdc9e1af40;
T_32 ;
    %wait E_0x7fbdc9e13580;
    %load/vec4 v0x7fbdc9f195f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v0x7fbdc9f1b620_0;
    %store/vec4 v0x7fbdc9f128f0_0, 0, 16;
    %load/vec4 v0x7fbdc9f1aaa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f1a9f0_0, 0, 16;
    %jmp T_32.11;
T_32.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f1a9f0_0, 0, 16;
    %jmp T_32.11;
T_32.3 ;
    %load/vec4 v0x7fbdc9f18d00_0;
    %store/vec4 v0x7fbdc9f1a9f0_0, 0, 16;
    %jmp T_32.11;
T_32.4 ;
    %load/vec4 v0x7fbdc9f18d90_0;
    %store/vec4 v0x7fbdc9f1a9f0_0, 0, 16;
    %jmp T_32.11;
T_32.5 ;
    %load/vec4 v0x7fbdc9f18e40_0;
    %store/vec4 v0x7fbdc9f1a9f0_0, 0, 16;
    %jmp T_32.11;
T_32.6 ;
    %load/vec4 v0x7fbdc9f18ef0_0;
    %store/vec4 v0x7fbdc9f1a9f0_0, 0, 16;
    %jmp T_32.11;
T_32.7 ;
    %load/vec4 v0x7fbdc9f18fa0_0;
    %store/vec4 v0x7fbdc9f1a9f0_0, 0, 16;
    %jmp T_32.11;
T_32.8 ;
    %load/vec4 v0x7fbdc9f19050_0;
    %store/vec4 v0x7fbdc9f1a9f0_0, 0, 16;
    %jmp T_32.11;
T_32.9 ;
    %load/vec4 v0x7fbdc9f19100_0;
    %store/vec4 v0x7fbdc9f1a9f0_0, 0, 16;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
    %load/vec4 v0x7fbdc9f1ac10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_32.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_32.19, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f1ab60_0, 0, 16;
    %jmp T_32.21;
T_32.12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f1ab60_0, 0, 16;
    %jmp T_32.21;
T_32.13 ;
    %load/vec4 v0x7fbdc9f18d00_0;
    %store/vec4 v0x7fbdc9f1ab60_0, 0, 16;
    %jmp T_32.21;
T_32.14 ;
    %load/vec4 v0x7fbdc9f18d90_0;
    %store/vec4 v0x7fbdc9f1ab60_0, 0, 16;
    %jmp T_32.21;
T_32.15 ;
    %load/vec4 v0x7fbdc9f18e40_0;
    %store/vec4 v0x7fbdc9f1ab60_0, 0, 16;
    %jmp T_32.21;
T_32.16 ;
    %load/vec4 v0x7fbdc9f18ef0_0;
    %store/vec4 v0x7fbdc9f1ab60_0, 0, 16;
    %jmp T_32.21;
T_32.17 ;
    %load/vec4 v0x7fbdc9f18fa0_0;
    %store/vec4 v0x7fbdc9f1ab60_0, 0, 16;
    %jmp T_32.21;
T_32.18 ;
    %load/vec4 v0x7fbdc9f19050_0;
    %store/vec4 v0x7fbdc9f1ab60_0, 0, 16;
    %jmp T_32.21;
T_32.19 ;
    %load/vec4 v0x7fbdc9f19100_0;
    %store/vec4 v0x7fbdc9f1ab60_0, 0, 16;
    %jmp T_32.21;
T_32.21 ;
    %pop/vec4 1;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x7fbdc9f1af80_0;
    %store/vec4 v0x7fbdc9f128f0_0, 0, 16;
    %load/vec4 v0x7fbdc9f1aaa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_32.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_32.29, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f1a9f0_0, 0, 16;
    %jmp T_32.31;
T_32.22 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f1a9f0_0, 0, 16;
    %jmp T_32.31;
T_32.23 ;
    %load/vec4 v0x7fbdc9f1b030_0;
    %store/vec4 v0x7fbdc9f1a9f0_0, 0, 16;
    %jmp T_32.31;
T_32.24 ;
    %load/vec4 v0x7fbdc9f1b0e0_0;
    %store/vec4 v0x7fbdc9f1a9f0_0, 0, 16;
    %jmp T_32.31;
T_32.25 ;
    %load/vec4 v0x7fbdc9f1b190_0;
    %store/vec4 v0x7fbdc9f1a9f0_0, 0, 16;
    %jmp T_32.31;
T_32.26 ;
    %load/vec4 v0x7fbdc9f1b240_0;
    %store/vec4 v0x7fbdc9f1a9f0_0, 0, 16;
    %jmp T_32.31;
T_32.27 ;
    %load/vec4 v0x7fbdc9f1b2f0_0;
    %store/vec4 v0x7fbdc9f1a9f0_0, 0, 16;
    %jmp T_32.31;
T_32.28 ;
    %load/vec4 v0x7fbdc9f1b3a0_0;
    %store/vec4 v0x7fbdc9f1a9f0_0, 0, 16;
    %jmp T_32.31;
T_32.29 ;
    %load/vec4 v0x7fbdc9f1b450_0;
    %store/vec4 v0x7fbdc9f1a9f0_0, 0, 16;
    %jmp T_32.31;
T_32.31 ;
    %pop/vec4 1;
    %load/vec4 v0x7fbdc9f1ac10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.33, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.34, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.35, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.36, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.37, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_32.38, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_32.39, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f1ab60_0, 0, 16;
    %jmp T_32.41;
T_32.32 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f1ab60_0, 0, 16;
    %jmp T_32.41;
T_32.33 ;
    %load/vec4 v0x7fbdc9f1b030_0;
    %store/vec4 v0x7fbdc9f1ab60_0, 0, 16;
    %jmp T_32.41;
T_32.34 ;
    %load/vec4 v0x7fbdc9f1b0e0_0;
    %store/vec4 v0x7fbdc9f1ab60_0, 0, 16;
    %jmp T_32.41;
T_32.35 ;
    %load/vec4 v0x7fbdc9f1b190_0;
    %store/vec4 v0x7fbdc9f1ab60_0, 0, 16;
    %jmp T_32.41;
T_32.36 ;
    %load/vec4 v0x7fbdc9f1b240_0;
    %store/vec4 v0x7fbdc9f1ab60_0, 0, 16;
    %jmp T_32.41;
T_32.37 ;
    %load/vec4 v0x7fbdc9f1b2f0_0;
    %store/vec4 v0x7fbdc9f1ab60_0, 0, 16;
    %jmp T_32.41;
T_32.38 ;
    %load/vec4 v0x7fbdc9f1b3a0_0;
    %store/vec4 v0x7fbdc9f1ab60_0, 0, 16;
    %jmp T_32.41;
T_32.39 ;
    %load/vec4 v0x7fbdc9f1b450_0;
    %store/vec4 v0x7fbdc9f1ab60_0, 0, 16;
    %jmp T_32.41;
T_32.41 ;
    %pop/vec4 1;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x7fbdc9e1af40;
T_33 ;
    %wait E_0x7fbdc9e1a550;
    %load/vec4 v0x7fbdc9f1ae40_0;
    %load/vec4 v0x7fbdc9f1a940_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f19100_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x7fbdc9f1ae40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f18d00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f18d90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f18e40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f18ef0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f18fa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f19050_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f19100_0, 0;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0x7fbdc9f1b620_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f1b030_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f1b0e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f1b190_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f1b240_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f1b2f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f1b3a0_0, 0;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0x7fbdc9f1b450_0, 0;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0x7fbdc9f1af80_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x7fbdc9f1a940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %load/vec4 v0x7fbdc9f195f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.6, 4;
    %load/vec4 v0x7fbdc9f1ad80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.14, 6;
    %jmp T_33.15;
T_33.8 ;
    %load/vec4 v0x7fbdc9f1acd0_0;
    %assign/vec4 v0x7fbdc9f18d00_0, 0;
    %jmp T_33.15;
T_33.9 ;
    %load/vec4 v0x7fbdc9f1acd0_0;
    %assign/vec4 v0x7fbdc9f18d90_0, 0;
    %jmp T_33.15;
T_33.10 ;
    %load/vec4 v0x7fbdc9f1acd0_0;
    %assign/vec4 v0x7fbdc9f18e40_0, 0;
    %jmp T_33.15;
T_33.11 ;
    %load/vec4 v0x7fbdc9f1acd0_0;
    %assign/vec4 v0x7fbdc9f18ef0_0, 0;
    %jmp T_33.15;
T_33.12 ;
    %load/vec4 v0x7fbdc9f1acd0_0;
    %assign/vec4 v0x7fbdc9f18fa0_0, 0;
    %jmp T_33.15;
T_33.13 ;
    %load/vec4 v0x7fbdc9f1acd0_0;
    %assign/vec4 v0x7fbdc9f19050_0, 0;
    %jmp T_33.15;
T_33.14 ;
    %load/vec4 v0x7fbdc9f1acd0_0;
    %assign/vec4 v0x7fbdc9f19100_0, 0;
    %jmp T_33.15;
T_33.15 ;
    %pop/vec4 1;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v0x7fbdc9f1ad80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.22, 6;
    %jmp T_33.23;
T_33.16 ;
    %load/vec4 v0x7fbdc9f1acd0_0;
    %assign/vec4 v0x7fbdc9f1b030_0, 0;
    %jmp T_33.23;
T_33.17 ;
    %load/vec4 v0x7fbdc9f1acd0_0;
    %assign/vec4 v0x7fbdc9f1b0e0_0, 0;
    %jmp T_33.23;
T_33.18 ;
    %load/vec4 v0x7fbdc9f1acd0_0;
    %assign/vec4 v0x7fbdc9f1b190_0, 0;
    %jmp T_33.23;
T_33.19 ;
    %load/vec4 v0x7fbdc9f1acd0_0;
    %assign/vec4 v0x7fbdc9f1b240_0, 0;
    %jmp T_33.23;
T_33.20 ;
    %load/vec4 v0x7fbdc9f1acd0_0;
    %assign/vec4 v0x7fbdc9f1b2f0_0, 0;
    %jmp T_33.23;
T_33.21 ;
    %load/vec4 v0x7fbdc9f1acd0_0;
    %assign/vec4 v0x7fbdc9f1b3a0_0, 0;
    %jmp T_33.23;
T_33.22 ;
    %load/vec4 v0x7fbdc9f1acd0_0;
    %assign/vec4 v0x7fbdc9f1b450_0, 0;
    %jmp T_33.23;
T_33.23 ;
    %pop/vec4 1;
T_33.7 ;
T_33.4 ;
T_33.3 ;
T_33.1 ;
    %load/vec4 v0x7fbdc9f195f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.24, 4;
    %load/vec4 v0x7fbdc9f19c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.26, 8;
    %load/vec4 v0x7fbdc9f19100_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7fbdc9f19100_0, 0;
T_33.26 ;
    %jmp T_33.25;
T_33.24 ;
    %load/vec4 v0x7fbdc9f19c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.28, 8;
    %load/vec4 v0x7fbdc9f1b450_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7fbdc9f1b450_0, 0;
T_33.28 ;
T_33.25 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7fbdc9f1dcd0;
T_34 ;
    %vpi_call 12 14 "$readmemh", "bios.hex", v0x7fbdc9f1e280, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000010000000 {0 0 0};
    %end;
    .thread T_34;
    .scope S_0x7fbdc9f1dcd0;
T_35 ;
    %wait E_0x7fbdc9e2bf20;
    %load/vec4 v0x7fbdc9f1e3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x7fbdc9f1dfc0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_35.2, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1e310_0, 4, 8;
    %load/vec4 v0x7fbdc9f1e100_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1e310_0, 4, 8;
    %ix/getv 4, v0x7fbdc9f1df30_0;
    %load/vec4a v0x7fbdc9f1e280, 4;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fbdc9f1e310_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %pad/u 16;
    %ix/getv 4, v0x7fbdc9f1df30_0;
    %store/vec4a v0x7fbdc9f1e280, 4, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x7fbdc9f1e100_0;
    %ix/getv 3, v0x7fbdc9f1df30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbdc9f1e280, 0, 4;
T_35.3 ;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7fbdc9f1dcd0;
T_36 ;
    %wait E_0x7fbdc9e2bf20;
    %load/vec4 v0x7fbdc9f1dfc0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_36.0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1e310_0, 4, 8;
    %ix/getv 4, v0x7fbdc9f1df30_0;
    %load/vec4a v0x7fbdc9f1e280, 4;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1e310_0, 4, 8;
    %jmp T_36.1;
T_36.0 ;
    %ix/getv 4, v0x7fbdc9f1df30_0;
    %load/vec4a v0x7fbdc9f1e280, 4;
    %store/vec4 v0x7fbdc9f1e310_0, 0, 16;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7fbdc9f1e4d0;
T_37 ;
    %wait E_0x7fbdc9f1e960;
    %load/vec4 v0x7fbdc9f1f920_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fbdc9f1f920_0;
    %parti/s 1, 0, 2;
    %inv;
    %or;
    %store/vec4 v0x7fbdc9f20f00_0, 0, 1;
    %load/vec4 v0x7fbdc9f1f920_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fbdc9f1f920_0;
    %parti/s 1, 1, 2;
    %inv;
    %or;
    %store/vec4 v0x7fbdc9f21470_0, 0, 1;
    %load/vec4 v0x7fbdc9f1f920_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fbdc9f1f920_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x7fbdc9f21020_0, 0, 1;
    %load/vec4 v0x7fbdc9f1f920_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fbdc9f1f920_0;
    %parti/s 1, 3, 3;
    %inv;
    %or;
    %store/vec4 v0x7fbdc9f210b0_0, 0, 1;
    %load/vec4 v0x7fbdc9f1f920_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fbdc9f20140_0;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 1, 6, 4;
    %inv;
    %and;
    %or;
    %store/vec4 v0x7fbdc9f215b0_0, 0, 1;
    %load/vec4 v0x7fbdc9f1f920_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x7fbdc9f21510_0;
    %store/vec4 v0x7fbdc9f1fbe0_0, 0, 1;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x7fbdc9f20140_0;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %store/vec4 v0x7fbdc9f1fbe0_0, 0, 1;
T_37.1 ;
    %load/vec4 v0x7fbdc9f1f6b0_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0x7fbdc9f20f90_0, 0, 1;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x7fbdc9f1f2f0_0;
    %store/vec4 v0x7fbdc9f1f460_0, 0, 8;
    %load/vec4 v0x7fbdc9f1f3b0_0;
    %store/vec4 v0x7fbdc9f1f550_0, 0, 8;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x7fbdc9f1fb30_0;
    %store/vec4 v0x7fbdc9f1f460_0, 0, 8;
    %load/vec4 v0x7fbdc9f1f600_0;
    %store/vec4 v0x7fbdc9f1f550_0, 0, 8;
T_37.3 ;
    %load/vec4 v0x7fbdc9f20b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_37.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_37.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_37.10, 6;
    %load/vec4 v0x7fbdc9f1ffe0_0;
    %store/vec4 v0x7fbdc9f211e0_0, 0, 8;
    %jmp T_37.12;
T_37.4 ;
    %load/vec4 v0x7fbdc9f1f460_0;
    %store/vec4 v0x7fbdc9f211e0_0, 0, 8;
    %jmp T_37.12;
T_37.5 ;
    %load/vec4 v0x7fbdc9f1f550_0;
    %store/vec4 v0x7fbdc9f211e0_0, 0, 8;
    %jmp T_37.12;
T_37.6 ;
    %load/vec4 v0x7fbdc9f1f6b0_0;
    %store/vec4 v0x7fbdc9f211e0_0, 0, 8;
    %jmp T_37.12;
T_37.7 ;
    %load/vec4 v0x7fbdc9f1f760_0;
    %store/vec4 v0x7fbdc9f211e0_0, 0, 8;
    %jmp T_37.12;
T_37.8 ;
    %load/vec4 v0x7fbdc9f1f920_0;
    %store/vec4 v0x7fbdc9f211e0_0, 0, 8;
    %jmp T_37.12;
T_37.9 ;
    %load/vec4 v0x7fbdc9f1f870_0;
    %store/vec4 v0x7fbdc9f211e0_0, 0, 8;
    %jmp T_37.12;
T_37.10 ;
    %load/vec4 v0x7fbdc9f1f9d0_0;
    %store/vec4 v0x7fbdc9f211e0_0, 0, 8;
    %jmp T_37.12;
T_37.12 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x7fbdc9f1e4d0;
T_38 ;
    %wait E_0x7fbdc9e2bf20;
    %load/vec4 v0x7fbdc9f21330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fbdc9f20090_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fbdc9f1f600_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fbdc9f1f760_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fbdc9f1f920_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f9d0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fbdc9f1ffe0_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fbdc9f1f2f0_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fbdc9f1f3b0_0, 1;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x7fbdc9f21710_0;
    %nor/r;
    %load/vec4 v0x7fbdc9f20cc0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x7fbdc9f20b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %jmp T_38.10;
T_38.4 ;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.11, 8;
    %load/vec4 v0x7fbdc9f21650_0;
    %assign/vec4 v0x7fbdc9f1f2f0_0, 1;
    %jmp T_38.12;
T_38.11 ;
    %load/vec4 v0x7fbdc9f21650_0;
    %assign/vec4 v0x7fbdc9f20090_0, 1;
T_38.12 ;
    %jmp T_38.10;
T_38.5 ;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.13, 8;
    %load/vec4 v0x7fbdc9f21650_0;
    %assign/vec4 v0x7fbdc9f1f3b0_0, 1;
    %jmp T_38.14;
T_38.13 ;
    %load/vec4 v0x7fbdc9f21650_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f600_0, 4, 5;
T_38.14 ;
    %jmp T_38.10;
T_38.6 ;
    %load/vec4 v0x7fbdc9f21650_0;
    %assign/vec4 v0x7fbdc9f1f760_0, 1;
    %jmp T_38.10;
T_38.7 ;
    %load/vec4 v0x7fbdc9f21650_0;
    %assign/vec4 v0x7fbdc9f1f920_0, 1;
    %jmp T_38.10;
T_38.8 ;
    %load/vec4 v0x7fbdc9f21650_0;
    %assign/vec4 v0x7fbdc9f1ffe0_0, 1;
    %jmp T_38.10;
T_38.10 ;
    %pop/vec4 1;
T_38.2 ;
    %load/vec4 v0x7fbdc9f212a0_0;
    %nor/r;
    %load/vec4 v0x7fbdc9f20cc0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fbdc9f20b10_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.15, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f9d0_0, 4, 5;
T_38.15 ;
    %load/vec4 v0x7fbdc9f1f9d0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fbdc9f1fa80_0;
    %parti/s 1, 0, 2;
    %cmp/ne;
    %jmp/0xz  T_38.17, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f9d0_0, 4, 5;
T_38.17 ;
    %load/vec4 v0x7fbdc9f1f9d0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x7fbdc9f1fa80_0;
    %parti/s 1, 1, 2;
    %cmp/ne;
    %jmp/0xz  T_38.19, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f9d0_0, 4, 5;
T_38.19 ;
    %load/vec4 v0x7fbdc9f1f9d0_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0x7fbdc9f1fa80_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.21, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f9d0_0, 4, 5;
T_38.21 ;
    %load/vec4 v0x7fbdc9f1f9d0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fbdc9f1fa80_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %jmp/0xz  T_38.23, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f9d0_0, 4, 5;
T_38.23 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7fbdc9f1e4d0;
T_39 ;
    %wait E_0x7fbdc9e2bf20;
    %load/vec4 v0x7fbdc9f1f920_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x7fbdc9f1fa80_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f9d0_0, 4, 5;
    %load/vec4 v0x7fbdc9f1fa80_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f9d0_0, 4, 5;
    %load/vec4 v0x7fbdc9f1fa80_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f9d0_0, 4, 5;
    %load/vec4 v0x7fbdc9f1fa80_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f9d0_0, 4, 5;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x7fbdc9f1f920_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f9d0_0, 4, 5;
    %load/vec4 v0x7fbdc9f1f920_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f9d0_0, 4, 5;
    %load/vec4 v0x7fbdc9f1f920_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f9d0_0, 4, 5;
    %load/vec4 v0x7fbdc9f1f920_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f9d0_0, 4, 5;
T_39.1 ;
    %load/vec4 v0x7fbdc9f20d50_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1fa80_0, 4, 5;
    %load/vec4 v0x7fbdc9f20e70_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1fa80_0, 4, 5;
    %load/vec4 v0x7fbdc9f213d0_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1fa80_0, 4, 5;
    %load/vec4 v0x7fbdc9f20de0_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1fa80_0, 4, 5;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7fbdc9f1e4d0;
T_40 ;
    %wait E_0x7fbdc9f1bac0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fbdc9f20720_0, 0, 5;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fbdc9f20720_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1f6b0_0, 4, 5;
    %load/vec4 v0x7fbdc9f1f600_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7fbdc9f1f870_0;
    %parti/s 4, 1, 2;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fbdc9f207d0_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fbdc9f207d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1f6b0_0, 4, 3;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x7fbdc9f1f600_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fbdc9f1f870_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fbdc9f20880_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fbdc9f20880_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1f6b0_0, 4, 3;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x7fbdc9f1f600_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7fbdc9f1f870_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fbdc9f1fde0_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fbdc9f1fde0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1f6b0_0, 4, 3;
    %jmp T_40.5;
T_40.4 ;
    %load/vec4 v0x7fbdc9f1f600_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fbdc9f1f920_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %load/vec4 v0x7fbdc9f1f9d0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fbdc9f1f920_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fbdc9f1f920_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fbdc9f205c0_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fbdc9f205c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1f6b0_0, 4, 3;
    %jmp T_40.7;
T_40.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fbdc9f20670_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fbdc9f20670_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1f6b0_0, 4, 3;
T_40.7 ;
T_40.5 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x7fbdc9f1e4d0;
T_41 ;
    %wait E_0x7fbdc9e2bf20;
    %fork t_1, S_0x7fbdc9f1ec90;
    %jmp t_0;
    .scope S_0x7fbdc9f1ec90;
t_1 ;
    %load/vec4 v0x7fbdc9f21330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f1ee50_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbdc9f20ba0_0, 1;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x7fbdc9f1ee50_0;
    %parti/s 15, 1, 2;
    %cmpi/e 0, 0, 15;
    %flag_mov 8, 4;
    %load/vec4 v0x7fbdc9f21710_0;
    %nor/r;
    %load/vec4 v0x7fbdc9f20cc0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fbdc9f20b10_0;
    %parti/s 2, 1, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 1, 7, 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_41.2, 9;
    %load/vec4 v0x7fbdc9f1f3b0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1ee50_0, 4, 8;
    %load/vec4 v0x7fbdc9f1f2f0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1ee50_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbdc9f20ba0_0, 1;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x7fbdc9f1ee50_0;
    %subi 1, 0, 16;
    %store/vec4 v0x7fbdc9f1ee50_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbdc9f20ba0_0, 1;
T_41.3 ;
T_41.1 ;
    %end;
    .scope S_0x7fbdc9f1e4d0;
t_0 %join;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7fbdc9f1e4d0;
T_42 ;
    %wait E_0x7fbdc9e2bf20;
    %fork t_3, S_0x7fbdc9f1ef00;
    %jmp t_2;
    .scope S_0x7fbdc9f1ef00;
t_3 ;
    %load/vec4 v0x7fbdc9f21330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fbdc9f1f0d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbdc9f1fd30_0, 1;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x7fbdc9f21140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x7fbdc9f1f0d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1f0d0_0, 4, 1;
    %load/vec4 v0x7fbdc9f1fbe0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1f0d0_0, 4, 1;
T_42.2 ;
    %load/vec4 v0x7fbdc9f1f0d0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_42.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbdc9f1fd30_0, 1;
T_42.4 ;
    %load/vec4 v0x7fbdc9f1f0d0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_42.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbdc9f1fd30_0, 1;
T_42.6 ;
T_42.1 ;
    %end;
    .scope S_0x7fbdc9f1e4d0;
t_2 %join;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7fbdc9f1e4d0;
T_43 ;
    %wait E_0x7fbdc9e2bf20;
    %load/vec4 v0x7fbdc9f21330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fbdc9f1fb30_0, 1;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f870_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fbdc9f1f180_0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fbdc9f1f240_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fbdc9f1ff50_0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fbdc9f1fc80_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbdc9f1fec0_0, 1;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x7fbdc9f20b10_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %load/vec4 v0x7fbdc9f212a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fbdc9f20cc0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f870_0, 4, 5;
T_43.2 ;
    %load/vec4 v0x7fbdc9f20b10_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbdc9f212a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fbdc9f20cc0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f870_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f870_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f870_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f870_0, 4, 5;
T_43.4 ;
    %load/vec4 v0x7fbdc9f21140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.6, 8;
    %load/vec4 v0x7fbdc9f1fc80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbdc9f1fd30_0;
    %load/vec4 v0x7fbdc9f1f180_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.8, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fbdc9f1f180_0, 1;
    %jmp T_43.9;
T_43.8 ;
    %load/vec4 v0x7fbdc9f1f180_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fbdc9f1f180_0, 1;
T_43.9 ;
    %load/vec4 v0x7fbdc9f1f180_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_43.10, 4;
    %load/vec4 v0x7fbdc9f1fd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.12, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fbdc9f1f240_0, 1;
    %jmp T_43.13;
T_43.12 ;
    %load/vec4 v0x7fbdc9f1f240_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fbdc9f1f240_0, 1;
T_43.13 ;
    %load/vec4 v0x7fbdc9f1f240_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_43.14, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f870_0, 4, 5;
T_43.14 ;
T_43.10 ;
    %load/vec4 v0x7fbdc9f1fc80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.16, 4;
    %load/vec4 v0x7fbdc9f1f180_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_43.18, 4;
    %load/vec4 v0x7fbdc9f1fc80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fbdc9f1fc80_0, 1;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %assign/vec4 v0x7fbdc9f1fec0_0, 1;
T_43.18 ;
    %jmp T_43.17;
T_43.16 ;
    %load/vec4 v0x7fbdc9f1f180_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_43.20, 4;
    %load/vec4 v0x7fbdc9f1fc80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fbdc9f1fc80_0, 1;
    %load/vec4 v0x7fbdc9f1fc80_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_43.22, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fbdc9f1fc80_0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f870_0, 4, 5;
    %load/vec4 v0x7fbdc9f1fd30_0;
    %inv;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f870_0, 4, 5;
    %jmp T_43.23;
T_43.22 ;
    %load/vec4 v0x7fbdc9f1fc80_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fbdc9f1fc80_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fbdc9f1fc80_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7fbdc9f1fc80_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_43.24, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fbdc9f1fc80_0, 1;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.26, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fbdc9f1fc80_0, 1;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.28, 8;
    %load/vec4 v0x7fbdc9f1fd30_0;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 1, 4, 4;
    %cmp/e;
    %jmp/0xz  T_43.30, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f870_0, 4, 5;
T_43.30 ;
    %jmp T_43.29;
T_43.28 ;
    %load/vec4 v0x7fbdc9f1fd30_0;
    %load/vec4 v0x7fbdc9f1fec0_0;
    %cmp/ne;
    %jmp/0xz  T_43.32, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f870_0, 4, 5;
T_43.32 ;
T_43.29 ;
    %jmp T_43.27;
T_43.26 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f870_0, 4, 5;
    %load/vec4 v0x7fbdc9f1fd30_0;
    %inv;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f870_0, 4, 5;
T_43.27 ;
    %load/vec4 v0x7fbdc9f1ff50_0;
    %assign/vec4 v0x7fbdc9f1fb30_0, 1;
    %load/vec4 v0x7fbdc9f1f870_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f870_0, 4, 5;
    %load/vec4 v0x7fbdc9f20b10_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbdc9f212a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fbdc9f20cc0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.34, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f870_0, 4, 5;
T_43.34 ;
    %jmp T_43.25;
T_43.24 ;
    %load/vec4 v0x7fbdc9f1ff50_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1ff50_0, 4, 5;
    %load/vec4 v0x7fbdc9f1fd30_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1ff50_0, 4, 5;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_43.36, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1ff50_0, 4, 5;
    %load/vec4 v0x7fbdc9f1fd30_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1ff50_0, 4, 5;
T_43.36 ;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_43.38, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1ff50_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1ff50_0, 4, 5;
    %load/vec4 v0x7fbdc9f1fd30_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1ff50_0, 4, 5;
T_43.38 ;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_43.40, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1ff50_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1ff50_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1ff50_0, 4, 5;
    %load/vec4 v0x7fbdc9f1fd30_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1ff50_0, 4, 5;
T_43.40 ;
    %load/vec4 v0x7fbdc9f1fd30_0;
    %load/vec4 v0x7fbdc9f1fec0_0;
    %xor;
    %assign/vec4 v0x7fbdc9f1fec0_0, 1;
T_43.25 ;
T_43.23 ;
T_43.20 ;
T_43.17 ;
T_43.6 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x7fbdc9f1e4d0;
T_44 ;
    %wait E_0x7fbdc9e2bf20;
    %fork t_5, S_0x7fbdc9f1ea10;
    %jmp t_4;
    .scope S_0x7fbdc9f1ea10;
t_5 ;
    %load/vec4 v0x7fbdc9f21330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fbdc9f1ebd0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbdc9f20520_0, 1;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbdc9f20520_0, 1;
    %load/vec4 v0x7fbdc9f21140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x7fbdc9f1ebd0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7fbdc9f1ebd0_0, 0, 5;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7fbdc9f20480_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_44.6, 4;
    %load/vec4 v0x7fbdc9f1ebd0_0;
    %cmpi/e 23, 0, 5;
    %jmp/0xz  T_44.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbdc9f20520_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1ebd0_0, 4, 4;
T_44.8 ;
    %jmp T_44.7;
T_44.6 ;
    %load/vec4 v0x7fbdc9f1ebd0_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_44.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbdc9f20520_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1ebd0_0, 4, 4;
T_44.10 ;
T_44.7 ;
    %jmp T_44.5;
T_44.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbdc9f1ebd0_0, 4, 1;
    %load/vec4 v0x7fbdc9f1ebd0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_44.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbdc9f20520_0, 1;
T_44.12 ;
T_44.5 ;
T_44.2 ;
T_44.1 ;
    %end;
    .scope S_0x7fbdc9f1e4d0;
t_4 %join;
    %jmp T_44;
    .thread T_44;
    .scope S_0x7fbdc9f1e4d0;
T_45 ;
    %wait E_0x7fbdc9e2bf20;
    %load/vec4 v0x7fbdc9f21330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f870_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fbdc9f201e0_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fbdc9f203d0_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbdc9f20140_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbdc9f20330_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbdc9f20290_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbdc9f20480_0, 1;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x7fbdc9f20520_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_45.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbdc9f20290_0, 1;
    %load/vec4 v0x7fbdc9f20290_0;
    %assign/vec4 v0x7fbdc9f20480_0, 1;
    %load/vec4 v0x7fbdc9f201e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %load/vec4 v0x7fbdc9f201e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fbdc9f201e0_0, 1;
    %load/vec4 v0x7fbdc9f201e0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fbdc9f201e0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fbdc9f201e0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7fbdc9f201e0_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_45.9, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fbdc9f201e0_0, 1;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_45.11, 4;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fbdc9f201e0_0, 1;
    %jmp T_45.12;
T_45.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbdc9f20290_0, 1;
T_45.12 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f870_0, 4, 5;
T_45.9 ;
    %load/vec4 v0x7fbdc9f203d0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fbdc9f20140_0, 1;
    %load/vec4 v0x7fbdc9f203d0_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f203d0_0, 4, 5;
    %load/vec4 v0x7fbdc9f203d0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fbdc9f20330_0;
    %xor;
    %assign/vec4 v0x7fbdc9f20330_0, 1;
    %jmp T_45.8;
T_45.4 ;
    %load/vec4 v0x7fbdc9f1f870_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.13, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fbdc9f201e0_0, 1;
T_45.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbdc9f20140_0, 1;
    %jmp T_45.8;
T_45.5 ;
    %load/vec4 v0x7fbdc9f20090_0;
    %assign/vec4 v0x7fbdc9f203d0_0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f870_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbdc9f20140_0, 1;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 1, 4, 4;
    %inv;
    %assign/vec4 v0x7fbdc9f20330_0, 1;
    %load/vec4 v0x7fbdc9f201e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fbdc9f201e0_0, 1;
    %jmp T_45.8;
T_45.6 ;
    %load/vec4 v0x7fbdc9f20330_0;
    %assign/vec4 v0x7fbdc9f20140_0, 1;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 1, 5, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_45.15, 4;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 1, 4, 4;
    %inv;
    %assign/vec4 v0x7fbdc9f20140_0, 1;
T_45.15 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fbdc9f201e0_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbdc9f20290_0, 1;
    %jmp T_45.8;
T_45.8 ;
    %pop/vec4 1;
T_45.2 ;
    %load/vec4 v0x7fbdc9f21710_0;
    %nor/r;
    %load/vec4 v0x7fbdc9f20cc0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fbdc9f20b10_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fbdc9f1f760_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.17, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f870_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbdc9f1f870_0, 4, 5;
T_45.17 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7fbdc9e1ade0;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc9f220c0_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0x7fbdc9e1a910;
T_47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc9f22d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc9f22ef0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc9f22ef0_0, 0, 1;
    %delay 230, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdc9f22e60_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdc9f22e60_0, 0, 1;
    %end;
    .thread T_47;
    .scope S_0x7fbdc9e1a910;
T_48 ;
    %delay 5, 0;
    %load/vec4 v0x7fbdc9f22d40_0;
    %nor/r;
    %store/vec4 v0x7fbdc9f22d40_0, 0, 1;
    %jmp T_48;
    .thread T_48;
    .scope S_0x7fbdc9e1a910;
T_49 ;
    %vpi_call 2 31 "$dumpfile", "computer.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fbdc9f1e280, 0> {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fbdc9f1e280, 1> {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fbdc9f1e280, 2> {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fbdc9f1e280, 3> {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fbdc9f1e280, 4> {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fbdc9f1e280, 5> {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fbdc9f1e280, 6> {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fbdc9f1e280, 7> {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fbdc9f1e280, 8> {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fbdc9f1e280, 32> {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fbdc9f1e280, 34> {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fbdc9f1e280, 36> {0 0 0};
    %end;
    .thread T_49;
    .scope S_0x7fbdc9e1a910;
T_50 ;
    %vpi_call 2 49 "$display", "\011\011time,\011clk,\011icycle" {0 0 0};
    %end;
    .thread T_50;
    .scope S_0x7fbdc9e1a910;
T_51 ;
    %delay 5000, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_51;
    .scope S_0x7fbdc9e1aa70;
T_52 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f23210_0, 0, 16;
    %end;
    .thread T_52;
    .scope S_0x7fbdc9e1aa70;
T_53 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f232a0_0, 0, 16;
    %end;
    .thread T_53;
    .scope S_0x7fbdc9e1aa70;
T_54 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f23340_0, 0, 16;
    %end;
    .thread T_54;
    .scope S_0x7fbdc9e1aa70;
T_55 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f233f0_0, 0, 16;
    %end;
    .thread T_55;
    .scope S_0x7fbdc9e1aa70;
T_56 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f234e0_0, 0, 16;
    %end;
    .thread T_56;
    .scope S_0x7fbdc9e1aa70;
T_57 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f23590_0, 0, 16;
    %end;
    .thread T_57;
    .scope S_0x7fbdc9e1aa70;
T_58 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f23640_0, 0, 16;
    %end;
    .thread T_58;
    .scope S_0x7fbdc9e1aa70;
T_59 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f23180_0, 0, 16;
    %end;
    .thread T_59;
    .scope S_0x7fbdc9e1aa70;
T_60 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f240c0_0, 0, 16;
    %end;
    .thread T_60;
    .scope S_0x7fbdc9e1aa70;
T_61 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f24170_0, 0, 16;
    %end;
    .thread T_61;
    .scope S_0x7fbdc9e1aa70;
T_62 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f24220_0, 0, 16;
    %end;
    .thread T_62;
    .scope S_0x7fbdc9e1aa70;
T_63 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f242d0_0, 0, 16;
    %end;
    .thread T_63;
    .scope S_0x7fbdc9e1aa70;
T_64 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f24380_0, 0, 16;
    %end;
    .thread T_64;
    .scope S_0x7fbdc9e1aa70;
T_65 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f24430_0, 0, 16;
    %end;
    .thread T_65;
    .scope S_0x7fbdc9e1aa70;
T_66 ;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x7fbdc9f244e0_0, 0, 16;
    %end;
    .thread T_66;
    .scope S_0x7fbdc9e1aa70;
T_67 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f24010_0, 0, 16;
    %end;
    .thread T_67;
    .scope S_0x7fbdc9e1aa70;
T_68 ;
    %wait E_0x7fbdc9f230c0;
    %load/vec4 v0x7fbdc9f236f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_68.0, 4;
    %load/vec4 v0x7fbdc9f23b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_68.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_68.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_68.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_68.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_68.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_68.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_68.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_68.9, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f23a90_0, 0, 16;
    %jmp T_68.11;
T_68.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f23a90_0, 0, 16;
    %jmp T_68.11;
T_68.3 ;
    %load/vec4 v0x7fbdc9f23210_0;
    %store/vec4 v0x7fbdc9f23a90_0, 0, 16;
    %jmp T_68.11;
T_68.4 ;
    %load/vec4 v0x7fbdc9f232a0_0;
    %store/vec4 v0x7fbdc9f23a90_0, 0, 16;
    %jmp T_68.11;
T_68.5 ;
    %load/vec4 v0x7fbdc9f23340_0;
    %store/vec4 v0x7fbdc9f23a90_0, 0, 16;
    %jmp T_68.11;
T_68.6 ;
    %load/vec4 v0x7fbdc9f233f0_0;
    %store/vec4 v0x7fbdc9f23a90_0, 0, 16;
    %jmp T_68.11;
T_68.7 ;
    %load/vec4 v0x7fbdc9f234e0_0;
    %store/vec4 v0x7fbdc9f23a90_0, 0, 16;
    %jmp T_68.11;
T_68.8 ;
    %load/vec4 v0x7fbdc9f23590_0;
    %store/vec4 v0x7fbdc9f23a90_0, 0, 16;
    %jmp T_68.11;
T_68.9 ;
    %load/vec4 v0x7fbdc9f23640_0;
    %store/vec4 v0x7fbdc9f23a90_0, 0, 16;
    %jmp T_68.11;
T_68.11 ;
    %pop/vec4 1;
    %load/vec4 v0x7fbdc9f23ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_68.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_68.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_68.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_68.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_68.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_68.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_68.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_68.19, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f23bf0_0, 0, 16;
    %jmp T_68.21;
T_68.12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f23bf0_0, 0, 16;
    %jmp T_68.21;
T_68.13 ;
    %load/vec4 v0x7fbdc9f23210_0;
    %store/vec4 v0x7fbdc9f23bf0_0, 0, 16;
    %jmp T_68.21;
T_68.14 ;
    %load/vec4 v0x7fbdc9f232a0_0;
    %store/vec4 v0x7fbdc9f23bf0_0, 0, 16;
    %jmp T_68.21;
T_68.15 ;
    %load/vec4 v0x7fbdc9f23340_0;
    %store/vec4 v0x7fbdc9f23bf0_0, 0, 16;
    %jmp T_68.21;
T_68.16 ;
    %load/vec4 v0x7fbdc9f233f0_0;
    %store/vec4 v0x7fbdc9f23bf0_0, 0, 16;
    %jmp T_68.21;
T_68.17 ;
    %load/vec4 v0x7fbdc9f234e0_0;
    %store/vec4 v0x7fbdc9f23bf0_0, 0, 16;
    %jmp T_68.21;
T_68.18 ;
    %load/vec4 v0x7fbdc9f23590_0;
    %store/vec4 v0x7fbdc9f23bf0_0, 0, 16;
    %jmp T_68.21;
T_68.19 ;
    %load/vec4 v0x7fbdc9f23640_0;
    %store/vec4 v0x7fbdc9f23bf0_0, 0, 16;
    %jmp T_68.21;
T_68.21 ;
    %pop/vec4 1;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x7fbdc9f23b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_68.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_68.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_68.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_68.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_68.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_68.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_68.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_68.29, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f23a90_0, 0, 16;
    %jmp T_68.31;
T_68.22 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f23a90_0, 0, 16;
    %jmp T_68.31;
T_68.23 ;
    %load/vec4 v0x7fbdc9f240c0_0;
    %store/vec4 v0x7fbdc9f23a90_0, 0, 16;
    %jmp T_68.31;
T_68.24 ;
    %load/vec4 v0x7fbdc9f24170_0;
    %store/vec4 v0x7fbdc9f23a90_0, 0, 16;
    %jmp T_68.31;
T_68.25 ;
    %load/vec4 v0x7fbdc9f24220_0;
    %store/vec4 v0x7fbdc9f23a90_0, 0, 16;
    %jmp T_68.31;
T_68.26 ;
    %load/vec4 v0x7fbdc9f242d0_0;
    %store/vec4 v0x7fbdc9f23a90_0, 0, 16;
    %jmp T_68.31;
T_68.27 ;
    %load/vec4 v0x7fbdc9f24380_0;
    %store/vec4 v0x7fbdc9f23a90_0, 0, 16;
    %jmp T_68.31;
T_68.28 ;
    %load/vec4 v0x7fbdc9f24430_0;
    %store/vec4 v0x7fbdc9f23a90_0, 0, 16;
    %jmp T_68.31;
T_68.29 ;
    %load/vec4 v0x7fbdc9f244e0_0;
    %store/vec4 v0x7fbdc9f23a90_0, 0, 16;
    %jmp T_68.31;
T_68.31 ;
    %pop/vec4 1;
    %load/vec4 v0x7fbdc9f23ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_68.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_68.33, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_68.34, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_68.35, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_68.36, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_68.37, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_68.38, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_68.39, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f23bf0_0, 0, 16;
    %jmp T_68.41;
T_68.32 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbdc9f23bf0_0, 0, 16;
    %jmp T_68.41;
T_68.33 ;
    %load/vec4 v0x7fbdc9f240c0_0;
    %store/vec4 v0x7fbdc9f23bf0_0, 0, 16;
    %jmp T_68.41;
T_68.34 ;
    %load/vec4 v0x7fbdc9f24170_0;
    %store/vec4 v0x7fbdc9f23bf0_0, 0, 16;
    %jmp T_68.41;
T_68.35 ;
    %load/vec4 v0x7fbdc9f24220_0;
    %store/vec4 v0x7fbdc9f23bf0_0, 0, 16;
    %jmp T_68.41;
T_68.36 ;
    %load/vec4 v0x7fbdc9f242d0_0;
    %store/vec4 v0x7fbdc9f23bf0_0, 0, 16;
    %jmp T_68.41;
T_68.37 ;
    %load/vec4 v0x7fbdc9f24380_0;
    %store/vec4 v0x7fbdc9f23bf0_0, 0, 16;
    %jmp T_68.41;
T_68.38 ;
    %load/vec4 v0x7fbdc9f24430_0;
    %store/vec4 v0x7fbdc9f23bf0_0, 0, 16;
    %jmp T_68.41;
T_68.39 ;
    %load/vec4 v0x7fbdc9f244e0_0;
    %store/vec4 v0x7fbdc9f23bf0_0, 0, 16;
    %jmp T_68.41;
T_68.41 ;
    %pop/vec4 1;
T_68.1 ;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x7fbdc9e1aa70;
T_69 ;
    %wait E_0x7fbdc9f23090;
    %load/vec4 v0x7fbdc9f23f70_0;
    %load/vec4 v0x7fbdc9f24640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f23640_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x7fbdc9f23f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f23210_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f232a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f23340_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f233f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f234e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f23590_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f23640_0, 0;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0x7fbdc9f23180_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f240c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f24170_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f24220_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f242d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f24380_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbdc9f24430_0, 0;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0x7fbdc9f244e0_0, 0;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0x7fbdc9f24010_0, 0;
    %load/vec4 v0x7fbdc9f23180_0;
    %assign/vec4 v0x7fbdc9f23890_0, 0;
    %jmp T_69.3;
T_69.2 ;
    %load/vec4 v0x7fbdc9f24640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.4, 8;
    %load/vec4 v0x7fbdc9f236f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_69.6, 4;
    %load/vec4 v0x7fbdc9f23ec0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_69.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_69.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_69.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_69.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_69.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_69.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_69.14, 6;
    %jmp T_69.15;
T_69.8 ;
    %load/vec4 v0x7fbdc9f23e30_0;
    %assign/vec4 v0x7fbdc9f23210_0, 0;
    %jmp T_69.15;
T_69.9 ;
    %load/vec4 v0x7fbdc9f23e30_0;
    %assign/vec4 v0x7fbdc9f232a0_0, 0;
    %jmp T_69.15;
T_69.10 ;
    %load/vec4 v0x7fbdc9f23e30_0;
    %assign/vec4 v0x7fbdc9f23340_0, 0;
    %jmp T_69.15;
T_69.11 ;
    %load/vec4 v0x7fbdc9f23e30_0;
    %assign/vec4 v0x7fbdc9f233f0_0, 0;
    %jmp T_69.15;
T_69.12 ;
    %load/vec4 v0x7fbdc9f23e30_0;
    %assign/vec4 v0x7fbdc9f234e0_0, 0;
    %jmp T_69.15;
T_69.13 ;
    %load/vec4 v0x7fbdc9f23e30_0;
    %assign/vec4 v0x7fbdc9f23590_0, 0;
    %jmp T_69.15;
T_69.14 ;
    %load/vec4 v0x7fbdc9f23e30_0;
    %assign/vec4 v0x7fbdc9f23640_0, 0;
    %jmp T_69.15;
T_69.15 ;
    %pop/vec4 1;
    %jmp T_69.7;
T_69.6 ;
    %load/vec4 v0x7fbdc9f23ec0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_69.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_69.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_69.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_69.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_69.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_69.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_69.22, 6;
    %jmp T_69.23;
T_69.16 ;
    %load/vec4 v0x7fbdc9f23e30_0;
    %assign/vec4 v0x7fbdc9f240c0_0, 0;
    %jmp T_69.23;
T_69.17 ;
    %load/vec4 v0x7fbdc9f23e30_0;
    %assign/vec4 v0x7fbdc9f24170_0, 0;
    %jmp T_69.23;
T_69.18 ;
    %load/vec4 v0x7fbdc9f23e30_0;
    %assign/vec4 v0x7fbdc9f24220_0, 0;
    %jmp T_69.23;
T_69.19 ;
    %load/vec4 v0x7fbdc9f23e30_0;
    %assign/vec4 v0x7fbdc9f242d0_0, 0;
    %jmp T_69.23;
T_69.20 ;
    %load/vec4 v0x7fbdc9f23e30_0;
    %assign/vec4 v0x7fbdc9f24380_0, 0;
    %jmp T_69.23;
T_69.21 ;
    %load/vec4 v0x7fbdc9f23e30_0;
    %assign/vec4 v0x7fbdc9f24430_0, 0;
    %jmp T_69.23;
T_69.22 ;
    %load/vec4 v0x7fbdc9f23e30_0;
    %assign/vec4 v0x7fbdc9f244e0_0, 0;
    %jmp T_69.23;
T_69.23 ;
    %pop/vec4 1;
T_69.7 ;
T_69.4 ;
T_69.3 ;
T_69.1 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fbdc9f23940_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_69.24, 5;
    %load/vec4 v0x7fbdc9f236f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_69.26, 4;
    %load/vec4 v0x7fbdc9f23940_0;
    %assign/vec4 v0x7fbdc9f23180_0, 0;
    %jmp T_69.27;
T_69.26 ;
    %load/vec4 v0x7fbdc9f23940_0;
    %assign/vec4 v0x7fbdc9f24010_0, 0;
T_69.27 ;
T_69.24 ;
    %load/vec4 v0x7fbdc9f236f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_69.28, 4;
    %load/vec4 v0x7fbdc9f24010_0;
    %assign/vec4 v0x7fbdc9f23890_0, 0;
    %jmp T_69.29;
T_69.28 ;
    %load/vec4 v0x7fbdc9f23180_0;
    %assign/vec4 v0x7fbdc9f23890_0, 0;
T_69.29 ;
    %load/vec4 v0x7fbdc9f236f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_69.30, 4;
    %load/vec4 v0x7fbdc9f239f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.32, 8;
    %load/vec4 v0x7fbdc9f23640_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7fbdc9f23640_0, 0;
T_69.32 ;
    %jmp T_69.31;
T_69.30 ;
    %load/vec4 v0x7fbdc9f239f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.34, 8;
    %load/vec4 v0x7fbdc9f244e0_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7fbdc9f244e0_0, 0;
T_69.34 ;
T_69.31 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fbdc9f24590_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_69.36, 5;
    %load/vec4 v0x7fbdc9f24590_0;
    %assign/vec4 v0x7fbdc9f240c0_0, 0;
T_69.36 ;
    %jmp T_69;
    .thread T_69;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "computer_tb.v";
    "computer.v";
    "cpu.v";
    "register.v";
    "register_posedge.v";
    "alu.v";
    "decoder.v";
    "rom.v";
    "irq_encoder.v";
    "memory_io.v";
    "ram.v";
    "t16450.v";
    "regfile3.v";
