{"Source Block": ["verilog-ethernet/rtl/eth_axis_tx_64.v@342:352@HdlIdDef", "reg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_axis_tready_int_early = output_axis_tready | (~temp_axis_tvalid_reg & ~output_axis_tvalid_reg) | (~temp_axis_tvalid_reg & ~output_axis_tvalid_int);\n"], "Clone Blocks": [["verilog-ethernet/lib/axis/rtl/axis_tap_64.v@182:192", "reg                  output_axis_tvalid_reg = 1'b0, output_axis_tvalid_next;\nreg                  output_axis_tlast_reg = 1'b0;\nreg                  output_axis_tuser_reg = 1'b0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = {DATA_WIDTH{1'b0}};\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = {KEEP_WIDTH{1'b0}};\nreg                  temp_axis_tvalid_reg = 1'b0, temp_axis_tvalid_next;\nreg                  temp_axis_tlast_reg = 1'b0;\nreg                  temp_axis_tuser_reg = 1'b0;\n\n// datapath control\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@347:357", "reg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_axis_tready_int_early = output_axis_tready | (~temp_axis_tvalid_reg & ~output_axis_tvalid_reg) | (~temp_axis_tvalid_reg & ~output_axis_tvalid_int);\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@262:272", "reg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_axis_tready_int_early = output_axis_tready | (~temp_axis_tvalid_reg & ~output_axis_tvalid_reg) | (~temp_axis_tvalid_reg & ~output_axis_tvalid_int);\n"], ["verilog-ethernet/lib/axis/rtl/axis_mux_64_4.v@232:242", "reg                  output_axis_tvalid_reg = 1'b0, output_axis_tvalid_next;\nreg                  output_axis_tlast_reg = 1'b0;\nreg                  output_axis_tuser_reg = 1'b0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = {DATA_WIDTH{1'b0}};\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = {KEEP_WIDTH{1'b0}};\nreg                  temp_axis_tvalid_reg = 1'b0, temp_axis_tvalid_next;\nreg                  temp_axis_tlast_reg = 1'b0;\nreg                  temp_axis_tuser_reg = 1'b0;\n\n// datapath control\n"], ["verilog-ethernet/lib/axis/rtl/axis_register_64.v@67:77", "reg                  output_axis_tvalid_reg = 1'b0, output_axis_tvalid_next;\nreg                  output_axis_tlast_reg = 1'b0;\nreg                  output_axis_tuser_reg = 1'b0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = {DATA_WIDTH{1'b0}};\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = {KEEP_WIDTH{1'b0}};\nreg                  temp_axis_tvalid_reg = 1'b0, temp_axis_tvalid_next;\nreg                  temp_axis_tlast_reg = 1'b0;\nreg                  temp_axis_tuser_reg = 1'b0;\n\n// datapath control\n"], ["verilog-ethernet/lib/axis/rtl/axis_rate_limit_64.v@133:143", "reg                  output_axis_tvalid_reg = 1'b0, output_axis_tvalid_next;\nreg                  output_axis_tlast_reg = 1'b0;\nreg                  output_axis_tuser_reg = 1'b0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = {DATA_WIDTH{1'b0}};\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = {KEEP_WIDTH{1'b0}};\nreg                  temp_axis_tvalid_reg = 1'b0, temp_axis_tvalid_next;\nreg                  temp_axis_tlast_reg = 1'b0;\nreg                  temp_axis_tuser_reg = 1'b0;\n\n// datapath control\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@567:577", "reg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@343:353", "reg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_axis_tready_int_early = output_axis_tready | (~temp_axis_tvalid_reg & ~output_axis_tvalid_reg) | (~temp_axis_tvalid_reg & ~output_axis_tvalid_int);\n\n"], ["verilog-ethernet/lib/axis/rtl/axis_frame_length_adjust.v@477:487", "reg                  output_axis_tvalid_reg = 1'b0, output_axis_tvalid_next;\nreg                  output_axis_tlast_reg = 1'b0;\nreg                  output_axis_tuser_reg = 1'b0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = {DATA_WIDTH{1'b0}};\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = {KEEP_WIDTH{1'b0}};\nreg                  temp_axis_tvalid_reg = 1'b0, temp_axis_tvalid_next;\nreg                  temp_axis_tlast_reg = 1'b0;\nreg                  temp_axis_tuser_reg = 1'b0;\n\n// datapath control\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@574:584", "reg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_axis_tready_int_early = output_axis_tready | (~temp_axis_tvalid_reg & ~output_axis_tvalid_reg) | (~temp_axis_tvalid_reg & ~output_axis_tvalid_int);\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@241:251", "reg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_axis_tready_int_early = output_axis_tready | (~temp_axis_tvalid_reg & ~output_axis_tvalid_reg) | (~temp_axis_tvalid_reg & ~output_axis_tvalid_int);\n"], ["verilog-ethernet/lib/axis/rtl/axis_adapter.v@394:404", "reg                         output_axis_tvalid_reg = 1'b0, output_axis_tvalid_next;\nreg                         output_axis_tlast_reg = 1'b0;\nreg                         output_axis_tuser_reg = 1'b0;\n\nreg [OUTPUT_DATA_WIDTH-1:0] temp_axis_tdata_reg = {OUTPUT_DATA_WIDTH{1'b0}};\nreg [OUTPUT_KEEP_WIDTH-1:0] temp_axis_tkeep_reg = {OUTPUT_KEEP_WIDTH{1'b0}};\nreg                         temp_axis_tvalid_reg = 1'b0, temp_axis_tvalid_next;\nreg                         temp_axis_tlast_reg = 1'b0;\nreg                         temp_axis_tuser_reg = 1'b0;\n\n// datapath control\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@344:354", "\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_axis_tready_int_early = output_axis_tready | (~temp_axis_tvalid_reg & ~output_axis_tvalid_reg) | (~temp_axis_tvalid_reg & ~output_axis_tvalid_int);\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@285:295", "reg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_axis_tready_int_early = output_axis_tready | (~temp_axis_tvalid_reg & ~output_axis_tvalid_reg) | (~temp_axis_tvalid_reg & ~output_axis_tvalid_int);\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@349:359", "reg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@356:366", "reg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_axis_tready_int_early = output_axis_tready | (~temp_axis_tvalid_reg & ~output_axis_tvalid_reg) | (~temp_axis_tvalid_reg & ~output_axis_tvalid_int);\n"]], "Diff Content": {"Delete": [[347, "reg        temp_axis_tvalid_reg = 0;\n"]], "Add": []}}