5 18 1fd81 3 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (multi_exp3.vcd) 2 -o (multi_exp3.cdd) 2 -v (multi_exp3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 multi_exp3.v 1 19 1 
2 1 5 5 5 230023 0 1 1000 0 0 1 1 e
2 2 5 5 5 220023 0 1b 1000 1 0 1 18 0 1 0 0 0 0
2 3 5 5 5 1e001e 1 1 1004 0 0 1 1 d
2 4 5 5 5 1d001e 1 1b 1008 3 0 1 18 0 1 0 1 0 0
2 5 5 5 5 190019 1 1 1004 0 0 1 1 c
2 6 5 5 5 180019 1 1b 1008 5 0 1 18 0 1 0 1 0 0
2 7 5 5 5 18001e 1 8 1208 4 6 1 18 0 1 0 0 1 0
2 8 5 5 5 170024 1 8 201000 2 7 1 18 0 1 0 0 0 0
2 9 5 5 5 f0012 1 0 21004 0 0 1 16 0 0
2 10 5 5 5 a000a 1 1 1004 0 0 1 1 b
2 11 5 5 5 90013 2 15 201004 9 10 1 18 0 1 1 0 0 0
2 12 5 5 5 90024 2 8 1084 8 11 1 18 0 1 1 0 0 0
2 13 5 5 5 50005 0 1 1410 0 0 1 1 a
2 14 5 5 5 50024 2 36 6 12 13
1 b 1 3 70005 1 0 0 0 1 17 0 1 0 0 0 0
1 c 2 3 70008 1 0 0 0 1 17 0 1 0 0 0 0
1 d 3 3 7000b 1 0 0 0 1 17 0 1 0 0 0 0
1 e 4 3 7000e 1 0 0 0 1 17 0 1 0 0 0 0
1 a 5 5 60005 1 0 0 0 1 17 1 1 0 0 0 0
4 14 f 14 14 14
3 1 main.u$0 "main.u$0" 0 multi_exp3.v 7 17 1 
