INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chine/Desktop/ReSimPlus/Generated_Artifact/ICAP_VIRTEX4_WRAPPER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ICAP_VIRTEX4_WRAPPER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chine/Desktop/ReSimPlus/Generated_Artifact/arith.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arith
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chine/Desktop/ReSimPlus/core/RRs/RR1/arith_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arith_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chine/Desktop/ReSimPlus/core/RRs/RR1/arith_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arith_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chine/Desktop/ReSimPlus/Generated_Artifact/count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chine/Desktop/ReSimPlus/core/RRs/RR0/count_down.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_down
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chine/Desktop/ReSimPlus/core/RRs/RR0/count_up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_up
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chine/Desktop/ReSimPlus/core/Static/icapi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icapi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chine/Desktop/ReSimPlus/core/Static/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chine/Desktop/ReSimPlus/core/RRs/RR0/up_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chine/Desktop/ReSimPlus/testbench/memctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chine/Desktop/ReSimPlus/testbench/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chine/Desktop/ReSimPlus/Vivado_Project/DEMO.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
