<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='217' ll='220' type='bool llvm::MachineRegisterInfo::shouldTrackSubRegLiveness(llvm::Register VReg) const'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='197' u='c' c='_ZN4llvm13LiveIntervals22computeVirtRegIntervalERNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='528' u='c' c='_ZN4llvm13LiveIntervals17computeDeadValuesERNS_12LiveIntervalEPNS_15SmallVectorImplIPNS_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2861' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1771' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEN4llvm8RegisterES2_j'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='4023' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='527' u='c' c='_ZN12_GLOBAL__N_115VirtRegRewriter7rewriteEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='955' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets9predicateERN4llvm12MachineInstrEbRSt3setINS1_8RegisterESt4lessIS5_ESaIS5_EE'/>
