/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [35:0] _02_;
  wire [10:0] _03_;
  wire [12:0] _04_;
  wire [6:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [23:0] celloutsig_0_13z;
  wire [14:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [15:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  reg [9:0] celloutsig_0_33z;
  wire [10:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire [11:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [3:0] celloutsig_0_56z;
  wire [15:0] celloutsig_0_5z;
  wire celloutsig_0_67z;
  wire [9:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_88z;
  wire celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [19:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~((celloutsig_0_0z[3] | in_data[52]) & (celloutsig_0_0z[2] | celloutsig_0_0z[6]));
  assign celloutsig_0_11z = ~((celloutsig_0_0z[3] | celloutsig_0_0z[2]) & (celloutsig_0_2z | celloutsig_0_5z[1]));
  assign celloutsig_1_14z = ~((celloutsig_1_9z | _00_) & (in_data[161] | celloutsig_1_0z));
  assign celloutsig_0_67z = ~(celloutsig_0_34z[8] ^ _01_);
  assign celloutsig_1_19z = ~(celloutsig_1_15z ^ celloutsig_1_14z);
  always_ff @(negedge clkin_data[128], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _02_ <= 36'h000000000;
    else _02_ <= { celloutsig_0_5z[13:3], celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_39z, celloutsig_0_40z, celloutsig_0_7z };
  reg [10:0] _11_;
  always_ff @(posedge clkin_data[128], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _11_ <= 11'h000;
    else _11_ <= { celloutsig_0_2z, celloutsig_0_52z, celloutsig_0_15z };
  assign { _03_[10:8], _01_, _03_[6:0] } = _11_;
  reg [12:0] _12_;
  always_ff @(negedge clkin_data[160], posedge clkin_data[64])
    if (clkin_data[64]) _12_ <= 13'h0000;
    else _12_ <= { celloutsig_1_1z[15:5], celloutsig_1_0z, celloutsig_1_7z };
  assign { _04_[12:3], _00_, _04_[1:0] } = _12_;
  assign celloutsig_0_52z = celloutsig_0_5z[2:0] & in_data[76:74];
  assign celloutsig_0_56z = { celloutsig_0_18z[4:3], celloutsig_0_55z, celloutsig_0_19z } & { celloutsig_0_34z[9:7], celloutsig_0_36z };
  assign celloutsig_0_9z = celloutsig_0_0z & celloutsig_0_6z[8:2];
  assign celloutsig_0_10z = celloutsig_0_7z[6:4] & celloutsig_0_9z[3:1];
  assign celloutsig_0_8z = { celloutsig_0_6z[9:5], celloutsig_0_1z, celloutsig_0_4z } > celloutsig_0_0z;
  assign celloutsig_0_28z = celloutsig_0_9z[4:0] > { celloutsig_0_0z[6:4], celloutsig_0_1z, celloutsig_0_24z };
  assign celloutsig_0_4z = ! { in_data[9:7], celloutsig_0_2z };
  assign celloutsig_0_54z = ! { celloutsig_0_47z[11:4], celloutsig_0_35z };
  assign celloutsig_1_13z = ! { celloutsig_1_6z[11:0], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_1_15z = ! { celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_0_55z = celloutsig_0_40z[3:1] < celloutsig_0_27z[3:1];
  assign celloutsig_1_4z = in_data[161:151] < in_data[148:138];
  assign celloutsig_1_18z = { in_data[182:178], celloutsig_1_14z } < celloutsig_1_6z[11:6];
  assign celloutsig_0_22z = { in_data[34:30], celloutsig_0_21z } < { celloutsig_0_14z[14:8], celloutsig_0_11z };
  assign celloutsig_0_14z = { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_8z } * { celloutsig_0_13z[16:10], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_27z = { celloutsig_0_0z[6:4], celloutsig_0_3z } * { celloutsig_0_26z[2:0], celloutsig_0_11z };
  assign celloutsig_0_0z = ~ in_data[83:77];
  assign celloutsig_0_34z = ~ { celloutsig_0_6z[7:3], celloutsig_0_11z, celloutsig_0_30z, celloutsig_0_25z };
  assign celloutsig_0_47z = ~ { in_data[17:9], celloutsig_0_39z };
  assign celloutsig_0_5z = ~ in_data[75:60];
  assign celloutsig_0_7z = ~ celloutsig_0_0z;
  assign celloutsig_1_1z = ~ in_data[187:168];
  assign celloutsig_1_3z = ~ in_data[170:159];
  assign celloutsig_1_6z = ~ { in_data[134:131], celloutsig_1_5z };
  assign celloutsig_0_12z = ~ celloutsig_0_9z[6:4];
  assign celloutsig_0_29z = ~ celloutsig_0_0z[3:1];
  assign celloutsig_0_36z = | { celloutsig_0_29z[2:1], celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_8z };
  assign celloutsig_0_3z = | { celloutsig_0_2z, in_data[30:22], celloutsig_0_0z };
  assign celloutsig_0_89z = | { celloutsig_0_54z, celloutsig_0_14z[10:2] };
  assign celloutsig_1_0z = | in_data[168:163];
  assign celloutsig_1_7z = ~^ celloutsig_1_3z[3:0];
  assign celloutsig_1_9z = ~^ { in_data[177:159], celloutsig_1_2z };
  assign celloutsig_0_20z = ~^ { celloutsig_0_6z[9], celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_39z = { celloutsig_0_17z[11], celloutsig_0_35z, celloutsig_0_35z } ^ celloutsig_0_33z[6:4];
  assign celloutsig_0_40z = { in_data[95:92], celloutsig_0_28z } ^ celloutsig_0_17z[9:5];
  assign celloutsig_0_6z = { in_data[58:53], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z } ^ in_data[21:12];
  assign celloutsig_1_5z = { celloutsig_1_3z[9:2], celloutsig_1_4z } ^ { celloutsig_1_1z[6:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_15z = celloutsig_0_5z[12:6] ^ celloutsig_0_9z;
  assign celloutsig_0_17z = { celloutsig_0_5z[15:3], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_1z } ^ { celloutsig_0_5z[14:1], celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_18z = { celloutsig_0_14z[7:4], celloutsig_0_3z } ^ celloutsig_0_0z[6:2];
  assign celloutsig_0_21z = celloutsig_0_10z ^ { in_data[25], celloutsig_0_4z, celloutsig_0_20z };
  assign celloutsig_0_25z = { celloutsig_0_6z[8:6], celloutsig_0_11z } ^ celloutsig_0_9z[3:0];
  assign celloutsig_0_26z = celloutsig_0_7z[4:0] ^ { celloutsig_0_18z[1], celloutsig_0_25z };
  assign celloutsig_0_35z = ~((celloutsig_0_26z[0] & celloutsig_0_30z) | celloutsig_0_18z[3]);
  assign celloutsig_1_8z = ~((celloutsig_1_4z & celloutsig_1_1z[5]) | celloutsig_1_3z[4]);
  assign celloutsig_0_16z = ~((celloutsig_0_4z & celloutsig_0_11z) | celloutsig_0_9z[4]);
  assign celloutsig_0_19z = ~((celloutsig_0_17z[14] & celloutsig_0_2z) | celloutsig_0_9z[0]);
  assign celloutsig_0_24z = ~((celloutsig_0_14z[3] & celloutsig_0_0z[0]) | celloutsig_0_10z[1]);
  assign celloutsig_0_2z = ~((in_data[20] & in_data[25]) | celloutsig_0_0z[1]);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_33z = 10'h000;
    else if (clkin_data[32]) celloutsig_0_33z = { celloutsig_0_18z[1], celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_1z };
  assign celloutsig_0_88z = ~((celloutsig_0_67z & _02_[13]) | (celloutsig_0_2z & celloutsig_0_56z[3]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z & celloutsig_1_0z) | (celloutsig_1_1z[18] & in_data[129]));
  assign celloutsig_0_30z = ~((celloutsig_0_18z[1] & celloutsig_0_22z) | (celloutsig_0_0z[1] & celloutsig_0_18z[3]));
  assign celloutsig_0_13z[23:7] = ~ { celloutsig_0_6z, celloutsig_0_0z };
  assign _03_[7] = _01_;
  assign _04_[2] = _00_;
  assign celloutsig_0_13z[6:0] = celloutsig_0_13z[13:7];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z, celloutsig_0_89z };
endmodule
