Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jul 18 13:09:07 2023
| Host         : ojaslaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ReconfigMM2_timing_summary_routed.rpt -pb ReconfigMM2_timing_summary_routed.pb -rpx ReconfigMM2_timing_summary_routed.rpx -warn_on_violation
| Design       : ReconfigMM2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  99          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (99)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (296)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (99)
-------------------------
 There are 99 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (296)
--------------------------------------------------
 There are 296 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  297          inf        0.000                      0                  297           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           297 Endpoints
Min Delay           297 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RMM/done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.821ns  (logic 3.957ns (67.976%)  route 1.864ns (32.024%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  RMM/done_reg/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  RMM/done_reg/Q
                         net (fo=1, routed)           1.864     2.320    done_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501     5.821 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     5.821    done
    U19                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RMM/k_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RMM/j_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.507ns  (logic 1.022ns (18.559%)  route 4.485ns (81.441%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE                         0.000     0.000 r  RMM/k_reg[24]/C
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  RMM/k_reg[24]/Q
                         net (fo=2, routed)           1.032     1.510    RMM/k_reg_n_0_[24]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.296     1.806 f  RMM/k[31]_i_5/O
                         net (fo=1, routed)           1.148     2.954    RMM/k[31]_i_5_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     3.078 r  RMM/k[31]_i_3/O
                         net (fo=35, routed)          1.124     4.201    RMM/k[31]_i_3_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I2_O)        0.124     4.325 r  RMM/j[31]_i_1/O
                         net (fo=32, routed)          1.181     5.507    RMM/j
    SLICE_X0Y8           FDPE                                         r  RMM/j_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RMM/k_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RMM/j_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.507ns  (logic 1.022ns (18.559%)  route 4.485ns (81.441%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE                         0.000     0.000 r  RMM/k_reg[24]/C
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  RMM/k_reg[24]/Q
                         net (fo=2, routed)           1.032     1.510    RMM/k_reg_n_0_[24]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.296     1.806 f  RMM/k[31]_i_5/O
                         net (fo=1, routed)           1.148     2.954    RMM/k[31]_i_5_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     3.078 r  RMM/k[31]_i_3/O
                         net (fo=35, routed)          1.124     4.201    RMM/k[31]_i_3_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I2_O)        0.124     4.325 r  RMM/j[31]_i_1/O
                         net (fo=32, routed)          1.181     5.507    RMM/j
    SLICE_X0Y8           FDCE                                         r  RMM/j_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RMM/k_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RMM/j_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.507ns  (logic 1.022ns (18.559%)  route 4.485ns (81.441%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE                         0.000     0.000 r  RMM/k_reg[24]/C
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  RMM/k_reg[24]/Q
                         net (fo=2, routed)           1.032     1.510    RMM/k_reg_n_0_[24]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.296     1.806 f  RMM/k[31]_i_5/O
                         net (fo=1, routed)           1.148     2.954    RMM/k[31]_i_5_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     3.078 r  RMM/k[31]_i_3/O
                         net (fo=35, routed)          1.124     4.201    RMM/k[31]_i_3_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I2_O)        0.124     4.325 r  RMM/j[31]_i_1/O
                         net (fo=32, routed)          1.181     5.507    RMM/j
    SLICE_X0Y8           FDCE                                         r  RMM/j_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RMM/k_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RMM/j_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.507ns  (logic 1.022ns (18.559%)  route 4.485ns (81.441%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE                         0.000     0.000 r  RMM/k_reg[24]/C
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  RMM/k_reg[24]/Q
                         net (fo=2, routed)           1.032     1.510    RMM/k_reg_n_0_[24]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.296     1.806 f  RMM/k[31]_i_5/O
                         net (fo=1, routed)           1.148     2.954    RMM/k[31]_i_5_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     3.078 r  RMM/k[31]_i_3/O
                         net (fo=35, routed)          1.124     4.201    RMM/k[31]_i_3_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I2_O)        0.124     4.325 r  RMM/j[31]_i_1/O
                         net (fo=32, routed)          1.181     5.507    RMM/j
    SLICE_X0Y8           FDPE                                         r  RMM/j_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RMM/k_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RMM/j_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.507ns  (logic 1.022ns (18.559%)  route 4.485ns (81.441%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE                         0.000     0.000 r  RMM/k_reg[24]/C
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  RMM/k_reg[24]/Q
                         net (fo=2, routed)           1.032     1.510    RMM/k_reg_n_0_[24]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.296     1.806 f  RMM/k[31]_i_5/O
                         net (fo=1, routed)           1.148     2.954    RMM/k[31]_i_5_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     3.078 r  RMM/k[31]_i_3/O
                         net (fo=35, routed)          1.124     4.201    RMM/k[31]_i_3_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I2_O)        0.124     4.325 r  RMM/j[31]_i_1/O
                         net (fo=32, routed)          1.181     5.507    RMM/j
    SLICE_X0Y8           FDCE                                         r  RMM/j_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RMM/k_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RMM/j_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.507ns  (logic 1.022ns (18.559%)  route 4.485ns (81.441%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE                         0.000     0.000 r  RMM/k_reg[24]/C
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  RMM/k_reg[24]/Q
                         net (fo=2, routed)           1.032     1.510    RMM/k_reg_n_0_[24]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.296     1.806 f  RMM/k[31]_i_5/O
                         net (fo=1, routed)           1.148     2.954    RMM/k[31]_i_5_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     3.078 r  RMM/k[31]_i_3/O
                         net (fo=35, routed)          1.124     4.201    RMM/k[31]_i_3_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I2_O)        0.124     4.325 r  RMM/j[31]_i_1/O
                         net (fo=32, routed)          1.181     5.507    RMM/j
    SLICE_X0Y8           FDCE                                         r  RMM/j_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RMM/k_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RMM/j_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.367ns  (logic 1.022ns (19.042%)  route 4.345ns (80.958%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE                         0.000     0.000 r  RMM/k_reg[24]/C
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  RMM/k_reg[24]/Q
                         net (fo=2, routed)           1.032     1.510    RMM/k_reg_n_0_[24]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.296     1.806 f  RMM/k[31]_i_5/O
                         net (fo=1, routed)           1.148     2.954    RMM/k[31]_i_5_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     3.078 r  RMM/k[31]_i_3/O
                         net (fo=35, routed)          1.124     4.201    RMM/k[31]_i_3_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I2_O)        0.124     4.325 r  RMM/j[31]_i_1/O
                         net (fo=32, routed)          1.042     5.367    RMM/j
    SLICE_X0Y9           FDCE                                         r  RMM/j_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RMM/k_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RMM/j_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.367ns  (logic 1.022ns (19.042%)  route 4.345ns (80.958%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE                         0.000     0.000 r  RMM/k_reg[24]/C
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  RMM/k_reg[24]/Q
                         net (fo=2, routed)           1.032     1.510    RMM/k_reg_n_0_[24]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.296     1.806 f  RMM/k[31]_i_5/O
                         net (fo=1, routed)           1.148     2.954    RMM/k[31]_i_5_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     3.078 r  RMM/k[31]_i_3/O
                         net (fo=35, routed)          1.124     4.201    RMM/k[31]_i_3_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I2_O)        0.124     4.325 r  RMM/j[31]_i_1/O
                         net (fo=32, routed)          1.042     5.367    RMM/j
    SLICE_X0Y9           FDCE                                         r  RMM/j_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RMM/k_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RMM/j_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.367ns  (logic 1.022ns (19.042%)  route 4.345ns (80.958%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE                         0.000     0.000 r  RMM/k_reg[24]/C
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  RMM/k_reg[24]/Q
                         net (fo=2, routed)           1.032     1.510    RMM/k_reg_n_0_[24]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.296     1.806 f  RMM/k[31]_i_5/O
                         net (fo=1, routed)           1.148     2.954    RMM/k[31]_i_5_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     3.078 r  RMM/k[31]_i_3/O
                         net (fo=35, routed)          1.124     4.201    RMM/k[31]_i_3_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I2_O)        0.124     4.325 r  RMM/j[31]_i_1/O
                         net (fo=32, routed)          1.042     5.367    RMM/j
    SLICE_X0Y9           FDCE                                         r  RMM/j_reg[8]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RMM/first_cycle_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            RMM/k_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (57.107%)  route 0.140ns (42.893%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDPE                         0.000     0.000 r  RMM/first_cycle_reg/C
    SLICE_X3Y13          FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  RMM/first_cycle_reg/Q
                         net (fo=102, routed)         0.140     0.281    RMM/first_cycle
    SLICE_X2Y13          LUT3 (Prop_lut3_I2_O)        0.045     0.326 r  RMM/k[21]_i_1/O
                         net (fo=1, routed)           0.000     0.326    RMM/k[21]_i_1_n_0
    SLICE_X2Y13          FDCE                                         r  RMM/k_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RMM/first_cycle_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            RMM/k_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.189ns (57.498%)  route 0.140ns (42.502%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDPE                         0.000     0.000 r  RMM/first_cycle_reg/C
    SLICE_X3Y13          FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  RMM/first_cycle_reg/Q
                         net (fo=102, routed)         0.140     0.281    RMM/first_cycle
    SLICE_X2Y13          LUT3 (Prop_lut3_I2_O)        0.048     0.329 r  RMM/k[22]_i_1/O
                         net (fo=1, routed)           0.000     0.329    RMM/k[22]_i_1_n_0
    SLICE_X2Y13          FDCE                                         r  RMM/k_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RMM/end_of_mult_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RMM/i_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.209ns (52.340%)  route 0.190ns (47.660%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE                         0.000     0.000 r  RMM/end_of_mult_reg/C
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  RMM/end_of_mult_reg/Q
                         net (fo=69, routed)          0.190     0.354    RMM/end_of_mult
    SLICE_X4Y12          LUT4 (Prop_lut4_I0_O)        0.045     0.399 r  RMM/i[20]_i_1/O
                         net (fo=1, routed)           0.000     0.399    RMM/i[20]_i_1_n_0
    SLICE_X4Y12          FDCE                                         r  RMM/i_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RMM/end_of_mult_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RMM/i_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.213ns (52.813%)  route 0.190ns (47.187%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE                         0.000     0.000 r  RMM/end_of_mult_reg/C
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  RMM/end_of_mult_reg/Q
                         net (fo=69, routed)          0.190     0.354    RMM/end_of_mult
    SLICE_X4Y12          LUT4 (Prop_lut4_I0_O)        0.049     0.403 r  RMM/i[21]_i_1/O
                         net (fo=1, routed)           0.000     0.403    RMM/i[21]_i_1_n_0
    SLICE_X4Y12          FDCE                                         r  RMM/i_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RMM/end_of_mult_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RMM/done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.164ns (40.378%)  route 0.242ns (59.622%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE                         0.000     0.000 r  RMM/end_of_mult_reg/C
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RMM/end_of_mult_reg/Q
                         net (fo=69, routed)          0.242     0.406    RMM/end_of_mult
    SLICE_X1Y13          FDCE                                         r  RMM/done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RMM/first_cycle_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            RMM/k_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.186ns (44.895%)  route 0.228ns (55.105%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDPE                         0.000     0.000 r  RMM/first_cycle_reg/C
    SLICE_X3Y13          FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  RMM/first_cycle_reg/Q
                         net (fo=102, routed)         0.228     0.369    RMM/first_cycle
    SLICE_X2Y12          LUT3 (Prop_lut3_I2_O)        0.045     0.414 r  RMM/k[17]_i_1/O
                         net (fo=1, routed)           0.000     0.414    RMM/k[17]_i_1_n_0
    SLICE_X2Y12          FDCE                                         r  RMM/k_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RMM/first_cycle_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            RMM/k_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.189ns (45.291%)  route 0.228ns (54.709%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDPE                         0.000     0.000 r  RMM/first_cycle_reg/C
    SLICE_X3Y13          FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  RMM/first_cycle_reg/Q
                         net (fo=102, routed)         0.228     0.369    RMM/first_cycle
    SLICE_X2Y12          LUT3 (Prop_lut3_I2_O)        0.048     0.417 r  RMM/k[18]_i_1/O
                         net (fo=1, routed)           0.000     0.417    RMM/k[18]_i_1_n_0
    SLICE_X2Y12          FDCE                                         r  RMM/k_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RMM/first_cycle_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            RMM/i_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.186ns (43.015%)  route 0.246ns (56.985%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDPE                         0.000     0.000 r  RMM/first_cycle_reg/C
    SLICE_X3Y13          FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  RMM/first_cycle_reg/Q
                         net (fo=102, routed)         0.246     0.387    RMM/first_cycle
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.045     0.432 r  RMM/i[28]_i_1/O
                         net (fo=1, routed)           0.000     0.432    RMM/i[28]_i_1_n_0
    SLICE_X4Y14          FDCE                                         r  RMM/i_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RMM/first_cycle_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            RMM/i_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.190ns (43.537%)  route 0.246ns (56.463%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDPE                         0.000     0.000 r  RMM/first_cycle_reg/C
    SLICE_X3Y13          FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  RMM/first_cycle_reg/Q
                         net (fo=102, routed)         0.246     0.387    RMM/first_cycle
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.049     0.436 r  RMM/i[29]_i_1/O
                         net (fo=1, routed)           0.000     0.436    RMM/i[29]_i_1_n_0
    SLICE_X4Y14          FDCE                                         r  RMM/i_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RMM/first_cycle_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            RMM/k_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.186ns (42.487%)  route 0.252ns (57.513%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDPE                         0.000     0.000 r  RMM/first_cycle_reg/C
    SLICE_X3Y13          FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  RMM/first_cycle_reg/Q
                         net (fo=102, routed)         0.252     0.393    RMM/first_cycle
    SLICE_X2Y12          LUT3 (Prop_lut3_I2_O)        0.045     0.438 r  RMM/k[19]_i_1/O
                         net (fo=1, routed)           0.000     0.438    RMM/k[19]_i_1_n_0
    SLICE_X2Y12          FDCE                                         r  RMM/k_reg[19]/D
  -------------------------------------------------------------------    -------------------





