Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date             : Fri Dec 16 22:25:47 2022
| Host             : martin-desktop running 64-bit ArcoLinux
| Command          : report_power -file red_pitaya_top_power_routed.rpt -pb red_pitaya_top_power_summary_routed.pb -rpx red_pitaya_top_power_routed.rpx
| Design           : red_pitaya_top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.628        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.503        |
| Device Static (W)        | 0.125        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 66.2         |
| Junction Temperature (C) | 43.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.011 |       11 |       --- |             --- |
| Slice Logic             |     0.003 |     2333 |       --- |             --- |
|   LUT as Logic          |     0.003 |      623 |     17600 |            3.54 |
|   Register              |    <0.001 |     1194 |     35200 |            3.39 |
|   CARRY4                |    <0.001 |       30 |      4400 |            0.68 |
|   F7/F8 Muxes           |    <0.001 |        7 |     17600 |            0.04 |
|   LUT as Shift Register |    <0.001 |       63 |      6000 |            1.05 |
|   Others                |     0.000 |      238 |       --- |             --- |
| Signals                 |     0.004 |     1745 |       --- |             --- |
| Block RAM               |     0.003 |        1 |        60 |            1.67 |
| MMCM                    |     0.106 |        1 |         2 |           50.00 |
| PLL                     |     0.000 |        1 |         2 |           50.00 |
| I/O                     |     0.095 |       75 |       100 |           75.00 |
| PS7                     |     1.281 |        1 |       --- |             --- |
| Static Power            |     0.125 |          |           |                 |
| Total                   |     1.628 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.032 |       0.025 |      0.007 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.070 |       0.062 |      0.008 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.022 |       0.021 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.009 |       0.008 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.697 |       0.667 |      0.029 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.038 |       0.027 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+-------------------------------------------------------------+-----------------+
| Clock                       | Domain                                                      | Constraint (ns) |
+-----------------------------+-------------------------------------------------------------+-----------------+
| adc_clk                     | adc_clk_i[1]                                                |             8.0 |
| adc_clk                     | adc_clk_in                                                  |             8.0 |
| clk_125_system_clk_wiz_0_0  | system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0  |             8.0 |
| clk_62_5_system_clk_wiz_0_0 | system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0 |            16.0 |
| clk_fb                      | pll/clk_fb                                                  |             8.0 |
| clkfbout_system_clk_wiz_0_0 | system_wrapper_i/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0 |             8.0 |
| pll_dac_clk_1x              | pll/pll_dac_clk_1x                                          |             8.0 |
| pll_dac_clk_2p              | pll/pll_dac_clk_2p                                          |             4.0 |
| pll_dac_clk_2x              | pll/pll_dac_clk_2x                                          |             4.0 |
+-----------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| red_pitaya_top         |     1.503 |
|   i_OBUF_clk           |     0.014 |
|   i_OBUF_trig          |     0.004 |
|   system_wrapper_i     |     1.405 |
|     acquire_top_0      |     0.009 |
|       inst             |     0.009 |
|     axi_interconnect_0 |     0.008 |
|       s00_couplers     |     0.008 |
|     clk_wiz_0          |     0.107 |
|       inst             |     0.107 |
|     processing_system7 |     1.281 |
|       inst             |     1.281 |
+------------------------+-----------+


