
Day3_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001764  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  080018f4  080018f4  000028f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800191c  0800191c  0000305c  2**0
                  CONTENTS
  4 .ARM          00000000  0800191c  0800191c  0000305c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800191c  0800191c  0000305c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800191c  0800191c  0000291c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001920  08001920  00002920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08001924  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000305c  2**0
                  CONTENTS
 10 .bss          00003eb0  2000005c  2000005c  0000305c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20003f0c  20003f0c  0000305c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000305c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00003a5d  00000000  00000000  0000308c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000cec  00000000  00000000  00006ae9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000398  00000000  00000000  000077d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000002ad  00000000  00000000  00007b70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019125  00000000  00000000  00007e1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000041c8  00000000  00000000  00020f42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00092e48  00000000  00000000  0002510a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000b7f52  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000fe8  00000000  00000000  000b7f98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  000b8f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000054  00000000  00000000  000b8f9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080018dc 	.word	0x080018dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	080018dc 	.word	0x080018dc

080001d0 <vLEDAperiodicTask>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

void vLEDAperiodicTask(void *pvParam)
{
 80001d0:	b580      	push	{r7, lr}
 80001d2:	b082      	sub	sp, #8
 80001d4:	af00      	add	r7, sp, #0
 80001d6:	6078      	str	r0, [r7, #4]
    //char[32];
	while(1)
	{
        UartPuts("Hello Everyone!!!\r\n");
 80001d8:	4804      	ldr	r0, [pc, #16]	@ (80001ec <vLEDAperiodicTask+0x1c>)
 80001da:	f000 f8df 	bl	800039c <UartPuts>
        vTaskDelay(1000);
 80001de:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80001e2:	f000 fb25 	bl	8000830 <vTaskDelay>
	{
 80001e6:	bf00      	nop
 80001e8:	e7f6      	b.n	80001d8 <vLEDAperiodicTask+0x8>
 80001ea:	bf00      	nop
 80001ec:	080018f4 	.word	0x080018f4

080001f0 <main>:
	}
	vTaskDelete(NULL);
}

int main(void)
{
 80001f0:	b580      	push	{r7, lr}
 80001f2:	b082      	sub	sp, #8
 80001f4:	af02      	add	r7, sp, #8

    UartInit(BAUD_9600);
 80001f6:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 80001fa:	f000 f849 	bl	8000290 <UartInit>
	xTaskCreate(vLEDAperiodicTask, "UartPuts", configMINIMAL_STACK_SIZE, NULL, 2, NULL);
 80001fe:	2300      	movs	r3, #0
 8000200:	9301      	str	r3, [sp, #4]
 8000202:	2302      	movs	r3, #2
 8000204:	9300      	str	r3, [sp, #0]
 8000206:	2300      	movs	r3, #0
 8000208:	2280      	movs	r2, #128	@ 0x80
 800020a:	4904      	ldr	r1, [pc, #16]	@ (800021c <main+0x2c>)
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <main+0x30>)
 800020e:	f000 f9be 	bl	800058e <xTaskCreate>

	vTaskStartScheduler();
 8000212:	f000 fb43 	bl	800089c <vTaskStartScheduler>
	while(1);
 8000216:	bf00      	nop
 8000218:	e7fd      	b.n	8000216 <main+0x26>
 800021a:	bf00      	nop
 800021c:	08001908 	.word	0x08001908
 8000220:	080001d1 	.word	0x080001d1

08000224 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
  DWT_Init();
 8000228:	f000 f802 	bl	8000230 <DWT_Init>
}
 800022c:	bf00      	nop
 800022e:	bd80      	pop	{r7, pc}

08000230 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000230:	b480      	push	{r7}
 8000232:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000234:	4b14      	ldr	r3, [pc, #80]	@ (8000288 <DWT_Init+0x58>)
 8000236:	68db      	ldr	r3, [r3, #12]
 8000238:	4a13      	ldr	r2, [pc, #76]	@ (8000288 <DWT_Init+0x58>)
 800023a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800023e:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000240:	4b11      	ldr	r3, [pc, #68]	@ (8000288 <DWT_Init+0x58>)
 8000242:	68db      	ldr	r3, [r3, #12]
 8000244:	4a10      	ldr	r2, [pc, #64]	@ (8000288 <DWT_Init+0x58>)
 8000246:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800024a:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 800024c:	4b0f      	ldr	r3, [pc, #60]	@ (800028c <DWT_Init+0x5c>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	4a0e      	ldr	r2, [pc, #56]	@ (800028c <DWT_Init+0x5c>)
 8000252:	f023 0301 	bic.w	r3, r3, #1
 8000256:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000258:	4b0c      	ldr	r3, [pc, #48]	@ (800028c <DWT_Init+0x5c>)
 800025a:	681b      	ldr	r3, [r3, #0]
 800025c:	4a0b      	ldr	r2, [pc, #44]	@ (800028c <DWT_Init+0x5c>)
 800025e:	f043 0301 	orr.w	r3, r3, #1
 8000262:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000264:	4b09      	ldr	r3, [pc, #36]	@ (800028c <DWT_Init+0x5c>)
 8000266:	2200      	movs	r2, #0
 8000268:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 800026a:	bf00      	nop
    __ASM volatile ("NOP");
 800026c:	bf00      	nop
    __ASM volatile ("NOP");
 800026e:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8000270:	4b06      	ldr	r3, [pc, #24]	@ (800028c <DWT_Init+0x5c>)
 8000272:	685b      	ldr	r3, [r3, #4]
 8000274:	2b00      	cmp	r3, #0
 8000276:	bf0c      	ite	eq
 8000278:	2301      	moveq	r3, #1
 800027a:	2300      	movne	r3, #0
 800027c:	b2db      	uxtb	r3, r3
}
 800027e:	4618      	mov	r0, r3
 8000280:	46bd      	mov	sp, r7
 8000282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000286:	4770      	bx	lr
 8000288:	e000edf0 	.word	0xe000edf0
 800028c:	e0001000 	.word	0xe0001000

08000290 <UartInit>:

#define TX_PIN	2
#define RX_PIN	3
#define USART_ALT_FN	7

void UartInit(uint32_t baud) {
 8000290:	b480      	push	{r7}
 8000292:	b083      	sub	sp, #12
 8000294:	af00      	add	r7, sp, #0
 8000296:	6078      	str	r0, [r7, #4]
	// UART GPIO Init -- PA.2 (Tx) and PA.3 (Rx)
	// enable clock
	RCC->AHB1ENR |= BV(RCC_AHB1ENR_GPIOAEN_Pos);
 8000298:	4b31      	ldr	r3, [pc, #196]	@ (8000360 <UartInit+0xd0>)
 800029a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800029c:	4a30      	ldr	r2, [pc, #192]	@ (8000360 <UartInit+0xd0>)
 800029e:	f043 0301 	orr.w	r3, r3, #1
 80002a2:	6313      	str	r3, [r2, #48]	@ 0x30
	//	alt fn = 0111 = 7 (Uart Tx and Rx)
	GPIOA->AFR[0] |= ((USART_ALT_FN << GPIO_AFRL_AFSEL3_Pos) | (USART_ALT_FN << GPIO_AFRL_AFSEL2_Pos));
 80002a4:	4b2f      	ldr	r3, [pc, #188]	@ (8000364 <UartInit+0xd4>)
 80002a6:	6a1b      	ldr	r3, [r3, #32]
 80002a8:	4a2e      	ldr	r2, [pc, #184]	@ (8000364 <UartInit+0xd4>)
 80002aa:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 80002ae:	6213      	str	r3, [r2, #32]
	// 	mode=10 (alt fn), speed=00 (low), pupdr=00 (none), typer=0 (push-pull)
	GPIOA->MODER |= (BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2 + 1));
 80002b0:	4b2c      	ldr	r3, [pc, #176]	@ (8000364 <UartInit+0xd4>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	4a2b      	ldr	r2, [pc, #172]	@ (8000364 <UartInit+0xd4>)
 80002b6:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 80002ba:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(BV(TX_PIN * 2) | BV(RX_PIN * 2));
 80002bc:	4b29      	ldr	r3, [pc, #164]	@ (8000364 <UartInit+0xd4>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	4a28      	ldr	r2, [pc, #160]	@ (8000364 <UartInit+0xd4>)
 80002c2:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 80002c6:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 80002c8:	4b26      	ldr	r3, [pc, #152]	@ (8000364 <UartInit+0xd4>)
 80002ca:	689b      	ldr	r3, [r3, #8]
 80002cc:	4a25      	ldr	r2, [pc, #148]	@ (8000364 <UartInit+0xd4>)
 80002ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80002d2:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 80002d4:	4b23      	ldr	r3, [pc, #140]	@ (8000364 <UartInit+0xd4>)
 80002d6:	68db      	ldr	r3, [r3, #12]
 80002d8:	4a22      	ldr	r2, [pc, #136]	@ (8000364 <UartInit+0xd4>)
 80002da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80002de:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER &= ~(BV(TX_PIN) | BV(RX_PIN));
 80002e0:	4b20      	ldr	r3, [pc, #128]	@ (8000364 <UartInit+0xd4>)
 80002e2:	685b      	ldr	r3, [r3, #4]
 80002e4:	4a1f      	ldr	r2, [pc, #124]	@ (8000364 <UartInit+0xd4>)
 80002e6:	f023 030c 	bic.w	r3, r3, #12
 80002ea:	6053      	str	r3, [r2, #4]

	// UART Config
	// enable uart clock
	RCC->APB1ENR |= BV(RCC_APB1ENR_USART2EN_Pos);
 80002ec:	4b1c      	ldr	r3, [pc, #112]	@ (8000360 <UartInit+0xd0>)
 80002ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80002f0:	4a1b      	ldr	r2, [pc, #108]	@ (8000360 <UartInit+0xd0>)
 80002f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80002f6:	6413      	str	r3, [r2, #64]	@ 0x40
	// tx en (TE=1), rx en (RE=1), wordlen=8 (M=0), OVER8=0, disable parity (PCE=0)
	USART2->CR1 = BV(USART_CR1_TE_Pos) | BV(USART_CR1_RE_Pos);
 80002f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000368 <UartInit+0xd8>)
 80002fa:	220c      	movs	r2, #12
 80002fc:	60da      	str	r2, [r3, #12]
	// 1 stop bit (STOP=00), disable clock (CLKEN=0)
	USART2->CR2 = 0x00000000;
 80002fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000368 <UartInit+0xd8>)
 8000300:	2200      	movs	r2, #0
 8000302:	611a      	str	r2, [r3, #16]
	// no hw control, no irda, no dma, no interupts
	USART2->CR3 = 0x00000000;
 8000304:	4b18      	ldr	r3, [pc, #96]	@ (8000368 <UartInit+0xd8>)
 8000306:	2200      	movs	r2, #0
 8000308:	615a      	str	r2, [r3, #20]
	// set BRR for given baud rate
	switch(baud) {
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 8000310:	d016      	beq.n	8000340 <UartInit+0xb0>
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 8000318:	d816      	bhi.n	8000348 <UartInit+0xb8>
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 8000320:	d004      	beq.n	800032c <UartInit+0x9c>
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 8000328:	d005      	beq.n	8000336 <UartInit+0xa6>
 800032a:	e00d      	b.n	8000348 <UartInit+0xb8>
		case BAUD_9600:
			USART2->BRR = BAUD_BRR_9600;
 800032c:	4b0e      	ldr	r3, [pc, #56]	@ (8000368 <UartInit+0xd8>)
 800032e:	f240 6283 	movw	r2, #1667	@ 0x683
 8000332:	609a      	str	r2, [r3, #8]
			break;
 8000334:	e008      	b.n	8000348 <UartInit+0xb8>
		case BAUD_38400:
			USART2->BRR = BAUD_BRR_38400;
 8000336:	4b0c      	ldr	r3, [pc, #48]	@ (8000368 <UartInit+0xd8>)
 8000338:	f240 12a1 	movw	r2, #417	@ 0x1a1
 800033c:	609a      	str	r2, [r3, #8]
			break;
 800033e:	e003      	b.n	8000348 <UartInit+0xb8>
		case BAUD_115200:
			USART2->BRR = BAUD_BRR_115200;
 8000340:	4b09      	ldr	r3, [pc, #36]	@ (8000368 <UartInit+0xd8>)
 8000342:	228b      	movs	r2, #139	@ 0x8b
 8000344:	609a      	str	r2, [r3, #8]
			break;
 8000346:	bf00      	nop
	}
	// uart enable (UE=1)
	USART2->CR1 |= BV(USART_CR1_UE_Pos);
 8000348:	4b07      	ldr	r3, [pc, #28]	@ (8000368 <UartInit+0xd8>)
 800034a:	68db      	ldr	r3, [r3, #12]
 800034c:	4a06      	ldr	r2, [pc, #24]	@ (8000368 <UartInit+0xd8>)
 800034e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000352:	60d3      	str	r3, [r2, #12]
}
 8000354:	bf00      	nop
 8000356:	370c      	adds	r7, #12
 8000358:	46bd      	mov	sp, r7
 800035a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035e:	4770      	bx	lr
 8000360:	40023800 	.word	0x40023800
 8000364:	40020000 	.word	0x40020000
 8000368:	40004400 	.word	0x40004400

0800036c <UartPutch>:

void UartPutch(uint8_t ch) {
 800036c:	b480      	push	{r7}
 800036e:	b083      	sub	sp, #12
 8000370:	af00      	add	r7, sp, #0
 8000372:	4603      	mov	r3, r0
 8000374:	71fb      	strb	r3, [r7, #7]
	// wait until TDR is empty (i.e. prev byte transmitted)
	while((USART2->SR & BV(USART_SR_TXE_Pos)) == 0)
 8000376:	bf00      	nop
 8000378:	4b07      	ldr	r3, [pc, #28]	@ (8000398 <UartPutch+0x2c>)
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000380:	2b00      	cmp	r3, #0
 8000382:	d0f9      	beq.n	8000378 <UartPutch+0xc>
		;
	// write new byte in TDR
	USART2->DR = ch;
 8000384:	4a04      	ldr	r2, [pc, #16]	@ (8000398 <UartPutch+0x2c>)
 8000386:	79fb      	ldrb	r3, [r7, #7]
 8000388:	6053      	str	r3, [r2, #4]
}
 800038a:	bf00      	nop
 800038c:	370c      	adds	r7, #12
 800038e:	46bd      	mov	sp, r7
 8000390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000394:	4770      	bx	lr
 8000396:	bf00      	nop
 8000398:	40004400 	.word	0x40004400

0800039c <UartPuts>:
	// read received byte from RDR
	char ch = USART2->DR;
	return ch;
}

void UartPuts(char str[]) {
 800039c:	b580      	push	{r7, lr}
 800039e:	b084      	sub	sp, #16
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	6078      	str	r0, [r7, #4]
	int i;
	for(i=0; str[i]!='\0'; i++)
 80003a4:	2300      	movs	r3, #0
 80003a6:	60fb      	str	r3, [r7, #12]
 80003a8:	e009      	b.n	80003be <UartPuts+0x22>
		UartPutch(str[i]);
 80003aa:	68fb      	ldr	r3, [r7, #12]
 80003ac:	687a      	ldr	r2, [r7, #4]
 80003ae:	4413      	add	r3, r2
 80003b0:	781b      	ldrb	r3, [r3, #0]
 80003b2:	4618      	mov	r0, r3
 80003b4:	f7ff ffda 	bl	800036c <UartPutch>
	for(i=0; str[i]!='\0'; i++)
 80003b8:	68fb      	ldr	r3, [r7, #12]
 80003ba:	3301      	adds	r3, #1
 80003bc:	60fb      	str	r3, [r7, #12]
 80003be:	68fb      	ldr	r3, [r7, #12]
 80003c0:	687a      	ldr	r2, [r7, #4]
 80003c2:	4413      	add	r3, r2
 80003c4:	781b      	ldrb	r3, [r3, #0]
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d1ef      	bne.n	80003aa <UartPuts+0xe>
}
 80003ca:	bf00      	nop
 80003cc:	bf00      	nop
 80003ce:	3710      	adds	r7, #16
 80003d0:	46bd      	mov	sp, r7
 80003d2:	bd80      	pop	{r7, pc}

080003d4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003d4:	480d      	ldr	r0, [pc, #52]	@ (800040c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003d6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80003d8:	f7ff ff24 	bl	8000224 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003dc:	480c      	ldr	r0, [pc, #48]	@ (8000410 <LoopForever+0x6>)
  ldr r1, =_edata
 80003de:	490d      	ldr	r1, [pc, #52]	@ (8000414 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003e0:	4a0d      	ldr	r2, [pc, #52]	@ (8000418 <LoopForever+0xe>)
  movs r3, #0
 80003e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003e4:	e002      	b.n	80003ec <LoopCopyDataInit>

080003e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003ea:	3304      	adds	r3, #4

080003ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003f0:	d3f9      	bcc.n	80003e6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003f2:	4a0a      	ldr	r2, [pc, #40]	@ (800041c <LoopForever+0x12>)
  ldr r4, =_ebss
 80003f4:	4c0a      	ldr	r4, [pc, #40]	@ (8000420 <LoopForever+0x16>)
  movs r3, #0
 80003f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003f8:	e001      	b.n	80003fe <LoopFillZerobss>

080003fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003fc:	3204      	adds	r2, #4

080003fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000400:	d3fb      	bcc.n	80003fa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000402:	f001 f9ef 	bl	80017e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000406:	f7ff fef3 	bl	80001f0 <main>

0800040a <LoopForever>:

LoopForever:
  b LoopForever
 800040a:	e7fe      	b.n	800040a <LoopForever>
  ldr   r0, =_estack
 800040c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000410:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000414:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000418:	08001924 	.word	0x08001924
  ldr r2, =_sbss
 800041c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000420:	20003f0c 	.word	0x20003f0c

08000424 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000424:	e7fe      	b.n	8000424 <ADC_IRQHandler>

08000426 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000426:	b480      	push	{r7}
 8000428:	b083      	sub	sp, #12
 800042a:	af00      	add	r7, sp, #0
 800042c:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	f103 0208 	add.w	r2, r3, #8
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800043e:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	f103 0208 	add.w	r2, r3, #8
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	f103 0208 	add.w	r2, r3, #8
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	2200      	movs	r2, #0
 8000458:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800045a:	bf00      	nop
 800045c:	370c      	adds	r7, #12
 800045e:	46bd      	mov	sp, r7
 8000460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000464:	4770      	bx	lr

08000466 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000466:	b480      	push	{r7}
 8000468:	b083      	sub	sp, #12
 800046a:	af00      	add	r7, sp, #0
 800046c:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	2200      	movs	r2, #0
 8000472:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8000474:	bf00      	nop
 8000476:	370c      	adds	r7, #12
 8000478:	46bd      	mov	sp, r7
 800047a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047e:	4770      	bx	lr

08000480 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8000480:	b480      	push	{r7}
 8000482:	b085      	sub	sp, #20
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
 8000488:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	685b      	ldr	r3, [r3, #4]
 800048e:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8000490:	683b      	ldr	r3, [r7, #0]
 8000492:	68fa      	ldr	r2, [r7, #12]
 8000494:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000496:	68fb      	ldr	r3, [r7, #12]
 8000498:	689a      	ldr	r2, [r3, #8]
 800049a:	683b      	ldr	r3, [r7, #0]
 800049c:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 800049e:	68fb      	ldr	r3, [r7, #12]
 80004a0:	689b      	ldr	r3, [r3, #8]
 80004a2:	683a      	ldr	r2, [r7, #0]
 80004a4:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80004a6:	68fb      	ldr	r3, [r7, #12]
 80004a8:	683a      	ldr	r2, [r7, #0]
 80004aa:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80004ac:	683b      	ldr	r3, [r7, #0]
 80004ae:	687a      	ldr	r2, [r7, #4]
 80004b0:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	1c5a      	adds	r2, r3, #1
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	601a      	str	r2, [r3, #0]
}
 80004bc:	bf00      	nop
 80004be:	3714      	adds	r7, #20
 80004c0:	46bd      	mov	sp, r7
 80004c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c6:	4770      	bx	lr

080004c8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80004c8:	b480      	push	{r7}
 80004ca:	b085      	sub	sp, #20
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
 80004d0:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80004d2:	683b      	ldr	r3, [r7, #0]
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80004d8:	68bb      	ldr	r3, [r7, #8]
 80004da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80004de:	d103      	bne.n	80004e8 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	691b      	ldr	r3, [r3, #16]
 80004e4:	60fb      	str	r3, [r7, #12]
 80004e6:	e00c      	b.n	8000502 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	3308      	adds	r3, #8
 80004ec:	60fb      	str	r3, [r7, #12]
 80004ee:	e002      	b.n	80004f6 <vListInsert+0x2e>
 80004f0:	68fb      	ldr	r3, [r7, #12]
 80004f2:	685b      	ldr	r3, [r3, #4]
 80004f4:	60fb      	str	r3, [r7, #12]
 80004f6:	68fb      	ldr	r3, [r7, #12]
 80004f8:	685b      	ldr	r3, [r3, #4]
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	68ba      	ldr	r2, [r7, #8]
 80004fe:	429a      	cmp	r2, r3
 8000500:	d2f6      	bcs.n	80004f0 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8000502:	68fb      	ldr	r3, [r7, #12]
 8000504:	685a      	ldr	r2, [r3, #4]
 8000506:	683b      	ldr	r3, [r7, #0]
 8000508:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800050a:	683b      	ldr	r3, [r7, #0]
 800050c:	685b      	ldr	r3, [r3, #4]
 800050e:	683a      	ldr	r2, [r7, #0]
 8000510:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8000512:	683b      	ldr	r3, [r7, #0]
 8000514:	68fa      	ldr	r2, [r7, #12]
 8000516:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8000518:	68fb      	ldr	r3, [r7, #12]
 800051a:	683a      	ldr	r2, [r7, #0]
 800051c:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 800051e:	683b      	ldr	r3, [r7, #0]
 8000520:	687a      	ldr	r2, [r7, #4]
 8000522:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	1c5a      	adds	r2, r3, #1
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	601a      	str	r2, [r3, #0]
}
 800052e:	bf00      	nop
 8000530:	3714      	adds	r7, #20
 8000532:	46bd      	mov	sp, r7
 8000534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000538:	4770      	bx	lr

0800053a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800053a:	b480      	push	{r7}
 800053c:	b085      	sub	sp, #20
 800053e:	af00      	add	r7, sp, #0
 8000540:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	691b      	ldr	r3, [r3, #16]
 8000546:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	685b      	ldr	r3, [r3, #4]
 800054c:	687a      	ldr	r2, [r7, #4]
 800054e:	6892      	ldr	r2, [r2, #8]
 8000550:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	689b      	ldr	r3, [r3, #8]
 8000556:	687a      	ldr	r2, [r7, #4]
 8000558:	6852      	ldr	r2, [r2, #4]
 800055a:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800055c:	68fb      	ldr	r3, [r7, #12]
 800055e:	685b      	ldr	r3, [r3, #4]
 8000560:	687a      	ldr	r2, [r7, #4]
 8000562:	429a      	cmp	r2, r3
 8000564:	d103      	bne.n	800056e <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	689a      	ldr	r2, [r3, #8]
 800056a:	68fb      	ldr	r3, [r7, #12]
 800056c:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	2200      	movs	r2, #0
 8000572:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	1e5a      	subs	r2, r3, #1
 800057a:	68fb      	ldr	r3, [r7, #12]
 800057c:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 800057e:	68fb      	ldr	r3, [r7, #12]
 8000580:	681b      	ldr	r3, [r3, #0]
}
 8000582:	4618      	mov	r0, r3
 8000584:	3714      	adds	r7, #20
 8000586:	46bd      	mov	sp, r7
 8000588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058c:	4770      	bx	lr

0800058e <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800058e:	b580      	push	{r7, lr}
 8000590:	b08c      	sub	sp, #48	@ 0x30
 8000592:	af04      	add	r7, sp, #16
 8000594:	60f8      	str	r0, [r7, #12]
 8000596:	60b9      	str	r1, [r7, #8]
 8000598:	603b      	str	r3, [r7, #0]
 800059a:	4613      	mov	r3, r2
 800059c:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800059e:	88fb      	ldrh	r3, [r7, #6]
 80005a0:	009b      	lsls	r3, r3, #2
 80005a2:	4618      	mov	r0, r3
 80005a4:	f000 fed2 	bl	800134c <pvPortMalloc>
 80005a8:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 80005aa:	697b      	ldr	r3, [r7, #20]
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d00e      	beq.n	80005ce <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80005b0:	20a0      	movs	r0, #160	@ 0xa0
 80005b2:	f000 fecb 	bl	800134c <pvPortMalloc>
 80005b6:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 80005b8:	69fb      	ldr	r3, [r7, #28]
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d003      	beq.n	80005c6 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 80005be:	69fb      	ldr	r3, [r7, #28]
 80005c0:	697a      	ldr	r2, [r7, #20]
 80005c2:	631a      	str	r2, [r3, #48]	@ 0x30
 80005c4:	e005      	b.n	80005d2 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 80005c6:	6978      	ldr	r0, [r7, #20]
 80005c8:	f000 ff8e 	bl	80014e8 <vPortFree>
 80005cc:	e001      	b.n	80005d2 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 80005ce:	2300      	movs	r3, #0
 80005d0:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80005d2:	69fb      	ldr	r3, [r7, #28]
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d013      	beq.n	8000600 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80005d8:	88fa      	ldrh	r2, [r7, #6]
 80005da:	2300      	movs	r3, #0
 80005dc:	9303      	str	r3, [sp, #12]
 80005de:	69fb      	ldr	r3, [r7, #28]
 80005e0:	9302      	str	r3, [sp, #8]
 80005e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80005e4:	9301      	str	r3, [sp, #4]
 80005e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80005e8:	9300      	str	r3, [sp, #0]
 80005ea:	683b      	ldr	r3, [r7, #0]
 80005ec:	68b9      	ldr	r1, [r7, #8]
 80005ee:	68f8      	ldr	r0, [r7, #12]
 80005f0:	f000 f80e 	bl	8000610 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80005f4:	69f8      	ldr	r0, [r7, #28]
 80005f6:	f000 f8b1 	bl	800075c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80005fa:	2301      	movs	r3, #1
 80005fc:	61bb      	str	r3, [r7, #24]
 80005fe:	e002      	b.n	8000606 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8000600:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000604:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8000606:	69bb      	ldr	r3, [r7, #24]
    }
 8000608:	4618      	mov	r0, r3
 800060a:	3720      	adds	r7, #32
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}

08000610 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b088      	sub	sp, #32
 8000614:	af00      	add	r7, sp, #0
 8000616:	60f8      	str	r0, [r7, #12]
 8000618:	60b9      	str	r1, [r7, #8]
 800061a:	607a      	str	r2, [r7, #4]
 800061c:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800061e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000620:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8000628:	3b01      	subs	r3, #1
 800062a:	009b      	lsls	r3, r3, #2
 800062c:	4413      	add	r3, r2
 800062e:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8000630:	69bb      	ldr	r3, [r7, #24]
 8000632:	f023 0307 	bic.w	r3, r3, #7
 8000636:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8000638:	69bb      	ldr	r3, [r7, #24]
 800063a:	f003 0307 	and.w	r3, r3, #7
 800063e:	2b00      	cmp	r3, #0
 8000640:	d00b      	beq.n	800065a <prvInitialiseNewTask+0x4a>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000646:	f383 8811 	msr	BASEPRI, r3
 800064a:	f3bf 8f6f 	isb	sy
 800064e:	f3bf 8f4f 	dsb	sy
 8000652:	617b      	str	r3, [r7, #20]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000654:	bf00      	nop
 8000656:	bf00      	nop
 8000658:	e7fd      	b.n	8000656 <prvInitialiseNewTask+0x46>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800065a:	68bb      	ldr	r3, [r7, #8]
 800065c:	2b00      	cmp	r3, #0
 800065e:	d01f      	beq.n	80006a0 <prvInitialiseNewTask+0x90>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000660:	2300      	movs	r3, #0
 8000662:	61fb      	str	r3, [r7, #28]
 8000664:	e012      	b.n	800068c <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8000666:	68ba      	ldr	r2, [r7, #8]
 8000668:	69fb      	ldr	r3, [r7, #28]
 800066a:	4413      	add	r3, r2
 800066c:	7819      	ldrb	r1, [r3, #0]
 800066e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000670:	69fb      	ldr	r3, [r7, #28]
 8000672:	4413      	add	r3, r2
 8000674:	3334      	adds	r3, #52	@ 0x34
 8000676:	460a      	mov	r2, r1
 8000678:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800067a:	68ba      	ldr	r2, [r7, #8]
 800067c:	69fb      	ldr	r3, [r7, #28]
 800067e:	4413      	add	r3, r2
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	2b00      	cmp	r3, #0
 8000684:	d006      	beq.n	8000694 <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000686:	69fb      	ldr	r3, [r7, #28]
 8000688:	3301      	adds	r3, #1
 800068a:	61fb      	str	r3, [r7, #28]
 800068c:	69fb      	ldr	r3, [r7, #28]
 800068e:	2b0f      	cmp	r3, #15
 8000690:	d9e9      	bls.n	8000666 <prvInitialiseNewTask+0x56>
 8000692:	e000      	b.n	8000696 <prvInitialiseNewTask+0x86>
            {
                break;
 8000694:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8000696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000698:	2200      	movs	r2, #0
 800069a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800069e:	e003      	b.n	80006a8 <prvInitialiseNewTask+0x98>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80006a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006a2:	2200      	movs	r2, #0
 80006a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80006a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006aa:	2b06      	cmp	r3, #6
 80006ac:	d901      	bls.n	80006b2 <prvInitialiseNewTask+0xa2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80006ae:	2306      	movs	r3, #6
 80006b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80006b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80006b6:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 80006b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80006bc:	645a      	str	r2, [r3, #68]	@ 0x44
            pxNewTCB->uxMutexesHeld = 0;
 80006be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006c0:	2200      	movs	r2, #0
 80006c2:	649a      	str	r2, [r3, #72]	@ 0x48
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80006c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006c6:	3304      	adds	r3, #4
 80006c8:	4618      	mov	r0, r3
 80006ca:	f7ff fecc 	bl	8000466 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80006ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006d0:	3318      	adds	r3, #24
 80006d2:	4618      	mov	r0, r3
 80006d4:	f7ff fec7 	bl	8000466 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80006d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80006dc:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80006de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006e0:	f1c3 0207 	rsb	r2, r3, #7
 80006e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006e6:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80006e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80006ec:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 80006ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006f0:	3398      	adds	r3, #152	@ 0x98
 80006f2:	2204      	movs	r2, #4
 80006f4:	2100      	movs	r1, #0
 80006f6:	4618      	mov	r0, r3
 80006f8:	f001 f816 	bl	8001728 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 80006fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006fe:	339c      	adds	r3, #156	@ 0x9c
 8000700:	2201      	movs	r2, #1
 8000702:	2100      	movs	r1, #0
 8000704:	4618      	mov	r0, r3
 8000706:	f001 f80f 	bl	8001728 <memset>
    #if ( configUSE_NEWLIB_REENTRANT == 1 )
        {
            /* Initialise this task's Newlib reent structure.
             * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
             * for additional information. */
            _REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800070a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800070c:	334c      	adds	r3, #76	@ 0x4c
 800070e:	224c      	movs	r2, #76	@ 0x4c
 8000710:	2100      	movs	r1, #0
 8000712:	4618      	mov	r0, r3
 8000714:	f001 f808 	bl	8001728 <memset>
 8000718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800071a:	4a0d      	ldr	r2, [pc, #52]	@ (8000750 <prvInitialiseNewTask+0x140>)
 800071c:	651a      	str	r2, [r3, #80]	@ 0x50
 800071e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000720:	4a0c      	ldr	r2, [pc, #48]	@ (8000754 <prvInitialiseNewTask+0x144>)
 8000722:	655a      	str	r2, [r3, #84]	@ 0x54
 8000724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000726:	4a0c      	ldr	r2, [pc, #48]	@ (8000758 <prvInitialiseNewTask+0x148>)
 8000728:	659a      	str	r2, [r3, #88]	@ 0x58
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800072a:	683a      	ldr	r2, [r7, #0]
 800072c:	68f9      	ldr	r1, [r7, #12]
 800072e:	69b8      	ldr	r0, [r7, #24]
 8000730:	f000 fbf2 	bl	8000f18 <pxPortInitialiseStack>
 8000734:	4602      	mov	r2, r0
 8000736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000738:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 800073a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800073c:	2b00      	cmp	r3, #0
 800073e:	d002      	beq.n	8000746 <prvInitialiseNewTask+0x136>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8000740:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000742:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000744:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8000746:	bf00      	nop
 8000748:	3720      	adds	r7, #32
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	20003dcc 	.word	0x20003dcc
 8000754:	20003e34 	.word	0x20003e34
 8000758:	20003e9c 	.word	0x20003e9c

0800075c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8000764:	f000 fd0a 	bl	800117c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8000768:	4b2a      	ldr	r3, [pc, #168]	@ (8000814 <prvAddNewTaskToReadyList+0xb8>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	3301      	adds	r3, #1
 800076e:	4a29      	ldr	r2, [pc, #164]	@ (8000814 <prvAddNewTaskToReadyList+0xb8>)
 8000770:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8000772:	4b29      	ldr	r3, [pc, #164]	@ (8000818 <prvAddNewTaskToReadyList+0xbc>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	2b00      	cmp	r3, #0
 8000778:	d109      	bne.n	800078e <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800077a:	4a27      	ldr	r2, [pc, #156]	@ (8000818 <prvAddNewTaskToReadyList+0xbc>)
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8000780:	4b24      	ldr	r3, [pc, #144]	@ (8000814 <prvAddNewTaskToReadyList+0xb8>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	2b01      	cmp	r3, #1
 8000786:	d110      	bne.n	80007aa <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8000788:	f000 fac0 	bl	8000d0c <prvInitialiseTaskLists>
 800078c:	e00d      	b.n	80007aa <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800078e:	4b23      	ldr	r3, [pc, #140]	@ (800081c <prvAddNewTaskToReadyList+0xc0>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	2b00      	cmp	r3, #0
 8000794:	d109      	bne.n	80007aa <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8000796:	4b20      	ldr	r3, [pc, #128]	@ (8000818 <prvAddNewTaskToReadyList+0xbc>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007a0:	429a      	cmp	r2, r3
 80007a2:	d802      	bhi.n	80007aa <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80007a4:	4a1c      	ldr	r2, [pc, #112]	@ (8000818 <prvAddNewTaskToReadyList+0xbc>)
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80007aa:	4b1d      	ldr	r3, [pc, #116]	@ (8000820 <prvAddNewTaskToReadyList+0xc4>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	3301      	adds	r3, #1
 80007b0:	4a1b      	ldr	r2, [pc, #108]	@ (8000820 <prvAddNewTaskToReadyList+0xc4>)
 80007b2:	6013      	str	r3, [r2, #0]
                pxNewTCB->uxTCBNumber = uxTaskNumber;
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007b8:	2201      	movs	r2, #1
 80007ba:	409a      	lsls	r2, r3
 80007bc:	4b19      	ldr	r3, [pc, #100]	@ (8000824 <prvAddNewTaskToReadyList+0xc8>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4313      	orrs	r3, r2
 80007c2:	4a18      	ldr	r2, [pc, #96]	@ (8000824 <prvAddNewTaskToReadyList+0xc8>)
 80007c4:	6013      	str	r3, [r2, #0]
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80007ca:	4613      	mov	r3, r2
 80007cc:	009b      	lsls	r3, r3, #2
 80007ce:	4413      	add	r3, r2
 80007d0:	009b      	lsls	r3, r3, #2
 80007d2:	4a15      	ldr	r2, [pc, #84]	@ (8000828 <prvAddNewTaskToReadyList+0xcc>)
 80007d4:	441a      	add	r2, r3
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	3304      	adds	r3, #4
 80007da:	4619      	mov	r1, r3
 80007dc:	4610      	mov	r0, r2
 80007de:	f7ff fe4f 	bl	8000480 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80007e2:	f000 fcfd 	bl	80011e0 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80007e6:	4b0d      	ldr	r3, [pc, #52]	@ (800081c <prvAddNewTaskToReadyList+0xc0>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d00e      	beq.n	800080c <prvAddNewTaskToReadyList+0xb0>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80007ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000818 <prvAddNewTaskToReadyList+0xbc>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007f8:	429a      	cmp	r2, r3
 80007fa:	d207      	bcs.n	800080c <prvAddNewTaskToReadyList+0xb0>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80007fc:	4b0b      	ldr	r3, [pc, #44]	@ (800082c <prvAddNewTaskToReadyList+0xd0>)
 80007fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000802:	601a      	str	r2, [r3, #0]
 8000804:	f3bf 8f4f 	dsb	sy
 8000808:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800080c:	bf00      	nop
 800080e:	3708      	adds	r7, #8
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	20000178 	.word	0x20000178
 8000818:	20000078 	.word	0x20000078
 800081c:	20000184 	.word	0x20000184
 8000820:	20000194 	.word	0x20000194
 8000824:	20000180 	.word	0x20000180
 8000828:	2000007c 	.word	0x2000007c
 800082c:	e000ed04 	.word	0xe000ed04

08000830 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8000830:	b580      	push	{r7, lr}
 8000832:	b084      	sub	sp, #16
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8000838:	2300      	movs	r3, #0
 800083a:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d018      	beq.n	8000874 <vTaskDelay+0x44>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8000842:	4b14      	ldr	r3, [pc, #80]	@ (8000894 <vTaskDelay+0x64>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d00b      	beq.n	8000862 <vTaskDelay+0x32>
        __asm volatile
 800084a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800084e:	f383 8811 	msr	BASEPRI, r3
 8000852:	f3bf 8f6f 	isb	sy
 8000856:	f3bf 8f4f 	dsb	sy
 800085a:	60bb      	str	r3, [r7, #8]
    }
 800085c:	bf00      	nop
 800085e:	bf00      	nop
 8000860:	e7fd      	b.n	800085e <vTaskDelay+0x2e>
            vTaskSuspendAll();
 8000862:	f000 f871 	bl	8000948 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8000866:	2100      	movs	r1, #0
 8000868:	6878      	ldr	r0, [r7, #4]
 800086a:	f000 faef 	bl	8000e4c <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 800086e:	f000 f879 	bl	8000964 <xTaskResumeAll>
 8000872:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	2b00      	cmp	r3, #0
 8000878:	d107      	bne.n	800088a <vTaskDelay+0x5a>
        {
            portYIELD_WITHIN_API();
 800087a:	4b07      	ldr	r3, [pc, #28]	@ (8000898 <vTaskDelay+0x68>)
 800087c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000880:	601a      	str	r2, [r3, #0]
 8000882:	f3bf 8f4f 	dsb	sy
 8000886:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800088a:	bf00      	nop
 800088c:	3710      	adds	r7, #16
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	200001a0 	.word	0x200001a0
 8000898:	e000ed04 	.word	0xe000ed04

0800089c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b086      	sub	sp, #24
 80008a0:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 80008a2:	4b20      	ldr	r3, [pc, #128]	@ (8000924 <vTaskStartScheduler+0x88>)
 80008a4:	9301      	str	r3, [sp, #4]
 80008a6:	2300      	movs	r3, #0
 80008a8:	9300      	str	r3, [sp, #0]
 80008aa:	2300      	movs	r3, #0
 80008ac:	2280      	movs	r2, #128	@ 0x80
 80008ae:	491e      	ldr	r1, [pc, #120]	@ (8000928 <vTaskStartScheduler+0x8c>)
 80008b0:	481e      	ldr	r0, [pc, #120]	@ (800092c <vTaskStartScheduler+0x90>)
 80008b2:	f7ff fe6c 	bl	800058e <xTaskCreate>
 80008b6:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	2b01      	cmp	r3, #1
 80008bc:	d11b      	bne.n	80008f6 <vTaskStartScheduler+0x5a>
        __asm volatile
 80008be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80008c2:	f383 8811 	msr	BASEPRI, r3
 80008c6:	f3bf 8f6f 	isb	sy
 80008ca:	f3bf 8f4f 	dsb	sy
 80008ce:	60bb      	str	r3, [r7, #8]
    }
 80008d0:	bf00      	nop
            {
                /* Switch Newlib's _impure_ptr variable to point to the _reent
                 * structure specific to the task that will run first.
                 * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80008d2:	4b17      	ldr	r3, [pc, #92]	@ (8000930 <vTaskStartScheduler+0x94>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	334c      	adds	r3, #76	@ 0x4c
 80008d8:	4a16      	ldr	r2, [pc, #88]	@ (8000934 <vTaskStartScheduler+0x98>)
 80008da:	6013      	str	r3, [r2, #0]
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 80008dc:	4b16      	ldr	r3, [pc, #88]	@ (8000938 <vTaskStartScheduler+0x9c>)
 80008de:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80008e2:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80008e4:	4b15      	ldr	r3, [pc, #84]	@ (800093c <vTaskStartScheduler+0xa0>)
 80008e6:	2201      	movs	r2, #1
 80008e8:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80008ea:	4b15      	ldr	r3, [pc, #84]	@ (8000940 <vTaskStartScheduler+0xa4>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 80008f0:	f000 fba0 	bl	8001034 <xPortStartScheduler>
 80008f4:	e00f      	b.n	8000916 <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80008f6:	68fb      	ldr	r3, [r7, #12]
 80008f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80008fc:	d10b      	bne.n	8000916 <vTaskStartScheduler+0x7a>
        __asm volatile
 80008fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000902:	f383 8811 	msr	BASEPRI, r3
 8000906:	f3bf 8f6f 	isb	sy
 800090a:	f3bf 8f4f 	dsb	sy
 800090e:	607b      	str	r3, [r7, #4]
    }
 8000910:	bf00      	nop
 8000912:	bf00      	nop
 8000914:	e7fd      	b.n	8000912 <vTaskStartScheduler+0x76>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8000916:	4b0b      	ldr	r3, [pc, #44]	@ (8000944 <vTaskStartScheduler+0xa8>)
 8000918:	681b      	ldr	r3, [r3, #0]
}
 800091a:	bf00      	nop
 800091c:	3710      	adds	r7, #16
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	2000019c 	.word	0x2000019c
 8000928:	08001914 	.word	0x08001914
 800092c:	08000cdd 	.word	0x08000cdd
 8000930:	20000078 	.word	0x20000078
 8000934:	2000000c 	.word	0x2000000c
 8000938:	20000198 	.word	0x20000198
 800093c:	20000184 	.word	0x20000184
 8000940:	2000017c 	.word	0x2000017c
 8000944:	20000004 	.word	0x20000004

08000948 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 800094c:	4b04      	ldr	r3, [pc, #16]	@ (8000960 <vTaskSuspendAll+0x18>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	3301      	adds	r3, #1
 8000952:	4a03      	ldr	r2, [pc, #12]	@ (8000960 <vTaskSuspendAll+0x18>)
 8000954:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8000956:	bf00      	nop
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr
 8000960:	200001a0 	.word	0x200001a0

08000964 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b084      	sub	sp, #16
 8000968:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800096a:	2300      	movs	r3, #0
 800096c:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 800096e:	2300      	movs	r3, #0
 8000970:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8000972:	4b42      	ldr	r3, [pc, #264]	@ (8000a7c <xTaskResumeAll+0x118>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	2b00      	cmp	r3, #0
 8000978:	d10b      	bne.n	8000992 <xTaskResumeAll+0x2e>
        __asm volatile
 800097a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800097e:	f383 8811 	msr	BASEPRI, r3
 8000982:	f3bf 8f6f 	isb	sy
 8000986:	f3bf 8f4f 	dsb	sy
 800098a:	603b      	str	r3, [r7, #0]
    }
 800098c:	bf00      	nop
 800098e:	bf00      	nop
 8000990:	e7fd      	b.n	800098e <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8000992:	f000 fbf3 	bl	800117c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8000996:	4b39      	ldr	r3, [pc, #228]	@ (8000a7c <xTaskResumeAll+0x118>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	3b01      	subs	r3, #1
 800099c:	4a37      	ldr	r2, [pc, #220]	@ (8000a7c <xTaskResumeAll+0x118>)
 800099e:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80009a0:	4b36      	ldr	r3, [pc, #216]	@ (8000a7c <xTaskResumeAll+0x118>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d161      	bne.n	8000a6c <xTaskResumeAll+0x108>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80009a8:	4b35      	ldr	r3, [pc, #212]	@ (8000a80 <xTaskResumeAll+0x11c>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d05d      	beq.n	8000a6c <xTaskResumeAll+0x108>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80009b0:	e02e      	b.n	8000a10 <xTaskResumeAll+0xac>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80009b2:	4b34      	ldr	r3, [pc, #208]	@ (8000a84 <xTaskResumeAll+0x120>)
 80009b4:	68db      	ldr	r3, [r3, #12]
 80009b6:	68db      	ldr	r3, [r3, #12]
 80009b8:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80009ba:	68fb      	ldr	r3, [r7, #12]
 80009bc:	3318      	adds	r3, #24
 80009be:	4618      	mov	r0, r3
 80009c0:	f7ff fdbb 	bl	800053a <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	3304      	adds	r3, #4
 80009c8:	4618      	mov	r0, r3
 80009ca:	f7ff fdb6 	bl	800053a <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009d2:	2201      	movs	r2, #1
 80009d4:	409a      	lsls	r2, r3
 80009d6:	4b2c      	ldr	r3, [pc, #176]	@ (8000a88 <xTaskResumeAll+0x124>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	4313      	orrs	r3, r2
 80009dc:	4a2a      	ldr	r2, [pc, #168]	@ (8000a88 <xTaskResumeAll+0x124>)
 80009de:	6013      	str	r3, [r2, #0]
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80009e4:	4613      	mov	r3, r2
 80009e6:	009b      	lsls	r3, r3, #2
 80009e8:	4413      	add	r3, r2
 80009ea:	009b      	lsls	r3, r3, #2
 80009ec:	4a27      	ldr	r2, [pc, #156]	@ (8000a8c <xTaskResumeAll+0x128>)
 80009ee:	441a      	add	r2, r3
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	3304      	adds	r3, #4
 80009f4:	4619      	mov	r1, r3
 80009f6:	4610      	mov	r0, r2
 80009f8:	f7ff fd42 	bl	8000480 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a00:	4b23      	ldr	r3, [pc, #140]	@ (8000a90 <xTaskResumeAll+0x12c>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a06:	429a      	cmp	r2, r3
 8000a08:	d302      	bcc.n	8000a10 <xTaskResumeAll+0xac>
                    {
                        xYieldPending = pdTRUE;
 8000a0a:	4b22      	ldr	r3, [pc, #136]	@ (8000a94 <xTaskResumeAll+0x130>)
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8000a10:	4b1c      	ldr	r3, [pc, #112]	@ (8000a84 <xTaskResumeAll+0x120>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d1cc      	bne.n	80009b2 <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <xTaskResumeAll+0xbe>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8000a1e:	f000 f9f9 	bl	8000e14 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8000a22:	4b1d      	ldr	r3, [pc, #116]	@ (8000a98 <xTaskResumeAll+0x134>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d010      	beq.n	8000a50 <xTaskResumeAll+0xec>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8000a2e:	f000 f837 	bl	8000aa0 <xTaskIncrementTick>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d002      	beq.n	8000a3e <xTaskResumeAll+0xda>
                            {
                                xYieldPending = pdTRUE;
 8000a38:	4b16      	ldr	r3, [pc, #88]	@ (8000a94 <xTaskResumeAll+0x130>)
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	3b01      	subs	r3, #1
 8000a42:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d1f1      	bne.n	8000a2e <xTaskResumeAll+0xca>

                        xPendedTicks = 0;
 8000a4a:	4b13      	ldr	r3, [pc, #76]	@ (8000a98 <xTaskResumeAll+0x134>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8000a50:	4b10      	ldr	r3, [pc, #64]	@ (8000a94 <xTaskResumeAll+0x130>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d009      	beq.n	8000a6c <xTaskResumeAll+0x108>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8000a58:	2301      	movs	r3, #1
 8000a5a:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8000a5c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a9c <xTaskResumeAll+0x138>)
 8000a5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000a62:	601a      	str	r2, [r3, #0]
 8000a64:	f3bf 8f4f 	dsb	sy
 8000a68:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8000a6c:	f000 fbb8 	bl	80011e0 <vPortExitCritical>

    return xAlreadyYielded;
 8000a70:	68bb      	ldr	r3, [r7, #8]
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	3710      	adds	r7, #16
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	200001a0 	.word	0x200001a0
 8000a80:	20000178 	.word	0x20000178
 8000a84:	20000138 	.word	0x20000138
 8000a88:	20000180 	.word	0x20000180
 8000a8c:	2000007c 	.word	0x2000007c
 8000a90:	20000078 	.word	0x20000078
 8000a94:	2000018c 	.word	0x2000018c
 8000a98:	20000188 	.word	0x20000188
 8000a9c:	e000ed04 	.word	0xe000ed04

08000aa0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b086      	sub	sp, #24
 8000aa4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000aaa:	4b4f      	ldr	r3, [pc, #316]	@ (8000be8 <xTaskIncrementTick+0x148>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	f040 808f 	bne.w	8000bd2 <xTaskIncrementTick+0x132>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8000ab4:	4b4d      	ldr	r3, [pc, #308]	@ (8000bec <xTaskIncrementTick+0x14c>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	3301      	adds	r3, #1
 8000aba:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8000abc:	4a4b      	ldr	r2, [pc, #300]	@ (8000bec <xTaskIncrementTick+0x14c>)
 8000abe:	693b      	ldr	r3, [r7, #16]
 8000ac0:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8000ac2:	693b      	ldr	r3, [r7, #16]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d121      	bne.n	8000b0c <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8000ac8:	4b49      	ldr	r3, [pc, #292]	@ (8000bf0 <xTaskIncrementTick+0x150>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d00b      	beq.n	8000aea <xTaskIncrementTick+0x4a>
        __asm volatile
 8000ad2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000ad6:	f383 8811 	msr	BASEPRI, r3
 8000ada:	f3bf 8f6f 	isb	sy
 8000ade:	f3bf 8f4f 	dsb	sy
 8000ae2:	603b      	str	r3, [r7, #0]
    }
 8000ae4:	bf00      	nop
 8000ae6:	bf00      	nop
 8000ae8:	e7fd      	b.n	8000ae6 <xTaskIncrementTick+0x46>
 8000aea:	4b41      	ldr	r3, [pc, #260]	@ (8000bf0 <xTaskIncrementTick+0x150>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	60fb      	str	r3, [r7, #12]
 8000af0:	4b40      	ldr	r3, [pc, #256]	@ (8000bf4 <xTaskIncrementTick+0x154>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a3e      	ldr	r2, [pc, #248]	@ (8000bf0 <xTaskIncrementTick+0x150>)
 8000af6:	6013      	str	r3, [r2, #0]
 8000af8:	4a3e      	ldr	r2, [pc, #248]	@ (8000bf4 <xTaskIncrementTick+0x154>)
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	6013      	str	r3, [r2, #0]
 8000afe:	4b3e      	ldr	r3, [pc, #248]	@ (8000bf8 <xTaskIncrementTick+0x158>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	3301      	adds	r3, #1
 8000b04:	4a3c      	ldr	r2, [pc, #240]	@ (8000bf8 <xTaskIncrementTick+0x158>)
 8000b06:	6013      	str	r3, [r2, #0]
 8000b08:	f000 f984 	bl	8000e14 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8000b0c:	4b3b      	ldr	r3, [pc, #236]	@ (8000bfc <xTaskIncrementTick+0x15c>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	693a      	ldr	r2, [r7, #16]
 8000b12:	429a      	cmp	r2, r3
 8000b14:	d348      	bcc.n	8000ba8 <xTaskIncrementTick+0x108>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000b16:	4b36      	ldr	r3, [pc, #216]	@ (8000bf0 <xTaskIncrementTick+0x150>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d104      	bne.n	8000b2a <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000b20:	4b36      	ldr	r3, [pc, #216]	@ (8000bfc <xTaskIncrementTick+0x15c>)
 8000b22:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000b26:	601a      	str	r2, [r3, #0]
                    break;
 8000b28:	e03e      	b.n	8000ba8 <xTaskIncrementTick+0x108>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000b2a:	4b31      	ldr	r3, [pc, #196]	@ (8000bf0 <xTaskIncrementTick+0x150>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	68db      	ldr	r3, [r3, #12]
 8000b30:	68db      	ldr	r3, [r3, #12]
 8000b32:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8000b34:	68bb      	ldr	r3, [r7, #8]
 8000b36:	685b      	ldr	r3, [r3, #4]
 8000b38:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8000b3a:	693a      	ldr	r2, [r7, #16]
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	429a      	cmp	r2, r3
 8000b40:	d203      	bcs.n	8000b4a <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8000b42:	4a2e      	ldr	r2, [pc, #184]	@ (8000bfc <xTaskIncrementTick+0x15c>)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8000b48:	e02e      	b.n	8000ba8 <xTaskIncrementTick+0x108>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8000b4a:	68bb      	ldr	r3, [r7, #8]
 8000b4c:	3304      	adds	r3, #4
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f7ff fcf3 	bl	800053a <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8000b54:	68bb      	ldr	r3, [r7, #8]
 8000b56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d004      	beq.n	8000b66 <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8000b5c:	68bb      	ldr	r3, [r7, #8]
 8000b5e:	3318      	adds	r3, #24
 8000b60:	4618      	mov	r0, r3
 8000b62:	f7ff fcea 	bl	800053a <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8000b66:	68bb      	ldr	r3, [r7, #8]
 8000b68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b6a:	2201      	movs	r2, #1
 8000b6c:	409a      	lsls	r2, r3
 8000b6e:	4b24      	ldr	r3, [pc, #144]	@ (8000c00 <xTaskIncrementTick+0x160>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	4313      	orrs	r3, r2
 8000b74:	4a22      	ldr	r2, [pc, #136]	@ (8000c00 <xTaskIncrementTick+0x160>)
 8000b76:	6013      	str	r3, [r2, #0]
 8000b78:	68bb      	ldr	r3, [r7, #8]
 8000b7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b7c:	4613      	mov	r3, r2
 8000b7e:	009b      	lsls	r3, r3, #2
 8000b80:	4413      	add	r3, r2
 8000b82:	009b      	lsls	r3, r3, #2
 8000b84:	4a1f      	ldr	r2, [pc, #124]	@ (8000c04 <xTaskIncrementTick+0x164>)
 8000b86:	441a      	add	r2, r3
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	3304      	adds	r3, #4
 8000b8c:	4619      	mov	r1, r3
 8000b8e:	4610      	mov	r0, r2
 8000b90:	f7ff fc76 	bl	8000480 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8000b94:	68bb      	ldr	r3, [r7, #8]
 8000b96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b98:	4b1b      	ldr	r3, [pc, #108]	@ (8000c08 <xTaskIncrementTick+0x168>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b9e:	429a      	cmp	r2, r3
 8000ba0:	d3b9      	bcc.n	8000b16 <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000ba6:	e7b6      	b.n	8000b16 <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8000ba8:	4b17      	ldr	r3, [pc, #92]	@ (8000c08 <xTaskIncrementTick+0x168>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000bae:	4915      	ldr	r1, [pc, #84]	@ (8000c04 <xTaskIncrementTick+0x164>)
 8000bb0:	4613      	mov	r3, r2
 8000bb2:	009b      	lsls	r3, r3, #2
 8000bb4:	4413      	add	r3, r2
 8000bb6:	009b      	lsls	r3, r3, #2
 8000bb8:	440b      	add	r3, r1
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	2b01      	cmp	r3, #1
 8000bbe:	d901      	bls.n	8000bc4 <xTaskIncrementTick+0x124>
                {
                    xSwitchRequired = pdTRUE;
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8000bc4:	4b11      	ldr	r3, [pc, #68]	@ (8000c0c <xTaskIncrementTick+0x16c>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d007      	beq.n	8000bdc <xTaskIncrementTick+0x13c>
                {
                    xSwitchRequired = pdTRUE;
 8000bcc:	2301      	movs	r3, #1
 8000bce:	617b      	str	r3, [r7, #20]
 8000bd0:	e004      	b.n	8000bdc <xTaskIncrementTick+0x13c>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8000bd2:	4b0f      	ldr	r3, [pc, #60]	@ (8000c10 <xTaskIncrementTick+0x170>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	3301      	adds	r3, #1
 8000bd8:	4a0d      	ldr	r2, [pc, #52]	@ (8000c10 <xTaskIncrementTick+0x170>)
 8000bda:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8000bdc:	697b      	ldr	r3, [r7, #20]
}
 8000bde:	4618      	mov	r0, r3
 8000be0:	3718      	adds	r7, #24
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	200001a0 	.word	0x200001a0
 8000bec:	2000017c 	.word	0x2000017c
 8000bf0:	20000130 	.word	0x20000130
 8000bf4:	20000134 	.word	0x20000134
 8000bf8:	20000190 	.word	0x20000190
 8000bfc:	20000198 	.word	0x20000198
 8000c00:	20000180 	.word	0x20000180
 8000c04:	2000007c 	.word	0x2000007c
 8000c08:	20000078 	.word	0x20000078
 8000c0c:	2000018c 	.word	0x2000018c
 8000c10:	20000188 	.word	0x20000188

08000c14 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8000c14:	b480      	push	{r7}
 8000c16:	b087      	sub	sp, #28
 8000c18:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8000c1a:	4b2a      	ldr	r3, [pc, #168]	@ (8000cc4 <vTaskSwitchContext+0xb0>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d003      	beq.n	8000c2a <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8000c22:	4b29      	ldr	r3, [pc, #164]	@ (8000cc8 <vTaskSwitchContext+0xb4>)
 8000c24:	2201      	movs	r2, #1
 8000c26:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8000c28:	e045      	b.n	8000cb6 <vTaskSwitchContext+0xa2>
        xYieldPending = pdFALSE;
 8000c2a:	4b27      	ldr	r3, [pc, #156]	@ (8000cc8 <vTaskSwitchContext+0xb4>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000c30:	4b26      	ldr	r3, [pc, #152]	@ (8000ccc <vTaskSwitchContext+0xb8>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	fab3 f383 	clz	r3, r3
 8000c3c:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8000c3e:	7afb      	ldrb	r3, [r7, #11]
 8000c40:	f1c3 031f 	rsb	r3, r3, #31
 8000c44:	617b      	str	r3, [r7, #20]
 8000c46:	4922      	ldr	r1, [pc, #136]	@ (8000cd0 <vTaskSwitchContext+0xbc>)
 8000c48:	697a      	ldr	r2, [r7, #20]
 8000c4a:	4613      	mov	r3, r2
 8000c4c:	009b      	lsls	r3, r3, #2
 8000c4e:	4413      	add	r3, r2
 8000c50:	009b      	lsls	r3, r3, #2
 8000c52:	440b      	add	r3, r1
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d10b      	bne.n	8000c72 <vTaskSwitchContext+0x5e>
        __asm volatile
 8000c5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000c5e:	f383 8811 	msr	BASEPRI, r3
 8000c62:	f3bf 8f6f 	isb	sy
 8000c66:	f3bf 8f4f 	dsb	sy
 8000c6a:	607b      	str	r3, [r7, #4]
    }
 8000c6c:	bf00      	nop
 8000c6e:	bf00      	nop
 8000c70:	e7fd      	b.n	8000c6e <vTaskSwitchContext+0x5a>
 8000c72:	697a      	ldr	r2, [r7, #20]
 8000c74:	4613      	mov	r3, r2
 8000c76:	009b      	lsls	r3, r3, #2
 8000c78:	4413      	add	r3, r2
 8000c7a:	009b      	lsls	r3, r3, #2
 8000c7c:	4a14      	ldr	r2, [pc, #80]	@ (8000cd0 <vTaskSwitchContext+0xbc>)
 8000c7e:	4413      	add	r3, r2
 8000c80:	613b      	str	r3, [r7, #16]
 8000c82:	693b      	ldr	r3, [r7, #16]
 8000c84:	685b      	ldr	r3, [r3, #4]
 8000c86:	685a      	ldr	r2, [r3, #4]
 8000c88:	693b      	ldr	r3, [r7, #16]
 8000c8a:	605a      	str	r2, [r3, #4]
 8000c8c:	693b      	ldr	r3, [r7, #16]
 8000c8e:	685a      	ldr	r2, [r3, #4]
 8000c90:	693b      	ldr	r3, [r7, #16]
 8000c92:	3308      	adds	r3, #8
 8000c94:	429a      	cmp	r2, r3
 8000c96:	d104      	bne.n	8000ca2 <vTaskSwitchContext+0x8e>
 8000c98:	693b      	ldr	r3, [r7, #16]
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	685a      	ldr	r2, [r3, #4]
 8000c9e:	693b      	ldr	r3, [r7, #16]
 8000ca0:	605a      	str	r2, [r3, #4]
 8000ca2:	693b      	ldr	r3, [r7, #16]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	68db      	ldr	r3, [r3, #12]
 8000ca8:	4a0a      	ldr	r2, [pc, #40]	@ (8000cd4 <vTaskSwitchContext+0xc0>)
 8000caa:	6013      	str	r3, [r2, #0]
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8000cac:	4b09      	ldr	r3, [pc, #36]	@ (8000cd4 <vTaskSwitchContext+0xc0>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	334c      	adds	r3, #76	@ 0x4c
 8000cb2:	4a09      	ldr	r2, [pc, #36]	@ (8000cd8 <vTaskSwitchContext+0xc4>)
 8000cb4:	6013      	str	r3, [r2, #0]
}
 8000cb6:	bf00      	nop
 8000cb8:	371c      	adds	r7, #28
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	200001a0 	.word	0x200001a0
 8000cc8:	2000018c 	.word	0x2000018c
 8000ccc:	20000180 	.word	0x20000180
 8000cd0:	2000007c 	.word	0x2000007c
 8000cd4:	20000078 	.word	0x20000078
 8000cd8:	2000000c 	.word	0x2000000c

08000cdc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8000ce4:	f000 f852 	bl	8000d8c <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8000ce8:	4b06      	ldr	r3, [pc, #24]	@ (8000d04 <prvIdleTask+0x28>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	2b01      	cmp	r3, #1
 8000cee:	d9f9      	bls.n	8000ce4 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8000cf0:	4b05      	ldr	r3, [pc, #20]	@ (8000d08 <prvIdleTask+0x2c>)
 8000cf2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000cf6:	601a      	str	r2, [r3, #0]
 8000cf8:	f3bf 8f4f 	dsb	sy
 8000cfc:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8000d00:	e7f0      	b.n	8000ce4 <prvIdleTask+0x8>
 8000d02:	bf00      	nop
 8000d04:	2000007c 	.word	0x2000007c
 8000d08:	e000ed04 	.word	0xe000ed04

08000d0c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b082      	sub	sp, #8
 8000d10:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8000d12:	2300      	movs	r3, #0
 8000d14:	607b      	str	r3, [r7, #4]
 8000d16:	e00c      	b.n	8000d32 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8000d18:	687a      	ldr	r2, [r7, #4]
 8000d1a:	4613      	mov	r3, r2
 8000d1c:	009b      	lsls	r3, r3, #2
 8000d1e:	4413      	add	r3, r2
 8000d20:	009b      	lsls	r3, r3, #2
 8000d22:	4a12      	ldr	r2, [pc, #72]	@ (8000d6c <prvInitialiseTaskLists+0x60>)
 8000d24:	4413      	add	r3, r2
 8000d26:	4618      	mov	r0, r3
 8000d28:	f7ff fb7d 	bl	8000426 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	3301      	adds	r3, #1
 8000d30:	607b      	str	r3, [r7, #4]
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	2b06      	cmp	r3, #6
 8000d36:	d9ef      	bls.n	8000d18 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8000d38:	480d      	ldr	r0, [pc, #52]	@ (8000d70 <prvInitialiseTaskLists+0x64>)
 8000d3a:	f7ff fb74 	bl	8000426 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8000d3e:	480d      	ldr	r0, [pc, #52]	@ (8000d74 <prvInitialiseTaskLists+0x68>)
 8000d40:	f7ff fb71 	bl	8000426 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8000d44:	480c      	ldr	r0, [pc, #48]	@ (8000d78 <prvInitialiseTaskLists+0x6c>)
 8000d46:	f7ff fb6e 	bl	8000426 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8000d4a:	480c      	ldr	r0, [pc, #48]	@ (8000d7c <prvInitialiseTaskLists+0x70>)
 8000d4c:	f7ff fb6b 	bl	8000426 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8000d50:	480b      	ldr	r0, [pc, #44]	@ (8000d80 <prvInitialiseTaskLists+0x74>)
 8000d52:	f7ff fb68 	bl	8000426 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8000d56:	4b0b      	ldr	r3, [pc, #44]	@ (8000d84 <prvInitialiseTaskLists+0x78>)
 8000d58:	4a05      	ldr	r2, [pc, #20]	@ (8000d70 <prvInitialiseTaskLists+0x64>)
 8000d5a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8000d5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000d88 <prvInitialiseTaskLists+0x7c>)
 8000d5e:	4a05      	ldr	r2, [pc, #20]	@ (8000d74 <prvInitialiseTaskLists+0x68>)
 8000d60:	601a      	str	r2, [r3, #0]
}
 8000d62:	bf00      	nop
 8000d64:	3708      	adds	r7, #8
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	2000007c 	.word	0x2000007c
 8000d70:	20000108 	.word	0x20000108
 8000d74:	2000011c 	.word	0x2000011c
 8000d78:	20000138 	.word	0x20000138
 8000d7c:	2000014c 	.word	0x2000014c
 8000d80:	20000164 	.word	0x20000164
 8000d84:	20000130 	.word	0x20000130
 8000d88:	20000134 	.word	0x20000134

08000d8c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8000d92:	e019      	b.n	8000dc8 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8000d94:	f000 f9f2 	bl	800117c <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000d98:	4b10      	ldr	r3, [pc, #64]	@ (8000ddc <prvCheckTasksWaitingTermination+0x50>)
 8000d9a:	68db      	ldr	r3, [r3, #12]
 8000d9c:	68db      	ldr	r3, [r3, #12]
 8000d9e:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	3304      	adds	r3, #4
 8000da4:	4618      	mov	r0, r3
 8000da6:	f7ff fbc8 	bl	800053a <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8000daa:	4b0d      	ldr	r3, [pc, #52]	@ (8000de0 <prvCheckTasksWaitingTermination+0x54>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	3b01      	subs	r3, #1
 8000db0:	4a0b      	ldr	r2, [pc, #44]	@ (8000de0 <prvCheckTasksWaitingTermination+0x54>)
 8000db2:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8000db4:	4b0b      	ldr	r3, [pc, #44]	@ (8000de4 <prvCheckTasksWaitingTermination+0x58>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	3b01      	subs	r3, #1
 8000dba:	4a0a      	ldr	r2, [pc, #40]	@ (8000de4 <prvCheckTasksWaitingTermination+0x58>)
 8000dbc:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8000dbe:	f000 fa0f 	bl	80011e0 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8000dc2:	6878      	ldr	r0, [r7, #4]
 8000dc4:	f000 f810 	bl	8000de8 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8000dc8:	4b06      	ldr	r3, [pc, #24]	@ (8000de4 <prvCheckTasksWaitingTermination+0x58>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d1e1      	bne.n	8000d94 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8000dd0:	bf00      	nop
 8000dd2:	bf00      	nop
 8000dd4:	3708      	adds	r7, #8
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	2000014c 	.word	0x2000014c
 8000de0:	20000178 	.word	0x20000178
 8000de4:	20000160 	.word	0x20000160

08000de8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
         * to the task to free any memory allocated at the application level.
         * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
         * for additional information. */
        #if ( configUSE_NEWLIB_REENTRANT == 1 )
            {
                _reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	334c      	adds	r3, #76	@ 0x4c
 8000df4:	4618      	mov	r0, r3
 8000df6:	f000 fc9f 	bl	8001738 <_reclaim_reent>

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f000 fb72 	bl	80014e8 <vPortFree>
                vPortFree( pxTCB );
 8000e04:	6878      	ldr	r0, [r7, #4]
 8000e06:	f000 fb6f 	bl	80014e8 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8000e0a:	bf00      	nop
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
	...

08000e14 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000e18:	4b0a      	ldr	r3, [pc, #40]	@ (8000e44 <prvResetNextTaskUnblockTime+0x30>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d104      	bne.n	8000e2c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8000e22:	4b09      	ldr	r3, [pc, #36]	@ (8000e48 <prvResetNextTaskUnblockTime+0x34>)
 8000e24:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000e28:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8000e2a:	e005      	b.n	8000e38 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8000e2c:	4b05      	ldr	r3, [pc, #20]	@ (8000e44 <prvResetNextTaskUnblockTime+0x30>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	68db      	ldr	r3, [r3, #12]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a04      	ldr	r2, [pc, #16]	@ (8000e48 <prvResetNextTaskUnblockTime+0x34>)
 8000e36:	6013      	str	r3, [r2, #0]
}
 8000e38:	bf00      	nop
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	20000130 	.word	0x20000130
 8000e48:	20000198 	.word	0x20000198

08000e4c <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b084      	sub	sp, #16
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
 8000e54:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8000e56:	4b29      	ldr	r3, [pc, #164]	@ (8000efc <prvAddCurrentTaskToDelayedList+0xb0>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8000e5c:	4b28      	ldr	r3, [pc, #160]	@ (8000f00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	3304      	adds	r3, #4
 8000e62:	4618      	mov	r0, r3
 8000e64:	f7ff fb69 	bl	800053a <uxListRemove>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d10b      	bne.n	8000e86 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8000e6e:	4b24      	ldr	r3, [pc, #144]	@ (8000f00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e74:	2201      	movs	r2, #1
 8000e76:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7a:	43da      	mvns	r2, r3
 8000e7c:	4b21      	ldr	r3, [pc, #132]	@ (8000f04 <prvAddCurrentTaskToDelayedList+0xb8>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4013      	ands	r3, r2
 8000e82:	4a20      	ldr	r2, [pc, #128]	@ (8000f04 <prvAddCurrentTaskToDelayedList+0xb8>)
 8000e84:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000e8c:	d10a      	bne.n	8000ea4 <prvAddCurrentTaskToDelayedList+0x58>
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d007      	beq.n	8000ea4 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8000e94:	4b1a      	ldr	r3, [pc, #104]	@ (8000f00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	3304      	adds	r3, #4
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	481a      	ldr	r0, [pc, #104]	@ (8000f08 <prvAddCurrentTaskToDelayedList+0xbc>)
 8000e9e:	f7ff faef 	bl	8000480 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8000ea2:	e026      	b.n	8000ef2 <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8000ea4:	68fa      	ldr	r2, [r7, #12]
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	4413      	add	r3, r2
 8000eaa:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8000eac:	4b14      	ldr	r3, [pc, #80]	@ (8000f00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	68ba      	ldr	r2, [r7, #8]
 8000eb2:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8000eb4:	68ba      	ldr	r2, [r7, #8]
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	429a      	cmp	r2, r3
 8000eba:	d209      	bcs.n	8000ed0 <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8000ebc:	4b13      	ldr	r3, [pc, #76]	@ (8000f0c <prvAddCurrentTaskToDelayedList+0xc0>)
 8000ebe:	681a      	ldr	r2, [r3, #0]
 8000ec0:	4b0f      	ldr	r3, [pc, #60]	@ (8000f00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	3304      	adds	r3, #4
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	4610      	mov	r0, r2
 8000eca:	f7ff fafd 	bl	80004c8 <vListInsert>
}
 8000ece:	e010      	b.n	8000ef2 <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8000ed0:	4b0f      	ldr	r3, [pc, #60]	@ (8000f10 <prvAddCurrentTaskToDelayedList+0xc4>)
 8000ed2:	681a      	ldr	r2, [r3, #0]
 8000ed4:	4b0a      	ldr	r3, [pc, #40]	@ (8000f00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	3304      	adds	r3, #4
 8000eda:	4619      	mov	r1, r3
 8000edc:	4610      	mov	r0, r2
 8000ede:	f7ff faf3 	bl	80004c8 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8000ee2:	4b0c      	ldr	r3, [pc, #48]	@ (8000f14 <prvAddCurrentTaskToDelayedList+0xc8>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	68ba      	ldr	r2, [r7, #8]
 8000ee8:	429a      	cmp	r2, r3
 8000eea:	d202      	bcs.n	8000ef2 <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 8000eec:	4a09      	ldr	r2, [pc, #36]	@ (8000f14 <prvAddCurrentTaskToDelayedList+0xc8>)
 8000eee:	68bb      	ldr	r3, [r7, #8]
 8000ef0:	6013      	str	r3, [r2, #0]
}
 8000ef2:	bf00      	nop
 8000ef4:	3710      	adds	r7, #16
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	2000017c 	.word	0x2000017c
 8000f00:	20000078 	.word	0x20000078
 8000f04:	20000180 	.word	0x20000180
 8000f08:	20000164 	.word	0x20000164
 8000f0c:	20000134 	.word	0x20000134
 8000f10:	20000130 	.word	0x20000130
 8000f14:	20000198 	.word	0x20000198

08000f18 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b085      	sub	sp, #20
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	60f8      	str	r0, [r7, #12]
 8000f20:	60b9      	str	r1, [r7, #8]
 8000f22:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	3b04      	subs	r3, #4
 8000f28:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000f30:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	3b04      	subs	r3, #4
 8000f36:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8000f38:	68bb      	ldr	r3, [r7, #8]
 8000f3a:	f023 0201 	bic.w	r2, r3, #1
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	3b04      	subs	r3, #4
 8000f46:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8000f48:	4a0c      	ldr	r2, [pc, #48]	@ (8000f7c <pxPortInitialiseStack+0x64>)
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	3b14      	subs	r3, #20
 8000f52:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8000f54:	687a      	ldr	r2, [r7, #4]
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	3b04      	subs	r3, #4
 8000f5e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	f06f 0202 	mvn.w	r2, #2
 8000f66:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	3b20      	subs	r3, #32
 8000f6c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8000f6e:	68fb      	ldr	r3, [r7, #12]
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3714      	adds	r7, #20
 8000f74:	46bd      	mov	sp, r7
 8000f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7a:	4770      	bx	lr
 8000f7c:	08000f81 	.word	0x08000f81

08000f80 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8000f80:	b480      	push	{r7}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8000f86:	2300      	movs	r3, #0
 8000f88:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8000f8a:	4b13      	ldr	r3, [pc, #76]	@ (8000fd8 <prvTaskExitError+0x58>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000f92:	d00b      	beq.n	8000fac <prvTaskExitError+0x2c>
        __asm volatile
 8000f94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000f98:	f383 8811 	msr	BASEPRI, r3
 8000f9c:	f3bf 8f6f 	isb	sy
 8000fa0:	f3bf 8f4f 	dsb	sy
 8000fa4:	60fb      	str	r3, [r7, #12]
    }
 8000fa6:	bf00      	nop
 8000fa8:	bf00      	nop
 8000faa:	e7fd      	b.n	8000fa8 <prvTaskExitError+0x28>
        __asm volatile
 8000fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000fb0:	f383 8811 	msr	BASEPRI, r3
 8000fb4:	f3bf 8f6f 	isb	sy
 8000fb8:	f3bf 8f4f 	dsb	sy
 8000fbc:	60bb      	str	r3, [r7, #8]
    }
 8000fbe:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8000fc0:	bf00      	nop
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d0fc      	beq.n	8000fc2 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8000fc8:	bf00      	nop
 8000fca:	bf00      	nop
 8000fcc:	3714      	adds	r7, #20
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	20000008 	.word	0x20000008
 8000fdc:	00000000 	.word	0x00000000

08000fe0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8000fe0:	4b07      	ldr	r3, [pc, #28]	@ (8001000 <pxCurrentTCBConst2>)
 8000fe2:	6819      	ldr	r1, [r3, #0]
 8000fe4:	6808      	ldr	r0, [r1, #0]
 8000fe6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000fea:	f380 8809 	msr	PSP, r0
 8000fee:	f3bf 8f6f 	isb	sy
 8000ff2:	f04f 0000 	mov.w	r0, #0
 8000ff6:	f380 8811 	msr	BASEPRI, r0
 8000ffa:	4770      	bx	lr
 8000ffc:	f3af 8000 	nop.w

08001000 <pxCurrentTCBConst2>:
 8001000:	20000078 	.word	0x20000078
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8001004:	bf00      	nop
 8001006:	bf00      	nop

08001008 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8001008:	4808      	ldr	r0, [pc, #32]	@ (800102c <prvPortStartFirstTask+0x24>)
 800100a:	6800      	ldr	r0, [r0, #0]
 800100c:	6800      	ldr	r0, [r0, #0]
 800100e:	f380 8808 	msr	MSP, r0
 8001012:	f04f 0000 	mov.w	r0, #0
 8001016:	f380 8814 	msr	CONTROL, r0
 800101a:	b662      	cpsie	i
 800101c:	b661      	cpsie	f
 800101e:	f3bf 8f4f 	dsb	sy
 8001022:	f3bf 8f6f 	isb	sy
 8001026:	df00      	svc	0
 8001028:	bf00      	nop
 800102a:	0000      	.short	0x0000
 800102c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8001030:	bf00      	nop
 8001032:	bf00      	nop

08001034 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b086      	sub	sp, #24
 8001038:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800103a:	4b47      	ldr	r3, [pc, #284]	@ (8001158 <xPortStartScheduler+0x124>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4a47      	ldr	r2, [pc, #284]	@ (800115c <xPortStartScheduler+0x128>)
 8001040:	4293      	cmp	r3, r2
 8001042:	d10b      	bne.n	800105c <xPortStartScheduler+0x28>
        __asm volatile
 8001044:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001048:	f383 8811 	msr	BASEPRI, r3
 800104c:	f3bf 8f6f 	isb	sy
 8001050:	f3bf 8f4f 	dsb	sy
 8001054:	613b      	str	r3, [r7, #16]
    }
 8001056:	bf00      	nop
 8001058:	bf00      	nop
 800105a:	e7fd      	b.n	8001058 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800105c:	4b3e      	ldr	r3, [pc, #248]	@ (8001158 <xPortStartScheduler+0x124>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	4a3f      	ldr	r2, [pc, #252]	@ (8001160 <xPortStartScheduler+0x12c>)
 8001062:	4293      	cmp	r3, r2
 8001064:	d10b      	bne.n	800107e <xPortStartScheduler+0x4a>
        __asm volatile
 8001066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800106a:	f383 8811 	msr	BASEPRI, r3
 800106e:	f3bf 8f6f 	isb	sy
 8001072:	f3bf 8f4f 	dsb	sy
 8001076:	60fb      	str	r3, [r7, #12]
    }
 8001078:	bf00      	nop
 800107a:	bf00      	nop
 800107c:	e7fd      	b.n	800107a <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800107e:	4b39      	ldr	r3, [pc, #228]	@ (8001164 <xPortStartScheduler+0x130>)
 8001080:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	b2db      	uxtb	r3, r3
 8001088:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	22ff      	movs	r2, #255	@ 0xff
 800108e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	b2db      	uxtb	r3, r3
 8001096:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001098:	78fb      	ldrb	r3, [r7, #3]
 800109a:	b2db      	uxtb	r3, r3
 800109c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80010a0:	b2da      	uxtb	r2, r3
 80010a2:	4b31      	ldr	r3, [pc, #196]	@ (8001168 <xPortStartScheduler+0x134>)
 80010a4:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80010a6:	4b31      	ldr	r3, [pc, #196]	@ (800116c <xPortStartScheduler+0x138>)
 80010a8:	2207      	movs	r2, #7
 80010aa:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80010ac:	e009      	b.n	80010c2 <xPortStartScheduler+0x8e>
            {
                ulMaxPRIGROUPValue--;
 80010ae:	4b2f      	ldr	r3, [pc, #188]	@ (800116c <xPortStartScheduler+0x138>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	3b01      	subs	r3, #1
 80010b4:	4a2d      	ldr	r2, [pc, #180]	@ (800116c <xPortStartScheduler+0x138>)
 80010b6:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80010b8:	78fb      	ldrb	r3, [r7, #3]
 80010ba:	b2db      	uxtb	r3, r3
 80010bc:	005b      	lsls	r3, r3, #1
 80010be:	b2db      	uxtb	r3, r3
 80010c0:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80010c2:	78fb      	ldrb	r3, [r7, #3]
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010ca:	2b80      	cmp	r3, #128	@ 0x80
 80010cc:	d0ef      	beq.n	80010ae <xPortStartScheduler+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80010ce:	4b27      	ldr	r3, [pc, #156]	@ (800116c <xPortStartScheduler+0x138>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f1c3 0307 	rsb	r3, r3, #7
 80010d6:	2b04      	cmp	r3, #4
 80010d8:	d00b      	beq.n	80010f2 <xPortStartScheduler+0xbe>
        __asm volatile
 80010da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80010de:	f383 8811 	msr	BASEPRI, r3
 80010e2:	f3bf 8f6f 	isb	sy
 80010e6:	f3bf 8f4f 	dsb	sy
 80010ea:	60bb      	str	r3, [r7, #8]
    }
 80010ec:	bf00      	nop
 80010ee:	bf00      	nop
 80010f0:	e7fd      	b.n	80010ee <xPortStartScheduler+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80010f2:	4b1e      	ldr	r3, [pc, #120]	@ (800116c <xPortStartScheduler+0x138>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	021b      	lsls	r3, r3, #8
 80010f8:	4a1c      	ldr	r2, [pc, #112]	@ (800116c <xPortStartScheduler+0x138>)
 80010fa:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80010fc:	4b1b      	ldr	r3, [pc, #108]	@ (800116c <xPortStartScheduler+0x138>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001104:	4a19      	ldr	r2, [pc, #100]	@ (800116c <xPortStartScheduler+0x138>)
 8001106:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	b2da      	uxtb	r2, r3
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8001110:	4b17      	ldr	r3, [pc, #92]	@ (8001170 <xPortStartScheduler+0x13c>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a16      	ldr	r2, [pc, #88]	@ (8001170 <xPortStartScheduler+0x13c>)
 8001116:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800111a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800111c:	4b14      	ldr	r3, [pc, #80]	@ (8001170 <xPortStartScheduler+0x13c>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a13      	ldr	r2, [pc, #76]	@ (8001170 <xPortStartScheduler+0x13c>)
 8001122:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8001126:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8001128:	f000 f8e0 	bl	80012ec <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800112c:	4b11      	ldr	r3, [pc, #68]	@ (8001174 <xPortStartScheduler+0x140>)
 800112e:	2200      	movs	r2, #0
 8001130:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8001132:	f000 f8ff 	bl	8001334 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8001136:	4b10      	ldr	r3, [pc, #64]	@ (8001178 <xPortStartScheduler+0x144>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4a0f      	ldr	r2, [pc, #60]	@ (8001178 <xPortStartScheduler+0x144>)
 800113c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8001140:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8001142:	f7ff ff61 	bl	8001008 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8001146:	f7ff fd65 	bl	8000c14 <vTaskSwitchContext>
    prvTaskExitError();
 800114a:	f7ff ff19 	bl	8000f80 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800114e:	2300      	movs	r3, #0
}
 8001150:	4618      	mov	r0, r3
 8001152:	3718      	adds	r7, #24
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	e000ed00 	.word	0xe000ed00
 800115c:	410fc271 	.word	0x410fc271
 8001160:	410fc270 	.word	0x410fc270
 8001164:	e000e400 	.word	0xe000e400
 8001168:	200001a4 	.word	0x200001a4
 800116c:	200001a8 	.word	0x200001a8
 8001170:	e000ed20 	.word	0xe000ed20
 8001174:	20000008 	.word	0x20000008
 8001178:	e000ef34 	.word	0xe000ef34

0800117c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800117c:	b480      	push	{r7}
 800117e:	b083      	sub	sp, #12
 8001180:	af00      	add	r7, sp, #0
        __asm volatile
 8001182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001186:	f383 8811 	msr	BASEPRI, r3
 800118a:	f3bf 8f6f 	isb	sy
 800118e:	f3bf 8f4f 	dsb	sy
 8001192:	607b      	str	r3, [r7, #4]
    }
 8001194:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8001196:	4b10      	ldr	r3, [pc, #64]	@ (80011d8 <vPortEnterCritical+0x5c>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	3301      	adds	r3, #1
 800119c:	4a0e      	ldr	r2, [pc, #56]	@ (80011d8 <vPortEnterCritical+0x5c>)
 800119e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80011a0:	4b0d      	ldr	r3, [pc, #52]	@ (80011d8 <vPortEnterCritical+0x5c>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d110      	bne.n	80011ca <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80011a8:	4b0c      	ldr	r3, [pc, #48]	@ (80011dc <vPortEnterCritical+0x60>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d00b      	beq.n	80011ca <vPortEnterCritical+0x4e>
        __asm volatile
 80011b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011b6:	f383 8811 	msr	BASEPRI, r3
 80011ba:	f3bf 8f6f 	isb	sy
 80011be:	f3bf 8f4f 	dsb	sy
 80011c2:	603b      	str	r3, [r7, #0]
    }
 80011c4:	bf00      	nop
 80011c6:	bf00      	nop
 80011c8:	e7fd      	b.n	80011c6 <vPortEnterCritical+0x4a>
    }
}
 80011ca:	bf00      	nop
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	20000008 	.word	0x20000008
 80011dc:	e000ed04 	.word	0xe000ed04

080011e0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80011e6:	4b12      	ldr	r3, [pc, #72]	@ (8001230 <vPortExitCritical+0x50>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d10b      	bne.n	8001206 <vPortExitCritical+0x26>
        __asm volatile
 80011ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011f2:	f383 8811 	msr	BASEPRI, r3
 80011f6:	f3bf 8f6f 	isb	sy
 80011fa:	f3bf 8f4f 	dsb	sy
 80011fe:	607b      	str	r3, [r7, #4]
    }
 8001200:	bf00      	nop
 8001202:	bf00      	nop
 8001204:	e7fd      	b.n	8001202 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8001206:	4b0a      	ldr	r3, [pc, #40]	@ (8001230 <vPortExitCritical+0x50>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	3b01      	subs	r3, #1
 800120c:	4a08      	ldr	r2, [pc, #32]	@ (8001230 <vPortExitCritical+0x50>)
 800120e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8001210:	4b07      	ldr	r3, [pc, #28]	@ (8001230 <vPortExitCritical+0x50>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d105      	bne.n	8001224 <vPortExitCritical+0x44>
 8001218:	2300      	movs	r3, #0
 800121a:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8001222:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8001224:	bf00      	nop
 8001226:	370c      	adds	r7, #12
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr
 8001230:	20000008 	.word	0x20000008
	...

08001240 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8001240:	f3ef 8009 	mrs	r0, PSP
 8001244:	f3bf 8f6f 	isb	sy
 8001248:	4b15      	ldr	r3, [pc, #84]	@ (80012a0 <pxCurrentTCBConst>)
 800124a:	681a      	ldr	r2, [r3, #0]
 800124c:	f01e 0f10 	tst.w	lr, #16
 8001250:	bf08      	it	eq
 8001252:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8001256:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800125a:	6010      	str	r0, [r2, #0]
 800125c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8001260:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8001264:	f380 8811 	msr	BASEPRI, r0
 8001268:	f3bf 8f4f 	dsb	sy
 800126c:	f3bf 8f6f 	isb	sy
 8001270:	f7ff fcd0 	bl	8000c14 <vTaskSwitchContext>
 8001274:	f04f 0000 	mov.w	r0, #0
 8001278:	f380 8811 	msr	BASEPRI, r0
 800127c:	bc09      	pop	{r0, r3}
 800127e:	6819      	ldr	r1, [r3, #0]
 8001280:	6808      	ldr	r0, [r1, #0]
 8001282:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001286:	f01e 0f10 	tst.w	lr, #16
 800128a:	bf08      	it	eq
 800128c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8001290:	f380 8809 	msr	PSP, r0
 8001294:	f3bf 8f6f 	isb	sy
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	f3af 8000 	nop.w

080012a0 <pxCurrentTCBConst>:
 80012a0:	20000078 	.word	0x20000078
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80012a4:	bf00      	nop
 80012a6:	bf00      	nop

080012a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
        __asm volatile
 80012ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80012b2:	f383 8811 	msr	BASEPRI, r3
 80012b6:	f3bf 8f6f 	isb	sy
 80012ba:	f3bf 8f4f 	dsb	sy
 80012be:	607b      	str	r3, [r7, #4]
    }
 80012c0:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80012c2:	f7ff fbed 	bl	8000aa0 <xTaskIncrementTick>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d003      	beq.n	80012d4 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80012cc:	4b06      	ldr	r3, [pc, #24]	@ (80012e8 <SysTick_Handler+0x40>)
 80012ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80012d2:	601a      	str	r2, [r3, #0]
 80012d4:	2300      	movs	r3, #0
 80012d6:	603b      	str	r3, [r7, #0]
        __asm volatile
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	f383 8811 	msr	BASEPRI, r3
    }
 80012de:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 80012e0:	bf00      	nop
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	e000ed04 	.word	0xe000ed04

080012ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80012f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001320 <vPortSetupTimerInterrupt+0x34>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80012f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001324 <vPortSetupTimerInterrupt+0x38>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80012fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001328 <vPortSetupTimerInterrupt+0x3c>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a0a      	ldr	r2, [pc, #40]	@ (800132c <vPortSetupTimerInterrupt+0x40>)
 8001302:	fba2 2303 	umull	r2, r3, r2, r3
 8001306:	099b      	lsrs	r3, r3, #6
 8001308:	4a09      	ldr	r2, [pc, #36]	@ (8001330 <vPortSetupTimerInterrupt+0x44>)
 800130a:	3b01      	subs	r3, #1
 800130c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800130e:	4b04      	ldr	r3, [pc, #16]	@ (8001320 <vPortSetupTimerInterrupt+0x34>)
 8001310:	2207      	movs	r2, #7
 8001312:	601a      	str	r2, [r3, #0]
}
 8001314:	bf00      	nop
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	e000e010 	.word	0xe000e010
 8001324:	e000e018 	.word	0xe000e018
 8001328:	20000000 	.word	0x20000000
 800132c:	10624dd3 	.word	0x10624dd3
 8001330:	e000e014 	.word	0xe000e014

08001334 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8001334:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8001344 <vPortEnableVFP+0x10>
 8001338:	6801      	ldr	r1, [r0, #0]
 800133a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800133e:	6001      	str	r1, [r0, #0]
 8001340:	4770      	bx	lr
 8001342:	0000      	.short	0x0000
 8001344:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8001348:	bf00      	nop
 800134a:	bf00      	nop

0800134c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b08a      	sub	sp, #40	@ 0x28
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8001354:	2300      	movs	r3, #0
 8001356:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8001358:	f7ff faf6 	bl	8000948 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800135c:	4b5c      	ldr	r3, [pc, #368]	@ (80014d0 <pvPortMalloc+0x184>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d101      	bne.n	8001368 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8001364:	f000 f924 	bl	80015b0 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001368:	4b5a      	ldr	r3, [pc, #360]	@ (80014d4 <pvPortMalloc+0x188>)
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	4013      	ands	r3, r2
 8001370:	2b00      	cmp	r3, #0
 8001372:	f040 8095 	bne.w	80014a0 <pvPortMalloc+0x154>
        {
            /* The wanted size is increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( xWantedSize > 0 )
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d01e      	beq.n	80013ba <pvPortMalloc+0x6e>
            {
                xWantedSize += xHeapStructSize;
 800137c:	2208      	movs	r2, #8
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	4413      	add	r3, r2
 8001382:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned to the required number
                 * of bytes. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	f003 0307 	and.w	r3, r3, #7
 800138a:	2b00      	cmp	r3, #0
 800138c:	d015      	beq.n	80013ba <pvPortMalloc+0x6e>
                {
                    /* Byte alignment required. */
                    xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	f023 0307 	bic.w	r3, r3, #7
 8001394:	3308      	adds	r3, #8
 8001396:	607b      	str	r3, [r7, #4]
                    configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	f003 0307 	and.w	r3, r3, #7
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d00b      	beq.n	80013ba <pvPortMalloc+0x6e>
        __asm volatile
 80013a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80013a6:	f383 8811 	msr	BASEPRI, r3
 80013aa:	f3bf 8f6f 	isb	sy
 80013ae:	f3bf 8f4f 	dsb	sy
 80013b2:	617b      	str	r3, [r7, #20]
    }
 80013b4:	bf00      	nop
 80013b6:	bf00      	nop
 80013b8:	e7fd      	b.n	80013b6 <pvPortMalloc+0x6a>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d06f      	beq.n	80014a0 <pvPortMalloc+0x154>
 80013c0:	4b45      	ldr	r3, [pc, #276]	@ (80014d8 <pvPortMalloc+0x18c>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	687a      	ldr	r2, [r7, #4]
 80013c6:	429a      	cmp	r2, r3
 80013c8:	d86a      	bhi.n	80014a0 <pvPortMalloc+0x154>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one	of adequate size is found. */
                pxPreviousBlock = &xStart;
 80013ca:	4b44      	ldr	r3, [pc, #272]	@ (80014dc <pvPortMalloc+0x190>)
 80013cc:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80013ce:	4b43      	ldr	r3, [pc, #268]	@ (80014dc <pvPortMalloc+0x190>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80013d4:	e004      	b.n	80013e0 <pvPortMalloc+0x94>
                {
                    pxPreviousBlock = pxBlock;
 80013d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013d8:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80013da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80013e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	687a      	ldr	r2, [r7, #4]
 80013e6:	429a      	cmp	r2, r3
 80013e8:	d903      	bls.n	80013f2 <pvPortMalloc+0xa6>
 80013ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d1f1      	bne.n	80013d6 <pvPortMalloc+0x8a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was	not found. */
                if( pxBlock != pxEnd )
 80013f2:	4b37      	ldr	r3, [pc, #220]	@ (80014d0 <pvPortMalloc+0x184>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d051      	beq.n	80014a0 <pvPortMalloc+0x154>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80013fc:	6a3b      	ldr	r3, [r7, #32]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2208      	movs	r2, #8
 8001402:	4413      	add	r3, r2
 8001404:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	6a3b      	ldr	r3, [r7, #32]
 800140c:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800140e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001410:	685a      	ldr	r2, [r3, #4]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	1ad2      	subs	r2, r2, r3
 8001416:	2308      	movs	r3, #8
 8001418:	005b      	lsls	r3, r3, #1
 800141a:	429a      	cmp	r2, r3
 800141c:	d920      	bls.n	8001460 <pvPortMalloc+0x114>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800141e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	4413      	add	r3, r2
 8001424:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001426:	69bb      	ldr	r3, [r7, #24]
 8001428:	f003 0307 	and.w	r3, r3, #7
 800142c:	2b00      	cmp	r3, #0
 800142e:	d00b      	beq.n	8001448 <pvPortMalloc+0xfc>
        __asm volatile
 8001430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001434:	f383 8811 	msr	BASEPRI, r3
 8001438:	f3bf 8f6f 	isb	sy
 800143c:	f3bf 8f4f 	dsb	sy
 8001440:	613b      	str	r3, [r7, #16]
    }
 8001442:	bf00      	nop
 8001444:	bf00      	nop
 8001446:	e7fd      	b.n	8001444 <pvPortMalloc+0xf8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800144a:	685a      	ldr	r2, [r3, #4]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	1ad2      	subs	r2, r2, r3
 8001450:	69bb      	ldr	r3, [r7, #24]
 8001452:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8001454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001456:	687a      	ldr	r2, [r7, #4]
 8001458:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800145a:	69b8      	ldr	r0, [r7, #24]
 800145c:	f000 f90a 	bl	8001674 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001460:	4b1d      	ldr	r3, [pc, #116]	@ (80014d8 <pvPortMalloc+0x18c>)
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	4a1b      	ldr	r2, [pc, #108]	@ (80014d8 <pvPortMalloc+0x18c>)
 800146c:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800146e:	4b1a      	ldr	r3, [pc, #104]	@ (80014d8 <pvPortMalloc+0x18c>)
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	4b1b      	ldr	r3, [pc, #108]	@ (80014e0 <pvPortMalloc+0x194>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	429a      	cmp	r2, r3
 8001478:	d203      	bcs.n	8001482 <pvPortMalloc+0x136>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800147a:	4b17      	ldr	r3, [pc, #92]	@ (80014d8 <pvPortMalloc+0x18c>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4a18      	ldr	r2, [pc, #96]	@ (80014e0 <pvPortMalloc+0x194>)
 8001480:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001484:	685a      	ldr	r2, [r3, #4]
 8001486:	4b13      	ldr	r3, [pc, #76]	@ (80014d4 <pvPortMalloc+0x188>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	431a      	orrs	r2, r3
 800148c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800148e:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8001490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001492:	2200      	movs	r2, #0
 8001494:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8001496:	4b13      	ldr	r3, [pc, #76]	@ (80014e4 <pvPortMalloc+0x198>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	3301      	adds	r3, #1
 800149c:	4a11      	ldr	r2, [pc, #68]	@ (80014e4 <pvPortMalloc+0x198>)
 800149e:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80014a0:	f7ff fa60 	bl	8000964 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80014a4:	69fb      	ldr	r3, [r7, #28]
 80014a6:	f003 0307 	and.w	r3, r3, #7
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d00b      	beq.n	80014c6 <pvPortMalloc+0x17a>
        __asm volatile
 80014ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80014b2:	f383 8811 	msr	BASEPRI, r3
 80014b6:	f3bf 8f6f 	isb	sy
 80014ba:	f3bf 8f4f 	dsb	sy
 80014be:	60fb      	str	r3, [r7, #12]
    }
 80014c0:	bf00      	nop
 80014c2:	bf00      	nop
 80014c4:	e7fd      	b.n	80014c2 <pvPortMalloc+0x176>
    return pvReturn;
 80014c6:	69fb      	ldr	r3, [r7, #28]
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	3728      	adds	r7, #40	@ 0x28
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	20003db4 	.word	0x20003db4
 80014d4:	20003dc8 	.word	0x20003dc8
 80014d8:	20003db8 	.word	0x20003db8
 80014dc:	20003dac 	.word	0x20003dac
 80014e0:	20003dbc 	.word	0x20003dbc
 80014e4:	20003dc0 	.word	0x20003dc0

080014e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b086      	sub	sp, #24
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d04f      	beq.n	800159a <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80014fa:	2308      	movs	r3, #8
 80014fc:	425b      	negs	r3, r3
 80014fe:	697a      	ldr	r2, [r7, #20]
 8001500:	4413      	add	r3, r2
 8001502:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	685a      	ldr	r2, [r3, #4]
 800150c:	4b25      	ldr	r3, [pc, #148]	@ (80015a4 <vPortFree+0xbc>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4013      	ands	r3, r2
 8001512:	2b00      	cmp	r3, #0
 8001514:	d10b      	bne.n	800152e <vPortFree+0x46>
        __asm volatile
 8001516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800151a:	f383 8811 	msr	BASEPRI, r3
 800151e:	f3bf 8f6f 	isb	sy
 8001522:	f3bf 8f4f 	dsb	sy
 8001526:	60fb      	str	r3, [r7, #12]
    }
 8001528:	bf00      	nop
 800152a:	bf00      	nop
 800152c:	e7fd      	b.n	800152a <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800152e:	693b      	ldr	r3, [r7, #16]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d00b      	beq.n	800154e <vPortFree+0x66>
        __asm volatile
 8001536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800153a:	f383 8811 	msr	BASEPRI, r3
 800153e:	f3bf 8f6f 	isb	sy
 8001542:	f3bf 8f4f 	dsb	sy
 8001546:	60bb      	str	r3, [r7, #8]
    }
 8001548:	bf00      	nop
 800154a:	bf00      	nop
 800154c:	e7fd      	b.n	800154a <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	685a      	ldr	r2, [r3, #4]
 8001552:	4b14      	ldr	r3, [pc, #80]	@ (80015a4 <vPortFree+0xbc>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4013      	ands	r3, r2
 8001558:	2b00      	cmp	r3, #0
 800155a:	d01e      	beq.n	800159a <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800155c:	693b      	ldr	r3, [r7, #16]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d11a      	bne.n	800159a <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	685a      	ldr	r2, [r3, #4]
 8001568:	4b0e      	ldr	r3, [pc, #56]	@ (80015a4 <vPortFree+0xbc>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	43db      	mvns	r3, r3
 800156e:	401a      	ands	r2, r3
 8001570:	693b      	ldr	r3, [r7, #16]
 8001572:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8001574:	f7ff f9e8 	bl	8000948 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	685a      	ldr	r2, [r3, #4]
 800157c:	4b0a      	ldr	r3, [pc, #40]	@ (80015a8 <vPortFree+0xc0>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4413      	add	r3, r2
 8001582:	4a09      	ldr	r2, [pc, #36]	@ (80015a8 <vPortFree+0xc0>)
 8001584:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001586:	6938      	ldr	r0, [r7, #16]
 8001588:	f000 f874 	bl	8001674 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800158c:	4b07      	ldr	r3, [pc, #28]	@ (80015ac <vPortFree+0xc4>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	3301      	adds	r3, #1
 8001592:	4a06      	ldr	r2, [pc, #24]	@ (80015ac <vPortFree+0xc4>)
 8001594:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8001596:	f7ff f9e5 	bl	8000964 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800159a:	bf00      	nop
 800159c:	3718      	adds	r7, #24
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	20003dc8 	.word	0x20003dc8
 80015a8:	20003db8 	.word	0x20003db8
 80015ac:	20003dc4 	.word	0x20003dc4

080015b0 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80015b0:	b480      	push	{r7}
 80015b2:	b085      	sub	sp, #20
 80015b4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80015b6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80015ba:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 80015bc:	4b27      	ldr	r3, [pc, #156]	@ (800165c <prvHeapInit+0xac>)
 80015be:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	f003 0307 	and.w	r3, r3, #7
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d00c      	beq.n	80015e4 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	3307      	adds	r3, #7
 80015ce:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	f023 0307 	bic.w	r3, r3, #7
 80015d6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80015d8:	68ba      	ldr	r2, [r7, #8]
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	1ad3      	subs	r3, r2, r3
 80015de:	4a1f      	ldr	r2, [pc, #124]	@ (800165c <prvHeapInit+0xac>)
 80015e0:	4413      	add	r3, r2
 80015e2:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80015e8:	4a1d      	ldr	r2, [pc, #116]	@ (8001660 <prvHeapInit+0xb0>)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80015ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001660 <prvHeapInit+0xb0>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	68ba      	ldr	r2, [r7, #8]
 80015f8:	4413      	add	r3, r2
 80015fa:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80015fc:	2208      	movs	r2, #8
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	1a9b      	subs	r3, r3, r2
 8001602:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	f023 0307 	bic.w	r3, r3, #7
 800160a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	4a15      	ldr	r2, [pc, #84]	@ (8001664 <prvHeapInit+0xb4>)
 8001610:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8001612:	4b14      	ldr	r3, [pc, #80]	@ (8001664 <prvHeapInit+0xb4>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	2200      	movs	r2, #0
 8001618:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800161a:	4b12      	ldr	r3, [pc, #72]	@ (8001664 <prvHeapInit+0xb4>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	2200      	movs	r2, #0
 8001620:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	68fa      	ldr	r2, [r7, #12]
 800162a:	1ad2      	subs	r2, r2, r3
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001630:	4b0c      	ldr	r3, [pc, #48]	@ (8001664 <prvHeapInit+0xb4>)
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	4a0a      	ldr	r2, [pc, #40]	@ (8001668 <prvHeapInit+0xb8>)
 800163e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	4a09      	ldr	r2, [pc, #36]	@ (800166c <prvHeapInit+0xbc>)
 8001646:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001648:	4b09      	ldr	r3, [pc, #36]	@ (8001670 <prvHeapInit+0xc0>)
 800164a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800164e:	601a      	str	r2, [r3, #0]
}
 8001650:	bf00      	nop
 8001652:	3714      	adds	r7, #20
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr
 800165c:	200001ac 	.word	0x200001ac
 8001660:	20003dac 	.word	0x20003dac
 8001664:	20003db4 	.word	0x20003db4
 8001668:	20003dbc 	.word	0x20003dbc
 800166c:	20003db8 	.word	0x20003db8
 8001670:	20003dc8 	.word	0x20003dc8

08001674 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8001674:	b480      	push	{r7}
 8001676:	b085      	sub	sp, #20
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800167c:	4b28      	ldr	r3, [pc, #160]	@ (8001720 <prvInsertBlockIntoFreeList+0xac>)
 800167e:	60fb      	str	r3, [r7, #12]
 8001680:	e002      	b.n	8001688 <prvInsertBlockIntoFreeList+0x14>
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	60fb      	str	r3, [r7, #12]
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	687a      	ldr	r2, [r7, #4]
 800168e:	429a      	cmp	r2, r3
 8001690:	d8f7      	bhi.n	8001682 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	68ba      	ldr	r2, [r7, #8]
 800169c:	4413      	add	r3, r2
 800169e:	687a      	ldr	r2, [r7, #4]
 80016a0:	429a      	cmp	r2, r3
 80016a2:	d108      	bne.n	80016b6 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	685a      	ldr	r2, [r3, #4]
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	441a      	add	r2, r3
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	68ba      	ldr	r2, [r7, #8]
 80016c0:	441a      	add	r2, r3
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	429a      	cmp	r2, r3
 80016c8:	d118      	bne.n	80016fc <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	4b15      	ldr	r3, [pc, #84]	@ (8001724 <prvInsertBlockIntoFreeList+0xb0>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	429a      	cmp	r2, r3
 80016d4:	d00d      	beq.n	80016f2 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	685a      	ldr	r2, [r3, #4]
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	441a      	add	r2, r3
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	e008      	b.n	8001704 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80016f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001724 <prvInsertBlockIntoFreeList+0xb0>)
 80016f4:	681a      	ldr	r2, [r3, #0]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	601a      	str	r2, [r3, #0]
 80016fa:	e003      	b.n	8001704 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8001704:	68fa      	ldr	r2, [r7, #12]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	429a      	cmp	r2, r3
 800170a:	d002      	beq.n	8001712 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001712:	bf00      	nop
 8001714:	3714      	adds	r7, #20
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	20003dac 	.word	0x20003dac
 8001724:	20003db4 	.word	0x20003db4

08001728 <memset>:
 8001728:	4402      	add	r2, r0
 800172a:	4603      	mov	r3, r0
 800172c:	4293      	cmp	r3, r2
 800172e:	d100      	bne.n	8001732 <memset+0xa>
 8001730:	4770      	bx	lr
 8001732:	f803 1b01 	strb.w	r1, [r3], #1
 8001736:	e7f9      	b.n	800172c <memset+0x4>

08001738 <_reclaim_reent>:
 8001738:	4b29      	ldr	r3, [pc, #164]	@ (80017e0 <_reclaim_reent+0xa8>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4283      	cmp	r3, r0
 800173e:	b570      	push	{r4, r5, r6, lr}
 8001740:	4604      	mov	r4, r0
 8001742:	d04b      	beq.n	80017dc <_reclaim_reent+0xa4>
 8001744:	69c3      	ldr	r3, [r0, #28]
 8001746:	b1ab      	cbz	r3, 8001774 <_reclaim_reent+0x3c>
 8001748:	68db      	ldr	r3, [r3, #12]
 800174a:	b16b      	cbz	r3, 8001768 <_reclaim_reent+0x30>
 800174c:	2500      	movs	r5, #0
 800174e:	69e3      	ldr	r3, [r4, #28]
 8001750:	68db      	ldr	r3, [r3, #12]
 8001752:	5959      	ldr	r1, [r3, r5]
 8001754:	2900      	cmp	r1, #0
 8001756:	d13b      	bne.n	80017d0 <_reclaim_reent+0x98>
 8001758:	3504      	adds	r5, #4
 800175a:	2d80      	cmp	r5, #128	@ 0x80
 800175c:	d1f7      	bne.n	800174e <_reclaim_reent+0x16>
 800175e:	69e3      	ldr	r3, [r4, #28]
 8001760:	4620      	mov	r0, r4
 8001762:	68d9      	ldr	r1, [r3, #12]
 8001764:	f000 f864 	bl	8001830 <_free_r>
 8001768:	69e3      	ldr	r3, [r4, #28]
 800176a:	6819      	ldr	r1, [r3, #0]
 800176c:	b111      	cbz	r1, 8001774 <_reclaim_reent+0x3c>
 800176e:	4620      	mov	r0, r4
 8001770:	f000 f85e 	bl	8001830 <_free_r>
 8001774:	6961      	ldr	r1, [r4, #20]
 8001776:	b111      	cbz	r1, 800177e <_reclaim_reent+0x46>
 8001778:	4620      	mov	r0, r4
 800177a:	f000 f859 	bl	8001830 <_free_r>
 800177e:	69e1      	ldr	r1, [r4, #28]
 8001780:	b111      	cbz	r1, 8001788 <_reclaim_reent+0x50>
 8001782:	4620      	mov	r0, r4
 8001784:	f000 f854 	bl	8001830 <_free_r>
 8001788:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800178a:	b111      	cbz	r1, 8001792 <_reclaim_reent+0x5a>
 800178c:	4620      	mov	r0, r4
 800178e:	f000 f84f 	bl	8001830 <_free_r>
 8001792:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001794:	b111      	cbz	r1, 800179c <_reclaim_reent+0x64>
 8001796:	4620      	mov	r0, r4
 8001798:	f000 f84a 	bl	8001830 <_free_r>
 800179c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800179e:	b111      	cbz	r1, 80017a6 <_reclaim_reent+0x6e>
 80017a0:	4620      	mov	r0, r4
 80017a2:	f000 f845 	bl	8001830 <_free_r>
 80017a6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80017a8:	b111      	cbz	r1, 80017b0 <_reclaim_reent+0x78>
 80017aa:	4620      	mov	r0, r4
 80017ac:	f000 f840 	bl	8001830 <_free_r>
 80017b0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80017b2:	b111      	cbz	r1, 80017ba <_reclaim_reent+0x82>
 80017b4:	4620      	mov	r0, r4
 80017b6:	f000 f83b 	bl	8001830 <_free_r>
 80017ba:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80017bc:	b111      	cbz	r1, 80017c4 <_reclaim_reent+0x8c>
 80017be:	4620      	mov	r0, r4
 80017c0:	f000 f836 	bl	8001830 <_free_r>
 80017c4:	6a23      	ldr	r3, [r4, #32]
 80017c6:	b14b      	cbz	r3, 80017dc <_reclaim_reent+0xa4>
 80017c8:	4620      	mov	r0, r4
 80017ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80017ce:	4718      	bx	r3
 80017d0:	680e      	ldr	r6, [r1, #0]
 80017d2:	4620      	mov	r0, r4
 80017d4:	f000 f82c 	bl	8001830 <_free_r>
 80017d8:	4631      	mov	r1, r6
 80017da:	e7bb      	b.n	8001754 <_reclaim_reent+0x1c>
 80017dc:	bd70      	pop	{r4, r5, r6, pc}
 80017de:	bf00      	nop
 80017e0:	2000000c 	.word	0x2000000c

080017e4 <__libc_init_array>:
 80017e4:	b570      	push	{r4, r5, r6, lr}
 80017e6:	4d0d      	ldr	r5, [pc, #52]	@ (800181c <__libc_init_array+0x38>)
 80017e8:	4c0d      	ldr	r4, [pc, #52]	@ (8001820 <__libc_init_array+0x3c>)
 80017ea:	1b64      	subs	r4, r4, r5
 80017ec:	10a4      	asrs	r4, r4, #2
 80017ee:	2600      	movs	r6, #0
 80017f0:	42a6      	cmp	r6, r4
 80017f2:	d109      	bne.n	8001808 <__libc_init_array+0x24>
 80017f4:	4d0b      	ldr	r5, [pc, #44]	@ (8001824 <__libc_init_array+0x40>)
 80017f6:	4c0c      	ldr	r4, [pc, #48]	@ (8001828 <__libc_init_array+0x44>)
 80017f8:	f000 f870 	bl	80018dc <_init>
 80017fc:	1b64      	subs	r4, r4, r5
 80017fe:	10a4      	asrs	r4, r4, #2
 8001800:	2600      	movs	r6, #0
 8001802:	42a6      	cmp	r6, r4
 8001804:	d105      	bne.n	8001812 <__libc_init_array+0x2e>
 8001806:	bd70      	pop	{r4, r5, r6, pc}
 8001808:	f855 3b04 	ldr.w	r3, [r5], #4
 800180c:	4798      	blx	r3
 800180e:	3601      	adds	r6, #1
 8001810:	e7ee      	b.n	80017f0 <__libc_init_array+0xc>
 8001812:	f855 3b04 	ldr.w	r3, [r5], #4
 8001816:	4798      	blx	r3
 8001818:	3601      	adds	r6, #1
 800181a:	e7f2      	b.n	8001802 <__libc_init_array+0x1e>
 800181c:	0800191c 	.word	0x0800191c
 8001820:	0800191c 	.word	0x0800191c
 8001824:	0800191c 	.word	0x0800191c
 8001828:	08001920 	.word	0x08001920

0800182c <__retarget_lock_acquire_recursive>:
 800182c:	4770      	bx	lr

0800182e <__retarget_lock_release_recursive>:
 800182e:	4770      	bx	lr

08001830 <_free_r>:
 8001830:	b538      	push	{r3, r4, r5, lr}
 8001832:	4605      	mov	r5, r0
 8001834:	2900      	cmp	r1, #0
 8001836:	d041      	beq.n	80018bc <_free_r+0x8c>
 8001838:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800183c:	1f0c      	subs	r4, r1, #4
 800183e:	2b00      	cmp	r3, #0
 8001840:	bfb8      	it	lt
 8001842:	18e4      	addlt	r4, r4, r3
 8001844:	f000 f83e 	bl	80018c4 <__malloc_lock>
 8001848:	4a1d      	ldr	r2, [pc, #116]	@ (80018c0 <_free_r+0x90>)
 800184a:	6813      	ldr	r3, [r2, #0]
 800184c:	b933      	cbnz	r3, 800185c <_free_r+0x2c>
 800184e:	6063      	str	r3, [r4, #4]
 8001850:	6014      	str	r4, [r2, #0]
 8001852:	4628      	mov	r0, r5
 8001854:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001858:	f000 b83a 	b.w	80018d0 <__malloc_unlock>
 800185c:	42a3      	cmp	r3, r4
 800185e:	d908      	bls.n	8001872 <_free_r+0x42>
 8001860:	6820      	ldr	r0, [r4, #0]
 8001862:	1821      	adds	r1, r4, r0
 8001864:	428b      	cmp	r3, r1
 8001866:	bf01      	itttt	eq
 8001868:	6819      	ldreq	r1, [r3, #0]
 800186a:	685b      	ldreq	r3, [r3, #4]
 800186c:	1809      	addeq	r1, r1, r0
 800186e:	6021      	streq	r1, [r4, #0]
 8001870:	e7ed      	b.n	800184e <_free_r+0x1e>
 8001872:	461a      	mov	r2, r3
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	b10b      	cbz	r3, 800187c <_free_r+0x4c>
 8001878:	42a3      	cmp	r3, r4
 800187a:	d9fa      	bls.n	8001872 <_free_r+0x42>
 800187c:	6811      	ldr	r1, [r2, #0]
 800187e:	1850      	adds	r0, r2, r1
 8001880:	42a0      	cmp	r0, r4
 8001882:	d10b      	bne.n	800189c <_free_r+0x6c>
 8001884:	6820      	ldr	r0, [r4, #0]
 8001886:	4401      	add	r1, r0
 8001888:	1850      	adds	r0, r2, r1
 800188a:	4283      	cmp	r3, r0
 800188c:	6011      	str	r1, [r2, #0]
 800188e:	d1e0      	bne.n	8001852 <_free_r+0x22>
 8001890:	6818      	ldr	r0, [r3, #0]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	6053      	str	r3, [r2, #4]
 8001896:	4408      	add	r0, r1
 8001898:	6010      	str	r0, [r2, #0]
 800189a:	e7da      	b.n	8001852 <_free_r+0x22>
 800189c:	d902      	bls.n	80018a4 <_free_r+0x74>
 800189e:	230c      	movs	r3, #12
 80018a0:	602b      	str	r3, [r5, #0]
 80018a2:	e7d6      	b.n	8001852 <_free_r+0x22>
 80018a4:	6820      	ldr	r0, [r4, #0]
 80018a6:	1821      	adds	r1, r4, r0
 80018a8:	428b      	cmp	r3, r1
 80018aa:	bf04      	itt	eq
 80018ac:	6819      	ldreq	r1, [r3, #0]
 80018ae:	685b      	ldreq	r3, [r3, #4]
 80018b0:	6063      	str	r3, [r4, #4]
 80018b2:	bf04      	itt	eq
 80018b4:	1809      	addeq	r1, r1, r0
 80018b6:	6021      	streq	r1, [r4, #0]
 80018b8:	6054      	str	r4, [r2, #4]
 80018ba:	e7ca      	b.n	8001852 <_free_r+0x22>
 80018bc:	bd38      	pop	{r3, r4, r5, pc}
 80018be:	bf00      	nop
 80018c0:	20003f08 	.word	0x20003f08

080018c4 <__malloc_lock>:
 80018c4:	4801      	ldr	r0, [pc, #4]	@ (80018cc <__malloc_lock+0x8>)
 80018c6:	f7ff bfb1 	b.w	800182c <__retarget_lock_acquire_recursive>
 80018ca:	bf00      	nop
 80018cc:	20003f04 	.word	0x20003f04

080018d0 <__malloc_unlock>:
 80018d0:	4801      	ldr	r0, [pc, #4]	@ (80018d8 <__malloc_unlock+0x8>)
 80018d2:	f7ff bfac 	b.w	800182e <__retarget_lock_release_recursive>
 80018d6:	bf00      	nop
 80018d8:	20003f04 	.word	0x20003f04

080018dc <_init>:
 80018dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018de:	bf00      	nop
 80018e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80018e2:	bc08      	pop	{r3}
 80018e4:	469e      	mov	lr, r3
 80018e6:	4770      	bx	lr

080018e8 <_fini>:
 80018e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018ea:	bf00      	nop
 80018ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80018ee:	bc08      	pop	{r3}
 80018f0:	469e      	mov	lr, r3
 80018f2:	4770      	bx	lr
