{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 25 17:21:31 2018 " "Info: Processing started: Wed Apr 25 17:21:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clock50 -c clock50 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off clock50 -c clock50" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "clock50 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"clock50\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NISSILK/Documents/Quartus Projects/clock50/" 0 { } { { 0 { 0 ""} 0 119 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NISSILK/Documents/Quartus Projects/clock50/" 0 { } { { 0 { 0 ""} 0 120 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NISSILK/Documents/Quartus Projects/clock50/" 0 { } { { 0 { 0 ""} 0 121 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "Critical Warning: No exact pin location assignment(s) for 2 pins of 2 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y " "Info: Pin y not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { y } } } { "clock50.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/clock50.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { y } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NISSILK/Documents/Quartus Projects/clock50/" 0 { } { { 0 { 0 ""} 0 112 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a " "Info: Pin a not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a } } } { "clock50.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/clock50.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NISSILK/Documents/Quartus Projects/clock50/" 0 { } { { 0 { 0 ""} 0 114 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "a (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node a (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_reg_bit1a\[25\] " "Info: Destination node my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_reg_bit1a\[25\]" {  } { { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 164 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NISSILK/Documents/Quartus Projects/clock50/" 0 { } { { 0 { 0 ""} 0 9 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a } } } { "clock50.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/clock50.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NISSILK/Documents/Quartus Projects/clock50/" 0 { } { { 0 { 0 ""} 0 114 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.157 ns register register " "Info: Estimated most critical path is register to register delay of 3.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|safe_q\[0\] 1 REG LAB_X1_Y18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X1_Y18; Fanout = 2; REG Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 171 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita0~COUT 2 COMB LAB_X1_Y18 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[0] my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita1~COUT 3 COMB LAB_X1_Y18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita0~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita2~COUT 4 COMB LAB_X1_Y18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita1~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.082 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita3~COUT 5 COMB LAB_X1_Y18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.082 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita2~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.153 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita4~COUT 6 COMB LAB_X1_Y18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.153 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita3~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.224 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita5~COUT 7 COMB LAB_X1_Y18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.224 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita4~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.295 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita6~COUT 8 COMB LAB_X1_Y18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.295 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita5~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 64 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.366 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita7~COUT 9 COMB LAB_X1_Y18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.366 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita6~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 69 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.437 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita8~COUT 10 COMB LAB_X1_Y18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.437 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita7~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 74 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.508 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita9~COUT 11 COMB LAB_X1_Y18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.508 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita8~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 79 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.579 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita10~COUT 12 COMB LAB_X1_Y18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.579 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita9~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 84 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.650 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita11~COUT 13 COMB LAB_X1_Y18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.650 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita10~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.721 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita12~COUT 14 COMB LAB_X1_Y18 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.721 ns; Loc. = LAB_X1_Y18; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita11~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 94 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 1.882 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita13~COUT 15 COMB LAB_X1_Y17 2 " "Info: 15: + IC(0.090 ns) + CELL(0.071 ns) = 1.882 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita12~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.953 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita14~COUT 16 COMB LAB_X1_Y17 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.953 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita13~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 104 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.024 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita15~COUT 17 COMB LAB_X1_Y17 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.024 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita14~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 109 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.095 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita16~COUT 18 COMB LAB_X1_Y17 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.095 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita15~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 114 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.166 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita17~COUT 19 COMB LAB_X1_Y17 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.166 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita16~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 119 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.237 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita18~COUT 20 COMB LAB_X1_Y17 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.237 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita17~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 124 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.308 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita19~COUT 21 COMB LAB_X1_Y17 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.308 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita18~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 129 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.379 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita20~COUT 22 COMB LAB_X1_Y17 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.379 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita19~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 134 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.450 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita21~COUT 23 COMB LAB_X1_Y17 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.450 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita20~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 139 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.521 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita22~COUT 24 COMB LAB_X1_Y17 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.521 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita21~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 144 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.592 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita23~COUT 25 COMB LAB_X1_Y17 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.592 ns; Loc. = LAB_X1_Y17; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita22~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 149 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.663 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita24~COUT 26 COMB LAB_X1_Y17 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.663 ns; Loc. = LAB_X1_Y17; Fanout = 1; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita23~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 154 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.073 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita25 27 COMB LAB_X1_Y17 1 " "Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 3.073 ns; Loc. = LAB_X1_Y17; Fanout = 1; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita24~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 159 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.157 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|safe_q\[25\] 28 REG LAB_X1_Y17 2 " "Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 3.157 ns; Loc. = LAB_X1_Y17; Fanout = 2; REG Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|safe_q\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita25 my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[25] } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 171 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 82.74 % ) " "Info: Total cell delay = 2.612 ns ( 82.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.545 ns ( 17.26 % ) " "Info: Total interconnect delay = 0.545 ns ( 17.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.157 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[0] my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita0~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita1~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita2~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita3~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita4~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita5~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita6~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita7~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita8~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita9~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita10~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita11~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita12~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita13~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita14~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita15~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita16~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita17~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita18~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita19~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita20~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita21~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita22~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita23~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita24~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita25 my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[25] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y 0 " "Info: Pin \"y\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Info: Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 25 17:21:39 2018 " "Info: Processing ended: Wed Apr 25 17:21:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
