<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8"/>
    <title>report_05-06-2025_20-31-16.html</title>
    <style>body {
  font-family: Helvetica, Arial, sans-serif;
  font-size: 12px;
  /* do not increase min-width as some may use split screens */
  min-width: 800px;
  color: #999;
}

h1 {
  font-size: 24px;
  color: black;
}

h2 {
  font-size: 16px;
  color: black;
}

p {
  color: black;
}

a {
  color: #999;
}

table {
  border-collapse: collapse;
}

/******************************
 * SUMMARY INFORMATION
 ******************************/
#environment td {
  padding: 5px;
  border: 1px solid #E6E6E6;
}
#environment tr:nth-child(odd) {
  background-color: #f6f6f6;
}

/******************************
 * TEST RESULT COLORS
 ******************************/
span.passed,
.passed .col-result {
  color: green;
}

span.skipped,
span.xfailed,
span.rerun,
.skipped .col-result,
.xfailed .col-result,
.rerun .col-result {
  color: orange;
}

span.error,
span.failed,
span.xpassed,
.error .col-result,
.failed .col-result,
.xpassed .col-result {
  color: red;
}

/******************************
 * RESULTS TABLE
 *
 * 1. Table Layout
 * 2. Extra
 * 3. Sorting items
 *
 ******************************/
/*------------------
 * 1. Table Layout
 *------------------*/
#results-table {
  border: 1px solid #e6e6e6;
  color: #999;
  font-size: 12px;
  width: 100%;
}
#results-table th,
#results-table td {
  padding: 5px;
  border: 1px solid #E6E6E6;
  text-align: left;
}
#results-table th {
  font-weight: bold;
}

/*------------------
 * 2. Extra
 *------------------*/
.log {
  background-color: #e6e6e6;
  border: 1px solid #e6e6e6;
  color: black;
  display: block;
  font-family: "Courier New", Courier, monospace;
  height: 230px;
  overflow-y: scroll;
  padding: 5px;
  white-space: pre-wrap;
}
.log:only-child {
  height: inherit;
}

div.image {
  border: 1px solid #e6e6e6;
  float: right;
  height: 240px;
  margin-left: 5px;
  overflow: hidden;
  width: 320px;
}
div.image img {
  width: 320px;
}

div.video {
  border: 1px solid #e6e6e6;
  float: right;
  height: 240px;
  margin-left: 5px;
  overflow: hidden;
  width: 320px;
}
div.video video {
  overflow: hidden;
  width: 320px;
  height: 240px;
}

.collapsed {
  display: none;
}

.expander::after {
  content: " (show details)";
  color: #BBB;
  font-style: italic;
  cursor: pointer;
}

.collapser::after {
  content: " (hide details)";
  color: #BBB;
  font-style: italic;
  cursor: pointer;
}

/*------------------
 * 3. Sorting items
 *------------------*/
.sortable {
  cursor: pointer;
}

.sort-icon {
  font-size: 0px;
  float: left;
  margin-right: 5px;
  margin-top: 5px;
  /*triangle*/
  width: 0;
  height: 0;
  border-left: 8px solid transparent;
  border-right: 8px solid transparent;
}
.inactive .sort-icon {
  /*finish triangle*/
  border-top: 8px solid #E6E6E6;
}
.asc.active .sort-icon {
  /*finish triangle*/
  border-bottom: 8px solid #999;
}
.desc.active .sort-icon {
  /*finish triangle*/
  border-top: 8px solid #999;
}
</style></head>
  <body onLoad="init()">
    <script>/* This Source Code Form is subject to the terms of the Mozilla Public
 * License, v. 2.0. If a copy of the MPL was not distributed with this file,
 * You can obtain one at http://mozilla.org/MPL/2.0/. */


function toArray(iter) {
    if (iter === null) {
        return null;
    }
    return Array.prototype.slice.call(iter);
}

function find(selector, elem) { // eslint-disable-line no-redeclare
    if (!elem) {
        elem = document;
    }
    return elem.querySelector(selector);
}

function findAll(selector, elem) {
    if (!elem) {
        elem = document;
    }
    return toArray(elem.querySelectorAll(selector));
}

function sortColumn(elem) {
    toggleSortStates(elem);
    const colIndex = toArray(elem.parentNode.childNodes).indexOf(elem);
    let key;
    if (elem.classList.contains('result')) {
        key = keyResult;
    } else if (elem.classList.contains('links')) {
        key = keyLink;
    } else {
        key = keyAlpha;
    }
    sortTable(elem, key(colIndex));
}

function showAllExtras() { // eslint-disable-line no-unused-vars
    findAll('.col-result').forEach(showExtras);
}

function hideAllExtras() { // eslint-disable-line no-unused-vars
    findAll('.col-result').forEach(hideExtras);
}

function showExtras(colresultElem) {
    const extras = colresultElem.parentNode.nextElementSibling;
    const expandcollapse = colresultElem.firstElementChild;
    extras.classList.remove('collapsed');
    expandcollapse.classList.remove('expander');
    expandcollapse.classList.add('collapser');
}

function hideExtras(colresultElem) {
    const extras = colresultElem.parentNode.nextElementSibling;
    const expandcollapse = colresultElem.firstElementChild;
    extras.classList.add('collapsed');
    expandcollapse.classList.remove('collapser');
    expandcollapse.classList.add('expander');
}

function showFilters() {
    let visibleString = getQueryParameter('visible') || 'all';
    visibleString = visibleString.toLowerCase();
    const checkedItems = visibleString.split(',');

    const filterItems = document.getElementsByClassName('filter');
    for (let i = 0; i < filterItems.length; i++) {
        filterItems[i].hidden = false;

        if (visibleString != 'all') {
            filterItems[i].checked = checkedItems.includes(filterItems[i].getAttribute('data-test-result'));
            filterTable(filterItems[i]);
        }
    }
}

function addCollapse() {
    // Add links for show/hide all
    const resulttable = find('table#results-table');
    const showhideall = document.createElement('p');
    showhideall.innerHTML = '<a href="javascript:showAllExtras()">Show all details</a> / ' +
                            '<a href="javascript:hideAllExtras()">Hide all details</a>';
    resulttable.parentElement.insertBefore(showhideall, resulttable);

    // Add show/hide link to each result
    findAll('.col-result').forEach(function(elem) {
        const collapsed = getQueryParameter('collapsed') || 'Passed';
        const extras = elem.parentNode.nextElementSibling;
        const expandcollapse = document.createElement('span');
        if (extras.classList.contains('collapsed')) {
            expandcollapse.classList.add('expander');
        } else if (collapsed.includes(elem.innerHTML)) {
            extras.classList.add('collapsed');
            expandcollapse.classList.add('expander');
        } else {
            expandcollapse.classList.add('collapser');
        }
        elem.appendChild(expandcollapse);

        elem.addEventListener('click', function(event) {
            if (event.currentTarget.parentNode.nextElementSibling.classList.contains('collapsed')) {
                showExtras(event.currentTarget);
            } else {
                hideExtras(event.currentTarget);
            }
        });
    });
}

function getQueryParameter(name) {
    const match = RegExp('[?&]' + name + '=([^&]*)').exec(window.location.search);
    return match && decodeURIComponent(match[1].replace(/\+/g, ' '));
}

function init () { // eslint-disable-line no-unused-vars
    resetSortHeaders();

    addCollapse();

    showFilters();

    sortColumn(find('.initial-sort'));

    findAll('.sortable').forEach(function(elem) {
        elem.addEventListener('click',
            function() {
                sortColumn(elem);
            }, false);
    });
}

function sortTable(clicked, keyFunc) {
    const rows = findAll('.results-table-row');
    const reversed = !clicked.classList.contains('asc');
    const sortedRows = sort(rows, keyFunc, reversed);
    /* Whole table is removed here because browsers acts much slower
     * when appending existing elements.
     */
    const thead = document.getElementById('results-table-head');
    document.getElementById('results-table').remove();
    const parent = document.createElement('table');
    parent.id = 'results-table';
    parent.appendChild(thead);
    sortedRows.forEach(function(elem) {
        parent.appendChild(elem);
    });
    document.getElementsByTagName('BODY')[0].appendChild(parent);
}

function sort(items, keyFunc, reversed) {
    const sortArray = items.map(function(item, i) {
        return [keyFunc(item), i];
    });

    sortArray.sort(function(a, b) {
        const keyA = a[0];
        const keyB = b[0];

        if (keyA == keyB) return 0;

        if (reversed) {
            return keyA < keyB ? 1 : -1;
        } else {
            return keyA > keyB ? 1 : -1;
        }
    });

    return sortArray.map(function(item) {
        const index = item[1];
        return items[index];
    });
}

function keyAlpha(colIndex) {
    return function(elem) {
        return elem.childNodes[1].childNodes[colIndex].firstChild.data.toLowerCase();
    };
}

function keyLink(colIndex) {
    return function(elem) {
        const dataCell = elem.childNodes[1].childNodes[colIndex].firstChild;
        return dataCell == null ? '' : dataCell.innerText.toLowerCase();
    };
}

function keyResult(colIndex) {
    return function(elem) {
        const strings = ['Error', 'Failed', 'Rerun', 'XFailed', 'XPassed',
            'Skipped', 'Passed'];
        return strings.indexOf(elem.childNodes[1].childNodes[colIndex].firstChild.data);
    };
}

function resetSortHeaders() {
    findAll('.sort-icon').forEach(function(elem) {
        elem.parentNode.removeChild(elem);
    });
    findAll('.sortable').forEach(function(elem) {
        const icon = document.createElement('div');
        icon.className = 'sort-icon';
        icon.textContent = 'vvv';
        elem.insertBefore(icon, elem.firstChild);
        elem.classList.remove('desc', 'active');
        elem.classList.add('asc', 'inactive');
    });
}

function toggleSortStates(elem) {
    //if active, toggle between asc and desc
    if (elem.classList.contains('active')) {
        elem.classList.toggle('asc');
        elem.classList.toggle('desc');
    }

    //if inactive, reset all other functions and add ascending active
    if (elem.classList.contains('inactive')) {
        resetSortHeaders();
        elem.classList.remove('inactive');
        elem.classList.add('active');
    }
}

function isAllRowsHidden(value) {
    return value.hidden == false;
}

function filterTable(elem) { // eslint-disable-line no-unused-vars
    const outcomeAtt = 'data-test-result';
    const outcome = elem.getAttribute(outcomeAtt);
    const classOutcome = outcome + ' results-table-row';
    const outcomeRows = document.getElementsByClassName(classOutcome);

    for(let i = 0; i < outcomeRows.length; i++){
        outcomeRows[i].hidden = !elem.checked;
    }

    const rows = findAll('.results-table-row').filter(isAllRowsHidden);
    const allRowsHidden = rows.length == 0 ? true : false;
    const notFoundMessage = document.getElementById('not-found-message');
    notFoundMessage.hidden = !allRowsHidden;
}
</script>
    <h1>report_05-06-2025_20-31-16.html</h1>
    <p>Report generated on 06-May-2025 at 20:31:32 by <a href="https://pypi.python.org/pypi/pytest-html">pytest-html</a> v3.2.0</p>
    <h2>Summary</h2>
    <p>330 tests ran in 16.19 seconds. </p>
    <p class="filter" hidden="true">(Un)check the boxes to filter the results.</p><input checked="true" class="filter" data-test-result="passed" hidden="true" name="filter_checkbox" onChange="filterTable(this)" type="checkbox"/><span class="passed">118 passed</span>, <input checked="true" class="filter" data-test-result="skipped" disabled="true" hidden="true" name="filter_checkbox" onChange="filterTable(this)" type="checkbox"/><span class="skipped">0 skipped</span>, <input checked="true" class="filter" data-test-result="failed" hidden="true" name="filter_checkbox" onChange="filterTable(this)" type="checkbox"/><span class="failed">212 failed</span>, <input checked="true" class="filter" data-test-result="error" disabled="true" hidden="true" name="filter_checkbox" onChange="filterTable(this)" type="checkbox"/><span class="error">0 errors</span>, <input checked="true" class="filter" data-test-result="xfailed" disabled="true" hidden="true" name="filter_checkbox" onChange="filterTable(this)" type="checkbox"/><span class="xfailed">0 expected failures</span>, <input checked="true" class="filter" data-test-result="xpassed" disabled="true" hidden="true" name="filter_checkbox" onChange="filterTable(this)" type="checkbox"/><span class="xpassed">0 unexpected passes</span>
    <h2>Results</h2>
    <table id="results-table">
      <thead id="results-table-head">
        <tr>
          <th class="sortable result initial-sort" col="result">Result</th>
          <th class="sortable" col="name">Test</th>
          <th>TIDL Subgraphs</th>
          <th>Complete TIDL Offload</th>
          <th class="sortable" col="duration">Duration</th>
          <th class="sortable links" col="links">Links</th></tr>
        <tr hidden="true" id="not-found-message">
          <th colspan="6">No results found. Try to check the filters</th></tr></thead>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_27]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.34</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_27&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_27&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=2616594 parent=2615004 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6075a3794e60 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.100s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1059s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1096s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1151s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1457s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1489s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1509s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1657s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1692s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1704s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1718s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1737s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1755s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1784s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1806s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1818s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1834s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1852s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1868s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1870s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.6667378996341918

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18757981 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18757981 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.6667378996341918 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_300]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.38</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_300&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_300&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=2616591 parent=2615313 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x59b9011d3d90 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.13s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.116s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.28034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.28068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.28090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.28106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.28126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.28146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.28161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.28177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.28196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.28215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.28229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.28244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.28261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.28278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.28291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.28307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.28323s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.28336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.28353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.28370s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.28385s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.28406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.28421s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.28435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.28455s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.28469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.28487s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.28503s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.28519s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.28533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.28551s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.28566s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.28579s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.28594s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.28607s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.28623s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.28646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.28659s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.28676s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.28695s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.28713s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.28714s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.28716s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.7605759719577068

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18790497 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18790497 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.7605759719577068 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_127]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.76</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_127&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_127&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=2616603 parent=2615009 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x602bc05a48c0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.122s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1238s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1445s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1499s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1524s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1549s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1576s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1599s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1621s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1648s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1675s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1732s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1759s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1779s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1804s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1828s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1852s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1876s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1896s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1917s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.34958s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.34992s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.35013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.35037s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.35065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.35088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.35115s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.35135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.35160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.35186s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.35216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.35219s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.35224s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 3.2414235581158666

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 25173789 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 25173789 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 3.2414235581158666 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_137]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.87</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_137&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_137&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=2616590 parent=2615848 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5998eee243b0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.110s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.40175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.40211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.40246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.40280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.40318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.40348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.40377s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.40408s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.40434s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.40460s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.40488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.40514s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.40537s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.40574s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.40598s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.40624s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.40653s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.40679s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.40706s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.40733s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.40760s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.40789s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.40813s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.40840s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.40866s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.40891s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.40920s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.40947s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.40974s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.40999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.41032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.41055s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.41078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.41100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.41127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.41152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.41185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.41208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.41240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.41279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.41308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.41310s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.41313s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 3.284704856948132

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 26226469 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 26226469 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 3.284704856948132 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_267]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.44</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_267&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_267&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=2616587 parent=2615414 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x61e75fae9a10 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.91s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1098s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1238s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1376s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1409s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1446s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1462s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1495s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1520s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1535s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1548s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1565s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1588s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1603s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1621s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1639s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1655s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1675s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1701s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1716s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1738s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1759s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1777s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1779s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1781s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.6428649966813398

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29960221 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29960221 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.6428649966813398 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_36]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.26</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_36&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_36&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=2616601 parent=2614998 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6294ce6372d0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.91s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.8396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.8426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.8443s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.8456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.8474s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.8494s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.8509s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.8522s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.8540s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.8553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.8567s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.8616s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.8629s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.8646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.8665s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.8679s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.8695s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.8713s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.8725s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.8739s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.8758s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.8773s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.8789s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.8811s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.8824s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.8842s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.8860s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.8878s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.8891s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.8906s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.8928s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.8942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.8957s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.8971s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.8986s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.9002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.9019s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.9031s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.9052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.9068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.9087s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.9088s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.9091s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.2771249588305147

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18758311 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18758311 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.2771249588305147 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_113]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_113&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_113&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=2616588 parent=2615479 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64b767f3ae60 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.104s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1432s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1453s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1499s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1520s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1567s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1596s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1615s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1640s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1661s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1679s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1697s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1720s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1747s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1766s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1790s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1808s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1827s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1851s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1879s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1898s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1924s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1974s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1976s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1980s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.0681327115330752

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 20671253 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 20671253 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.0681327115330752 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_299]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.27</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_299&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_299&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=2616605 parent=2615545 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a7816231680 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.100s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1019s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1062s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1098s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1136s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1333s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1381s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1414s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1443s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1496s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1512s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1529s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1542s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1563s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1575s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1592s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1611s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1628s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1641s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1659s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1674s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1692s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1693s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1695s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.507515645906988

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18790497 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18790497 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.507515645906988 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_250]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.73</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_250&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_250&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=2616589 parent=2615580 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6295b8f66030 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.114s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1323s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1431s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1460s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1487s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1535s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1563s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1586s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1616s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1644s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1695s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1720s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1750s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1773s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1798s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1823s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1850s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1874s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1908s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1957s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1980s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2009s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2031s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2172s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2175s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2177s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.315065584202721

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29401509 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29401509 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.315065584202721 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_35]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.36</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_35&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_35&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=2616593 parent=2615650 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64ba12892140 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.94s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1130s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1162s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1315s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1434s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1455s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1471s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1503s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1516s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1532s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1551s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1566s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1579s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1596s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1615s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1627s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1647s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1666s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1681s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1701s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1717s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1718s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1720s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.8792078699747622

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18758311 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18758311 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.8792078699747622 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_277]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_277&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_277&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=2616586 parent=2614992 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x558d5c9c6920 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.113s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1371s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1395s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1409s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1485s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1524s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1557s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1577s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1594s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1615s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1634s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1651s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1673s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1693s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1708s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1731s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1749s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1771s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1792s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1809s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2096s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2172s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2238s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2290s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2293s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.5610131936014175

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19088141 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19088141 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.5610131936014175 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_272]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.27</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_272&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_272&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=2616585 parent=2615212 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x56154cfc9e50 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.103s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1070s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1323s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1342s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1369s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5458s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5499s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5518s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5532s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5548s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5569s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5583s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5601s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5613s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5632s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5649s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5667s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5681s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5699s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5715s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5793s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5794s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5797s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.5024962156396356

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19088141 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19088141 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.5024962156396356 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_318]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.73</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_318&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_318&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=2616600 parent=2615247 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58ff25478330 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.91s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1369s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1385s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1468s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1484s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1499s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1515s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1529s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1560s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1574s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1587s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1606s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1620s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1635s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1650s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1664s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1681s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1710s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1725s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1743s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1759s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1775s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1792s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1815s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1816s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1818s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.1355678483991987

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24242461 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24242461 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.1355678483991987 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_199]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.75</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_199&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_199&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=2616602 parent=2615714 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x62eacf4f5aa0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.95s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1074s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1096s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1282s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1315s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1370s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1385s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1455s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1471s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1493s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1511s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1535s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1567s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1584s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1618s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1636s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1653s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1685s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1707s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1721s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1739s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1757s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1774s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1775s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1778s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.041353709480875

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 36062041 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 36062041 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.041353709480875 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_52]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.37</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_52&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_52&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=2616597 parent=2615178 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58de2c09dda0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.90s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.992s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1019s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.2288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.2317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.2332s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.2415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.2435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.2451s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.2469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.2483s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.2496s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2514s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2530s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.2543s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.2566s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.2582s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.2598s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.2614s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.2630s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.2647s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.2664s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.2679s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2691s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2713s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2728s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2744s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2760s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2775s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2790s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2813s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2825s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2839s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2859s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2878s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2879s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2881s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.4553662643418457

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18771367 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18771367 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.4553662643418457 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_58]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.19</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_58&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_58&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=2618092 parent=2615646 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f0653db3c60 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.117s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.11178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.11209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.11241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.11266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.11297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.11324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.11350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.11383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.11408s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.11435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.11458s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.11487s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.11512s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.11544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.11572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.11603s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.11628s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.11659s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.11683s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.11710s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.11734s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.11761s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.11790s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.11820s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.11846s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.11871s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.11895s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.11917s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.11940s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.11963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.11996s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.12024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.12049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.12072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.12100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.12123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.12161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.12192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.12215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.12246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.12279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.12281s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.12284s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.5550100333937363

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18771367 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18771367 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.5550100333937363 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_247]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.56</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_247&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_247&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=2618093 parent=2615980 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5d444ea62ab0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.128s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.5178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.5201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.5224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.5243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.5268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.5288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.5308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.5326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.5346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5416s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5478s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5494s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5520s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5576s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5597s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5612s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5635s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5653s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5669s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5690s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5705s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5720s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5742s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5767s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5782s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5803s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5819s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5836s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5854s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5878s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5893s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5912s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.7041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.7075s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.7077s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.7079s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.303555189330111

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29401509 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29401509 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.303555189330111 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_19]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.31</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_19&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_19&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=2618274 parent=2615143 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5922dd7ae010 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.13s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.109s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1104s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1372s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1473s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1496s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1549s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1573s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1599s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1650s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1677s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1702s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1724s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1749s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1775s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1795s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1823s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1847s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1872s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1897s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1921s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1943s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1972s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1994s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2023s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2047s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2069s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2124s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2126s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.8181094853221235

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18757981 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18757981 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.8181094853221235 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_197]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.59</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_197&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_197&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=2618276 parent=2614992 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x558d5ca09790 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.13s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.147s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.5440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.5472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.5497s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.5515s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.5573s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.5623s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.5646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.5672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.5694s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5714s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5740s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5759s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5778s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5805s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5825s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5847s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5868s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5886s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5951s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5973s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5996s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.6016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.6038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.6061s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.6084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.6103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.6124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.6143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.6169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.6192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.6214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.6232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.6257s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.6277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.6304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.6327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.6349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.6371s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.6400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.6402s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.6405s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 3.6182441762889215

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 36062041 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 36062041 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 3.6182441762889215 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_243]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.41</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_243&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_243&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=2618277 parent=2615883 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f6af4af4280 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.89s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.886s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.917s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.931s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.947s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.958s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.973s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.983s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1010s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1019s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1029s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1045s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1104s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1142s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1395s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1396s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1398s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.9542558473602225

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29401509 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29401509 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.9542558473602225 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_136]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.42</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_136&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_136&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=2618535 parent=2615178 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58de2c0e2c00 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.72s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.785s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.806s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.817s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.832s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.848s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.862s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.874s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.900s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.913s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.927s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.937s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.978s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.988s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1061s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1074s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1085s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1333s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1373s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1385s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1403s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1405s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 6.689736495827222

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 26226469 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 26226469 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 6.689736495827222 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_268]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.29</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_268&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_268&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=2618536 parent=2615479 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64b76806cda0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.96s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1283s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1342s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1371s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1463s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1493s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1510s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1522s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1537s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1562s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1583s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1598s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1615s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1631s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1658s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1683s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1696s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1713s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1732s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1749s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1751s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1753s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.7520015344342625

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29960221 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29960221 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.7520015344342625 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_271]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.16</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_271&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_271&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=2618560 parent=2614998 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6294ce680c90 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.71s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.787s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.809s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.820s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.834s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.847s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.859s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.872s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.882s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.895s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.908s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.929s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.943s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.955s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.969s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.994s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1005s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1019s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1031s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1042s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1069s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1098s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1189s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1199s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1237s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1307s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1308s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.5536430117746093

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19088141 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19088141 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.5536430117746093 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_201]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.59</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_201&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_201&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=2618794 parent=2615545 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a7816276bc0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.108s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.14995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.15020s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.15050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.15075s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.15100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.15122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.15142s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.15162s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.15181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.15201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.15220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.15238s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.15260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.15287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.15305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.15327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.15354s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.15378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.15398s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.15419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.15442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.15466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.15484s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.15504s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.15530s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.15553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.15575s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.15597s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.15616s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.15635s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.15665s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.15685s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.15708s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.15731s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.15750s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.15767s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.15796s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.15815s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.15835s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.15862s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.15887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.15889s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.15891s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 5.226284321358723

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 36062041 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 36062041 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 5.226284321358723 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_33]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.15</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_33&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_33&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=2618795 parent=2615646 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f0653dfa400 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.71s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.787s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.801s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.819s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.831s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.846s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.858s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.871s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.886s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.897s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.910s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.920s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.934s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.944s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.957s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.968s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.992s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1039s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4357s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4371s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4381s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4411s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4412s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4414s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.3133606438586605

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18758311 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18758311 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.3133606438586605 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_251]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.50</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_251&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_251&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=2618842 parent=2615378 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x581f9aefb100 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.80s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.893s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.913s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.927s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.938s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.981s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.991s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1003s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1014s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1025s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1391s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1414s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1424s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1434s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1451s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1461s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1470s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1484s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1495s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1506s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1524s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1534s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1547s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1565s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1577s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1578s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1580s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.0912595195539663

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29401509 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29401509 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.0912595195539663 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_47]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_47&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_47&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=2618989 parent=2614998 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6294ce67eca0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.102s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.3663s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.3693s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.3718s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.3739s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.3766s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.3791s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.3813s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.3833s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.3856s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.6032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.6060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.6080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.6099s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.6125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.6150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.6173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.6204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.6222s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.6239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.6263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.6289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.6312s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.6338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.6362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.6380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.6406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.6427s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.6449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.6470s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.6488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.6518s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.6540s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.6557s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.6576s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.6602s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.6620s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.6646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.6666s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.6686s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.6710s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.6738s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.6739s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.6742s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.7500656973431055

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18771367 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18771367 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.7500656973431055 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_152]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.79</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_152&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_152&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=2619037 parent=2615212 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x56154d00d050 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.118s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1022s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1186s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1387s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1470s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1497s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1568s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1598s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1617s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1636s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1663s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1682s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1708s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1731s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1756s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1777s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1800s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1818s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1847s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1871s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1890s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1913s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1943s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1945s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1947s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 9.318617533919937

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 42606379 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 42606379 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 9.318617533919937 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_320]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_320&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_320&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=2619061 parent=2615004 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6075a36f2bd0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.84s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.819s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.834s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.860s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.870s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.902s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.916s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.927s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.980s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.992s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1069s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1082s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1114s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1342s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1354s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1355s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1357s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.2021402720682137

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24242461 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24242461 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.2021402720682137 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_287]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.16</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_287&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_287&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=2619122 parent=2615580 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6295b8dcc0d0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7024s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7026s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.7095s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.7906s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.7926s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.7941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.7955s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.7973s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.7985s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.7999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.8014s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.8030s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.8043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.8058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.8071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.8082s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.8097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.8241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.8252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.8262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.8276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.8290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.8302s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.8315s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.8332s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.8341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.8351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.8365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.8378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.8389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.8404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.8417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.8428s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.8447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.8457s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.8469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.8481s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.8491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.8501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.8522s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.8534s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.8543s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.8558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.8571s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.8572s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.8573s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.0785455055039066

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18790497 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18790497 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.0785455055039066 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_211]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_211&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_211&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=2619235 parent=2615714 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x62eacf53cd50 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.98s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1009s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1031s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1098s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1377s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1481s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1496s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1511s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1523s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1535s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1555s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1567s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1583s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1602s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1620s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1622s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1624s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 11.392144927527255

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65577419 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65577419 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 11.392144927527255 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_126]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.52</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_126&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_126&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=2619278 parent=2615313 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x59b901219220 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.76s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.859s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.875s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.895s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.927s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.967s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.984s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1014s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1026s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1039s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1312s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1323s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1377s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1437s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1438s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1440s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.2858052477913535

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 25173789 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 25173789 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.2858052477913535 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_181]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.52</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_181&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_181&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=2619407 parent=2615247 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58ff255a8b20 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.68s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4861s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4875s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4896s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4921s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4932s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4944s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4955s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4968s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4981s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.4993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5031s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5067s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5102s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5136s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5282s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5348s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5350s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 6.826397670995984

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 39854219 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 39854219 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 6.826397670995984 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_142]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.33</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_142&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_142&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=2619665 parent=2615650 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64ba128db450 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.107s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1025s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1054s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1083s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1104s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.9423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.9453s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.9473s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.9499s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.9527s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.9549s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.9572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.9595s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.9617s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.9638s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.9662s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.9687s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.9706s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.9777s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.9801s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.9821s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.9847s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.9867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.9885s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.9908s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.9931s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.9949s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.9972s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.9990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.10013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.10036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.10060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.10082s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.10108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.10132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.10153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.10155s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.10158s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.173580639335153

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 26226469 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 26226469 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.173580639335153 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_286]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.17</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_286&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_286&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=2619708 parent=2615580 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6295b8dcd170 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.79s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.902s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.919s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.956s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1006s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1019s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1162s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1354s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1381s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1395s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1450s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1462s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1494s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1495s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1497s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.1914820721890471

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18790497 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18790497 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.1914820721890471 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_32]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.20</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_32&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_32&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=2619819 parent=2615883 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f6af4956ef0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.78s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.862s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.877s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.891s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.919s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.952s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.988s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1026s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1087s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1136s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1294s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1354s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1369s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1370s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1372s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.7794052768175188

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18758311 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18758311 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.7794052768175188 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_20]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.27</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_20&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_20&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=2619820 parent=2614998 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6294ce682ce0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.14s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.16s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.112s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.996s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1407s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1495s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1519s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1548s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1596s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1620s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1645s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1666s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1691s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1712s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1732s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1762s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1780s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1799s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1822s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1846s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1864s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1895s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1913s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1936s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1962s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1987s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1989s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1991s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.1977580352537076

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18757981 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18757981 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.1977580352537076 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_107]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_107&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_107&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=2619904 parent=2615414 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x61e75fa48650 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.73s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.821s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.840s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.854s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.865s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.878s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.893s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.916s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.929s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.940s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.953s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.965s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.979s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.992s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1005s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1029s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1096s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1281s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1355s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1357s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.8663018278189537

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 20671253 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 20671253 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.8663018278189537 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_172]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">2.53</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_172&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_172&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=2619905 parent=2615004 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6075a37def00 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.121s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1061s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1446s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1483s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1537s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1564s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1593s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1611s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1633s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1704s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1727s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1747s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1774s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1796s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1817s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1840s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1860s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1879s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1905s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1925s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1953s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1998s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2048s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2050s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2052s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.28932782171077

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65894385 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65894385 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.28932782171077 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_187]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.02</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_187&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_187&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=2619906 parent=2614992 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x558d5ca0b360 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.99s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.30364s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.30415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.30439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.30469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.30499s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.30521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.30548s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.30601s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.30621s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.30642s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.30664s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.30683s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.30703s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.30728s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.30751s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.30771s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.30790s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.30809s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.30832s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.30852s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.30874s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.30896s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.30919s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.30938s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.30959s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.30979s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.30999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.31018s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.31037s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.31055s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.31080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.31098s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.31121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.31139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.31160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.31180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.31203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.31221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.31244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.31265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.31291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.31293s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.31295s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 5.076849838914309

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 39854219 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 39854219 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 5.076849838914309 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_263]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.66</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_263&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_263&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=2620249 parent=2615479 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64b768071710 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.75s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.929s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.949s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.965s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.992s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1045s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1069s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1130s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1237s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1286s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1371s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1387s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1445s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1447s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1449s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.6228997704999581

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29960221 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29960221 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.6228997704999581 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_157]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.08</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_157&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_157&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=2620252 parent=2615009 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x602bc05ebca0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.97s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.998s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1142s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1174s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1428s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1455s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1476s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1490s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1508s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1522s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1532s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1543s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1563s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1575s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1588s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1608s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1623s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1626s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.207120887726317

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 42606379 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 42606379 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.207120887726317 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_253]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.36</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_253&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_253&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=2620336 parent=2615178 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58de2c2caec0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.105s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.2065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.2095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.2124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.2149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.2178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.2206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.2232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.2254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.2369s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.2395s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.2419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.2441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.2462s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.2482s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2503s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2526s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.2545s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.2573s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.2596s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.2620s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.2644s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.2663s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.2687s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.2710s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.2728s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2747s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2778s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2797s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2817s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2840s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2864s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2889s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2920s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2937s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2956s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2984s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.3009s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.3011s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.3013s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.9914846079298131

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29401509 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29401509 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.9914846079298131 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_317]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.29</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_317&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_317&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=2620487 parent=2615883 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f6af486ddd0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.116s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.9237s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.9278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.9303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.9323s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.9342s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.9360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.9385s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.9410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.9431s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.9457s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.9476s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.9494s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.9516s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.9537s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.9564s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.9582s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.9603s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.9625s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.9650s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.9669s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.9693s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.9710s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.9730s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.9751s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.9777s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.9799s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.9825s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.9848s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.9869s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.9871s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.9874s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.4806958006833337

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24242461 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24242461 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.4806958006833337 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_23]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_23&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_23&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=2620488 parent=2615545 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a7816277230 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.137s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.869s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.885s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.906s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.920s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.938s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.952s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.964s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1115s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1176s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1190s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1340s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1352s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1409s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.9094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.9119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.9139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.9150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.9164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.9179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.9194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.9195s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.9198s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.4839389584790108

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18757981 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18757981 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.4839389584790108 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_235]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.29</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_235&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_235&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=2620536 parent=2615848 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5998eed81450 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.110s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1062s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1172s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1414s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1462s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1484s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1559s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1580s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1608s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1626s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1649s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1678s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1701s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1724s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1748s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1774s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1793s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1818s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1837s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1859s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1881s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1910s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1931s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1985s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2009s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2011s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.6615552467852501

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19918791 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19918791 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.6615552467852501 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_94]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_94&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_94&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=2620512 parent=2615980 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5d444e7d9ec0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.93s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.916s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.932s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.949s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.985s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1047s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1087s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1222s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1281s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1381s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1408s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1434s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1452s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1468s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1497s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1514s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1516s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 7.091854578422799

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19603217 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19603217 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 7.091854578422799 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_239]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_239&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_239&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=2620700 parent=2615414 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x61e75fa4b290 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.90s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.957s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.979s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.992s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1006s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1037s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1087s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1099s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1115s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1333s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1377s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1413s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1428s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1452s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1467s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1481s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1483s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.6347384247344412

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19918791 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19918791 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.6347384247344412 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_167]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.54</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_167&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_167&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=2620708 parent=2615650 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64ba128dd870 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.107s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.20115s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.20153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.20182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.20205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.20238s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.20268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.20292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.20313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.20340s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.20365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.20389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.20417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.20438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.20463s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.20491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.20512s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.20537s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.20561s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.20584s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.20604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.20628s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.20650s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.20670s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.20697s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.20721s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.20742s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.20770s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.20791s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.20811s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.20835s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.20857s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.20875s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.20900s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.20920s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.20942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.20966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.20990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.21013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.21040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.21065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.21088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.21090s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.21093s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 6.677667725481228

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65894385 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65894385 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 6.677667725481228 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_230]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.26</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_230&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_230&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=2620901 parent=2615313 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x59b901130cd0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.99s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.5819s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.5844s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.5877s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.5898s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.5925s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.5947s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.5969s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.5987s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.6011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.6034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.6055s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.6073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.6096s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.6120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.6137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.6157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.6179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.6196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.6220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.6244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.6265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.6296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.6318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.6337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.6359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.6378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.6400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.6417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.6438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.6458s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.6480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.6502s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.6520s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.6543s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.16604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.16642s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.16672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.16692s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.16713s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.16737s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.16765s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.16767s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.16771s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.162868446184339

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19918791 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19918791 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.162868446184339 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_54]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.19</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_54&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_54&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=2620967 parent=2615247 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58ff255aa790 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.78s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.2375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.2397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.2417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.11571s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.11620s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.11647s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.11668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.11699s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.11718s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.11739s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.11798s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.11819s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.11839s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.11865s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.11888s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.11909s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.11935s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.11957s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.11976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.12000s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.12022s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.12046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.12068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.12087s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.12103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.12126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.12146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.12163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.12191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.12210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.12231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.12254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.12276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.12294s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.12326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.12352s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.12374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.12398s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.12420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.12442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.16480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.16487s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.16490s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.4309224030618273

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18771367 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18771367 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.4309224030618273 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_200]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.85</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_200&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_200&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=2621132 parent=2615545 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a781627bf80 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.118s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.5129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.5155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.5192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.5217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.5244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.5266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.5287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.5307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.5327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5369s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5407s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5454s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5524s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5564s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5587s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5611s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5630s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5649s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5670s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5694s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5715s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5733s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5754s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5779s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5808s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5827s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5853s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5874s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5893s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5913s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5962s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5985s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.6009s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.6036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.6038s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.6040s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 6.220787293386112

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 36062041 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 36062041 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 6.220787293386112 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_124]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.54</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_124&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_124&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=2621202 parent=2615813 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5661c93c2090 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.13s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.120s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.2422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.2457s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.2482s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.2512s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.2540s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.2560s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.2583s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.2602s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2621s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2641s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2661s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2679s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.2703s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.2726s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.2748s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.2767s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.2791s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.2810s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2831s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2854s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.2875s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.2907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.2927s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.2945s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.2966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.2985s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.3008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.3028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.3049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.3072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.3096s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.3120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.3143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.3162s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.3182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.3204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.3228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.3248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.3271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.3292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.3318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.3320s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.3322s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.675183570381034

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 25173789 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 25173789 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.675183570381034 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_74]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.31</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_74&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_74&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=2621291 parent=2615001 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x592b36529b00 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.100s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1026s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1047s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1371s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1391s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1511s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1529s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1576s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1594s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1618s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1640s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1665s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1686s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1710s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.11743s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.11772s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.11797s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.11826s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.11845s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.11870s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.11895s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.11920s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.11922s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.11926s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.8664257701700375

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18776853 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18776853 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.8664257701700375 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_257]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.31</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_257&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_257&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=2621290 parent=2615980 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5d444e8c62f0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.98s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.909s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.926s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.947s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.967s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.988s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1003s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1045s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1074s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1085s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1096s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1189s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1364s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1376s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1413s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1444s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1455s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1471s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1489s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1491s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.8268325125596314

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29960221 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29960221 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.8268325125596314 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_183]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.91</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_183&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_183&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=2621308 parent=2615414 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x61e75fb391d0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.100s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.5398s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.5425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.5454s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.5477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.5499s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.5526s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.5548s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.5568s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.5590s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5612s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5632s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5653s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5673s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5696s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5724s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5745s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5764s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5788s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5806s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5826s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5850s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5876s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5899s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5920s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5962s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5984s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.6002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.6025s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.6049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.6074s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.6095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.6119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.6138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.6155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.6176s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.6202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.6224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.6245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.6269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.6291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.6293s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.6295s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 5.160743021938979

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 39854219 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 39854219 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 5.160743021938979 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_214]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.42</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_214&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_214&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=2621334 parent=2615378 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x581f9ad5c850 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.82s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.797s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.818s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.834s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.848s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.862s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.880s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.899s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.912s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.922s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.934s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.946s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.956s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.968s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.996s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1048s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1061s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1074s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1174s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1188s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1212s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1336s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1337s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 6.551425770862425

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65577419 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65577419 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 6.551425770862425 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_26]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.30</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_26&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_26&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=2621358 parent=2615178 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58de2c0eac40 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.123s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.15096s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.15125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.15153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.15177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.15203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.15228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.15253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.15272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.15296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.15317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.15339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.15359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.15382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.15406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.15428s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.15448s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.15467s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.15488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.15506s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.15526s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.15547s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.15571s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.15596s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.15617s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.15634s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.15656s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.15678s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.15697s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.15721s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.15741s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.15767s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.15789s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.15809s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.15828s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.15853s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.15874s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.15899s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.15920s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.15943s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.15967s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.16000s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.16002s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.16004s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.356127967028012

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18757981 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18757981 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.356127967028012 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_75]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_75&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_75&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=2621359 parent=2615212 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x56154d00fc30 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.87s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.13870s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.13902s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.13916s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.13928s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.13945s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.13956s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.13967s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.13982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.13991s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.14004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.14019s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.14028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.14041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.14057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.14069s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.14080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.14097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.14110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.14123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.14137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.14148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.14161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.14175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.14184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.14200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.14213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.14225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.14239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.14253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.14264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.14278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.14290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.14303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.14312s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.14327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.14338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.14352s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.14365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.14378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.14390s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.14404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.14406s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.14408s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.990192790925813

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18776853 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18776853 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.990192790925813 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_53]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_53&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_53&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=2621448 parent=2615646 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f0653dfdc50 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.76s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.20667s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.20699s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.20710s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.20721s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.20739s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.20751s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.20762s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.20784s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.20795s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.20809s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.20820s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.20832s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.20843s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.20861s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.20874s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.20887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.20899s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.20909s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.20919s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.20933s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.20943s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.20957s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.20972s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.20985s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.20994s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.21007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.21017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.21028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.21041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.21052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.21066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.21079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.21090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.21100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.21115s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.21124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.21142s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.21158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.21170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.21184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.21201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.21202s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.21204s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.0709743949466506

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18771367 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18771367 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.0709743949466506 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_204]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.57</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_204&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_204&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=2621643 parent=2614995 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58b60643a240 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.85s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.3095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.3112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.3136s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.3150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.3171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.3185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.3203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.3216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.3229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.3242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.3255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.3270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.3284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.3299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.3311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.3330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.3344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.3358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.3372s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.3386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.3398s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.3418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.3429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.3440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.3455s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.3468s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.3485s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.8955s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.8988s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.9001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.9023s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.9035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.9049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.9064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.9076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.9088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.9106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.9117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.9130s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.9147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.9161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.9163s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.9165s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.8745410581556693

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 36062041 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 36062041 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.8745410581556693 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_198]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.48</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_198&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_198&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=2621889 parent=2615580 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6295b8dd3480 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.107s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1162s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1370s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1391s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1416s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1457s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1506s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1530s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1616s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1638s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1660s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1684s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1708s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1735s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1753s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1776s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1799s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1826s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1846s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1869s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1888s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1910s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1935s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1959s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1979s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2031s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2059s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2061s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2063s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 6.492168834656343

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 36062041 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 36062041 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 6.492168834656343 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_294]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.16</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_294&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_294&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=2622176 parent=2615143 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5922dd7f8db0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.84s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4874s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4890s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4911s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4923s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4939s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4969s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4994s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5006s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5018s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5029s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5045s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5074s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5085s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5096s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5162s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5408s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5409s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5411s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.8346425871718807

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18790497 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18790497 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.8346425871718807 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_37]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_37&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_37&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=2622177 parent=2615848 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5998eee6f620 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.108s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1023s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1054s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1409s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1453s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1473s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1492s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1523s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1545s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1566s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1588s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1612s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1631s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1652s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1677s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1699s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1718s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1742s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1762s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1781s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1804s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1824s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1846s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1894s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1913s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1934s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1951s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1971s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2022s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2062s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2110s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2112s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.568644503361426

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18758311 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18758311 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.568644503361426 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_227]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_227&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_227&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=2622243 parent=2615075 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x625259510a90 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.77s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.822s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.839s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.857s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.870s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.902s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.915s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.927s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.939s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.968s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.980s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.994s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1014s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1151s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1283s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1352s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1384s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1386s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.9113683259636943

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19918791 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19918791 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.9113683259636943 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_17]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.19</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_17&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_17&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=2622201 parent=2615479 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64b768075fd0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.74s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.809s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.827s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.841s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.854s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.868s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.883s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.901s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.916s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.928s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.955s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.967s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.979s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1006s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1018s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1030s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1042s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1067s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1083s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1354s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1356s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.1104412079161627

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18757981 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18757981 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.1104412079161627 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_244]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.27</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_244&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_244&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=2622244 parent=2615646 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f0653fe5420 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.76s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.802s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.819s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.830s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.841s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.855s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.879s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.897s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.908s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.920s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.931s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.944s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.955s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.968s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.980s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.994s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1005s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1029s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1190s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1306s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1308s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.1981053949151415

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29401509 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29401509 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.1981053949151415 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_129]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.33</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_129&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_129&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=2622315 parent=2615980 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5d444e8ca640 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.100s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.927s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.948s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.962s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.974s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1022s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1083s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1186s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1286s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1340s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1352s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1369s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1424s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1454s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1481s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1498s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1516s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1517s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1519s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.501299899991369

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 25173789 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 25173789 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.501299899991369 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_202]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.80</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_202&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_202&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=2622486 parent=2615178 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58de2c0ef310 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.87s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.5601s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.5630s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.5652s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.5706s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.5727s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.5741s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.5756s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.5768s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.5784s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5796s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5813s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5827s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5843s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5860s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5874s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5889s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5905s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5917s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5929s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5949s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5962s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5980s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.6007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.6024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.6041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.6053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.6066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.6083s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.6096s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.6114s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.6129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.6143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.6157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.6175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.6187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.6204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.6219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.6234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.6251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.6272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.6274s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.6276s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 3.124654953070526

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 36062041 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 36062041 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 3.124654953070526 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_34]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.17</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_34&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_34&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=2622487 parent=2615001 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x592b3656ecb0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.77s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.799s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.815s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.830s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.843s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.861s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.873s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.888s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.901s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.914s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.926s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.957s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.985s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1022s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.6950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.6966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.6984s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.6997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.7010s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.7021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.7034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.7044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.7054s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.7066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.7077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.7092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.7105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.7117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.7127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.7140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.7153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.7172s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.7182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.7195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.7211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.7224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.7225s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.7227s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.8422281071299574

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18758311 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18758311 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.8422281071299574 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_298]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.18</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_298&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_298&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=2622593 parent=2615313 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x59b9012246e0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.103s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1009s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1061s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1294s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1408s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1431s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1455s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1482s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1508s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1530s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1574s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1594s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1623s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1641s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1662s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1694s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1715s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1738s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1763s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1785s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1807s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1830s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1856s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1875s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1900s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1922s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1947s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1948s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1951s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.7470621634797878

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18790497 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18790497 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.7470621634797878 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_125]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.39</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_125&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_125&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=2622956 parent=2615479 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64b76807af30 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.4110s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.5016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.5051s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.5072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.5106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.5133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.5160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.5185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.5207s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5257s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5281s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5372s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5391s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5527s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5597s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5617s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5636s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5656s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5676s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5705s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5728s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5752s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5771s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5795s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5817s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5847s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5890s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5916s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5944s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5946s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5949s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 3.3553963458942375

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 25173789 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 25173789 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 3.3553963458942375 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_293]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.18</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_293&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_293&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=2622957 parent=2615848 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5998eee76400 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.75s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.820s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.839s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.858s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.870s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.890s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.929s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.953s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.965s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1006s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1115s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1151s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1174s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1238s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1332s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1349s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1351s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.8326458237303334

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18790497 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18790497 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.8326458237303334 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_218]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.54</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_218&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_218&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=2623023 parent=2614992 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x558d5ca105e0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.80s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.895s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.910s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.925s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.937s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.979s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1029s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1237s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1387s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1414s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1424s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1476s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1493s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1509s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1510s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1511s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.5597025680025197

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65577419 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65577419 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.5597025680025197 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_185]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.03</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_185&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_185&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=2623111 parent=2615001 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x592b3656f4c0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.78s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.15614s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.15635s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.15655s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.15668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.15689s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.15702s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.15717s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.15730s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.15745s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.15760s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.15776s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.15787s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.15799s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.15815s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.15831s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.15844s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.15856s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.15867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.15879s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.15895s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.15910s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.15928s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.15940s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.15953s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.15965s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.15978s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.15991s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.16006s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.16018s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.16030s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.16049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.16061s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.16076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.16092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.16107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.16118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.16139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.16150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.16160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.16177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.16193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.16194s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.16196s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 7.64967402030153

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 39854219 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 39854219 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 7.64967402030153 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_39]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_39&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_39&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=2623242 parent=2615247 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58ff255b5500 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.92s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.8972s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.8997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.9026s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.9045s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.9071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.9091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.9116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.9135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.9153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.9178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.9198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.9219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.9243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.9266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.9286s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.9309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.9330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.9351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.9373s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.9393s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.9415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.9441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.9459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.9476s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.9498s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.9517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.9534s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.9556s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.9577s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.9599s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.9625s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.9644s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.9664s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.9683s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.9707s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.9732s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.9756s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.9776s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.9798s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.9824s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.9849s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.9852s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.9854s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.1237187739591754

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18758311 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18758311 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.1237187739591754 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_296]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.26</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_296&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_296&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=2623414 parent=2615212 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x56154d017d30 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.77s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.946s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.962s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.986s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1031s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1045s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1070s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1085s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1176s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1190s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1332s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.9443s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.9487s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.9503s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.9515s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.9533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.9546s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.9563s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.9576s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.9591s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.9605s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.9620s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.9634s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.9648s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.9663s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.9679s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.9680s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.9682s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.595816057839508

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18790497 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18790497 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.595816057839508 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_319]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.39</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_319&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_319&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=2623372 parent=2615646 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f0653d1cea0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.94s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.19021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.19046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.19070s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.19089s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.19112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.19132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.19152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.19177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.19196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.19216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.19235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.19257s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.19276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.19300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.19321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.19345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.19365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.19384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.19402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.19426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.19443s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.19464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.19489s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.19510s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.19529s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.19553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.19570s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.19587s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.19609s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.19626s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.19651s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.19672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.19693s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.19713s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.19737s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.19756s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.19785s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.19809s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.19826s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.19850s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.19877s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.19879s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.19881s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.0127428190279282

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24242461 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24242461 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.0127428190279282 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_323]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_323&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_323&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=2623371 parent=2615714 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x62eacf4585a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.79s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.7105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.7121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.7139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.7150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.7165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.7178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.7188s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.7199s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.7212s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.7224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.7239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.7250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.7259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.7276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.7287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.7298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.7310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.7321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.7339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.7353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.7362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.7375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.7388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.7401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.7413s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.7426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.7439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.7451s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.7462s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.7472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.7488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.7501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.7513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.7524s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.7537s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.7547s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.7561s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.7683s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.7696s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.7708s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.7724s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.7725s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.7727s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.0552258715633762

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24242461 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24242461 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.0552258715633762 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_68]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_68&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_68&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=2623485 parent=2615980 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5d444e8d13b0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.74s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.2921s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.2935s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.2949s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.2960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.2974s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.2988s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.3002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.3015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.3027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.3038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.3050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.3062s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.3073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.3086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.3099s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.3115s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.3126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.3140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.3152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.3162s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.3175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.3188s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.3198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.3214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.3225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.3236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.3250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.3259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.3271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.3283s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.3297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.3307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.3320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.3330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.3340s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.3353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.3368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.3379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.3392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.3406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.3419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.3420s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.3422s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.7963323633822514

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18776853 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18776853 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.7963323633822514 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_139]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.36</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_139&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_139&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=2623868 parent=2615009 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x602bc05ede20 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.96s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.961s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.985s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1012s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1031s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1186s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1454s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1484s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.12170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.12197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.12221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.12248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.12271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.12296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.12316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.12337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.12362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.12382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.12401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.12420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.12444s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.12463s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.12488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.12507s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.12528s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.12553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.12578s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.12581s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.12583s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.923118972463097

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 26226469 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 26226469 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.923118972463097 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_18]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.15</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_18&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_18&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=2623869 parent=2615313 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x59b9012294b0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.84s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.7738s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.7767s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.7781s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.7799s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.7817s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.7830s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.7842s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.7855s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.7869s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.7882s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.7892s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.7902s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.7915s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.7929s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.7940s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.7952s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.7964s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.7975s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.7989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.8002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.8015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.8030s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.8042s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.8052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.8065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.8078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.8092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.8101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.8115s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.8125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.8138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.8151s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.8161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.8171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.8184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.8194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.8209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.8221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.8234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.8247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.8264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.8265s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.8267s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.6804008725223907

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18757981 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18757981 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.6804008725223907 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_57]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.20</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_57&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_57&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=2624215 parent=2615580 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6295b8ddaf40 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.110s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.5020s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.5046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.5080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.5102s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.5132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.5154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.5179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.5200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.5224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5294s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5340s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5385s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5448s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5473s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5497s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5523s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5542s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5562s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5581s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5602s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5627s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5648s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5693s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5720s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5740s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5763s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5791s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5814s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5833s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5865s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5886s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5935s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5959s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5961s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5964s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.2302130427808273

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18771367 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18771367 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.2302130427808273 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_106]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.26</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_106&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_106&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=2624216 parent=2614995 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58b606395f70 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.13s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.113s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1433s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1452s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1507s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1527s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1546s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1575s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1601s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1627s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1650s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1677s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1695s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1719s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1741s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1761s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1787s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1807s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1831s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1853s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1880s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1899s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1924s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1986s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2029s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2075s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5606s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5610s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5614s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.5307825108868668

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 20671253 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 20671253 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.5307825108868668 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_31]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_31&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_31&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=2624282 parent=2615212 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x56154d01a730 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.112s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.16531s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.16560s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.16584s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.16614s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.16643s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.16666s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.16688s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.16713s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.16731s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.16752s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.16780s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.16802s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.16823s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.16851s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.16875s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.16897s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.16922s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.16946s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.16965s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.16989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.17011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.17034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.17060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.17080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.17105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.17130s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.17150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.17173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.17196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.17216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.17241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.17264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.17287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.17307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.17335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.17355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.17378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.17400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.17421s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.17444s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.17472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.17474s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.17476s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.067243067609546

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18758311 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18758311 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.067243067609546 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_25]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.20</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_25&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_25&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=2624283 parent=2615247 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58ff255b8620 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.77s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.787s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.801s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.820s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.833s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1039s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1051s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1062s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1189s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1364s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1376s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1413s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1442s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1444s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.2708317633237078

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18757981 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18757981 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.2708317633237078 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_170]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.62</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_170&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_170&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=2624327 parent=2615075 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x625259640d90 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.107s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1087s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1373s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1414s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1463s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1483s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1507s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1534s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1578s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1666s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1688s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1712s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5357s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5470s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5490s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5512s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5536s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5559s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5561s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5564s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 7.280089325164166

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65894385 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65894385 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 7.280089325164166 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_276]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.27</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_276&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_276&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=2624415 parent=2615848 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5998eee7e300 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.72s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.791s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.808s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.824s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.836s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.853s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.870s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.882s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.893s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.919s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.8107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.8124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.8137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.8156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.8167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.8180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.8194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.8206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.8218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.8230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.8244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.8258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.8268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.8281s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.8294s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.8309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.8322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.8334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.8350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.8361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.8378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.8391s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.8401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.8412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.8428s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.8441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.8457s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.8472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.8486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.8501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.8518s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.8519s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.8521s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.607027850223657

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19088141 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19088141 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.607027850223657 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_269]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.43</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_269&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_269&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=2624826 parent=2615646 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f0653e0bcd0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.73s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.15843s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.15860s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.15876s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.15887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.15902s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.15913s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.15926s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.15942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.15952s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.15963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.15976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.15992s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.16003s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.16016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.16031s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.16043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.16053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.16066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.16075s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.16086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.16099s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.16112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.16124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.16138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.16148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.16158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.16177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.16190s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.16201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.16215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.16231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.16242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.16257s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.16269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.16280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.16293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.16312s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.16325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.16337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.16351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.16365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.16366s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.16368s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.7108494085553331

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29960221 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29960221 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.7108494085553331 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_51]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_51&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_51&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=2624957 parent=2615545 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a7816283630 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.83s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4495s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4512s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4530s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4545s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4562s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4577s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4588s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4598s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4610s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4623s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.4634s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.4647s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.4658s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.4672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.4684s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.4698s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.4707s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.4721s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.4733s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.4746s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.4756s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.4768s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.4781s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.4792s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.4803s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.4814s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.4826s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.4838s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4854s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4863s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4877s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4901s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4911s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4926s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4937s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4951s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4964s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5008s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5009s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.6789147366052092

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18771367 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18771367 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.6789147366052092 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_110]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_110&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_110&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=2625191 parent=2615247 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58ff254d2270 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.84s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.843s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.869s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.886s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.896s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.914s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.926s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.939s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.952s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.974s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.987s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1000s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1012s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1031s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1059s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1174s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1190s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1340s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1354s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1384s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1386s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.313244341490987

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 20671253 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 20671253 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.313244341490987 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_246]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.32</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_246&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_246&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=2625321 parent=2615414 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x61e75fd24970 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.71s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.841s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.863s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.878s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.893s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.924s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.938s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.953s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.965s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.981s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.994s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1023s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1172s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1186s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1377s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1413s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1415s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1417s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.0857013756105656

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29401509 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29401509 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.0857013756105656 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_288]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.20</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_288&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_288&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=2625366 parent=2615313 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x59b9012331d0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.71s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4407s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4452s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4483s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4496s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4509s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4523s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.4551s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.4562s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.4577s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.4592s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.4604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.4616s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.4632s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.4642s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.4655s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.4671s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.4684s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.4699s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.4714s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.4725s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.4738s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.4753s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.4768s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.4778s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4794s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4804s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4817s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4835s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4845s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4856s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4870s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4880s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4896s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4910s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4923s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4936s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4955s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4956s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.4649402445658806

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18790497 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18790497 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.4649402445658806 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_29]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.31</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_29&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_29&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=2625827 parent=2615479 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64b7680822a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.82s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.915s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.951s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.980s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.996s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1039s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1089s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1151s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1176s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1188s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1199s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1282s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1373s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5431s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.9409s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.9427s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.9429s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.9430s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.1347944397184515

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18757981 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18757981 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.1347944397184515 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_238]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.19</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_238&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_238&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=2625844 parent=2615650 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64ba127f7910 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.3s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.80s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.890s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.911s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.926s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.938s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1023s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1047s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1199s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1222s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1238s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1323s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1372s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1442s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1444s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.0752996944557907

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19918791 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19918791 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.0752996944557907 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_216]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.36</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_216&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_216&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=2626078 parent=2615247 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58ff255bf180 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.105s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.5050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.5086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.5114s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.5134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.5163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.5185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.5207s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.5228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.5251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5395s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5421s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5470s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5519s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5543s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5568s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5592s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5611s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5630s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5654s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5673s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5691s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5719s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5739s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5762s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5787s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5806s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5825s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5852s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5877s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5925s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5994s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.6018s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.6049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.6051s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.6053s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.8603063332715095

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65577419 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65577419 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.8603063332715095 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_109]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.33</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_109&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_109&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=2626171 parent=2615848 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5998eed96b50 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.112s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1130s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1151s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1416s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1458s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1482s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1504s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1523s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1549s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1590s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1614s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1632s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1652s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1677s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1698s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1719s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1741s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1765s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1784s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1806s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1823s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1843s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1865s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1890s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1908s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1935s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1957s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1978s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1980s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.5494844724787433

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 20671253 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 20671253 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.5494844724787433 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_236]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.17</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_236&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_236&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=2626169 parent=2615009 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x602bc050b2b0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.75s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.813s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.826s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.843s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.860s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.876s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.894s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.910s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.921s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.955s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.967s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.979s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.994s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1022s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1075s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1176s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1190s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1257s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1407s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1427s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1428s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.2030385275822877

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19918791 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19918791 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.2030385275822877 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_196]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.84</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_196&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_196&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=2626170 parent=2615646 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f0653e0df10 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.118s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.9187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.9220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.9244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.9267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.9293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.9318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.9340s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.9359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.9380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.9405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.9425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.9443s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.9465s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.9495s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.9514s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.9533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.9552s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.9571s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.9589s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.9609s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.9634s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.9659s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.9676s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.9696s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.9714s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.9733s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.9754s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.9771s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.9896s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.9919s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.9942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.9960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.9981s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.9999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.10022s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.10049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.10074s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.10095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.10119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.10141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.10165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.10167s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.10170s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.727765576551299

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 36062041 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 36062041 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.727765576551299 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_213]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.00</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_213&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_213&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=2626388 parent=2615178 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58de2c0f6530 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.103s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.919s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.938s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.951s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.965s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.981s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1037s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1054s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1069s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1096s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1151s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1162s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1176s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1188s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1199s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1381s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1411s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1461s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1473s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1508s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1509s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1511s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 8.375510007791094

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65577419 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65577419 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 8.375510007791094 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_63]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_63&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_63&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=2626415 parent=2615212 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x56154d022db0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.109s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1029s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1089s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1115s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1222s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1413s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1433s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1455s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1545s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1571s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1598s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1645s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1734s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1753s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1778s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1801s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1826s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1847s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1876s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1898s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1925s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1947s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2020s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2022s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2024s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.7162866539994488

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18776853 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18776853 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.7162866539994488 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_237]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.29</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_237&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_237&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=2626608 parent=2615650 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64ba127fc2d0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.147s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.865s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.885s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.896s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.925s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.952s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.974s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.988s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1061s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1087s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1099s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1136s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1162s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1199s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1302s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1315s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1380s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1381s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.8241917263592011

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19918791 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19918791 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.8241917263592011 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_41]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_41&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_41&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=2626841 parent=2615001 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x592b36574a60 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.92s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.944s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.973s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.986s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.998s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1029s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1087s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1294s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1391s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1421s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1432s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1451s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1483s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1497s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1510s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1523s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1540s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1541s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1543s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.1248811908570082

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18758311 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18758311 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.1248811908570082 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_45]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_45&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_45&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=2626883 parent=2615479 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64b768086100 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.92s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.979s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1030s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1130s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1373s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1411s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1424s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1470s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1484s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1497s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1543s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1554s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1589s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1605s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1607s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1609s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.5139942680678293

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18758311 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18758311 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.5139942680678293 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_228]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.33</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_228&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_228&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=2626949 parent=2615009 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x602bc050f7a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.101s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.985s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1009s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1054s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1104s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1489s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1508s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1528s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.2657s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.2682s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.2705s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2724s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2748s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2770s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2789s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2806s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2832s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2849s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2875s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2897s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2939s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2967s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2969s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2971s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.7369553056056755

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19918791 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19918791 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.7369553056056755 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_245]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.36</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_245&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_245&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=2627128 parent=2614998 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6294ce86fe20 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.85s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.7492s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.23519s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.27494s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.27511s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.27536s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.27550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.27565s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.27576s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.27589s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.27601s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.27611s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.27622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.27635s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.27649s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.27663s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.27675s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.27687s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.27699s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.27710s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.27724s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.27736s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.27750s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.27763s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.27779s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.27790s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.27805s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.27816s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.27830s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.27841s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.27858s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.27874s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.27885s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.27898s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.27908s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.27922s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.27935s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.27950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.27960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.27976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.27989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.28005s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.28006s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.28008s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.9686566748131531

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29401509 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29401509 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.9686566748131531 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_153]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.76</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_153&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_153&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=2627380 parent=2615980 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5d444e8d9510 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.105s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1003s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1130s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1174s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1238s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1465s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1492s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1510s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1556s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1577s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1598s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1618s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1638s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1659s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1685s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1703s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1724s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1742s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1763s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1786s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1810s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1832s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1855s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1876s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1905s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1907s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 7.402413500567882

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 42606379 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 42606379 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 7.402413500567882 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_330]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.31</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_330&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_330&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=2627381 parent=2615143 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5922dd711f70 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.81s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.823s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.839s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.861s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.873s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.888s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.916s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.928s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.967s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1003s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1051s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1061s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1083s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1099s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1190s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1338s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1340s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.6364137005408762

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24242461 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24242461 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.6364137005408762 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_16]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_16&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_16&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=2627577 parent=2615001 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x592b36578320 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.80s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.7824s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.7854s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.7867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.7879s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.7895s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.7909s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.7924s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.7936s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.7948s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.7960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.7972s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.7988s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.8002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.8015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.8026s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.8038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.8053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.8065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.8076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.8089s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.8100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.8118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.8135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.8146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.8156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.8169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.8179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.8188s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.8205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.8215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.8230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.8243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.8255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.8265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.8282s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.8295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.8310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.8323s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.8336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.8349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.8364s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.8365s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.8366s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.6639778192736903

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18757981 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18757981 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.6639778192736903 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_40]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_40&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_40&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=2627534 parent=2615479 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64b768088200 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.84s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.820s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.834s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.858s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.869s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.899s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.916s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.928s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.955s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.967s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.979s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1003s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1014s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1025s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1037s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1047s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1059s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1085s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1207s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1302s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1357s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1370s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1371s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1373s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.2377254737208856

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18758311 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18758311 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.2377254737208856 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_184]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.84</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_184&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_184&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=2628093 parent=2615004 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6075a37e3300 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.115s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.5074s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.5110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.5150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.5173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.5207s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.5230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.5251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.5272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.5297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5356s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5398s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5424s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5470s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5492s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5515s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5563s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5586s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5611s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5633s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5658s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5683s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5703s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5726s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5753s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5771s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5791s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5816s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5834s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5856s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5879s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5900s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5969s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5988s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.6016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.6041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.6043s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.6046s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 3.6998791995501152

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 39854219 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 39854219 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 3.6998791995501152 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_166]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_166&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_166&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=2628094 parent=2615813 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5661c940eda0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.108s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1087s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1114s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1444s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1470s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1496s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1523s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1549s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1576s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1605s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1626s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1650s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1673s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1696s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1726s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1747s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1771s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1795s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1821s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1840s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1869s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1888s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1909s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1935s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2006s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2055s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2057s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2059s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 6.544858232733732

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65894385 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65894385 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 6.544858232733732 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_128]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.42</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_128&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_128&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=2628095 parent=2615545 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a781628d6e0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.13s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.116s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.6989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.7019s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.7049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.7076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.7107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.7136s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.7162s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.7188s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.7208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.7230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.7253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.7275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.7296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.7323s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.7341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.7366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.7390s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.7412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.7435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.7462s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.7482s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.7504s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.7531s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.7551s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.7571s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.7597s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.7620s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.7641s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.7666s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.7688s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.7711s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.7733s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.7756s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.7775s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.7802s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.7823s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.7848s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.7870s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.7891s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.7912s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.11118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.11123s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.11126s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.8157964956611498

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 25173789 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 25173789 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.8157964956611498 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_260]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.43</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_260&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_260&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=2628096 parent=2614992 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x558d5ca14b80 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.78s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.916s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1006s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1082s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1212s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1282s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1356s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1393s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1408s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1423s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1425s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.75386279723949

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29960221 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29960221 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.75386279723949 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_297]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.24</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_297&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_297&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=2628143 parent=2615479 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64b76808e7f0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.70s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.12285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.12310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.12324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.12337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.12354s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.12367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.12384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.12397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.12410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.12423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.12435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.12448s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.12459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.12472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.12483s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.12495s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.12508s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.12520s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.12532s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.12547s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.12556s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.12568s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.12583s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.12594s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.12604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.12620s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.12630s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.12641s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.12654s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.12664s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.12678s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.12694s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.12705s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.12714s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.12729s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.12739s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.12756s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.12770s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.12781s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.12795s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.12811s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.12812s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.12814s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.5518408572960446

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18790497 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18790497 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.5518408572960446 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_168]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.53</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_168&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_168&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=2628185 parent=2614998 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6294ce690a50 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.15103s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.15883s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.15901s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.15918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.15929s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.15943s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.15959s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.15970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.15981s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.15993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.16004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.16015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.16025s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.16037s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.16053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.16071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.16088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.16100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.16110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.16211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.16223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.16235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.16253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.16266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.16280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.16295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.16309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.16320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.16335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.16346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.16357s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.16375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.16386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.16397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.16411s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.16425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.16436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.16456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.16466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.16477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.16492s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.16506s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.16507s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.16509s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 11.471448006590185

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65894385 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65894385 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 11.471448006590185 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_141]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.32</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_141&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_141&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-13&#x27; pid=2628251 parent=2615313 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x59b901238f30 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.87s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.873s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.892s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.911s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.924s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.956s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.969s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.980s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1014s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1039s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1357s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1370s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1448s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1450s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.136532025502289

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 26226469 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 26226469 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-13:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.136532025502289 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_21]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.19</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_21&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_21&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=2628275 parent=2615143 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5922dd7ff690 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.89s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.940s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.992s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1010s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1199s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.2448s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.2470s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.2486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.2498s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.2513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.2528s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.2542s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2554s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2571s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2583s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2594s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2607s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2621s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2632s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2648s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2660s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2674s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2692s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2708s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2709s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2711s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.057928815668553

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18757981 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18757981 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.057928815668553 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_256]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.65</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_256&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_256&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=2628702 parent=2615378 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x581f9ad60bd0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.111s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.3187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.3215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.3247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.3269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.3295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.3317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.3340s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.3360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.3379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.3398s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.3419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.3438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.3461s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.3486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.3509s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.3530s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.3554s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.3577s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.3599s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.3624s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.3647s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.3677s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.3704s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.3725s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.3747s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.3770s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.3788s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.3810s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.3832s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.3851s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.3881s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.3901s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.3919s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.3942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.6690s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.6719s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.6754s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.6773s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.6795s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.6826s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.6848s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.6850s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.6853s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.0422809853170698

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29960221 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29960221 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.0422809853170698 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_322]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.34</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_322&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_322&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=2628832 parent=2615650 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64ba12803a10 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.111s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.5165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.5196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.5227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.5248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.5281s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.5308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.5332s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.5352s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.5374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5485s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5508s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5529s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5552s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5571s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5594s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5615s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5635s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5658s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5676s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5698s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5726s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5752s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5776s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5799s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5817s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5835s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5863s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5880s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5900s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5921s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5988s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.6010s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.6030s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.6057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.6078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.6080s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.6083s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.2421257518970503

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24242461 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24242461 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.2421257518970503 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_242]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.45</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_242&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_242&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=2628875 parent=2615646 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f0653ff5b80 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.13s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.111s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.2190s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.2220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.2248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.2365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.2389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.2411s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.2433s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.2458s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2500s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2522s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2545s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.11239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.11270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.11292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.11321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.11343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.11361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.11384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.11404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.11423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.11450s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.11473s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.11497s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.11520s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.11539s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.11557s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.11580s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.11599s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.11617s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.11649s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.11670s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.11691s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.11714s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.11733s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.11753s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.11784s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.11805s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.11825s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.11854s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.11880s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.11882s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.11884s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.261965959945244

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29401509 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29401509 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.261965959945244 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_59]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.19</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_59&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_59&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=2629076 parent=2615009 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x602bc0602c00 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.88s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.810s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.826s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.850s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.865s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.883s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.917s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.928s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.953s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.964s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.991s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1005s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1030s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1042s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1348s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1350s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.6568101353583807

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18771367 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18771367 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.6568101353583807 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_122]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.37</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_122&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_122&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=2629202 parent=2615848 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5998eee85bb0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.109s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1354s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1444s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1476s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1496s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1723s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1746s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1767s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1787s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1809s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1834s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1853s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1877s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1896s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1917s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1940s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1962s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1986s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2257s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2259s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.614551813023005

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 25173789 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 25173789 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.614551813023005 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_327]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.31</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_327&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_327&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=2629329 parent=2615714 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x62eacf462520 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.110s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1096s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1282s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1357s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1372s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1387s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1414s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1470s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1481s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1495s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1514s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1529s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1565s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1577s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1588s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1611s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1625s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1640s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1657s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1674s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1675s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1678s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.8740904273092917

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24242461 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24242461 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.8740904273092917 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_212]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.76</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_212&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_212&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-14&#x27; pid=2629353 parent=2615313 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x59b90123c710 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.120s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1096s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1188s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2595s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2627s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2649s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.2695s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.2721s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.2740s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.2765s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.2788s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.2806s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2831s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2857s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.2964s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.2995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.3017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.3035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.3060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.3081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.3105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.3129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.3150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.3168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.3310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.3337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.3356s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.3375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.3394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.3414s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.3441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.3460s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.3483s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.3506s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.3535s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.3537s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.3539s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 7.34436116930102

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65577419 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65577419 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-14:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 7.34436116930102 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_270]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.44</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_270&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_270&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=2629411 parent=2615001 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x592b36581f80 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.86s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.914s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.956s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.987s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1018s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1031s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1045s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1257s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1364s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1451s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1484s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1497s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1498s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1500s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.531689659308174

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29960221 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29960221 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.531689659308174 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_249]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.40</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_249&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_249&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=2629419 parent=2615178 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58de2c2dbf60 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.113s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1302s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1407s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1561s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1581s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1603s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1634s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1659s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1678s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1701s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1722s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1741s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1765s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1785s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1816s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1844s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1866s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1886s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1911s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1937s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1957s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1981s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2026s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2267s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2269s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.0913476454812285

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29401509 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29401509 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.0913476454812285 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_274]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.31</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_274&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_274&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=2629573 parent=2614992 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x558d5ca1d2a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.93s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.998s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1022s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1055s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1176s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1283s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1371s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1411s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1450s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1498s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1516s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1543s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1563s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1584s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1605s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1625s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1671s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1690s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1710s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1733s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1754s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1773s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1804s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1823s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1841s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1868s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1894s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1896s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1898s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.6429430110902996

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19088141 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19088141 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.6429430110902996 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_226]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.27</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_226&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_226&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-13&#x27; pid=2629720 parent=2615479 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64b767fa9240 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.131s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1199s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.15394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.15421s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.15442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.15468s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.15490s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.15510s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.15532s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.15557s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.15575s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.15599s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.15617s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.15635s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.15661s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.15680s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.15698s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.15721s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.15742s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.15763s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.15784s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.15807s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.15825s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.15846s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.15863s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.15881s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.15909s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.15929s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.15950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.15971s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.15991s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.16010s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.16041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.16057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.16078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.16104s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.16127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.16129s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.16132s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.9449694746321414

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19918791 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19918791 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-13:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.9449694746321414 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_258]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.44</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_258&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_258&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=2629722 parent=2615143 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5922dd806870 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.99s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.22155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.22181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.22211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.22232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.22257s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.22282s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.22306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.22328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.22352s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.22379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.22399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.22419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.22446s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.22470s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.22494s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.22519s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.22543s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.22566s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.22591s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.22611s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.22672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.22703s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.22727s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.22750s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.22773s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.22794s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.22821s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.22846s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.22867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.22888s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.22914s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.22933s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.22951s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.22973s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.22996s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.23016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.23042s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.23060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.23081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.23107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.23133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.23135s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.23137s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.6973022714751332

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29960221 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29960221 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.6973022714751332 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_234]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.17</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_234&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_234&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=2629746 parent=2615980 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5d444e7f19a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.85s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.953s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.974s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.991s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1005s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1025s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1395s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1413s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1462s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1476s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1493s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1506s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1518s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1551s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1564s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1583s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1600s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1613s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1614s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1617s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.9289035101136376

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19918791 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19918791 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.9289035101136376 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_289]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_289&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_289&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=2629881 parent=2615650 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64ba128f20a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.77s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.936s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.957s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.984s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1023s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1054s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1089s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1323s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1357s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1372s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1416s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1428s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1460s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1473s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1500s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1514s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1527s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1549s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1564s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1578s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1597s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1612s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1613s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1615s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.9765858328879805

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18790497 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18790497 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.9765858328879805 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_50]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.17</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_50&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_50&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=2630303 parent=2615883 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f6af4963280 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.109s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.11471s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.11519s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.11546s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.11567s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.11595s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.11616s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.11639s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.11658s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.11681s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.11701s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.11720s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.11741s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.11767s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.11791s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.11815s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.11836s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.11854s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.11875s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.11897s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.11919s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.11941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.11966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.11987s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.12008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.12030s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.12051s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.12072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.12091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.12114s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.12132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.12157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.12175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.12197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.12216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.12239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.12259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.12286s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.12306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.12327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.12353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.12377s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.12378s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.12381s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.9168143386416777

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18771367 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18771367 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.9168143386416777 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_219]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.59</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_219&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_219&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=2630306 parent=2615646 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f0653e15b90 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.101s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.6159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.6195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.6216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.6245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.6275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.6296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.6316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.6340s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.6360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.6379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.6397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.6422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.6441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.6467s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.6489s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.6513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.6532s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.6550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.6570s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.6781s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.6802s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.6830s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.6859s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.6886s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.6910s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.6937s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.6963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.6984s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.7007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.7034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.7062s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.7083s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.7112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.7132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.7152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.7178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.7209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.7232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.7255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.7280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.7305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.7307s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.7310s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.6061294182994511

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65577419 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65577419 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.6061294182994511 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_215]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.55</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_215&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_215&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-12&#x27; pid=2630307 parent=2615848 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5998eee89440 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.71s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.14735s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.14760s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.14773s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.14791s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.14810s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.14824s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.14836s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.14847s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.14859s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.14870s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.14882s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.14893s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.14904s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.14921s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.14932s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.14942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.14954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.14966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.14978s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.14989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.15002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.15016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.15030s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.15040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.15050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.15064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.15076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.15088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.15103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.15112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.15126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.15138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.15148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.15158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.15174s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.15187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.15202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.15215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.15227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.15241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.15257s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.15258s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.15260s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 9.0314943491071

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65577419 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65577419 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-12:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 9.0314943491071 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_241]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.38</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_241&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_241&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=2630523 parent=2615980 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5d444eac3620 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.119s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.6740s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.6768s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.6795s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.6815s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.6895s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.6926s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.6949s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.6969s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.6995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.7015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.7039s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.7110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.7128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.7150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.7175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.7199s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.7218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.7240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.7260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.7278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.7300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.7325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.7344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.7367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.7384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.7403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.7427s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.7446s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.7465s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.7487s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.7512s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.7530s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.7553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.7570s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.7588s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.7610s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.7635s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.7653s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.7674s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.7701s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.7723s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.7725s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.7727s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.8508998002511545

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29401509 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29401509 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.8508998002511545 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_151]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.95</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_151&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_151&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-13&#x27; pid=2630655 parent=2615414 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x61e75fb50880 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.114s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1455s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1527s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1546s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1596s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1620s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1647s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1666s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1688s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1713s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1732s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1750s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1778s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1799s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1826s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1854s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1875s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.32907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.32943s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.32963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.32990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.33017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.33036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.33061s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.33090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.33092s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.33097s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 6.622930526324645

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 42606379 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 42606379 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-13:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 6.622930526324645 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_156]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.83</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_156&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_156&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=2630656 parent=2615212 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x56154d027c20 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.78s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.924s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.945s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.959s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.984s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1009s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1020s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1045s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1083s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1162s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1342s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1352s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1364s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1390s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1451s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1489s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1499s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1514s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1528s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1549s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1565s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1566s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1568s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 5.768422631469034

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 42606379 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 42606379 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 5.768422631469034 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_61]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.34</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_61&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_61&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=2630780 parent=2614992 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x558d5ca1cee0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.68s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.837s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.851s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.869s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.882s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.899s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.911s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.926s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.938s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.951s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.979s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1031s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1067s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1102s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1130s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1283s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1364s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1366s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.6742571611629702

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18776853 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18776853 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.6742571611629702 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_93]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.24</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_93&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_93&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=2630812 parent=2615009 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x602bc051c030 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.71s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.2053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.2067s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.2081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.2091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.2105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.2121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.2135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.2146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2172s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.2207s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.2219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.2235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.2245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.2257s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.2271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2281s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2294s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.2309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.2323s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.2335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.2350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.2362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.2373s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.2387s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.2399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.2410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2446s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2458s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2468s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2496s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2509s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2519s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2548s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2564s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2565s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2566s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 5.086026275187941

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19603217 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19603217 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 5.086026275187941 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_240]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_240&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_240&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=2631025 parent=2615001 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x592b3649a360 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.3s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.80s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.828s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.848s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.859s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.875s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.8868s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.8903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.8920s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.8931s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.8947s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.8958s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.8969s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.8982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.8996s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.9034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.9046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.9057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.9070s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.9083s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.9094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.9104s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.9116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.9132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.9143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.9160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.9170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.9181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.9192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.9201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.9214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.9228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.9243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.9252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.9267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.9277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.9289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.9306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.9321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.9332s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.9347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.9359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.9372s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.9373s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.9375s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.5257180010530056

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19918791 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19918791 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.5257180010530056 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_324]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.35</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_324&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_324&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=2631332 parent=2615143 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5922dd7214a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.71s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.830s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.846s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.864s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.875s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.890s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.10886s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.10946s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.10970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.10985s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.10997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.11010s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.11020s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.11035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.11053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.11067s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.11080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.11094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.11109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.11120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.11135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.11147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.11163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.11178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.11194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.11204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.11221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.11237s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.11247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.11263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.11277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.11289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.11301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.11311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.11321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.11338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.11349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.11363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.11377s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.11388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.11401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.11418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.11419s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.11421s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.8929173558514338

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24242461 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24242461 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.8929173558514338 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_248]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.48</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_248&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_248&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=2631369 parent=2615714 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x62eacf734a30 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.65s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.15229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.15243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.15257s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.15271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.15287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.15298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.15313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.15324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.15336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.15349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.15360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.15369s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.15396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.15411s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.15423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.15438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.15449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.15459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.15476s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.15488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.15499s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.15513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.15523s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.15534s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.15548s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.15559s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.15571s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.15584s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.15595s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.15604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.15622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.15632s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.15643s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.15656s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.15666s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.15676s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.15694s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.15703s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.15715s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.15729s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.15742s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.15743s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.15744s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.1567967164823205

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29401509 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29401509 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.1567967164823205 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_292]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.15</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_292&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_292&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-15&#x27; pid=2631603 parent=2615479 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64b768099ba0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.102s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.980s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1051s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1075s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1114s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1283s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1432s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1507s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1524s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1574s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1591s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1609s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1624s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1642s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1658s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1682s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1697s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1715s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1756s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1776s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1778s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1780s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.2166923013898436

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18790497 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18790497 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-15:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.2166923013898436 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_171]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.84</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_171&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_171&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=2631604 parent=2615178 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58de2c0fe1c0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.89s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.879s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.900s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.917s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.934s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.951s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.980s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1022s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1136s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1281s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1465s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1482s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1494s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1507s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1537s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1538s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1540s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 9.49875595058558

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65894385 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65894385 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 9.49875595058558 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_261]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.59</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_261&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_261&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=2631605 parent=2615883 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f6af4969310 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.114s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1395s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1463s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1483s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1524s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1543s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1562s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1580s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1603s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1628s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1649s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1686s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1704s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1725s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1748s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1769s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1794s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1812s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1829s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1852s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1872s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1894s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1912s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1934s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1952s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1979s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2019s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2104s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4446s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4481s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4483s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4487s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.1548510945858337

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29960221 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29960221 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.1548510945858337 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_220]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.98</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_220&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_220&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-12&#x27; pid=2631656 parent=2615009 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x602bc060ae90 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.111s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.10621s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.10653s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.10694s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.10716s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.10744s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.10769s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.10793s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.10812s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.10834s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.10857s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.10878s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.10897s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.10919s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.10944s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.10966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.10986s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.11008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.11027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.11047s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.11073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.11095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.11121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.11146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.11166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.11187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.11211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.11232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.11253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.11273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.11292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.11313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.11334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.11351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.11368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.11396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.11414s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.11436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.11457s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.11477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.11498s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.11525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.11527s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.11530s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.5168584211009338

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65577419 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65577419 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-12:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.5168584211009338 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_262]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.44</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_262&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_262&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=2631671 parent=2615001 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x592b36588220 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.109s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.13078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.13105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.13134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.13154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.13179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.13200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.13227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.13247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.13271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.13292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.13320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.13344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.13366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.13391s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.13412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.13432s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.13459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.13482s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.13607s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.13631s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.13650s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.13675s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.13699s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.13720s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.13737s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.13762s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.13779s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.13797s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.13820s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.13838s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.13864s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.13885s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.13906s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.13923s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.13950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.13972s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.13998s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.14020s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.14040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.14061s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.14085s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.14087s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.14089s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.5506297725752689

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29960221 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29960221 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.5506297725752689 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_97]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_97&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_97&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-12&#x27; pid=2631790 parent=2615980 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5d444e7f82a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.134s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1142s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1573s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1593s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1616s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1641s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1661s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1687s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1706s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1725s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1752s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1769s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1788s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1811s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1835s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1854s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1883s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1929s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1951s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1978s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2048s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2073s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2075s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 3.432496762726122

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19603217 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19603217 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-12:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 3.432496762726122 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_182]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.67</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_182&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_182&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=2631848 parent=2614992 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x558d5ca1f0f0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.106s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4642s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4674s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4769s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4783s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4807s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4824s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4842s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4858s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4873s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4888s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.4905s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.4918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.4931s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.4948s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.4966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.4980s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.4992s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5018s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5031s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5360s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5363s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.3362585819384405

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 39854219 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 39854219 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.3362585819384405 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_44]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_44&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_44&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=2631997 parent=2615813 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5661c9411970 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.91s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1023s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1051s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1370s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1409s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1434s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1476s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1503s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1520s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1564s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1582s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1605s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1628s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1648s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1667s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1695s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1713s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1733s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1754s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1775s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1795s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1821s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1842s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1860s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1883s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1908s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1910s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1912s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.736189871766081

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18758311 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18758311 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.736189871766081 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_259]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.36</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_259&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_259&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=2632086 parent=2614995 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58b606486c70 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.79s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.814s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.827s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.847s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.860s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.876s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.889s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.904s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.916s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1010s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1022s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1059s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1098s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1294s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1332s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1334s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.8097622770688188

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29960221 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29960221 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.8097622770688188 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_329]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.40</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_329&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_329&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-16&#x27; pid=2632087 parent=2615479 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64b767fb0ca0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.96s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.920s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.946s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.980s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1098s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1207s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1340s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1372s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1455s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1467s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1503s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1520s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1521s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1523s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.6880485583501507

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24242461 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24242461 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-16:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.6880485583501507 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_254]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.26</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_254&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_254&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-12&#x27; pid=2632344 parent=2615143 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5922dd9f0f00 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.86s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.964s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1010s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1387s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1409s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1431s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1446s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1462s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1490s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1502s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1518s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1519s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.8844633424014676

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29401509 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29401509 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-12:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.8844633424014676 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_22]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.17</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_22&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_22&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=2632451 parent=2615378 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x581f9ad67000 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.127s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1381s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1446s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1474s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1500s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1523s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1554s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1575s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1599s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1625s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1648s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1676s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1705s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1723s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1744s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1772s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1791s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1811s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1838s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1858s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1897s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2023s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2045s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2183s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2186s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.9869794330603866

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18757981 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18757981 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.9869794330603866 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_28]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_28&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_28&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-13&#x27; pid=2632580 parent=2615980 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5d444e8e7c40 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.112s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1059s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1085s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1189s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1411s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1483s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1532s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1551s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1577s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1600s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1623s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1642s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1689s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1707s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1729s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1757s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1786s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1811s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1838s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1856s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1875s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1897s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1927s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1946s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1968s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2018s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2020s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2022s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.7293002042371949

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18757981 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18757981 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-13:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.7293002042371949 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_71]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_71&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_71&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=2632582 parent=2615004 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6075a37ede00 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.103s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1451s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1470s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1489s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1511s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1535s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1581s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1606s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1633s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1657s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1681s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1703s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1728s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1750s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1769s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1792s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1818s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1839s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1858s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1879s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1898s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1919s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1940s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1969s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1991s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.18002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.18052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.18054s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.18059s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.165169733495855

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18776853 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18776853 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.165169733495855 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_232]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.29</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_232&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_232&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=2632583 parent=2615813 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5661c932b760 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.111s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.11887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.11919s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.11954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.11977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.12004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.12026s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.12052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.12073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.12095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.12122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.12145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.12167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.12192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.12218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.12243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.12264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.12287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.12307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.12329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.12356s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.12379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.12404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.12423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.12442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.12466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.12583s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.12607s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.12628s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.12652s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.12672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.12701s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.12723s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.12749s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.12768s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.12791s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.12816s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.12841s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.12864s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.12886s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.12910s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.12935s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.12937s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.12940s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.0976983191106162

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19918791 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19918791 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.0976983191106162 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_158]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.89</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_158&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_158&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=2632865 parent=2614998 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6294ce692f30 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.82s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.794s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.810s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.824s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.836s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.850s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.862s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.876s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.890s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.900s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.912s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.926s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.936s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.949s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.964s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.986s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.998s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1019s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.4071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.4090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.4103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.4115s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.4126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.4141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.4151s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.4161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4176s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4199s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4331s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4333s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.2854768165328687

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 42606379 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 42606379 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.2854768165328687 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_70]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.15</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_70&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_70&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-12&#x27; pid=2632906 parent=2615580 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6295b8de7970 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.84s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.3924s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.3939s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.3953s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.3966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.3983s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.3995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4009s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4020s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.4056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.4072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.4082s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.4095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.4109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.4119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.4129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.4145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.4155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.4168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.4181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.4195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.4205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.4217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.4227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.4237s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.4251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.4262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4357s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4373s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4407s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4421s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4423s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.7997912321720406

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18776853 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18776853 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-12:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.7997912321720406 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_24]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_24&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_24&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-12&#x27; pid=2632907 parent=2615545 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a7816293760 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.81s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.901s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.916s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.935s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.949s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1014s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1025s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1039s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1283s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1354s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1369s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1416s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1454s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1476s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1487s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1502s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1526s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1537s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1561s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1573s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1586s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1601s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1602s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1604s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.0117571409710127

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18757981 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18757981 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-12:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.0117571409710127 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_66]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.17</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_66&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_66&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=2632909 parent=2615378 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x581f9ad6d9e0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.77s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.11815s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.11830s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.11848s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.11858s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.11872s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.11884s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.11898s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.11908s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.11919s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.11930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.11941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.11952s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.11966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.11980s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.11995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.12007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.12021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.12032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.12046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.12059s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.12070s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.12085s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.12098s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.12109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.12122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.12134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.12144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.12156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.12171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.12182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.12197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.12210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.12220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.12230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.12245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.12256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.12270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.12283s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.12295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.12311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.12327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.12328s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.12330s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.2580725327125646

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18776853 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18776853 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.2580725327125646 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_155]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.65</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_155&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_155&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=2633191 parent=2615714 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x62eacf557fb0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.106s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.874s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.890s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.911s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.923s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.940s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.951s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.964s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.978s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1026s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1104s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1372s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1424s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1426s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 12.136128200138062

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 42606379 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 42606379 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 12.136128200138062 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_174]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.70</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_174&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_174&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-12&#x27; pid=2633192 parent=2615212 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x56154d02bca0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.13s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.126s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1312s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1342s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1364s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1421s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1495s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1512s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1532s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1554s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1576s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1596s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1616s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1634s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1654s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1671s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1691s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1714s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1735s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1751s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1775s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1791s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1814s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1842s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1858s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1874s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1899s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.7869s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.7909s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.7929s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.7947s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.7964s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.7984s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.7998s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.8012s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.8033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.8050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.8051s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.8054s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.5623985084304571

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65894385 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65894385 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-12:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.5623985084304571 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_65]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_65&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_65&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=2633257 parent=2614995 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58b60648cb90 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.90s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.889s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.905s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.921s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.934s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.988s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1012s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1045s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4342s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4416s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4417s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4420s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.9981228206140783

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18776853 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18776853 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.9981228206140783 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_203]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.73</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_203&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_203&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=2633258 parent=2615075 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x625259646c50 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.80s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.2126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.2142s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.2162s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.2174s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.2189s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.2202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.2214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.2224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2238s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.2287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.2305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.2316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.2328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.2341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.2353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2364s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.2389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.2403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.2417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.2430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.2442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.2454s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.2466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.2478s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.2488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2515s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2524s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2536s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2546s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2557s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2569s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2585s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2595s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2608s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2621s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2633s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2634s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2636s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.6894202671511538

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 36062041 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 36062041 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.6894202671511538 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_49]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.36</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_49&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_49&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-17&#x27; pid=2633259 parent=2615479 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64b76809df10 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.129s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1434s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1570s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1599s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1629s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1664s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1691s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1716s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1753s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1777s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1802s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1832s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1857s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1969s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.2002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.2029s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.2056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.2090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.21139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.21185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.21208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.21232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.21383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.21409s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.21438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.21461s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.21488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.21513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.21546s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.21574s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.21598s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.21626s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.21661s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.21663s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.21669s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.6163756093752751

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18771367 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18771367 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-17:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.6163756093752751 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_30]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.30</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_30&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_30&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=2633365 parent=2615883 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f6af496e0e0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.97s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1074s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1445s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1457s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1487s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1504s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1520s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1536s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1573s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1585s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1635s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1652s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1670s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1672s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1674s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.8162147588335484

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18757981 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18757981 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.8162147588335484 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_233]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.31</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_233&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_233&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=2633364 parent=2615004 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6075a3706f50 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.105s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1085s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1315s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1377s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1463s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1500s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1514s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1528s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1546s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1562s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1579s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1597s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1611s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1623s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1642s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1656s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1675s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1692s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1707s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1722s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1743s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1744s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1747s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.0078510332943587

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19918791 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19918791 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.0078510332943587 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_95]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.54</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_95&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_95&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-14&#x27; pid=2633440 parent=2615980 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5d444e7fe100 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.13s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.14s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.261s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.16852s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.16885s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.16916s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.16942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.16979s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.17011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.17041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.17066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.17093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.17122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.17149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.17179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.17201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.17230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.17261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.17293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.20462s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.24468s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.24501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.24528s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.24553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.24587s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.24610s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.24638s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.24661s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.24686s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.24716s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.24739s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.24767s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.24791s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.24820s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.24847s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.24878s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.24901s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.24928s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.24950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.24983s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.25011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.25035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.25068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.25099s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.25101s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.25105s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 11.233875326287636

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19603217 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19603217 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-14:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 11.233875326287636 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_72]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_72&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_72&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-13&#x27; pid=2633565 parent=2615580 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6295b8de93a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.104s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1352s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1370s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1489s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1502s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1518s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1536s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1551s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1571s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1584s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1603s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1638s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1651s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1681s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1703s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1720s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1734s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1753s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1777s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1778s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1781s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.6675956958652716

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18776853 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18776853 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-13:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.6675956958652716 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_290]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.27</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_290&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_290&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=2633671 parent=2615378 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x581f9ad730c0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.98s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.11169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.11194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.11214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.11226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.11247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.11264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.11281s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.11293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.11308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.11322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.11334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.11353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.11367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.11385s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.11405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.11419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.11434s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.11471s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.11484s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.11499s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.11515s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.11534s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.11549s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.11565s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.11579s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.11595s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.11609s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.11624s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.11637s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.11652s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.11668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.11680s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.11695s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.11708s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.11722s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.11737s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.11755s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.11767s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.11785s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.11803s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.11817s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.11819s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.11821s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.4955177971512055

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18790497 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18790497 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.4955177971512055 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_186]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.46</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_186&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_186&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-14&#x27; pid=2633800 parent=2615414 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x61e75fb52090 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.16s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.143s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.10025s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.10079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.10109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.10138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.10173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.10206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.10235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.10263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.10288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.10318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.10346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.10372s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.10396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.10426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.10457s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.10486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.10514s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.10543s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.10568s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.10595s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.10623s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.10652s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.10681s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.10705s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.10732s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.10757s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.10780s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.10804s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.10832s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.10857s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.10890s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.10918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.10947s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.10974s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.10999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.11035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.11072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.11101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.11127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.11160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.11193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.11195s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.11198s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 6.430297547526482

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 39854219 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 39854219 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-14:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 6.430297547526482 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_169]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.77</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_169&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_169&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=2633930 parent=2615247 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58ff255c4ed0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.123s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.34412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.34453s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.34481s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.34508s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.34543s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.34570s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.34599s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.34623s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.34646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.34674s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.34700s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.34727s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.34753s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.34782s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.34806s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.34833s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.34859s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.34884s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.34909s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.34931s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.34956s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.34986s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.35007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.35028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.35052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.35075s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.35095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.35120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.35161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.35182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.35212s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.35233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.35253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.35278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.35305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.35329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.35359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.35381s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.35409s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.35440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.35469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.35471s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.35474s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 7.062548097341629

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65894385 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65894385 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 7.062548097341629 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_48]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.36</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_48&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_48&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-14&#x27; pid=2633931 parent=2615143 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5922dd812f90 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.136s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1444s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1504s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.15552s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.15604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.15635s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.15660s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.15683s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.15712s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.15747s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.15775s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.15802s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.15829s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.15856s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.15878s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.15903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.15927s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.15961s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.15988s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.16017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.16040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.16065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.16101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.16127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.16154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.16182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.16208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.16230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.16257s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.16279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.16304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.16330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.16359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.16382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.16413s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.16440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.16471s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.16473s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.16477s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.923153576767715

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18771367 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18771367 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-14:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.923153576767715 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_140]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.89</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_140&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_140&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=2633933 parent=2615813 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5661c94195a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.92s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1372s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1427s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1493s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1506s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1539s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1556s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1590s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1603s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1623s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1637s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1653s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1685s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1699s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1718s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1736s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1749s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1768s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1785s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1786s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1788s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 6.933018933461561

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 26226469 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 26226469 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 6.933018933461561 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_114]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.34</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_114&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_114&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=2633935 parent=2614992 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x558d5c937f60 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.90s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.9021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.9054s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.9078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.9091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.9113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.9127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.9144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.9157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.9172s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.9188s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.9202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.9215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.9232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.9247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.9260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.9273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.9290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.9304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.9318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.9335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.9351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.9368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.9384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.9397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.9412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.9429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.9444s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.9456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.9471s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.9485s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.9501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.9515s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.9530s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.9542s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.9561s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.9572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.9589s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.9604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.9616s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.9631s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.9653s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.9654s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.9657s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.3823865136959739

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 20671253 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 20671253 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.3823865136959739 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_295]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_295&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_295&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=2634279 parent=2614995 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58b606491af0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.107s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.5109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.5133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.5163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.5186s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.5209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.5229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.5248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.5271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.5288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5342s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5357s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5455s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5474s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5496s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5511s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5551s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5568s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5583s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5605s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5640s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5661s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5674s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5694s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5711s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5730s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5744s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5763s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5777s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5796s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5813s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5829s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5847s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5868s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5870s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.9765411540042619

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18790497 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18790497 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.9765411540042619 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_189]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.08</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_189&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_189&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=2634498 parent=2615004 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6075a37f2960 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.91s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1102s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1199s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1411s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1428s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1457s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1485s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1500s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1512s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1529s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1570s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1589s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1600s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1619s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1635s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1647s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1663s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1685s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1686s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1688s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.5562111924364264

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 39854219 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 39854219 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.5562111924364264 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_321]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.45</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_321&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_321&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=2634575 parent=2615378 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x581f9ac89540 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.13s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.125s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1443s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1529s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1578s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1601s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1624s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1654s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1686s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1715s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1740s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1770s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.14464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.14513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.14539s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.14560s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.14584s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.14603s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.14620s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.14641s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.14660s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.14676s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.14693s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.14712s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.14729s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.14752s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.14769s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.14794s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.14815s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.14835s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.14852s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.14879s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.14899s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.14918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.14943s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.14963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.14966s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.14969s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.1760083154281986

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24242461 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24242461 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.1760083154281986 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_46]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.18</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_46&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_46&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-12&#x27; pid=2634621 parent=2615883 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f6af4970090 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.86s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.4372s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.4384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.4400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.4416s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.4433s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.4446s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.4459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.4472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.4488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.4504s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.4521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.4538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.4554s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.4566s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.4579s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.4595s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.4611s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.4622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4640s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4652s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4685s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4698s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4710s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4726s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4737s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4755s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4772s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4786s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4801s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4820s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4821s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4823s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.79797583403251

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18771367 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18771367 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-12:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.79797583403251 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_73]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_73&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_73&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-14&#x27; pid=2634663 parent=2615545 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a781629ab50 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.13s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.120s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.5669s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.5704s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.5742s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.5770s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.5804s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.5833s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.5857s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.5881s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.5905s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5928s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5952s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5975s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5998s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.6027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.6049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.6078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.6100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.6126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.6158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.6185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.6207s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.6236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.6260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.6282s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.6309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.6331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.6356s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.6385s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.6410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.6432s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.6464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.6485s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.6511s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.6538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.6565s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.6587s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.6619s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.6640s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.6664s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.7767s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.7802s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.7804s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.7807s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.9638972358589089

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18776853 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18776853 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-14:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.9638972358589089 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_123]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.45</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_123&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_123&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=2634792 parent=2614995 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58b6064947a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.13s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.132s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.14224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.14255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.14291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.14319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.14351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.14380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.14408s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.14434s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.14463s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.14486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.14511s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.14533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.14555s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.14592s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.14622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.14646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.14668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.14697s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.14725s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.14757s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.14779s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.14807s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.14829s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.14853s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.14881s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.14903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.14931s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.14958s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.14986s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.15064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.15097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.15119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.15146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.15170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.15193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.15215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.15247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.15267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.15288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.15317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.15343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.15345s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.15347s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 3.6074060434889863

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 25173789 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 25173789 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 3.6074060434889863 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_229]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.26</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_229&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_229&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-15&#x27; pid=2634793 parent=2615313 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x59b901156380 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.13s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.117s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1199s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1371s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1424s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1453s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1476s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1499s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1524s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1552s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1574s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1599s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1624s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1651s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1771s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1798s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1825s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1854s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.12879s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.12917s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.12948s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.12973s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.13000s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.13024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.13050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.13072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.13101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.13129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.13152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.13175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.13201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.13223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.13252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.13278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.13304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.13329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.13361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.13364s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.13367s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.0222832271988844

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19918791 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19918791 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-15:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.0222832271988844 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_316]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.29</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_316&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_316&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=2634927 parent=2614992 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x558d5c93d820 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.89s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.973s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.994s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1019s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1037s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1061s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1222s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1283s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1315s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1395s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1474s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1506s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1522s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1536s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1554s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1570s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1590s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1606s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1623s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1641s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.12649s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.12657s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.12660s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.9583524739448939

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24242461 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24242461 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.9583524739448939 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_121]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.58</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_121&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_121&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-15&#x27; pid=2635097 parent=2615143 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5922dd816a20 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.98s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1019s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1070s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1302s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1340s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1354s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1372s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1437s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1450s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1465s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1500s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1529s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1545s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1559s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1581s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1594s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1610s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1630s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1651s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1652s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1654s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.138367306584478

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 25173789 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 25173789 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-15:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.138367306584478 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_138]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.74</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_138&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_138&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-13&#x27; pid=2635116 parent=2615883 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f6af4974440 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.91s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1237s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1356s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1371s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1452s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1465s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1482s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1498s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1514s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1534s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1549s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1567s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1582s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1593s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1608s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1626s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1641s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1653s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1671s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1684s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1703s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1720s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1736s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1749s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1766s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1779s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1797s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1815s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1830s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1849s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1869s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1870s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1872s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 6.322412420932341

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 26226469 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 26226469 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-13:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 6.322412420932341 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_275]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_275&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_275&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-13&#x27; pid=2635117 parent=2615848 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5998eee91330 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.101s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.9057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.9078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.9101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.9116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.9141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.9161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.9182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.9196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.9215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.9232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.9250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.9266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.9283s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.9306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.9326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.9341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.9358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.9377s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.9394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.9411s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.9430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.9448s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.9463s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.9482s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.9496s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.9514s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.9534s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.9550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.9568s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.9585s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.9606s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.9621s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.9640s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.9654s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.9671s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.9688s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.9712s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.9726s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.9746s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.9763s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.9781s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.9782s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.9784s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.8217896369886919

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19088141 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19088141 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-13:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.8217896369886919 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_92]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.37</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_92&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_92&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-15&#x27; pid=2635142 parent=2615580 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6295b8d02410 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.14s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.139s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.12957s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.12994s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.13025s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.13055s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.13090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.13116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.13145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.13240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.13267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.13291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.13319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.13346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.13370s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.13398s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.13427s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.13450s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.13472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.13500s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.13523s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.13551s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.13578s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.13608s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.13631s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.13654s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.13682s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.13705s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.13730s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.13759s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.13788s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.13809s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.13842s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.13863s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.13888s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.13913s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.13936s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.13961s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.13998s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.14020s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.14042s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.14071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.14097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.14099s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.14102s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.732551862205106

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19603217 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19603217 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-15:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.732551862205106 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_255]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.33</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_255&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_255&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-12&#x27; pid=2635144 parent=2615714 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x62eacf73e020 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.87s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1102s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1174s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1212s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1407s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1424s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1470s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1489s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1511s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1547s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1591s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1611s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1631s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1649s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1667s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1689s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1708s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1726s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1745s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4813s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4853s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4873s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4893s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4905s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4934s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4953s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4984s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5000s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5018s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5021s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.7964092129811164

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29401509 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29401509 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-12:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.7964092129811164 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_217]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.18</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_217&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_217&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-15&#x27; pid=2635465 parent=2615545 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a781629c300 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.107s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1151s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1172s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1413s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1509s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1541s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1557s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1585s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1619s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1635s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1651s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1667s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1680s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1700s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1713s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1729s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1749s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1768s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1770s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1772s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.673296985934241

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65577419 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65577419 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-15:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.673296985934241 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_291]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_291&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_291&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-16&#x27; pid=2635554 parent=2615313 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x59b901246350 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.99s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.6466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.6489s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.6517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.6532s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.6553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.6568s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.6584s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.6597s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.6618s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.6637s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.6652s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.6669s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.6683s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.6702s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.6717s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.6732s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.6749s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.6764s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.6779s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.6793s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.6810s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.6829s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.6843s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.6858s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.6873s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.6887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.6907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.6919s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.6933s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.7046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.7062s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.7077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.7093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.7106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.7118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.7134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.7153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.7168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.7188s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.7203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.7218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.7219s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.7221s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.1551785540173478

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18790497 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18790497 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-16:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.1551785540173478 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_188]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.72</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_188&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_188&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-13&#x27; pid=2635597 parent=2615646 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f0653e1b900 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.13s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.15s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.116s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1207s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1437s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1465s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1497s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1522s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1571s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1594s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1617s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1640s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1657s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1680s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1695s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1710s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1728s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1745s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1761s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1780s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1798s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1812s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1835s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1850s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1865s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1884s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1922s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1945s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1962s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1979s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2005s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2028s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2031s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.3725026814931307

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 39854219 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 39854219 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-13:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.3725026814931307 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_264]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.56</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_264&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_264&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-12&#x27; pid=2635832 parent=2615378 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x581f9ad76e50 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.106s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1286s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1434s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1451s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1467s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1504s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1537s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1552s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1568s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1584s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1598s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1612s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1628s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1658s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1740s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1752s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1769s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1786s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1805s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1817s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1834s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1852s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1869s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1871s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.8782253259051155

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29960221 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29960221 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-12:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.8782253259051155 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_154]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.73</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_154&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_154&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=2635985 parent=2614995 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58b606497090 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.13s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.14s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.126s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1408s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1432s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1481s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1506s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1536s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1564s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1586s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1618s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1700s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1728s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1751s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1785s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1806s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1828s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1858s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1883s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1912s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1938s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1968s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2051s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2286s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2288s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2291s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 7.559221023828311

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 42606379 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 42606379 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 7.559221023828311 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_43]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.19</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_43&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_43&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-13&#x27; pid=2636114 parent=2615714 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x62eacf55e700 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.14s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.16s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.123s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1342s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1458s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1476s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1526s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1546s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1566s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1585s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1608s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1630s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1651s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1676s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1697s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1717s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1741s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1761s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1782s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1806s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1825s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1845s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1878s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1932s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1955s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1975s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1996s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2134s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2137s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.0426971398925535

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18758311 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18758311 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-13:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.0426971398925535 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_231]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_231&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_231&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-16&#x27; pid=2636115 parent=2615580 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6295b8d074d0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.20s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.23s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.185s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1673s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1729s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1777s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1813s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1866s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1914s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1965s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.2001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.2198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.2241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.2284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.2327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.2360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.2403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2444s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2493s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.2531s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.2583s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.2617s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.2653s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.2693s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.2728s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.2766s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.2808s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.2848s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2882s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.10941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.10971s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.11001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.11045s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.11072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.11097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.11141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.11166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.11192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.11228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.11263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.11265s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.11269s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.0688429201650214

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19918791 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19918791 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-16:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.0688429201650214 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_173]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.88</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_173&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_173&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-15&#x27; pid=2636260 parent=2615848 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5998eee93920 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.98s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.8532s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.8554s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.8569s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.8580s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.8599s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.8612s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.8625s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.8636s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.8648s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.8660s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.8672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.8685s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.8697s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.8715s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.8726s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.8737s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.8750s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.8761s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.8773s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.8783s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.8795s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.8808s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.8822s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.8834s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.8844s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.8857s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.8868s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.8880s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.8895s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.8905s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.8942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.8955s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.8964s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.8974s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.8989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.8999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.9016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.9028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.9038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.9051s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.9066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.9067s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.9069s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.2869713762558008

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65894385 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65894385 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-15:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.2869713762558008 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_273]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_273&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_273&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=2636269 parent=2615075 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x625259651940 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.110s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.5571s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.5602s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.5630s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.5649s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.5673s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.5700s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.5721s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.5741s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.5761s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5783s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5807s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5826s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5848s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5871s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5895s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5937s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5957s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5980s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.6004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.6024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.6047s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.6072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.6092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.6115s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.6136s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.6159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.6180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.6200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.6221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.6245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.6266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.6288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.6314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.6332s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.6350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.6380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.6400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.6424s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.6449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.6472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.6474s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.6476s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.5118352007558231

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19088141 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19088141 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.5118352007558231 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_108]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_108&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_108&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=2636375 parent=2615813 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5661c93331c0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.92s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.848s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.872s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.892s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.905s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.919s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.933s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.949s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.958s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.972s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.984s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1009s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1023s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1037s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1054s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1115s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1189s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1302s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1332s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1370s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1387s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1389s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.9136961715282192

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 20671253 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 20671253 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.9136961715282192 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_325]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_325&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_325&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-14&#x27; pid=2636482 parent=2615714 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x62eacf478130 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.75s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.18202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.18233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.18252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.18269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.18292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.18306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.18320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.18336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.18351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.18366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.18381s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.18393s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.18407s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.18427s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.18442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.18456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.18471s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.18484s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.18501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.18521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.18534s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.18548s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.18564s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.18576s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.18590s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.18605s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.18621s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.18637s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.18652s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.18665s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.18685s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.18701s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.18717s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.18729s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.18744s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.18758s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.18775s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.18791s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.18806s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.18822s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.18841s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.18843s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.18845s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.0402046268782663

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24242461 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24242461 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-14:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.0402046268782663 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_96]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_96&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_96&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-12&#x27; pid=2636675 parent=2615178 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58de2c0185d0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.110s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1115s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1142s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1237s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1391s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1461s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1478s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1499s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1518s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1539s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1585s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1608s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1630s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1649s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1670s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1698s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1723s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1744s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1763s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1792s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1811s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1833s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1852s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1875s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1897s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1925s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1946s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1991s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2020s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2023s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2025s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 8.357858739492006

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19603217 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19603217 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-12:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 8.357858739492006 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_326]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_326&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_326&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=2636807 parent=2615075 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x625259568540 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.83s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.8324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.8357s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.8369s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.8438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.8454s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.8469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.8481s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.8492s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.8503s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.8516s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.8533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.8543s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.8556s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.8572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.8584s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.8598s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.8614s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.8625s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.8637s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.8653s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.8663s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.8675s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.8691s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.8701s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.8711s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.8724s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.8736s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.8746s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.8758s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.8770s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.8785s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.8799s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.8811s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.8823s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.8836s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.8846s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.8862s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.8875s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.8887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.8901s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.8916s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.8917s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.8919s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.8702341053887072

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24242461 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24242461 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.8702341053887072 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_280]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.18</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_280&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_280&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-13&#x27; pid=2636808 parent=2615009 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x602bc0613420 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.119s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.15061s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.15089s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.15117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.15137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.15164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.15194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.15220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.15254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.15278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.15303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.15322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.15346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.15368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.15392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.15416s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.15436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.15461s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.15487s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.15506s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.15530s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.15558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.15583s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.15603s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.15625s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.15646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.15666s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.15692s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.15714s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.15734s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.15756s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.15778s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.15795s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.15819s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.15837s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.15859s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.15905s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.15929s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.15949s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.15976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.15997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.16022s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.16024s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.16027s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.5361243183654011

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19088141 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19088141 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-13:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.5361243183654011 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_42]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.10</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_42&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_42&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-13&#x27; pid=2637066 parent=2615378 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x581f9ad7b290 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.80s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.971s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.987s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1020s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1048s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1061s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1083s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1237s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1315s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1370s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1427s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1445s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1467s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1485s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1499s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1500s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1502s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.648058080493959

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18758311 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18758311 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-13:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.648058080493959 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_38]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.09</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_38&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_38&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-14&#x27; pid=2637195 parent=2615646 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f0653e1ee70 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.94s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1370s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1395s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1424s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1461s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1485s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1495s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1506s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1524s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1535s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1548s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1561s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1585s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1605s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1619s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1630s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1647s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1663s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1664s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1666s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.7026728250394142

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18758311 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18758311 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-14:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.7026728250394142 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_328]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_328&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_328&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-15&#x27; pid=2637328 parent=2615650 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64ba12813fb0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.127s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1302s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1460s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.3350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.3384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.3398s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.3420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.3435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.3448s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.3464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.3476s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.3491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.3509s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.3522s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.3536s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.3548s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.3560s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.3572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.3588s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.3604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.3615s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.3626s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.3640s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.3653s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.3669s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.3694s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.3706s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.3723s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.3738s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.3739s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.3741s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.057878870586875

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24242461 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24242461 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-15:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.057878870586875 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_266]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_266&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_266&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-19&#x27; pid=2637404 parent=2615479 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64b7680a59a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.88s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4837s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4853s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4875s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4906s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4934s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4948s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4962s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4975s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.4988s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5000s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5096s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5172s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5364s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5365s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.7304271659122575

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29960221 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29960221 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-19:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.7304271659122575 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_143]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.17</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_143&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_143&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-13&#x27; pid=2637717 parent=2615001 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x592b3658f260 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.79s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.790s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.815s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.826s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.837s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.856s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.883s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.894s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.919s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.932s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.944s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.957s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.972s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.986s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1062s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1151s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1162s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1282s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1323s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1324s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.1404449822410203

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 26226469 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 26226469 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-13:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.1404449822410203 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_67]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.10</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_67&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_67&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-18&#x27; pid=2637783 parent=2615313 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x59b90124b4c0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.88s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1031s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1075s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1089s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1189s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1562s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1574s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1585s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1598s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1609s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1636s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1648s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1659s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1670s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1682s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1698s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1711s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1724s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1737s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1753s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1754s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1756s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.559482558974727

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18776853 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18776853 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-18:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.559482558974727 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_111]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.12</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_111&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_111&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-12&#x27; pid=2637784 parent=2615247 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58ff254ddbe0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.86s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.937s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.958s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.973s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.994s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1009s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1026s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1055s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1070s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1151s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1315s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1407s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1424s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1450s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1462s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1481s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1494s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1509s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1522s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1535s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1593s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1594s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1596s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.3421848063646933

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 20671253 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 20671253 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-12:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.3421848063646933 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_91]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.10</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;InstanceNorm_91&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;InstanceNorm_91&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/InstanceNormalization&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-16&#x27; pid=2637977 parent=2615848 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5998eedabc20 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.99s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.7796s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.7825s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.7854s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.7874s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.7905s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.7937s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.7962s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.7982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.8004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.8028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.8051s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.8070s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.8091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.8120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.8141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.8162s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.8184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.8207s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.8230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.8252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.8275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.8301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.8321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.8346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.8366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.8397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.8421s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.8443s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.8466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.8489s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.8516s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.8536s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.8556s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.8576s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.8599s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.8618s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.8646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.8666s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.8688s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.8713s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.8738s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.8740s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.8743s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.035400546761635

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19603217 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19603217 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-16:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.035400546761635 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_4]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.44</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f6af490cba0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.113s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1458s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1503s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1560s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1586s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1614s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1638s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1659s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1688s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1716s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1742s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1775s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1798s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1819s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1853s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1881s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1934s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1964s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1988s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2023s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2298s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2301s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.07942761755530281


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   3.27
	Core Time (ms)                        :   3.24
	TIDL Subgraphs Processing Time (ms)   :   3.20
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18755879 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18755879 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_307]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f0653dcc680 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.88s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.984s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1018s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1142s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1354s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1369s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1390s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1421s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1453s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1468s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1485s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1497s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1510s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1531s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1560s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1575s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1588s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1600s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1630s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1645s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1659s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1680s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1697s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1699s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1701s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.0003318065297811874


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   6.39
	Core Time (ms)                        :   6.33
	TIDL Subgraphs Processing Time (ms)   :   6.28
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19111439 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19111439 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_195]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.53</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x592b36523fd0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.121s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1510s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1539s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1570s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1627s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1650s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1682s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1709s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1736s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1768s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1796s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1819s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1853s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1879s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1912s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1940s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1985s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.2014s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.2040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.2063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.2093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2174s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2428s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2431s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2433s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.0007196143404771872


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   872.16
	Core Time (ms)                        :   870.33
	TIDL Subgraphs Processing Time (ms)   :   870.26
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 39854219 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 39854219 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_311]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.41</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x581f9ad2ce80 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.14s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.118s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1283s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1370s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.33751s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.33795s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.33818s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.33840s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.33864s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.33880s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.33899s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.33917s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.33936s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.33953s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.33971s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.33991s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.34008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.34025s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.34043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.34060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.34077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.34090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.34106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.34122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.34141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.34157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.34173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.34187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.34207s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.34226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.34248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.34262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.34281s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.34303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.34321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.34322s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.34324s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.01228441492834849


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   6.10
	Core Time (ms)                        :   6.05
	TIDL Subgraphs Processing Time (ms)   :   6.01
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19111439 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19111439 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_80]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.37</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5922dd7ad5d0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.88s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1067s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1083s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1333s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1354s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1414s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1445s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1460s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1474s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1492s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1504s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1516s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1531s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1545s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1559s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1579s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1593s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1608s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1626s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1641s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1642s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1644s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.0004642809995008557


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   13.85
	Core Time (ms)                        :   13.83
	TIDL Subgraphs Processing Time (ms)   :   13.79
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18808591 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18808591 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_225]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.52</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5661c93be3c0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.97s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1039s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1082s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1099s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1114s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1151s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1238s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.44428s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.44476s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.44512s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.44539s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.44562s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.44588s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.44616s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.44644s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.44667s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.44698s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.44722s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.44751s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.44779s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.44805s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.44828s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.44859s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.44885s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.44916s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.44946s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.44970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.44997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.45032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.45035s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.45041s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.00043047145168211785


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   1161.11
	Core Time (ms)                        :   1157.09
	TIDL Subgraphs Processing Time (ms)   :   1157.03
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65577419 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65577419 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_90]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.29</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5d444e87ea90 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.113s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1433s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1503s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1529s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1591s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4678s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4713s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4737s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4756s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.4778s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.4794s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.4809s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.4832s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.4848s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.4866s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.4908s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.4923s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.4939s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.4957s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.4971s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.4991s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5026s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5089s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5174s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5188s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5207s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5294s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5315s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5318s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.2359140770748154


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   1.04
	Core Time (ms)                        :   1.02
	TIDL Subgraphs Processing Time (ms)   :   0.99
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18808591 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18808591 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_99]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.44</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58b606348f90 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.115s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1385s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1409s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1437s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1510s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1563s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1590s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1610s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1635s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1665s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1689s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1709s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1740s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1761s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1784s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1810s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1831s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1855s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1878s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1905s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1924s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1956s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1975s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1998s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2045s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2188s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2190s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2193s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.43173894307393207


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   35.54
	Core Time (ms)                        :   35.46
	TIDL Subgraphs Processing Time (ms)   :   35.42
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19603217 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19603217 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_179]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.86</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6252595f6260 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.86s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.44470s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.44509s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.44544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.44568s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.44596s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.44631s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.44657s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.44681s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.44706s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.44729s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.44754s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.44782s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.44808s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.44836s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.44867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.44892s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.44914s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.44941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.44967s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.44998s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.45023s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.45049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.45077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.45103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.45128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.45151s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.45179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.45200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.45221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.45251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.45278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.45299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.45329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.45349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.45371s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.45397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.45433s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.45458s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.45489s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.45516s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.45544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.45546s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.45549s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.006321552209480334


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   1541.41
	Core Time (ms)                        :   1536.07
	TIDL Subgraphs Processing Time (ms)   :   1536.01
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65894385 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65894385 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_310]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x581f9ad30d50 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.13s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.126s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1364s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1468s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1490s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1518s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1585s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1613s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1647s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1673s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1699s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1732s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1757s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1795s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1827s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1849s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1875s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1906s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1931s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1953s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1983s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2037s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.16116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.16144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.16173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.16197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.16219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.16245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.16270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.16272s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.16275s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.007073689700824284


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   11.20
	Core Time (ms)                        :   11.16
	TIDL Subgraphs Processing Time (ms)   :   11.13
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19111439 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19111439 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_178]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58b606437ab0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.104s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.8249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.8270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.8286s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.8304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.8323s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.8341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.8359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.8372s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.8389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.8405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.8418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.8430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.8446s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.8463s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.8477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.8494s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.8508s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.8522s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.8540s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.8556s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.8568s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.8588s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.8600s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.8615s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.8629s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.8643s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.8658s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.8674s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.8690s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.8701s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.8720s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.8732s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.8747s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.8762s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.8775s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.8788s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.8806s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.8819s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.8831s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.8851s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.8866s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.8868s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.8870s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.02855591531605458


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   925.34
	Core Time (ms)                        :   922.27
	TIDL Subgraphs Processing Time (ms)   :   922.20
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65894385 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65894385 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_315]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64ba128f5520 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.113s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4957s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4984s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.5004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.5025s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5048s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5085s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5104s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5483s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5503s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5526s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5549s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5595s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5614s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5632s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5652s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5676s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5698s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5720s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5739s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5760s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5782s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5808s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5830s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5855s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5880s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5902s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5904s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5907s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.0012502881265418057


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   20.20
	Core Time (ms)                        :   20.16
	TIDL Subgraphs Processing Time (ms)   :   20.12
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19111439 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19111439 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_78]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x61e75fb34750 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.91s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1029s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1082s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1162s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1176s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1286s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1354s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1434s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1448s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1465s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1495s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1510s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1535s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1554s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1569s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1570s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1573s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.0003584723211617096


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   7.00
	Core Time (ms)                        :   6.98
	TIDL Subgraphs Processing Time (ms)   :   6.94
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18808591 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18808591 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_192]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.76</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f0653dfada0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.113s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1188s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1342s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1373s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1398s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1461s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1481s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1506s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1564s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1588s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1610s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1633s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1656s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1734s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1752s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1774s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1797s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1825s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1843s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1865s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1885s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1932s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1955s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2055s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2057s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.029955132418917712


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   484.10
	Core Time (ms)                        :   482.70
	TIDL Subgraphs Processing Time (ms)   :   482.64
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 39854219 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 39854219 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_1]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64b76806f1a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.111s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1237s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5452s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5497s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5516s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5559s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5580s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5603s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5625s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5645s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5669s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5692s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5715s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5735s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5762s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5786s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5807s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5830s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5850s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5876s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5926s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5946s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5972s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.6020s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.6044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.6068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.6094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.6123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.6125s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.6128s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.040915317207071374


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   3.33
	Core Time (ms)                        :   3.32
	TIDL Subgraphs Processing Time (ms)   :   3.28
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18755879 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18755879 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_69]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58de2c0e5b40 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.80s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.12849s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.12869s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.12887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.12900s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.12919s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.12934s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.12949s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.12963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.12975s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.12986s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.12999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.13010s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.13026s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.13044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.13059s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.13072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.13086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.13098s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.13108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.13122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.13136s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.13151s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.13165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.13177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.13188s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.13204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.13217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.13229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.13242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.13253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.13269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.13281s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.13292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.13302s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.13324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.13335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.13350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.13364s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.13374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.13388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.13406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.13407s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.13409s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.3358495356346993


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   2.49
	Core Time (ms)                        :   2.47
	TIDL Subgraphs Processing Time (ms)   :   2.44
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18776853 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18776853 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_163]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.79</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5922dd7f3690 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.81s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4354s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4372s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4444s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4454s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.4479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.4491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.4504s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.4521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.4532s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.4544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.4557s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.4567s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.4578s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.4594s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.4605s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.4621s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.4633s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.4643s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.4655s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.4668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.4680s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.4692s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4705s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4714s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4727s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4738s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4751s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4760s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4773s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4784s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4798s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4810s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4822s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4835s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4851s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4852s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4853s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.03926189452197701


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   519.18
	Core Time (ms)                        :   517.65
	TIDL Subgraphs Processing Time (ms)   :   517.60
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 42606379 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 42606379 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_7]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6295b8dcf550 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.121s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1176s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1427s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1474s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1497s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1528s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1551s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1578s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1602s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1642s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1666s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1687s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1709s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1738s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1756s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1781s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1804s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1826s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1845s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1870s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1888s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1916s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1938s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1956s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2010s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2013s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.11118275268465751


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   2.14
	Core Time (ms)                        :   2.12
	TIDL Subgraphs Processing Time (ms)   :   2.08
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18755879 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18755879 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_162]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.02</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6294ce687340 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.117s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4186s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.4426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.4449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.4472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.4500s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.4524s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.4546s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.4565s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.4584s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.4608s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.4630s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.4654s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.4686s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.4705s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.4728s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.4751s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.4775s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.4796s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.4817s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4843s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4891s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4909s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4936s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4955s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4979s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5075s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5127s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5130s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.026708220660231097


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   705.60
	Core Time (ms)                        :   703.55
	TIDL Subgraphs Processing Time (ms)   :   703.47
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 42606379 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 42606379 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_117]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6295b8ce6470 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.68s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.8840s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.8859s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.8880s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.8892s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.8910s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.8925s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.8941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.8952s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.8966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.8979s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.8993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.9008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.9019s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.9034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.9047s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.9058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.9069s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.9084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.9095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.9112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.9124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.9144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.9158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.9169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.9180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.9194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.9207s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.9220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.9235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.9247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.9263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.9278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.9289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.9306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.9320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.9331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.9349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.9363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.9375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.9390s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.9407s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.9408s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.9410s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.03669212943777675


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   78.76
	Core Time (ms)                        :   78.59
	TIDL Subgraphs Processing Time (ms)   :   78.54
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 20671253 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 20671253 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_165]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.75</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f6af495c2e0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.12594s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.13512s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.13533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.13558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.13604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.13625s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.13643s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.13663s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.13678s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.13693s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.13709s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.13727s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.13741s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.13757s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.13774s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.13787s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.13800s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.13814s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.13828s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.13844s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.13860s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.13875s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.13893s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.13911s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.13925s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.13942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.13957s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.13977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.13992s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.14009s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.14025s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.14045s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.14062s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.14082s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.14096s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.14111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.14128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.14150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.14165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.14182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.14202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.14223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.14224s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.14227s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.0007325773758736719


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   358.00
	Core Time (ms)                        :   356.43
	TIDL Subgraphs Processing Time (ms)   :   356.37
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 42606379 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 42606379 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_279]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5998eee70110 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.126s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.923s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.967s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.979s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.998s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1012s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1026s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1062s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1074s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1087s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1099s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1130s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1142s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1342s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1356s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1407s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1460s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1476s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1477s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1479s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.3556927583377862


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   9.13
	Core Time (ms)                        :   9.11
	TIDL Subgraphs Processing Time (ms)   :   9.07
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19088141 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19088141 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_303]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58ff255cbf40 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.104s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.22243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.22282s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.22307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.22333s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.22364s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.22387s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.22415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.22435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.22454s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.22480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.22504s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.22527s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.22550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.22575s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.22598s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.22624s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.22647s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.22756s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.22778s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.22798s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.22822s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.22848s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.22867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.22885s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.22907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.22926s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.22946s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.22968s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.22991s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.23011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.23036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.23056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.23075s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.23098s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.23126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.23149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.23178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.23199s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.23221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.23251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.23284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.23286s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.23289s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.012029933227730868


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   7.14
	Core Time (ms)                        :   7.10
	TIDL Subgraphs Processing Time (ms)   :   7.06
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19111439 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19111439 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_301]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x59b90123c300 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.116s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.19149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.19176s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.19194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.19209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.19230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.19250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.19267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.19281s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.19301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.19318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.19334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.19347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.19362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.19377s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.19387s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.19403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.19418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.19431s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.19445s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.19460s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.19474s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.19493s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.19509s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.19525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.19546s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.19562s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.19579s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.19596s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.19615s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.19628s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.19648s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.19665s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.19679s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.19696s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.19711s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.19725s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.19750s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.19765s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.19782s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.19801s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.19821s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.19822s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.19825s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.020897624153479046


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   11.12
	Core Time (ms)                        :   11.08
	TIDL Subgraphs Processing Time (ms)   :   11.04
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19111439 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19111439 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_100]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.30</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x56154cf27f50 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.101s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1352s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1470s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1492s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1520s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1542s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1560s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1591s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1613s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1635s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1662s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1681s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1699s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1727s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1745s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1769s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1791s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1815s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1836s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1863s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1882s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1905s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1952s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1954s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1956s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.10259001456566492


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   22.46
	Core Time (ms)                        :   22.37
	TIDL Subgraphs Processing Time (ms)   :   22.33
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19603217 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19603217 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_84]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.26</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58ff255b5590 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.76s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.802s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.815s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.835s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.846s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.862s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.874s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.897s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.921s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.934s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.945s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.958s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.971s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.983s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1009s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1055s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1082s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1174s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1207s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1303s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1304s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.08778904216544436


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   8.18
	Core Time (ms)                        :   8.16
	TIDL Subgraphs Processing Time (ms)   :   8.14
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18808591 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18808591 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_60]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.16</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5922dd7f7430 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.76s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.798s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.816s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.840s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.854s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.871s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.886s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.904s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.936s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.952s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1042s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1207s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1315s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1376s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1393s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1413s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1427s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1448s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1465s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1483s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1484s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1487s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.3950548961506827


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   6.35
	Core Time (ms)                        :   6.33
	TIDL Subgraphs Processing Time (ms)   :   6.30
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18771367 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18771367 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_5]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.10</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x62eacf53f490 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.84s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.792s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.806s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.825s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.836s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.852s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.864s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.879s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.892s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.916s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.926s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.936s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.947s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.961s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.974s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1000s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1010s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1074s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1085s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1098s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1136s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1186s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1283s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1298s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1299s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.9442684276498823e-05


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   0.22
	Core Time (ms)                        :   0.20
	TIDL Subgraphs Processing Time (ms)   :   0.16
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18755879 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18755879 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_144]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.32</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5661c9407f10 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.100s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.998s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1019s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1136s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1376s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1445s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1473s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1492s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1512s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1545s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1559s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1575s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1596s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1615s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1631s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1648s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1664s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1683s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1685s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1688s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.29013719872258237


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   145.66
	Core Time (ms)                        :   145.08
	TIDL Subgraphs Processing Time (ms)   :   140.01
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 26226469 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 26226469 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_13]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.19</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x59b901227360 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.94s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.3987s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4005s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4025s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4059s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4089s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.4144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.4161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.4174s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.4189s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.4202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.4213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.4226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.4242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.4259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.4271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.4286s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.4301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.4312s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.4327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.4339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.4350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.4366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.4377s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4390s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.6480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.6501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.6513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.6526s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.6538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.6554s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.6567s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.6580s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.6593s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.6609s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.6610s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.6613s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.00010789093719373185


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   3.25
	Core Time (ms)                        :   3.23
	TIDL Subgraphs Processing Time (ms)   :   3.19
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18755879 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18755879 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_193]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5922dd7f9790 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.98s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.21923s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.21963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.21988s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.22009s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.22038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.22058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.22081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.22103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.22120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.22139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.22164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.22183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.22204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.22229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.22249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.22270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.22291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.22308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.22325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.22350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.22370s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.22396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.22417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.22434s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.22458s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.22486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.22507s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.22529s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.22550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.22569s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.22593s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.22616s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.22638s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.22657s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.22680s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.22699s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.22727s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.22749s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.22770s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.22792s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.22820s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.22822s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.22824s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.026775106106207276


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   802.01
	Core Time (ms)                        :   800.21
	TIDL Subgraphs Processing Time (ms)   :   800.14
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 39854219 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 39854219 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_76]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6295b8ddbd10 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.92s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.5957s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.5977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.5997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.6010s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.6030s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.6045s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.6062s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.6076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.6092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.6107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.6123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.6139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.6153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.6171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.6187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.6204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.6217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.6232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.6251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.6267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.6282s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.6302s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.6313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.6327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.6344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.6358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.6372s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.6388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.6403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.6417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.6438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.6450s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.6465s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.6480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.6492s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.6505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.6528s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.6542s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.6555s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.6574s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.6589s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.6590s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.6592s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.3403813101063094e-05


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   8.08
	Core Time (ms)                        :   8.05
	TIDL Subgraphs Processing Time (ms)   :   8.02
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18808591 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18808591 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_282]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.17</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5998eee7c100 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.94s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4732s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4775s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4794s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4807s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4833s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4850s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4883s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4899s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4915s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5059s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5074s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5237s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5452s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5508s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5535s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5551s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5569s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5594s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5596s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5599s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.2830445728867792


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   2.98
	Core Time (ms)                        :   2.95
	TIDL Subgraphs Processing Time (ms)   :   2.91
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19088141 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19088141 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_119]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.24</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f6af4873b10 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.13s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.120s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.2341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.2368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.2389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.2404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.2424s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.2438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.2454s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.2469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2526s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.2542s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.2557s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.2576s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.2590s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.2601s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.2616s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2630s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2644s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.2658s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.2673s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.2686s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.2699s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.2716s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.2729s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.2745s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.2756s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.2771s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2786s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2802s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2814s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2829s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2840s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2853s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2868s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2899s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2914s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2943s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2944s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2946s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.0022387429983958757


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   53.98
	Core Time (ms)                        :   53.85
	TIDL Subgraphs Processing Time (ms)   :   53.81
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 20671253 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 20671253 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_205]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.95</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6294ce689770 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.114s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1286s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1315s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2938s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.2992s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.3025s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.3046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.3072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.3095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.3121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.3143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.3164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.3189s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.3211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.3239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.3260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.3285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.3306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.3330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.3350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.3379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.3400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.3428s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.3459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.3488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.3490s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.3493s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.25119248375603187


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   597.05
	Core Time (ms)                        :   595.75
	TIDL Subgraphs Processing Time (ms)   :   595.68
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 36062041 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 36062041 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_83]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a7816284a60 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.107s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.16124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.16149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.16180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.16204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.16234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.16259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.16287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.16307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.16326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.16348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.16367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.16388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.16408s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.16432s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.16450s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.16473s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.16493s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.16513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.16535s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.16560s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.16578s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.16600s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.16623s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.16642s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.16660s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.16679s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.16700s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.16720s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.16742s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.16762s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.16785s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.16804s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.16828s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.16847s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.16870s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.16889s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.16913s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.16931s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.16951s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.16975s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.16999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.17001s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.17003s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.0003882514378330224


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   1.97
	Core Time (ms)                        :   1.96
	TIDL Subgraphs Processing Time (ms)   :   1.93
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18808591 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18808591 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_11]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.24</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5d444e8d45c0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.94s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.987s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1018s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1054s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1069s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1085s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1102s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1427s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1474s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1489s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1502s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1518s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1532s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1568s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1581s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1600s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1618s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1619s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1621s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.010226496477396419


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   15.83
	Core Time (ms)                        :   15.81
	TIDL Subgraphs Processing Time (ms)   :   15.76
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18755879 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18755879 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_132]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.60</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5661c940a6d0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.105s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.12201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.12239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.12261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.12290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.12318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.12339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.12365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.12385s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.12404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.12424s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.12446s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.12465s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.12492s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.12521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.12544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.12565s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.12590s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.12609s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.12632s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.12764s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.12787s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.12811s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.12833s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.12852s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.12875s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.12899s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.12922s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.12941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.12971s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.12995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.13022s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.13045s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.13067s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.13093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.13118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.13140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.13163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.13188s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.13207s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.13230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.13261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.13263s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.13265s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.017328652923120767


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   322.27
	Core Time (ms)                        :   321.70
	TIDL Subgraphs Processing Time (ms)   :   321.59
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 25173789 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 25173789 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_64]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.36</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64b768081850 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.107s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.19042s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.19070s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.19099s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.19120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.19149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.19169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.19196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.19218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.19240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.19263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.19285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.19309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.19330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.19353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.19373s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.19396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.19417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.19437s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.19460s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.19481s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.19501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.19523s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.19553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.19577s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.19597s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.19620s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.19641s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.19663s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.19684s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.19708s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.19738s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.19763s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.19787s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.19811s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.19833s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.19853s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.19883s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.19904s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.19926s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.19955s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.19979s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.19981s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.19983s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.26449834448510307


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   11.25
	Core Time (ms)                        :   11.22
	TIDL Subgraphs Processing Time (ms)   :   11.19
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18776853 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18776853 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_222]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.34</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x62eacf545b00 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.81s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.805s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.829s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.844s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.855s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.872s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.886s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.901s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.914s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.927s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.944s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.965s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.979s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.994s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1020s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1030s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1098s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1189s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1222s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1364s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1366s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.025432601660583053


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   1032.65
	Core Time (ms)                        :   1029.22
	TIDL Subgraphs Processing Time (ms)   :   1029.14
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65577419 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65577419 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_87]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.19</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x61e75fb41f90 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.94s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1031s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1054s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1082s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1377s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1409s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1434s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1450s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1463s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1512s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1524s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1541s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1556s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1569s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1586s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1602s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1615s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1634s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1655s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1674s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1676s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.00024971831577527584


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   0.73
	Core Time (ms)                        :   0.71
	TIDL Subgraphs Processing Time (ms)   :   0.68
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18808591 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18808591 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_56]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x59b90122ded0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.85s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4628s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4663s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4687s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4699s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4722s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4741s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4754s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4768s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4788s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4805s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.4818s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.4835s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.4851s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.4871s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.4884s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.4901s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.4917s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.4930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.4947s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.4965s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.4979s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.4999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5023s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5276s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5278s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.40925212536290034


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   0.27
	Core Time (ms)                        :   0.26
	TIDL Subgraphs Processing Time (ms)   :   0.21
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18771367 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18771367 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_224]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.76</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f6af4960af0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.108s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.7043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.7071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.7105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.7126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.7157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.7180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.7203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.7224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.7249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.7271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.7291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.7310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.7334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.7359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.7382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.7403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.7422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.7441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.7466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.7495s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.7516s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.7541s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.7563s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.7581s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.7603s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.7627s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.7650s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.7668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.7695s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.7713s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.7738s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.7760s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.7781s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.7800s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.7825s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.7844s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.7876s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.7902s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.7924s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.7949s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.7975s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.7977s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.7980s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.004687791860128035


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   1437.04
	Core Time (ms)                        :   1433.71
	TIDL Subgraphs Processing Time (ms)   :   1433.64
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65577419 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65577419 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_281]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6295b8de2cb0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.93s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.11677s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.11699s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.11737s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.11752s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.11771s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.11785s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.11802s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.11815s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.11830s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.11845s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.11859s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.11874s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.11887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.11905s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.11920s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.11933s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.11945s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.11962s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.11978s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.11996s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.12009s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.12029s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.12041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.12053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.12066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.12080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.12094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.12110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.12123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.12134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.12156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.12167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.12180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.12193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.12205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.12216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.12239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.12251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.12262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.12282s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.12298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.12299s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.12301s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.3115459072896024


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   1.38
	Core Time (ms)                        :   1.35
	TIDL Subgraphs Processing Time (ms)   :   1.31
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19088141 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19088141 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_265]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.68</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5d444e8d69f0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8016s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8022s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.8124s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.20017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.20048s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.20066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.20089s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.20118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.20141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.20165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.20185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.20206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.20228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.20249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.20268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.20287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.20310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.20332s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.20356s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.20376s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.20398s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.20419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.20437s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.20459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.20482s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.20502s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.20525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.20543s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.20562s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.20588s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.20607s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.20624s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.20646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.20670s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.20687s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.20712s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.20731s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.20748s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.20771s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.20796s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.20814s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.20836s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.20862s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.20884s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.20885s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.20888s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.4823223851884858


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   399.46
	Core Time (ms)                        :   398.50
	TIDL Subgraphs Processing Time (ms)   :   398.43
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29960221 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29960221 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_98]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.30</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x602bc0507780 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.108s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1039s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1085s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1222s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1286s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1354s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1414s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1463s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1487s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1518s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1537s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1556s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1580s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1601s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1621s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1642s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1658s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1680s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1704s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1721s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1739s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1765s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1785s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1826s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1848s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1870s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1892s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1921s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1923s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1925s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.12282884357802518


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   52.21
	Core Time (ms)                        :   52.14
	TIDL Subgraphs Processing Time (ms)   :   52.11
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19603217 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19603217 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_208]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.70</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58b6064819a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.86s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.879s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.894s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.917s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.928s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.947s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.987s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1000s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1025s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1051s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1089s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1172s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1199s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.6202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.6221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.6233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.6247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.6257s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.6279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.6289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.6301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.6317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.6326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.6335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.6351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.6362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.6372s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.6387s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.6398s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.6399s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.6401s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.0112500253149027


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   401.93
	Core Time (ms)                        :   400.89
	TIDL Subgraphs Processing Time (ms)   :   400.84
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 36062041 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 36062041 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_252]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.33</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58de2c2d7ad0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.106s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.28332s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.28361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.28389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.28413s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.28441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.28466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.28488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.28510s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.28531s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.28551s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.28575s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.28594s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.28616s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.28642s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.28663s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.28681s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.28701s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.28719s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.28741s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.28766s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.28784s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.28808s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.28834s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.28853s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.28871s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.28892s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.28914s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.28931s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.28956s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.28973s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.28997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.29018s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.29038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.29055s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.29080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.29101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.29125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.29156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.29173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.29195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.29222s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.29224s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.29226s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.4757884506004991


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   125.73
	Core Time (ms)                        :   125.32
	TIDL Subgraphs Processing Time (ms)   :   125.27
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29401509 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29401509 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_115]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.32</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x56154cf33a20 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.12119s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.13025s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.13051s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.13087s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.13112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.13138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.13160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.13181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.13201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.13222s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.13244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.13267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.13287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.13418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.13443s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.13467s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.13491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.13515s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.13539s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.13560s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.13581s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.13604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.13629s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.13652s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.13671s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.13697s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.13717s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.13741s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.13768s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.13786s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.13807s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.13834s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.13851s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.13877s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.13895s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.13918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.13941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.13963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.13981s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.14006s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.14028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.14053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.14056s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.14058s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.09793089198701897


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   46.99
	Core Time (ms)                        :   46.87
	TIDL Subgraphs Processing Time (ms)   :   46.84
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 20671253 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 20671253 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_112]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5998eed94110 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.94s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.926s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1102s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.7643s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.7691s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.7711s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.7729s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.7742s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.7760s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.7772s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.7784s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.7797s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.7813s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.7825s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.7843s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.7859s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.7875s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.7892s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.7911s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.7912s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.7915s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.3059333128320498


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   39.89
	Core Time (ms)                        :   39.77
	TIDL Subgraphs Processing Time (ms)   :   39.73
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 20671253 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 20671253 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_313]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.19</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a78162a4f20 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.90s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.2002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.2021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.2052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.2068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.2089s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.2105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.2118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.2130s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.2194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.2210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.2222s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.2239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.2252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.2265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2294s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.2305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.2322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.2337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.2349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.2361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.2376s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.2390s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.2405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.2418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2431s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2445s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2457s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2476s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2504s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2536s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2548s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2565s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2587s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2603s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2604s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2606s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.008239548937515342


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   10.71
	Core Time (ms)                        :   10.67
	TIDL Subgraphs Processing Time (ms)   :   10.63
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19111439 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19111439 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_284]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6295b8de59e0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.3788s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.3790s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.3900s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4845s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4872s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4927s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4983s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.5008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.5034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.5060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5083s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5372s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5414s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5461s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5484s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5506s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5531s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5552s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5581s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5600s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5642s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5663s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5682s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5711s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5732s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5765s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5792s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5817s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5819s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5821s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.20247449544569024


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   4.10
	Core Time (ms)                        :   4.08
	TIDL Subgraphs Processing Time (ms)   :   4.04
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19088141 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19088141 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_2]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.24</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x59b901233380 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.83s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.795s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.809s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.827s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.838s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.857s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.870s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.884s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.895s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.914s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.926s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.936s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.948s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.961s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.975s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.987s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.998s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1026s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1054s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1069s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1085s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1096s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1207s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1322s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1324s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.6428005226551148e-05


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   1.20
	Core Time (ms)                        :   1.18
	TIDL Subgraphs Processing Time (ms)   :   1.15
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18755879 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18755879 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_191]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.78</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x581f9ad5e0a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.99s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.32730s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.32778s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.32802s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.32830s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.32861s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.32885s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.32907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.32928s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.32948s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.32970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.32993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.33013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.33039s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.33065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.33091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.33114s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.33137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.33159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.33181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.33207s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.33230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.33254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.33277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.33303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.33321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.33341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.33367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.33386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.33408s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.33430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.33454s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.33472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.33496s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.33515s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.33536s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.33558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.33583s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.33604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.33627s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.33648s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.33672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.33674s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.33676s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.15096928699248804


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   376.84
	Core Time (ms)                        :   374.97
	TIDL Subgraphs Processing Time (ms)   :   374.91
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 39854219 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 39854219 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_12]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.26</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x61e75fb45ca0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.70s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1910s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1925s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1953s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1967s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.7525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.7557s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.7578s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.7590s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.7606s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.7617s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.7630s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.7643s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.7657s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.7667s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.7679s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.7697s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.7709s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.7720s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.7734s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.7744s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.7756s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.7769s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.7783s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.7795s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.7809s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.7819s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.7833s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.7847s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.7858s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.7873s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.7885s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.7896s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.7907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.7920s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.7931s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.7946s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.7958s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.7969s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.7983s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.7998s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.7999s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.8001s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.04530396548219359


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   18.09
	Core Time (ms)                        :   18.07
	TIDL Subgraphs Processing Time (ms)   :   18.03
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18755879 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18755879 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_149]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.57</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a781628a570 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.110s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1356s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1448s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1489s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1515s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1534s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1556s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1579s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1597s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1614s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1637s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1658s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1678s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1701s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1719s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1742s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1764s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1788s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1806s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1836s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1858s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.23843s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.23895s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.23920s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.23942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.23970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.23972s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.23977s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.004843721996115633


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   284.52
	Core Time (ms)                        :   284.01
	TIDL Subgraphs Processing Time (ms)   :   283.94
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 26226469 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 26226469 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_134]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.55</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5661c940ca50 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.89s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1039s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1136s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.17761s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.17788s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.17807s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.17820s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.17832s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.17846s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.17858s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.17873s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.17885s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.17899s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.17911s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.17926s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.17938s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.17950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.17963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.17976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.17993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.18007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.18021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.18034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.18047s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.18061s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.18062s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.18065s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.004064169406137784


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   278.98
	Core Time (ms)                        :   278.52
	TIDL Subgraphs Processing Time (ms)   :   278.44
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 25173789 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 25173789 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_221]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">2.02</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6295b8de3c80 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.110s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.3123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.3192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.3226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.3247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.3275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.3296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.3320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.3340s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.3361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.3399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.3424s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.3447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.3468s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.3495s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.3519s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.3542s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.3562s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.3586s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.3606s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.3632s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.3657s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5849s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5873s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5893s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5912s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5933s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5975s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5998s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.6017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.6043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.6062s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.6087s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.6105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.6124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.6142s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.6169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.6189s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.6208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.6231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.6253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.6255s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.6258s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.15103886555511264


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   1713.92
	Core Time (ms)                        :   1710.24
	TIDL Subgraphs Processing Time (ms)   :   1710.15
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65577419 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65577419 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_103]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x59b901149db0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.110s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1323s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1483s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1510s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1536s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1556s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1576s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1602s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1626s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1650s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1694s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1717s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1739s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1763s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1793s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1821s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1843s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1863s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1884s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1905s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1972s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1991s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.9769s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.9801s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.9823s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.9843s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.9872s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.9894s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.9918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.9942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.9969s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.9971s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.9974s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.030957947768297408


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   16.27
	Core Time (ms)                        :   16.17
	TIDL Subgraphs Processing Time (ms)   :   16.12
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19603217 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19603217 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_6]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.20</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x61e75fb480d0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.103s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.13016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.13049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.13078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.13099s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.13125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.13153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.13176s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.13206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.13225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.13250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.13273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.13406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.13430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.13457s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.13602s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.13625s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.13655s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.13678s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.13701s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.13731s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.13752s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.13776s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.13803s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.13823s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.13846s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.13871s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.13894s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.13913s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.13937s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.13956s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.13984s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.14008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.14032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.14054s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.14078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.14098s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.14122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.14145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.14166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.14193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.14221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.14223s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.14225s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.037964477873407274


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   0.45
	Core Time (ms)                        :   0.42
	TIDL Subgraphs Processing Time (ms)   :   0.39
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18755879 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18755879 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_194]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.87</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x56154d023430 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.104s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.19035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.19064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.19098s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.19118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.19143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.19165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.19185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.19204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.19227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.19247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.19268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.19287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.19311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.19336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.19359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.19387s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.19411s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.19431s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.19456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.19477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.19500s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.19524s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.19553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.19572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.19594s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.19622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.19641s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.19660s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.19687s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.19707s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.19734s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.19756s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.19780s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.19801s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.19822s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.19840s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.19866s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.19889s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.19907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.19930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.19958s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.19961s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.19964s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.002187646222615459


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   570.97
	Core Time (ms)                        :   569.59
	TIDL Subgraphs Processing Time (ms)   :   568.45
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 39854219 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 39854219 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_206]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.59</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5998eee83630 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.82s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.888s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.905s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.921s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.933s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.952s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.964s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.988s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1025s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1039s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1190s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1452s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1467s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1478s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1507s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1508s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1509s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.1358818413338867


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   449.66
	Core Time (ms)                        :   448.47
	TIDL Subgraphs Processing Time (ms)   :   448.40
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 36062041 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 36062041 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_146]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.43</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64ba128ea500 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.93s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.8316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.8351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.8364s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.8384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.8406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.8423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.8438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.8451s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.8463s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.8477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.8491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.8504s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.8517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.8533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.8548s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.8563s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.8578s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.8591s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.8606s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.8619s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.8632s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.8647s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.8660s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.8676s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.8690s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.8704s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.8720s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.8733s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.8749s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.8761s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.8776s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.8789s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.8802s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.8812s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.8829s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.8840s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.8855s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.8872s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.8887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.8903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.8920s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.8922s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.8924s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.11279304219247978


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   199.09
	Core Time (ms)                        :   198.59
	TIDL Subgraphs Processing Time (ms)   :   198.52
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 26226469 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 26226469 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_177]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.47</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58b6064845c0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.119s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4985s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.5024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.5053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.5077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.5106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.5132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.5156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.5178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.5203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5407s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5428s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5492s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5537s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5564s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5585s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5607s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5626s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5689s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5712s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5732s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5759s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5781s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5803s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5822s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5844s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5863s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5888s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5927s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5949s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5979s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5981s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.041775818832052204


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   1120.61
	Core Time (ms)                        :   1117.48
	TIDL Subgraphs Processing Time (ms)   :   1117.40
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65894385 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65894385 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_147]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.38</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x61e75fb4a0c0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.100s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1114s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1281s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1390s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1455s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1499s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1522s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1541s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1564s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1585s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1605s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1630s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1650s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1670s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1691s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1708s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1726s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1836s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1856s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1877s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1900s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1922s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1968s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2067s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2069s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.029208157581619952


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   154.49
	Core Time (ms)                        :   153.99
	TIDL Subgraphs Processing Time (ms)   :   153.92
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 26226469 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 26226469 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_55]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.15</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x59b901236d60 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.82s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.809s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.830s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.844s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.855s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.873s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.886s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.898s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.910s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.926s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.951s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1037s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5130s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5342s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5343s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.36406404891739846


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   0.22
	Core Time (ms)                        :   0.21
	TIDL Subgraphs Processing Time (ms)   :   0.18
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18771367 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18771367 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_306]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.19</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x602bc061adc0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.82s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.3959s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.3977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.3996s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4006s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4020s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4048s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.4097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.4107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.4121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.4136s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.4148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.4159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.4171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.4181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.4192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.4206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.4219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.4234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.4247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.4257s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.4273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.4283s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.4295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.4309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4354s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4377s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4453s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4468s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4469s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4471s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.052029895777494464


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   7.09
	Core Time (ms)                        :   7.05
	TIDL Subgraphs Processing Time (ms)   :   7.00
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19111439 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19111439 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_302]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.20</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x592b3659a110 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.74s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.893s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.921s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.935s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.967s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.978s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1005s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1019s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1075s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1315s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1342s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1357s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1373s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1426s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1427s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.036040266686037


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   5.08
	Core Time (ms)                        :   5.04
	TIDL Subgraphs Processing Time (ms)   :   5.01
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19111439 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19111439 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_285]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.17</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x602bc0604490 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.97s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.923s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.939s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.972s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1332s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1371s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1453s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1467s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1484s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1500s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1501s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1503s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.08335090669623178


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   3.72
	Core Time (ms)                        :   3.69
	TIDL Subgraphs Processing Time (ms)   :   3.65
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19088141 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19088141 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_312]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.19</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x62eacf564f40 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.108s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.973s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1048s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1075s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1115s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1460s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1499s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1519s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1559s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1578s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1600s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1621s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1642s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1658s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1680s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1698s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1719s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1741s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1762s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1783s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1812s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1814s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1816s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.08579977529162275


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   5.97
	Core Time (ms)                        :   5.92
	TIDL Subgraphs Processing Time (ms)   :   5.87
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19111439 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19111439 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_314]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.17</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x592b3659d8a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.68s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4370s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4451s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4463s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.4474s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.4488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.4502s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.4515s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.4525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.4538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.4551s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.4562s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.4574s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.4584s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.4593s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.4611s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.4623s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.4634s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.4646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.4658s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.4667s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.4680s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4693s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4703s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4720s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4729s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4742s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4756s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4769s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4782s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4799s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4810s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4821s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4837s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4848s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4849s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4851s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.002274991562767859


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   8.11
	Core Time (ms)                        :   8.06
	TIDL Subgraphs Processing Time (ms)   :   8.01
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19111439 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19111439 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_116]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x61e75fa616b0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.91s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1369s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1414s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.17506s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.17546s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.17564s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.17591s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.17615s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.17636s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.17658s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.17680s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.17700s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.17724s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.17746s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.17765s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.17787s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.17808s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.17832s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.17851s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.17869s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.17889s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.17922s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.17943s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.17967s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.17994s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.18015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.18036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.18065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.18085s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.18107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.18136s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.18159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.18161s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.18164s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.07326762822931969


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   59.53
	Core Time (ms)                        :   59.37
	TIDL Subgraphs Processing Time (ms)   :   59.34
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 20671253 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 20671253 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_309]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.18</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64b7680aced0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.73s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.798s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.812s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.829s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.841s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.858s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.869s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.10655s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.10679s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.10694s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.10708s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.10723s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.10735s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.10745s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.10762s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.10772s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.10784s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.10797s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.10807s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.10819s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.10832s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.10842s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.10853s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.10867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.10879s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.10888s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.10903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.10914s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.10924s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.10936s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.10946s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.10961s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.10976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.10989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.10999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.11013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.11022s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.11037s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.11050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.11063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.11075s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.11091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.11092s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.11094s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.07070926815103305


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   8.31
	Core Time (ms)                        :   8.27
	TIDL Subgraphs Processing Time (ms)   :   8.25
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19111439 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19111439 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_14]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5922dd804450 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.100s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.885s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.900s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.919s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.932s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.948s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.968s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.985s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1012s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1342s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1370s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1452s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1465s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1483s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1499s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1500s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1502s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 3.3154901928016e-06


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   12.19
	Core Time (ms)                        :   12.17
	TIDL Subgraphs Processing Time (ms)   :   12.11
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18755879 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18755879 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_131]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.34</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a781628eb00 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.83s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.859s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.886s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.904s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.939s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.955s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.981s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.992s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1005s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1069s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1283s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1323s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1333s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1370s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1385s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1402s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1403s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.11348617908034016


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   163.45
	Core Time (ms)                        :   162.96
	TIDL Subgraphs Processing Time (ms)   :   162.89
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 25173789 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 25173789 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_161]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.05</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x625259642310 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.80s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.863s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.880s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.897s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.911s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.925s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.938s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.961s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.973s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.985s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.998s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1059s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1096s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1172s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.20250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.20269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.20285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.20296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.20307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.20325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.20336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.20345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.20360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.20373s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.20382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.20399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.20410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.20421s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.20438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.20450s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.20451s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.20453s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.11889821593719443


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   736.66
	Core Time (ms)                        :   735.23
	TIDL Subgraphs Processing Time (ms)   :   735.18
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 42606379 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 42606379 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_150]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.33</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x602bc0604a20 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.75s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.859s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.873s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.888s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.899s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.917s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.931s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.955s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.969s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.996s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1006s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1020s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1048s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.9508s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.9540s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.9550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.9560s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.9576s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.9587s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.9603s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.9619s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.9629s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.9641s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.9657s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.9669s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.9681s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.9694s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.9705s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.9717s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.9730s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.9741s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.9751s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.9767s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.9776s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.9791s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.9805s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.9817s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.9829s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.9844s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.9845s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.9847s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.0007866255866056392


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   125.74
	Core Time (ms)                        :   125.22
	TIDL Subgraphs Processing Time (ms)   :   125.17
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 26226469 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 26226469 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_3]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.24</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x61e75fb4e760 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.73s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.870s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.891s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.920s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.936s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.952s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.984s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1012s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1082s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1407s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1432s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1453s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1470s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1472s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.24850819802104968


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   0.20
	Core Time (ms)                        :   0.19
	TIDL Subgraphs Processing Time (ms)   :   0.16
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18755879 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18755879 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_308]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x56154d042560 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.80s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1054s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1087s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1257s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1283s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1294s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1370s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1409s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1458s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1473s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1484s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1497s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1512s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1527s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1537s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1552s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1565s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1578s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1579s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1581s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.0026300771191639445


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   11.90
	Core Time (ms)                        :   11.86
	TIDL Subgraphs Processing Time (ms)   :   11.81
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19111439 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19111439 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_223]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.12</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58ff255c2f90 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.74s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.10842s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.10858s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.10882s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.10893s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.10909s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.10921s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.10932s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.10943s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.10954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.10965s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.10978s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.10989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.11000s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.11014s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.11027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.11039s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.11051s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.11063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.11073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.11084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.11097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.11109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.11119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.11129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.11140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.11152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.11162s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.11173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.11186s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.11196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.11209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.11220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.11230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.11241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.11255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.11268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.11284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.11298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.11310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.11322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.11339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.11340s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.11342s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.0457815623023723


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   775.22
	Core Time (ms)                        :   770.80
	TIDL Subgraphs Processing Time (ms)   :   770.73
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65577419 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65577419 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_278]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.26</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x62eacf552210 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.13s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.122s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1342s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1393s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1416s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1468s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1534s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1561s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1588s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1612s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1634s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1656s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1684s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1710s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1733s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1759s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1780s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1802s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1822s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1846s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1871s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1899s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1925s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.10906s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.10951s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.10972s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.10999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.11018s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.11037s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.11056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.11081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.11103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.11128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.11151s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.11176s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.11178s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.11182s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.4757335833459504


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   11.29
	Core Time (ms)                        :   11.26
	TIDL Subgraphs Processing Time (ms)   :   11.23
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19088141 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19088141 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_82]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.31</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64b768099220 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.90s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.846s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.860s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.882s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.894s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.911s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.924s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.953s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.980s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.992s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1006s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1104s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1142s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1373s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1418s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1420s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.7747516496934013e-06


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   0.72
	Core Time (ms)                        :   0.70
	TIDL Subgraphs Processing Time (ms)   :   0.66
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18808591 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18808591 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_210]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.80</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a7816290c60 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.97s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.28049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.28074s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.28104s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.28131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.28154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.28175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.28204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.28226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.28246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.28271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.28291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.28310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.28333s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.28360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.28379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.28406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.28431s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.28454s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.28477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.28497s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.28521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.28551s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.28672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.28694s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.28725s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.28748s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.28769s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.28793s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.28813s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.28832s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.28864s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.28883s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.28909s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.28932s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.28950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.28969s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.28999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.29019s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.29040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.29068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.29092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.29094s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.29097s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.0006124108171020195


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   502.42
	Core Time (ms)                        :   501.10
	TIDL Subgraphs Processing Time (ms)   :   501.04
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 36062041 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 36062041 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_130]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.34</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64ba128f3430 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.101s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1099s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1212s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1356s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.7361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.7387s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.7418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.7443s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.7465s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.7490s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.7509s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.7530s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.7550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.7569s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.7592s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.7611s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.7631s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.7652s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.7670s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.7691s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.7709s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.7729s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.7747s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.7769s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.7786s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.7805s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.7823s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.7845s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.7863s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.7886s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.7909s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.7929s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.7959s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.7981s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.7982s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.7985s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.28069499823301736


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   202.39
	Core Time (ms)                        :   201.91
	TIDL Subgraphs Processing Time (ms)   :   201.84
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 25173789 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 25173789 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_148]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.43</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6075a37e78a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.83s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.873s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.889s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.915s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.927s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.945s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.962s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.988s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1003s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1031s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1059s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1075s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1104s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1176s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1356s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1369s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1455s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1457s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1459s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.03677782281945269


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   201.63
	Core Time (ms)                        :   201.19
	TIDL Subgraphs Processing Time (ms)   :   201.12
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 26226469 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 26226469 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_145]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.56</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x581f9ad64d80 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.106s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.2013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.2037s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.2066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.2087s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.2110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.2133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.2157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.2176s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.2272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.2295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.2319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.2339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.2363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.2385s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2431s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.2451s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.2474s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.2500s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.2517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.2538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.2564s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.2581s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.2599s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.2625s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2643s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2666s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2687s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2705s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2731s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2759s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.21754s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.21790s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.21808s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.21833s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.21859s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.21883s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.21885s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.21887s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.23658306237760324


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   201.84
	Core Time (ms)                        :   201.30
	TIDL Subgraphs Processing Time (ms)   :   201.22
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 26226469 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 26226469 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_102]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58de2c0112f0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.115s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.8436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.8466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.8486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.8503s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.8520s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.8536s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.8550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.8562s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.8576s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.8590s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.8607s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.8620s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.8639s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.8656s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.8672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.8689s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.8702s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.8715s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.8730s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.8746s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.8759s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.8778s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.8794s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.8807s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.8823s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.8837s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.8853s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.8870s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.8882s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.8895s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.8916s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.8929s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.8944s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.8962s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.8975s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.8989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.9011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.9024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.9038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.9059s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.9076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.9077s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.9079s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.04885211613243352


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   36.08
	Core Time (ms)                        :   36.01
	TIDL Subgraphs Processing Time (ms)   :   35.96
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19603217 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19603217 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_85]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f6af496ab80 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.85s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.23777s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.23795s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.23811s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.23823s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.23840s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.23853s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.23865s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.23876s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.23889s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.23901s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.23913s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.23924s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.23939s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.23951s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.24032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.24046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.24057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.24066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.24080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.24092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.24103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.24118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.24129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.24138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.24154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.24166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.24178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.24190s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.24202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.24211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.24227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.24238s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.24251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.24264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.24276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.24286s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.24303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.24314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.24325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.24341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.24353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.24354s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.24356s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.10868935498862108


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   4.32
	Core Time (ms)                        :   4.31
	TIDL Subgraphs Processing Time (ms)   :   4.29
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18808591 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18808591 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_62]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.20</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64ba128f7400 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.69s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.792s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.810s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.824s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.835s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.851s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.878s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.889s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.902s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.916s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.927s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.940s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.978s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1039s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1051s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1297s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1299s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.4035745987003636


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   6.47
	Core Time (ms)                        :   6.45
	TIDL Subgraphs Processing Time (ms)   :   6.41
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18776853 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18776853 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_77]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6075a37ede20 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.102s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1047s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1102s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1286s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1370s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1445s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1498s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1518s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1542s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1567s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1586s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1611s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1636s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1662s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1688s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1706s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1725s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1747s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1769s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1790s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1820s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1840s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1863s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1889s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1911s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1913s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1916s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.015996754574384164


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   10.21
	Core Time (ms)                        :   10.18
	TIDL Subgraphs Processing Time (ms)   :   10.14
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18808591 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18808591 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_9]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64ba128f8440 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.9141s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.10187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.10220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.10251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.10383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.10417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.10444s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.10467s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.10489s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.10512s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.10542s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.10563s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.10588s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.10611s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.10639s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.10665s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.10687s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.10714s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.10735s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.10759s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.10785s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.10811s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.10833s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.10852s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.10882s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.10906s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.10929s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.10956s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.10977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.10997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.11023s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.11054s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.11077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.11101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.11121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.11143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.11168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.11195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.11219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.11246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.11272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.11296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.11298s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.11301s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.0001439381182401297


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   0.35
	Core Time (ms)                        :   0.33
	TIDL Subgraphs Processing Time (ms)   :   0.30
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18755879 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18755879 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_118]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.17</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x62eacf46a410 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.98s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.940s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.955s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1054s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1070s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1096s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1377s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1393s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1433s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1448s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1492s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1516s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1528s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1556s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1570s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1585s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1602s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1603s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1605s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.022858475831176


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   23.92
	Core Time (ms)                        :   23.79
	TIDL Subgraphs Processing Time (ms)   :   23.75
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 20671253 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 20671253 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_304]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.18</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x625259661dd0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.75s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4647s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4676s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4694s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4707s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4722s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4738s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4838s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4851s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4862s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4874s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.4888s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.4898s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.4912s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.4926s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.4938s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.4952s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.4962s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.4975s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.4990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5014s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5026s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5085s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5264s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5266s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.014893846278547299


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   32.67
	Core Time (ms)                        :   32.63
	TIDL Subgraphs Processing Time (ms)   :   32.58
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19111439 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19111439 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_105]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64ba1280eb40 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.83s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4190s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.4304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.4315s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.4325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.4340s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.4353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.4365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.4379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.4390s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.4404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.4417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.4429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.4443s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.4455s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.4469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.4482s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.4493s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.4507s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.4518s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4532s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4571s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4587s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4599s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4612s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4626s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4640s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4654s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4685s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4698s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4699s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4700s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.0008278079421693364


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   20.35
	Core Time (ms)                        :   20.28
	TIDL Subgraphs Processing Time (ms)   :   20.24
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19603217 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19603217 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_180]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.86</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x592b3658c200 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.113s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.969s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.987s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1006s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1045s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1059s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1083s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1451s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1463s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1478s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1480s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.0006330533472521933


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   1518.53
	Core Time (ms)                        :   1514.74
	TIDL Subgraphs Processing Time (ms)   :   1514.67
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65894385 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65894385 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_81]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5922dd814ca0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.104s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.965s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.985s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1025s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1042s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1428s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1445s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1462s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1490s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1503s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1532s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1551s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1563s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1580s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1596s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1613s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1614s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1617s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.07758612900431516


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   1.82
	Core Time (ms)                        :   1.79
	TIDL Subgraphs Processing Time (ms)   :   1.74
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18808591 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18808591 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_175]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.46</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64ba128fb460 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.85s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1000s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1025s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1045s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1059s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1356s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1385s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1421s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1453s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1465s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1494s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1511s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1524s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1539s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1552s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1567s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1583s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1599s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1613s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1630s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1663s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1666s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1668s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.23814293139601644


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   1243.68
	Core Time (ms)                        :   1240.66
	TIDL Subgraphs Processing Time (ms)   :   1240.58
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65894385 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65894385 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_15]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a78162972e0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.13s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.121s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1431s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1453s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1500s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1526s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1602s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1623s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1650s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1679s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1702s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1736s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.18140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.18175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.18201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.18238s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.18261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.18281s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.18308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.18334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.18359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.18392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.18414s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.18439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.18466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.18494s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.18517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.18548s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.18571s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.18598s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.18624s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.18652s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.18678s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.18709s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.18711s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.18732s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.840137776499169e-05


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   3.95
	Core Time (ms)                        :   3.93
	TIDL Subgraphs Processing Time (ms)   :   3.89
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18755879 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18755879 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_89]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.30</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6295b8deed80 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.13s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.132s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1371s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1407s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1434s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1494s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1548s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1577s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.9643s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.9686s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.9723s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.9755s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.9781s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.9806s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.9836s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.9862s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.9893s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.9920s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.9952s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.9976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.10001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.10027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.10053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.10085s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.10112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.10139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.10167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.10201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.10225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.10256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.10278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.10303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.10332s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.10366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.10389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.10417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.10445s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.10474s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.10476s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.10479s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.04258380795599931


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   13.59
	Core Time (ms)                        :   13.55
	TIDL Subgraphs Processing Time (ms)   :   13.51
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18808591 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18808591 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_164]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.26</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x64b7680a2f20 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.102s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1083s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1212s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1485s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1516s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1529s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1545s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1574s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1594s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1605s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1620s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1635s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1649s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1661s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1676s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1691s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1704s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1726s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1739s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1753s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1768s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1783s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1796s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1818s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1833s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1847s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1866s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1881s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1883s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1885s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.007975517320425436


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   1105.02
	Core Time (ms)                        :   1103.19
	TIDL Subgraphs Processing Time (ms)   :   1103.12
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 42606379 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 42606379 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_79]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.20</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f0653e1d150 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.91s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.13135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.13160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.13181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.13198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.13220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.13242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.13259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.13282s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.13301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.13318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.13334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.13359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.13377s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.13399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.13422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.13445s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.13460s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.13480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.13496s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.13515s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.13536s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.13558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.13579s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.13602s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.13620s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.13637s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.13656s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.13672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.13688s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.13706s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.13725s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.13742s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.13764s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.13781s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.13798s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.13818s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.13846s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.13865s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.13885s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.13907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.13930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.13932s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.13935s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.012532237398113133


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   1.03
	Core Time (ms)                        :   1.01
	TIDL Subgraphs Processing Time (ms)   :   0.98
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18808591 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18808591 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_160]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">1.02</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5d444e8ec860 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.92s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.994s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1070s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1085s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1281s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1390s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1457s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1489s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1506s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1522s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1537s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1555s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1573s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1589s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1620s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1640s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1643s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1645s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.19019794071707216


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   759.41
	Core Time (ms)                        :   757.88
	TIDL Subgraphs Processing Time (ms)   :   757.80
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 42606379 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 42606379 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_104]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.33</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x625259560720 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.104s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4699s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4727s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4755s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4772s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4793s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4812s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4827s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4843s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4859s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4879s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.4896s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.4910s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.4929s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.4947s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.4964s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.4984s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5312s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5342s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5442s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5444s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.0071516686832098515


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   52.26
	Core Time (ms)                        :   52.16
	TIDL Subgraphs Processing Time (ms)   :   52.12
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19603217 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19603217 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_159]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.80</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6294ce6971f0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.13s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.15s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.131s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.19238s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.19274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.19306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.19330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.19360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.19386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.19416s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.19440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.19463s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.19488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.19511s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.19533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.19563s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.19592s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.19627s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.19655s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.19679s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.19702s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.19729s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.19753s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.19779s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.19815s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.19839s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.19866s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.19891s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.19922s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.19949s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.19974s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.20000s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.20028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.20057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.20079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.20111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.20133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.20158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.20184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.20216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.20239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.20270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.20300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.20329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.20331s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.20334s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.44181409381605385


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   495.68
	Core Time (ms)                        :   494.09
	TIDL Subgraphs Processing Time (ms)   :   494.01
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 42606379 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 42606379 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_133]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.52</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x558d5ca28e30 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.14s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.138s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.5295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.5328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.5359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.5393s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.5432s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.5459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.5490s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.5515s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.5545s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5576s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5605s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5630s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5659s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5804s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5829s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5854s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5882s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5906s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5929s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5958s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5988s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.6015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.6043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.6067s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.6094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.6120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.6150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.6172s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.6200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.6223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.6256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.6280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.6313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.6340s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.6370s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.6399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.6434s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.6458s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.6484s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.6512s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.6544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.6546s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.6550s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.03512999870033394


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   267.39
	Core Time (ms)                        :   266.85
	TIDL Subgraphs Processing Time (ms)   :   266.77
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 25173789 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 25173789 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_86]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.17</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5998eee951d0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.94s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4207s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4282s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4315s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.4330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.4343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.4357s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.4379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.4392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.4410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.4424s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.4437s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.4454s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.4468s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.4482s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.4501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.4514s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.4530s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.4544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.4556s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.4572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.4589s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4603s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4615s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4635s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4647s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4660s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4676s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4690s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4702s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4723s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4735s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4750s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4769s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4784s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4785s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4787s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.19978343505115498


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   5.11
	Core Time (ms)                        :   5.08
	TIDL Subgraphs Processing Time (ms)   :   5.04
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18808591 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18808591 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_176]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.85</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x59b9012466e0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.108s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1281s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1364s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1409s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1444s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1506s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1524s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1541s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1560s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1577s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1598s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1618s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1640s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1658s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1682s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1702s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1718s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1739s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1754s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1772s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1792s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1812s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1831s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1848s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1863s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1885s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1902s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1932s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5922s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5949s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5968s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5992s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5994s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.08506431469457718


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   667.31
	Core Time (ms)                        :   664.44
	TIDL Subgraphs Processing Time (ms)   :   664.36
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65894385 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65894385 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_135]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.35</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5922dd81b940 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.95s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.952s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1005s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1026s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1051s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1212s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1369s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1408s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1431s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1452s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1482s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1514s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1583s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1608s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1627s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1654s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1675s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1699s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1725s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1745s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1767s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1794s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1813s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1837s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1859s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1881s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1902s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1932s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1935s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.0007271160729612803


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   170.22
	Core Time (ms)                        :   169.72
	TIDL Subgraphs Processing Time (ms)   :   169.64
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 25173789 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 25173789 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_120]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6295b8d0a0e0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.112s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1054s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1190s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1281s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1372s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1437s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1478s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1523s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1551s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1570s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1590s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1608s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1628s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1652s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1675s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1708s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1732s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1762s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1786s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1811s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1830s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1853s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1872s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1902s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1926s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1946s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2001s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2004s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.000642258633767304


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   23.46
	Core Time (ms)                        :   23.34
	TIDL Subgraphs Processing Time (ms)   :   23.30
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 20671253 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 20671253 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_190]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.46</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f6af4977fe0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.103s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.3001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.3028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.3056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.3077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4281s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.4324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.4343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.4364s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.4388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.4408s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.4429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.4450s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.4472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.4498s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.4520s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.4537s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.4562s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.4589s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.4612s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.4636s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.4657s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.4681s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.4701s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4722s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4741s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4768s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4787s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4809s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.7357s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.7382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.7402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.7432s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.7452s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.7471s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.7496s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.7521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.7523s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.7525s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.3616001964393994


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   291.97
	Core Time (ms)                        :   290.55
	TIDL Subgraphs Processing Time (ms)   :   290.48
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 39854219 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 39854219 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_305]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.19</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x558d5ca48fa0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.101s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1096s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1427s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1450s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1470s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1536s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1562s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1587s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1612s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1636s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1658s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1686s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1704s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1726s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1749s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1773s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1791s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1819s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1838s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1861s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1884s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1915s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1938s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1984s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2012s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2014s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2016s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.05067534965250675


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   4.52
	Core Time (ms)                        :   4.47
	TIDL Subgraphs Processing Time (ms)   :   4.43
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19111439 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19111439 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_8]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.11</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6075a37f7700 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.110s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.931s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.944s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.964s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.975s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1006s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1022s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1102s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1130s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1342s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1376s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1391s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1455s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1471s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1472s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1473s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.25142129216255976


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   0.30
	Core Time (ms)                        :   0.27
	TIDL Subgraphs Processing Time (ms)   :   0.23
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18755879 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18755879 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_283]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.13</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x61e75fb5a290 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.293s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1186s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1393s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1414s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1443s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1453s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1467s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1492s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1504s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1518s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1529s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1543s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1559s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1574s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1575s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1577s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.26000901628332457


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   2.93
	Core Time (ms)                        :   2.91
	TIDL Subgraphs Processing Time (ms)   :   2.87
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19088141 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19088141 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_88]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.16</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6294ce69d6f0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.104s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.927s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.946s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.978s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1023s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1387s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1413s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1428s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1454s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1502s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1516s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1528s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1542s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1574s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1589s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1617s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1635s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1636s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1638s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.2169756160628647


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   11.86
	Core Time (ms)                        :   11.83
	TIDL Subgraphs Processing Time (ms)   :   11.78
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18808591 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18808591 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_101]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.16</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5d444e804050 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.114s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.3279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.3316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.3342s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.3368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.3392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.3415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.3436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.3455s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.3483s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.3507s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.3533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.3553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.3573s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.3595s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.3618s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.3639s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.3667s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.3687s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.3707s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.3726s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.3746s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.3767s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.3787s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.3806s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.3825s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.3853s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.3876s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.3897s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.3915s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.3940s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.3957s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.3985s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4026s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4080s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4083s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.07056127750651667


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   30.76
	Core Time (ms)                        :   30.67
	TIDL Subgraphs Processing Time (ms)   :   30.63
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19603217 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19603217 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_207]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.34</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x56154d02fe80 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.96s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.984s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.8063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.8091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.8112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.8137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.8155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.8176s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.8196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.8217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.8236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.8258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.8282s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.8303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.8330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.8347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.8364s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.8387s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.8405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.8426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.8450s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.8474s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.8491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.8514s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.8537s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.8553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.8573s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.8592s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.8609s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.8636s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.8653s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.8674s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.8696s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.8729s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.8746s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.8774s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.8792s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.8807s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.8831s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.8853s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.8855s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.8857s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.021584219002948008


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   170.40
	Core Time (ms)                        :   168.95
	TIDL Subgraphs Processing Time (ms)   :   168.88
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 36062041 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 36062041 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_10]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.12</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x58b60649b1b0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.98s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.12058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.12081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.12109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.12135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.12298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.12324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.12348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.12369s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.12396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.12415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.12439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.12461s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.12480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.12507s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.12532s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.12553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.12573s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.12600s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.12623s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.12647s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.12669s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.12697s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.12716s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.12741s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.12764s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.12787s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.12811s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.12833s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.12857s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.12877s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.12903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.12922s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.12946s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.12970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.12991s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.13009s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.13036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.13054s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.13074s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.13100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.13124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.13126s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.13128s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.976956567647708e-05


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   0.32
	Core Time (ms)                        :   0.29
	TIDL Subgraphs Processing Time (ms)   :   0.22
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18755879 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18755879 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[InstanceNorm_209]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.27</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a78162a0ac0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.95s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.925s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.971s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1026s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1070s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1162s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1176s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1333s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1444s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1461s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1476s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1490s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1518s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1569s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1585s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1603s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1604s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1606s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.003495801520989466


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   163.92
	Core Time (ms)                        :   162.87
	TIDL Subgraphs Processing Time (ms)   :   162.82
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 36062041 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 36062041 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody></table></body></html>