-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity decoder is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    data_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    data_in_TVALID : IN STD_LOGIC;
    data_in_TREADY : OUT STD_LOGIC;
    data_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    data_in_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    data_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    data_out_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    data_out_TVALID : OUT STD_LOGIC;
    data_out_TREADY : IN STD_LOGIC;
    data_out_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
    data_out_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    data_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of decoder is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "decoder_decoder,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.811812,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=3420,HLS_SYN_LUT=2988,HLS_VERSION=2021_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (17 downto 0) := "000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (17 downto 0) := "000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (17 downto 0) := "000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (17 downto 0) := "000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (17 downto 0) := "000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (17 downto 0) := "000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (17 downto 0) := "000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (17 downto 0) := "000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (17 downto 0) := "000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (17 downto 0) := "001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (17 downto 0) := "010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal output_pixl_temp_V : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal count : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal data_in_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln63_fu_526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_out_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal icmp_ln96_fu_642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal trunc_ln63_reg_693 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln96_reg_740 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_507_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln_reg_688 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal trunc_ln63_fu_522_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_8_fu_531_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal i_8_reg_700 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Result_9_reg_705 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_10_reg_710 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_715 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_reg_720 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_reg_725 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_3_reg_730 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_reg_735 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln217_fu_648_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_start : STD_LOGIC;
    signal grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_done : STD_LOGIC;
    signal grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_idle : STD_LOGIC;
    signal grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_ready : STD_LOGIC;
    signal grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TREADY : STD_LOGIC;
    signal grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_in_TREADY : STD_LOGIC;
    signal grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TVALID : STD_LOGIC;
    signal grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TKEEP : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_DATA_LEN_1_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_DATA_LEN_1_out_ap_vld : STD_LOGIC;
    signal grp_decoder_bit_fu_316_y0300_read : STD_LOGIC;
    signal grp_decoder_bit_fu_316_y1301_read : STD_LOGIC;
    signal grp_decoder_bit_fu_316_output302_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_decoder_bit_fu_316_output302_write : STD_LOGIC;
    signal grp_decoder_bit_fu_316_ap_start : STD_LOGIC;
    signal grp_decoder_bit_fu_316_ap_done : STD_LOGIC;
    signal grp_decoder_bit_fu_316_ap_ready : STD_LOGIC;
    signal grp_decoder_bit_fu_316_ap_idle : STD_LOGIC;
    signal grp_decoder_bit_fu_316_ap_continue : STD_LOGIC;
    signal grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal DATA_LEN_1_loc_fu_234 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_decoder_bit_fu_316_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_sync_grp_decoder_bit_fu_316_ap_ready : STD_LOGIC;
    signal ap_sync_grp_decoder_bit_fu_316_ap_done : STD_LOGIC;
    signal ap_block_state7_on_subcall_done : BOOLEAN;
    signal ap_sync_reg_grp_decoder_bit_fu_316_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_decoder_bit_fu_316_ap_done : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_block_state10_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_block_state13_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_block_state16_on_subcall_done : BOOLEAN;
    signal y0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal y0_empty_n : STD_LOGIC;
    signal y0_read : STD_LOGIC;
    signal y1_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal y1_empty_n : STD_LOGIC;
    signal y1_read : STD_LOGIC;
    signal output_full_n : STD_LOGIC;
    signal output_write : STD_LOGIC;
    signal p_Result_12_fu_620_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal output_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal output_empty_n : STD_LOGIC;
    signal output_read : STD_LOGIC;
    signal ap_block_state17 : BOOLEAN;
    signal ap_block_state17_io : BOOLEAN;
    signal p_Result_2_fu_604_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal y0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal y0_full_n : STD_LOGIC;
    signal y0_write : STD_LOGIC;
    signal y1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal y1_full_n : STD_LOGIC;
    signal y1_write : STD_LOGIC;
    signal ap_block_state14 : BOOLEAN;
    signal p_Result_11_fu_588_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal p_Result_8_fu_572_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_block_state8 : BOOLEAN;
    signal grp_fu_489_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op61_write_state5 : BOOLEAN;
    signal ap_predicate_op63_write_state5 : BOOLEAN;
    signal ap_predicate_op73_write_state5 : BOOLEAN;
    signal ap_predicate_op75_write_state5 : BOOLEAN;
    signal regslice_both_data_out_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state5 : BOOLEAN;
    signal i_fu_230 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_predicate_op115_write_state18 : BOOLEAN;
    signal ap_block_state18 : BOOLEAN;
    signal ap_block_state18_io : BOOLEAN;
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_Result_6_fu_544_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_567_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln63_fu_518_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal regslice_both_data_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal data_in_TVALID_int_regslice : STD_LOGIC;
    signal data_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_data_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TKEEP_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TSTRB_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_last_V_U_ack_in : STD_LOGIC;
    signal data_out_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal data_out_TVALID_int_regslice : STD_LOGIC;
    signal data_out_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_data_out_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TKEEP_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_out_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TSTRB_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_out_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_last_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_out_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_last_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component decoder_decoder_Pipeline_VITIS_LOOP_27_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_in_TVALID : IN STD_LOGIC;
        data_out_TREADY : IN STD_LOGIC;
        data_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        data_in_TREADY : OUT STD_LOGIC;
        data_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        data_out_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        data_out_TVALID : OUT STD_LOGIC;
        data_out_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_out_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        DATA_LEN_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        DATA_LEN_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component decoder_decoder_bit IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        y0300_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        y0300_empty_n : IN STD_LOGIC;
        y0300_read : OUT STD_LOGIC;
        y1301_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        y1301_empty_n : IN STD_LOGIC;
        y1301_read : OUT STD_LOGIC;
        output302_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        output302_full_n : IN STD_LOGIC;
        output302_write : OUT STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component decoder_fifo_w1_d2_S_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component decoder_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295 : component decoder_decoder_Pipeline_VITIS_LOOP_27_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_start,
        ap_done => grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_done,
        ap_idle => grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_idle,
        ap_ready => grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_ready,
        data_in_TVALID => data_in_TVALID_int_regslice,
        data_out_TREADY => grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TREADY,
        data_in_TDATA => data_in_TDATA_int_regslice,
        data_in_TREADY => grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_in_TREADY,
        data_in_TKEEP => data_in_TKEEP_int_regslice,
        data_in_TSTRB => data_in_TSTRB_int_regslice,
        data_in_TLAST => data_in_TLAST_int_regslice,
        data_out_TDATA => grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TDATA,
        data_out_TVALID => grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TVALID,
        data_out_TKEEP => grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TKEEP,
        data_out_TSTRB => grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TSTRB,
        data_out_TLAST => grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TLAST,
        DATA_LEN_1_out => grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_DATA_LEN_1_out,
        DATA_LEN_1_out_ap_vld => grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_DATA_LEN_1_out_ap_vld);

    grp_decoder_bit_fu_316 : component decoder_decoder_bit
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        y0300_dout => y0_dout,
        y0300_empty_n => y0_empty_n,
        y0300_read => grp_decoder_bit_fu_316_y0300_read,
        y1301_dout => y1_dout,
        y1301_empty_n => y1_empty_n,
        y1301_read => grp_decoder_bit_fu_316_y1301_read,
        output302_din => grp_decoder_bit_fu_316_output302_din,
        output302_full_n => output_full_n,
        output302_write => grp_decoder_bit_fu_316_output302_write,
        ap_start => grp_decoder_bit_fu_316_ap_start,
        ap_done => grp_decoder_bit_fu_316_ap_done,
        ap_ready => grp_decoder_bit_fu_316_ap_ready,
        ap_idle => grp_decoder_bit_fu_316_ap_idle,
        ap_continue => grp_decoder_bit_fu_316_ap_continue);

    y0_fifo_U : component decoder_fifo_w1_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => y0_din,
        if_full_n => y0_full_n,
        if_write => y0_write,
        if_dout => y0_dout,
        if_empty_n => y0_empty_n,
        if_read => y0_read);

    y1_fifo_U : component decoder_fifo_w1_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => y1_din,
        if_full_n => y1_full_n,
        if_write => y1_write,
        if_dout => y1_dout,
        if_empty_n => y1_empty_n,
        if_read => y1_read);

    output_fifo_U : component decoder_fifo_w1_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_decoder_bit_fu_316_output302_din,
        if_full_n => output_full_n,
        if_write => output_write,
        if_dout => output_dout,
        if_empty_n => output_empty_n,
        if_read => output_read);

    regslice_both_data_in_V_data_V_U : component decoder_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TDATA,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_data_V_U_ack_in,
        data_out => data_in_TDATA_int_regslice,
        vld_out => data_in_TVALID_int_regslice,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_data_V_U_apdone_blk);

    regslice_both_data_in_V_keep_V_U : component decoder_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TKEEP,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_keep_V_U_ack_in,
        data_out => data_in_TKEEP_int_regslice,
        vld_out => regslice_both_data_in_V_keep_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_keep_V_U_apdone_blk);

    regslice_both_data_in_V_strb_V_U : component decoder_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TSTRB,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_strb_V_U_ack_in,
        data_out => data_in_TSTRB_int_regslice,
        vld_out => regslice_both_data_in_V_strb_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_strb_V_U_apdone_blk);

    regslice_both_data_in_V_last_V_U : component decoder_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TLAST,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_last_V_U_ack_in,
        data_out => data_in_TLAST_int_regslice,
        vld_out => regslice_both_data_in_V_last_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_last_V_U_apdone_blk);

    regslice_both_data_out_V_data_V_U : component decoder_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TDATA_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => data_out_TREADY_int_regslice,
        data_out => data_out_TDATA,
        vld_out => regslice_both_data_out_V_data_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_data_V_U_apdone_blk);

    regslice_both_data_out_V_keep_V_U : component decoder_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TKEEP_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_keep_V_U_ack_in_dummy,
        data_out => data_out_TKEEP,
        vld_out => regslice_both_data_out_V_keep_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_keep_V_U_apdone_blk);

    regslice_both_data_out_V_strb_V_U : component decoder_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TSTRB_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_strb_V_U_ack_in_dummy,
        data_out => data_out_TSTRB,
        vld_out => regslice_both_data_out_V_strb_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_strb_V_U_apdone_blk);

    regslice_both_data_out_V_last_V_U : component decoder_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TLAST_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_last_V_U_ack_in_dummy,
        data_out => data_out_TLAST,
        vld_out => regslice_both_data_out_V_last_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_sync_reg_grp_decoder_bit_fu_316_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_decoder_bit_fu_316_ap_done <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_state16) and (ap_const_boolean_0 = ap_block_state16_on_subcall_done)) or ((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_on_subcall_done)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_boolean_0 = ap_block_state7_on_subcall_done)))) then 
                    ap_sync_reg_grp_decoder_bit_fu_316_ap_done <= ap_const_logic_0;
                elsif ((grp_decoder_bit_fu_316_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_decoder_bit_fu_316_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_decoder_bit_fu_316_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_decoder_bit_fu_316_ap_ready <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_state16) and (ap_const_boolean_0 = ap_block_state16_on_subcall_done)) or ((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_on_subcall_done)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_boolean_0 = ap_block_state7_on_subcall_done)))) then 
                    ap_sync_reg_grp_decoder_bit_fu_316_ap_ready <= ap_const_logic_0;
                elsif ((grp_decoder_bit_fu_316_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_decoder_bit_fu_316_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_ready = ap_const_logic_1)) then 
                    grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_decoder_bit_fu_316_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_decoder_bit_fu_316_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (ap_sync_grp_decoder_bit_fu_316_ap_ready = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_sync_grp_decoder_bit_fu_316_ap_ready = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_sync_grp_decoder_bit_fu_316_ap_ready = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_sync_grp_decoder_bit_fu_316_ap_ready = ap_const_logic_0)))) then 
                    grp_decoder_bit_fu_316_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decoder_bit_fu_316_ap_ready = ap_const_logic_1)) then 
                    grp_decoder_bit_fu_316_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                i_fu_230 <= ap_const_lv31_0;
            elsif ((not(((ap_const_boolean_1 = ap_block_state18_io) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op115_write_state18 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                i_fu_230 <= i_8_reg_700;
            end if; 
        end if;
    end process;

    output_pixl_temp_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((y1_full_n = ap_const_logic_0) or (y0_full_n = ap_const_logic_0) or (output_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                output_pixl_temp_V <= p_Result_8_fu_572_p4;
            elsif (((output_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                output_pixl_temp_V <= p_Result_11_fu_588_p4;
            elsif ((not(((y1_full_n = ap_const_logic_0) or (y0_full_n = ap_const_logic_0) or (output_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                output_pixl_temp_V <= p_Result_2_fu_604_p4;
            elsif ((not(((ap_const_boolean_1 = ap_block_state17_io) or (output_empty_n = ap_const_logic_0) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln96_fu_642_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                output_pixl_temp_V <= p_Result_12_fu_620_p4;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_DATA_LEN_1_out_ap_vld = ap_const_logic_1))) then
                DATA_LEN_1_loc_fu_234 <= grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_DATA_LEN_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_const_boolean_1 = ap_block_state17_io) or (output_empty_n = ap_const_logic_0) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln96_fu_642_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state17)) or (not(((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln63_fu_526_p2 = ap_const_lv1_1)) or ((ap_predicate_op75_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op73_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)) or ((ap_predicate_op63_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op61_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)))) and (trunc_ln63_fu_522_p1 = ap_const_lv1_0) and (icmp_ln63_fu_526_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then
                count <= grp_fu_489_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                i_8_reg_700 <= i_8_fu_531_p2;
                trunc_ln63_reg_693 <= trunc_ln63_fu_522_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                icmp_ln96_reg_740 <= icmp_ln96_fu_642_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln63_fu_522_p1 = ap_const_lv1_0) and (icmp_ln63_fu_526_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                p_Result_10_reg_710 <= data_in_TDATA_int_regslice(3 downto 3);
                p_Result_9_reg_705 <= data_in_TDATA_int_regslice(2 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln63_fu_522_p1 = ap_const_lv1_1) and (icmp_ln63_fu_526_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                p_Result_3_reg_730 <= data_in_TDATA_int_regslice(2 downto 2);
                p_Result_4_reg_735 <= data_in_TDATA_int_regslice(3 downto 3);
                tmp_14_reg_715 <= data_in_TKEEP_int_regslice;
                tmp_15_reg_720 <= data_in_TSTRB_int_regslice;
                tmp_16_reg_725 <= data_in_TLAST_int_regslice;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                    shl_ln_reg_688(31 downto 2) <= shl_ln_fu_507_p3(31 downto 2);
            end if;
        end if;
    end process;
    shl_ln_reg_688(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state5, icmp_ln63_fu_526_p2, ap_CS_fsm_state17, icmp_ln96_fu_642_p2, ap_CS_fsm_state18, trunc_ln63_fu_522_p1, grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state7, ap_block_state7_on_subcall_done, ap_CS_fsm_state10, ap_block_state10_on_subcall_done, ap_CS_fsm_state13, ap_block_state13_on_subcall_done, ap_CS_fsm_state16, ap_block_state16_on_subcall_done, output_empty_n, ap_block_state17_io, ap_CS_fsm_state14, y0_full_n, y1_full_n, ap_CS_fsm_state11, ap_CS_fsm_state8, ap_predicate_op61_write_state5, ap_predicate_op63_write_state5, ap_predicate_op73_write_state5, ap_predicate_op75_write_state5, regslice_both_data_out_V_data_V_U_apdone_blk, ap_predicate_op115_write_state18, ap_block_state18_io, data_in_TVALID_int_regslice, data_out_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if ((not(((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln63_fu_526_p2 = ap_const_lv1_1)) or ((ap_predicate_op75_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op73_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)) or ((ap_predicate_op63_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op61_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)))) and (icmp_ln63_fu_526_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not(((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln63_fu_526_p2 = ap_const_lv1_1)) or ((ap_predicate_op75_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op73_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)) or ((ap_predicate_op63_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op61_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)))) and (trunc_ln63_fu_522_p1 = ap_const_lv1_1) and (icmp_ln63_fu_526_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                elsif ((not(((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln63_fu_526_p2 = ap_const_lv1_1)) or ((ap_predicate_op75_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op73_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)) or ((ap_predicate_op63_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op61_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)))) and (trunc_ln63_fu_522_p1 = ap_const_lv1_0) and (icmp_ln63_fu_526_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_boolean_0 = ap_block_state7_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if ((not(((y1_full_n = ap_const_logic_0) or (y0_full_n = ap_const_logic_0) or (output_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((output_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if ((not(((y1_full_n = ap_const_logic_0) or (y0_full_n = ap_const_logic_0) or (output_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and (ap_const_boolean_0 = ap_block_state16_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                if ((not(((ap_const_boolean_1 = ap_block_state17_io) or (output_empty_n = ap_const_logic_0) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln96_fu_642_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                if ((not(((ap_const_boolean_1 = ap_block_state18_io) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op115_write_state18 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(ap_block_state10_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state10_on_subcall_done)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state11_blk_assign_proc : process(output_empty_n)
    begin
        if ((output_empty_n = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(ap_block_state13_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state13_on_subcall_done)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state14_blk_assign_proc : process(output_empty_n, y0_full_n, y1_full_n)
    begin
        if (((y1_full_n = ap_const_logic_0) or (y0_full_n = ap_const_logic_0) or (output_empty_n = ap_const_logic_0))) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(ap_block_state16_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state16_on_subcall_done)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state17_blk_assign_proc : process(icmp_ln96_fu_642_p2, output_empty_n, ap_block_state17_io, data_out_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state17_io) or (output_empty_n = ap_const_logic_0) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln96_fu_642_p2 = ap_const_lv1_1)))) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state18_blk_assign_proc : process(ap_predicate_op115_write_state18, ap_block_state18_io, data_out_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state18_io) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op115_write_state18 = ap_const_boolean_1)))) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state1_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_done)
    begin
        if ((grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(icmp_ln63_fu_526_p2, y0_full_n, y1_full_n, ap_predicate_op61_write_state5, ap_predicate_op63_write_state5, ap_predicate_op73_write_state5, ap_predicate_op75_write_state5, regslice_both_data_out_V_data_V_U_apdone_blk, data_in_TVALID_int_regslice)
    begin
        if (((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln63_fu_526_p2 = ap_const_lv1_1)) or ((ap_predicate_op75_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op73_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)) or ((ap_predicate_op63_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op61_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)))) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(ap_block_state7_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state7_on_subcall_done)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(output_empty_n, y0_full_n, y1_full_n)
    begin
        if (((y1_full_n = ap_const_logic_0) or (y0_full_n = ap_const_logic_0) or (output_empty_n = ap_const_logic_0))) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state10_on_subcall_done_assign_proc : process(ap_sync_grp_decoder_bit_fu_316_ap_ready, ap_sync_grp_decoder_bit_fu_316_ap_done)
    begin
                ap_block_state10_on_subcall_done <= ((ap_sync_grp_decoder_bit_fu_316_ap_ready and ap_sync_grp_decoder_bit_fu_316_ap_done) = ap_const_logic_0);
    end process;


    ap_block_state13_on_subcall_done_assign_proc : process(ap_sync_grp_decoder_bit_fu_316_ap_ready, ap_sync_grp_decoder_bit_fu_316_ap_done)
    begin
                ap_block_state13_on_subcall_done <= ((ap_sync_grp_decoder_bit_fu_316_ap_ready and ap_sync_grp_decoder_bit_fu_316_ap_done) = ap_const_logic_0);
    end process;


    ap_block_state14_assign_proc : process(output_empty_n, y0_full_n, y1_full_n)
    begin
                ap_block_state14 <= ((y1_full_n = ap_const_logic_0) or (y0_full_n = ap_const_logic_0) or (output_empty_n = ap_const_logic_0));
    end process;


    ap_block_state16_on_subcall_done_assign_proc : process(ap_sync_grp_decoder_bit_fu_316_ap_ready, ap_sync_grp_decoder_bit_fu_316_ap_done)
    begin
                ap_block_state16_on_subcall_done <= ((ap_sync_grp_decoder_bit_fu_316_ap_ready and ap_sync_grp_decoder_bit_fu_316_ap_done) = ap_const_logic_0);
    end process;


    ap_block_state17_assign_proc : process(icmp_ln96_fu_642_p2, output_empty_n, data_out_TREADY_int_regslice)
    begin
                ap_block_state17 <= ((output_empty_n = ap_const_logic_0) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln96_fu_642_p2 = ap_const_lv1_1)));
    end process;


    ap_block_state17_io_assign_proc : process(icmp_ln96_fu_642_p2, data_out_TREADY_int_regslice)
    begin
                ap_block_state17_io <= ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln96_fu_642_p2 = ap_const_lv1_1));
    end process;


    ap_block_state18_assign_proc : process(ap_predicate_op115_write_state18, data_out_TREADY_int_regslice)
    begin
                ap_block_state18 <= ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op115_write_state18 = ap_const_boolean_1));
    end process;


    ap_block_state18_io_assign_proc : process(ap_predicate_op115_write_state18, data_out_TREADY_int_regslice)
    begin
                ap_block_state18_io <= ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op115_write_state18 = ap_const_boolean_1));
    end process;


    ap_block_state5_assign_proc : process(icmp_ln63_fu_526_p2, y0_full_n, y1_full_n, ap_predicate_op61_write_state5, ap_predicate_op63_write_state5, ap_predicate_op73_write_state5, ap_predicate_op75_write_state5, regslice_both_data_out_V_data_V_U_apdone_blk, data_in_TVALID_int_regslice)
    begin
                ap_block_state5 <= ((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln63_fu_526_p2 = ap_const_lv1_1)) or ((ap_predicate_op75_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op73_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)) or ((ap_predicate_op63_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op61_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)));
    end process;


    ap_block_state7_on_subcall_done_assign_proc : process(ap_sync_grp_decoder_bit_fu_316_ap_ready, ap_sync_grp_decoder_bit_fu_316_ap_done)
    begin
                ap_block_state7_on_subcall_done <= ((ap_sync_grp_decoder_bit_fu_316_ap_ready and ap_sync_grp_decoder_bit_fu_316_ap_done) = ap_const_logic_0);
    end process;


    ap_block_state8_assign_proc : process(output_empty_n, y0_full_n, y1_full_n)
    begin
                ap_block_state8 <= ((y1_full_n = ap_const_logic_0) or (y0_full_n = ap_const_logic_0) or (output_empty_n = ap_const_logic_0));
    end process;


    ap_predicate_op115_write_state18_assign_proc : process(trunc_ln63_reg_693, icmp_ln96_reg_740)
    begin
                ap_predicate_op115_write_state18 <= ((icmp_ln96_reg_740 = ap_const_lv1_1) and (trunc_ln63_reg_693 = ap_const_lv1_1));
    end process;


    ap_predicate_op61_write_state5_assign_proc : process(icmp_ln63_fu_526_p2, trunc_ln63_fu_522_p1)
    begin
                ap_predicate_op61_write_state5 <= ((trunc_ln63_fu_522_p1 = ap_const_lv1_0) and (icmp_ln63_fu_526_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op63_write_state5_assign_proc : process(icmp_ln63_fu_526_p2, trunc_ln63_fu_522_p1)
    begin
                ap_predicate_op63_write_state5 <= ((trunc_ln63_fu_522_p1 = ap_const_lv1_0) and (icmp_ln63_fu_526_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op73_write_state5_assign_proc : process(icmp_ln63_fu_526_p2, trunc_ln63_fu_522_p1)
    begin
                ap_predicate_op73_write_state5 <= ((trunc_ln63_fu_522_p1 = ap_const_lv1_1) and (icmp_ln63_fu_526_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op75_write_state5_assign_proc : process(icmp_ln63_fu_526_p2, trunc_ln63_fu_522_p1)
    begin
                ap_predicate_op75_write_state5 <= ((trunc_ln63_fu_522_p1 = ap_const_lv1_1) and (icmp_ln63_fu_526_p2 = ap_const_lv1_1));
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_grp_decoder_bit_fu_316_ap_done <= (grp_decoder_bit_fu_316_ap_done or ap_sync_reg_grp_decoder_bit_fu_316_ap_done);
    ap_sync_grp_decoder_bit_fu_316_ap_ready <= (grp_decoder_bit_fu_316_ap_ready or ap_sync_reg_grp_decoder_bit_fu_316_ap_ready);

    data_in_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state5, icmp_ln63_fu_526_p2, data_in_TVALID_int_regslice)
    begin
        if (((icmp_ln63_fu_526_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            data_in_TDATA_blk_n <= data_in_TVALID_int_regslice;
        else 
            data_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    data_in_TREADY <= regslice_both_data_in_V_data_V_U_ack_in;

    data_in_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state5, icmp_ln63_fu_526_p2, grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_in_TREADY, ap_CS_fsm_state3, y0_full_n, y1_full_n, ap_predicate_op61_write_state5, ap_predicate_op63_write_state5, ap_predicate_op73_write_state5, ap_predicate_op75_write_state5, regslice_both_data_out_V_data_V_U_apdone_blk, data_in_TVALID_int_regslice)
    begin
        if ((not(((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln63_fu_526_p2 = ap_const_lv1_1)) or ((ap_predicate_op75_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op73_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)) or ((ap_predicate_op63_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op61_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)))) and (icmp_ln63_fu_526_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            data_in_TREADY_int_regslice <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            data_in_TREADY_int_regslice <= grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_in_TREADY;
        else 
            data_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    data_out_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state17, icmp_ln96_fu_642_p2, ap_CS_fsm_state18, trunc_ln63_reg_693, icmp_ln96_reg_740, data_out_TREADY_int_regslice)
    begin
        if ((((icmp_ln96_reg_740 = ap_const_lv1_1) and (trunc_ln63_reg_693 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((icmp_ln96_fu_642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            data_out_TDATA_blk_n <= data_out_TREADY_int_regslice;
        else 
            data_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_out_TDATA_int_regslice_assign_proc : process(ap_CS_fsm_state17, icmp_ln96_fu_642_p2, zext_ln217_fu_648_p1, grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TDATA, grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TVALID, ap_CS_fsm_state3, output_empty_n, data_out_TREADY_int_regslice)
    begin
        if ((not(((output_empty_n = ap_const_logic_0) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln96_fu_642_p2 = ap_const_lv1_1)))) and (icmp_ln96_fu_642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            data_out_TDATA_int_regslice <= zext_ln217_fu_648_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TDATA_int_regslice <= grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TDATA;
        else 
            data_out_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_out_TKEEP_int_regslice_assign_proc : process(ap_CS_fsm_state17, icmp_ln96_fu_642_p2, tmp_14_reg_715, grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TVALID, grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TKEEP, ap_CS_fsm_state3, output_empty_n, data_out_TREADY_int_regslice)
    begin
        if ((not(((output_empty_n = ap_const_logic_0) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln96_fu_642_p2 = ap_const_lv1_1)))) and (icmp_ln96_fu_642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            data_out_TKEEP_int_regslice <= tmp_14_reg_715;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TKEEP_int_regslice <= grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TKEEP;
        else 
            data_out_TKEEP_int_regslice <= "XXXXXXXX";
        end if; 
    end process;


    data_out_TLAST_int_regslice_assign_proc : process(ap_CS_fsm_state17, icmp_ln96_fu_642_p2, tmp_16_reg_725, grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TVALID, grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TLAST, ap_CS_fsm_state3, output_empty_n, data_out_TREADY_int_regslice)
    begin
        if ((not(((output_empty_n = ap_const_logic_0) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln96_fu_642_p2 = ap_const_lv1_1)))) and (icmp_ln96_fu_642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            data_out_TLAST_int_regslice <= tmp_16_reg_725;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TLAST_int_regslice <= grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TLAST;
        else 
            data_out_TLAST_int_regslice <= "X";
        end if; 
    end process;


    data_out_TSTRB_int_regslice_assign_proc : process(ap_CS_fsm_state17, icmp_ln96_fu_642_p2, tmp_15_reg_720, grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TVALID, grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TSTRB, ap_CS_fsm_state3, output_empty_n, data_out_TREADY_int_regslice)
    begin
        if ((not(((output_empty_n = ap_const_logic_0) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln96_fu_642_p2 = ap_const_lv1_1)))) and (icmp_ln96_fu_642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            data_out_TSTRB_int_regslice <= tmp_15_reg_720;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TSTRB_int_regslice <= grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TSTRB;
        else 
            data_out_TSTRB_int_regslice <= "XXXXXXXX";
        end if; 
    end process;

    data_out_TVALID <= regslice_both_data_out_V_data_V_U_vld_out;

    data_out_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state17, icmp_ln96_fu_642_p2, grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TVALID, ap_CS_fsm_state3, output_empty_n, ap_block_state17_io, data_out_TREADY_int_regslice)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state17_io) or (output_empty_n = ap_const_logic_0) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln96_fu_642_p2 = ap_const_lv1_1)))) and (icmp_ln96_fu_642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            data_out_TVALID_int_regslice <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            data_out_TVALID_int_regslice <= grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TVALID;
        else 
            data_out_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_start <= grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_start_reg;
    grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TREADY <= (data_out_TREADY_int_regslice and ap_CS_fsm_state3);

    grp_decoder_bit_fu_316_ap_continue_assign_proc : process(ap_CS_fsm_state7, ap_block_state7_on_subcall_done, ap_CS_fsm_state10, ap_block_state10_on_subcall_done, ap_CS_fsm_state13, ap_block_state13_on_subcall_done, ap_CS_fsm_state16, ap_block_state16_on_subcall_done)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state16) and (ap_const_boolean_0 = ap_block_state16_on_subcall_done)) or ((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_on_subcall_done)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_boolean_0 = ap_block_state7_on_subcall_done)))) then 
            grp_decoder_bit_fu_316_ap_continue <= ap_const_logic_1;
        else 
            grp_decoder_bit_fu_316_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_decoder_bit_fu_316_ap_start <= grp_decoder_bit_fu_316_ap_start_reg;
    grp_fu_489_p2 <= std_logic_vector(unsigned(count) + unsigned(ap_const_lv32_2));
    i_8_fu_531_p2 <= std_logic_vector(unsigned(i_fu_230) + unsigned(ap_const_lv31_1));
    icmp_ln63_fu_526_p2 <= "1" when (signed(zext_ln63_fu_518_p1) < signed(shl_ln_reg_688)) else "0";
    icmp_ln96_fu_642_p2 <= "1" when (signed(grp_fu_489_p2) > signed(ap_const_lv32_20)) else "0";

    output_read_assign_proc : process(ap_CS_fsm_state17, icmp_ln96_fu_642_p2, output_empty_n, ap_block_state17_io, ap_CS_fsm_state14, y0_full_n, y1_full_n, ap_CS_fsm_state11, ap_CS_fsm_state8, data_out_TREADY_int_regslice)
    begin
        if (((not(((ap_const_boolean_1 = ap_block_state17_io) or (output_empty_n = ap_const_logic_0) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln96_fu_642_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((output_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or (not(((y1_full_n = ap_const_logic_0) or (y0_full_n = ap_const_logic_0) or (output_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not(((y1_full_n = ap_const_logic_0) or (y0_full_n = ap_const_logic_0) or (output_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state14)))) then 
            output_read <= ap_const_logic_1;
        else 
            output_read <= ap_const_logic_0;
        end if; 
    end process;


    output_write_assign_proc : process(grp_decoder_bit_fu_316_output302_write, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            output_write <= grp_decoder_bit_fu_316_output302_write;
        else 
            output_write <= ap_const_logic_0;
        end if; 
    end process;

    
    p_Result_11_fu_588_p4_proc : process(output_pixl_temp_V, output_dout)
    begin
        p_Result_11_fu_588_p4 <= output_pixl_temp_V;
        p_Result_11_fu_588_p4(1) <= output_dout(0);
    end process;

    
    p_Result_12_fu_620_p4_proc : process(output_pixl_temp_V, output_dout)
    begin
        p_Result_12_fu_620_p4 <= output_pixl_temp_V;
        p_Result_12_fu_620_p4(3) <= output_dout(0);
    end process;

    
    p_Result_2_fu_604_p4_proc : process(output_pixl_temp_V, output_dout)
    begin
        p_Result_2_fu_604_p4 <= output_pixl_temp_V;
        p_Result_2_fu_604_p4(2) <= output_dout(0);
    end process;

    p_Result_6_fu_544_p1 <= data_in_TDATA_int_regslice(1 - 1 downto 0);
    
    p_Result_8_fu_572_p4_proc : process(output_pixl_temp_V, output_dout)
    begin
        p_Result_8_fu_572_p4 <= output_pixl_temp_V;
        p_Result_8_fu_572_p4(0) <= output_dout(0);
    end process;

    p_Result_s_fu_567_p1 <= data_in_TDATA_int_regslice(1 - 1 downto 0);
    shl_ln_fu_507_p3 <= (DATA_LEN_1_loc_fu_234 & ap_const_lv2_0);
    trunc_ln63_fu_522_p1 <= i_fu_230(1 - 1 downto 0);

    y0_din_assign_proc : process(ap_CS_fsm_state5, icmp_ln63_fu_526_p2, p_Result_9_reg_705, p_Result_3_reg_730, output_empty_n, ap_CS_fsm_state14, y0_full_n, y1_full_n, ap_CS_fsm_state8, ap_predicate_op61_write_state5, ap_predicate_op63_write_state5, ap_predicate_op73_write_state5, ap_predicate_op75_write_state5, regslice_both_data_out_V_data_V_U_apdone_blk, p_Result_6_fu_544_p1, p_Result_s_fu_567_p1, data_in_TVALID_int_regslice)
    begin
        if ((not(((y1_full_n = ap_const_logic_0) or (y0_full_n = ap_const_logic_0) or (output_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            y0_din <= p_Result_3_reg_730;
        elsif ((not(((y1_full_n = ap_const_logic_0) or (y0_full_n = ap_const_logic_0) or (output_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            y0_din <= p_Result_9_reg_705;
        elsif ((not(((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln63_fu_526_p2 = ap_const_lv1_1)) or ((ap_predicate_op75_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op73_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)) or ((ap_predicate_op63_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op61_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)))) and (ap_predicate_op73_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            y0_din <= p_Result_s_fu_567_p1;
        elsif ((not(((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln63_fu_526_p2 = ap_const_lv1_1)) or ((ap_predicate_op75_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op73_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)) or ((ap_predicate_op63_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op61_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)))) and (ap_predicate_op61_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            y0_din <= p_Result_6_fu_544_p1;
        else 
            y0_din <= "X";
        end if; 
    end process;


    y0_read_assign_proc : process(grp_decoder_bit_fu_316_y0300_read, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            y0_read <= grp_decoder_bit_fu_316_y0300_read;
        else 
            y0_read <= ap_const_logic_0;
        end if; 
    end process;


    y0_write_assign_proc : process(ap_CS_fsm_state5, icmp_ln63_fu_526_p2, output_empty_n, ap_CS_fsm_state14, y0_full_n, y1_full_n, ap_CS_fsm_state8, ap_predicate_op61_write_state5, ap_predicate_op63_write_state5, ap_predicate_op73_write_state5, ap_predicate_op75_write_state5, regslice_both_data_out_V_data_V_U_apdone_blk, data_in_TVALID_int_regslice)
    begin
        if (((not(((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln63_fu_526_p2 = ap_const_lv1_1)) or ((ap_predicate_op75_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op73_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)) or ((ap_predicate_op63_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op61_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)))) and (ap_predicate_op73_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln63_fu_526_p2 = ap_const_lv1_1)) or ((ap_predicate_op75_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op73_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)) or ((ap_predicate_op63_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op61_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)))) and (ap_predicate_op61_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((y1_full_n = ap_const_logic_0) or (y0_full_n = ap_const_logic_0) or (output_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not(((y1_full_n = ap_const_logic_0) or (y0_full_n = ap_const_logic_0) or (output_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state14)))) then 
            y0_write <= ap_const_logic_1;
        else 
            y0_write <= ap_const_logic_0;
        end if; 
    end process;


    y1_din_assign_proc : process(ap_CS_fsm_state5, icmp_ln63_fu_526_p2, p_Result_10_reg_710, p_Result_4_reg_735, output_empty_n, ap_CS_fsm_state14, y0_full_n, y1_full_n, ap_CS_fsm_state8, ap_predicate_op61_write_state5, ap_predicate_op63_write_state5, ap_predicate_op73_write_state5, ap_predicate_op75_write_state5, regslice_both_data_out_V_data_V_U_apdone_blk, data_in_TDATA_int_regslice, data_in_TVALID_int_regslice)
    begin
        if ((not(((y1_full_n = ap_const_logic_0) or (y0_full_n = ap_const_logic_0) or (output_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            y1_din <= p_Result_4_reg_735;
        elsif ((not(((y1_full_n = ap_const_logic_0) or (y0_full_n = ap_const_logic_0) or (output_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            y1_din <= p_Result_10_reg_710;
        elsif (((not(((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln63_fu_526_p2 = ap_const_lv1_1)) or ((ap_predicate_op75_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op73_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)) or ((ap_predicate_op63_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op61_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)))) and (ap_predicate_op75_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln63_fu_526_p2 = ap_const_lv1_1)) or ((ap_predicate_op75_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op73_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)) or ((ap_predicate_op63_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op61_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)))) and (ap_predicate_op63_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            y1_din <= data_in_TDATA_int_regslice(1 downto 1);
        else 
            y1_din <= "X";
        end if; 
    end process;


    y1_read_assign_proc : process(grp_decoder_bit_fu_316_y1301_read, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            y1_read <= grp_decoder_bit_fu_316_y1301_read;
        else 
            y1_read <= ap_const_logic_0;
        end if; 
    end process;


    y1_write_assign_proc : process(ap_CS_fsm_state5, icmp_ln63_fu_526_p2, output_empty_n, ap_CS_fsm_state14, y0_full_n, y1_full_n, ap_CS_fsm_state8, ap_predicate_op61_write_state5, ap_predicate_op63_write_state5, ap_predicate_op73_write_state5, ap_predicate_op75_write_state5, regslice_both_data_out_V_data_V_U_apdone_blk, data_in_TVALID_int_regslice)
    begin
        if (((not(((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln63_fu_526_p2 = ap_const_lv1_1)) or ((ap_predicate_op75_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op73_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)) or ((ap_predicate_op63_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op61_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)))) and (ap_predicate_op75_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln63_fu_526_p2 = ap_const_lv1_1)) or ((ap_predicate_op75_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op73_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)) or ((ap_predicate_op63_write_state5 = ap_const_boolean_1) and (y1_full_n = ap_const_logic_0)) or ((ap_predicate_op61_write_state5 = ap_const_boolean_1) and (y0_full_n = ap_const_logic_0)))) and (ap_predicate_op63_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((y1_full_n = ap_const_logic_0) or (y0_full_n = ap_const_logic_0) or (output_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not(((y1_full_n = ap_const_logic_0) or (y0_full_n = ap_const_logic_0) or (output_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state14)))) then 
            y1_write <= ap_const_logic_1;
        else 
            y1_write <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln217_fu_648_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_12_fu_620_p4),64));
    zext_ln63_fu_518_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_230),32));
end behav;
