; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_leaky_relu_7(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %7 = shl i32 %6, 8, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = and i32 %8, 127, !dbg !12
  %10 = or disjoint i32 %9, 128, !dbg !12
  %11 = shl i32 %8, 1, !dbg !12
  %12 = and i32 %11, 254, !dbg !12
  %13 = or disjoint i32 %7, %9, !dbg !13
  %14 = or disjoint i32 %7, %10, !dbg !13
  %15 = or disjoint i32 %7, %12, !dbg !13
  %16 = icmp slt i32 %13, 256, !dbg !14
  %17 = icmp slt i32 %14, 256, !dbg !14
  %18 = icmp slt i32 %15, 256, !dbg !14
  %19 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !15
  %20 = icmp slt i32 %19, 4, !dbg !16
  %21 = sdiv i32 %13, 2, !dbg !17
  %22 = sdiv i32 %14, 2, !dbg !17
  %23 = shl i32 %13, 2, !dbg !18
  %24 = shl i32 %14, 2, !dbg !18
  %25 = add i32 %23, %19, !dbg !19
  %26 = add i32 %24, %19, !dbg !19
  %27 = sext i32 %25 to i64, !dbg !20
  %28 = getelementptr float, ptr addrspace(1) %0, i64 %27, !dbg !20
  %29 = sext i32 %26 to i64, !dbg !20
  %30 = getelementptr float, ptr addrspace(1) %0, i64 %29, !dbg !20
  %31 = and i1 %20, %16, !dbg !21
  %32 = and i1 %20, %17, !dbg !21
  %33 = and i1 %20, %18, !dbg !21
  %34 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %28, i1 %31) #2, !dbg !22
  %35 = bitcast i32 %34 to float, !dbg !22
  %36 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %30, i1 %32) #2, !dbg !22
  %37 = bitcast i32 %36 to float, !dbg !22
  %38 = sext i32 %21 to i64, !dbg !23
  %39 = getelementptr float, ptr addrspace(1) %1, i64 %38, !dbg !23
  %40 = sext i32 %22 to i64, !dbg !23
  %41 = getelementptr float, ptr addrspace(1) %1, i64 %40, !dbg !23
  %42 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 %16) #2, !dbg !24
  %43 = bitcast i32 %42 to float, !dbg !24
  %44 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %41, i1 %17) #2, !dbg !24
  %45 = bitcast i32 %44 to float, !dbg !24
  %46 = fadd float %35, %43, !dbg !25
  %47 = fadd float %37, %45, !dbg !25
  %48 = fcmp ogt float %46, 0.000000e+00, !dbg !26
  %49 = fcmp ogt float %47, 0.000000e+00, !dbg !26
  %50 = fmul float %46, 0x3FC99999A0000000, !dbg !27
  %51 = fmul float %47, 0x3FC99999A0000000, !dbg !27
  %52 = select i1 %48, float %46, float %50, !dbg !28
  %53 = select i1 %49, float %47, float %51, !dbg !28
  %54 = shl i32 %19, 1, !dbg !29
  %55 = shl i32 %15, 2, !dbg !30
  %56 = add i32 %55, %54, !dbg !31
  %57 = sext i32 %56 to i64, !dbg !32
  %58 = getelementptr i1, ptr addrspace(1) %2, i64 %57, !dbg !32
  %59 = zext i1 %48 to i8, !dbg !33
  %60 = zext i1 %49 to i8, !dbg !33
  %61 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %9, !dbg !33
  %62 = insertelement <1 x i8> poison, i8 %59, i64 0, !dbg !33
  tail call void asm sideeffect "@$2 st.shared.b8 [ $0 + 0 ], $1;", "r,h,b"(ptr addrspace(3) %61, <1 x i8> %62, i1 true) #2, !dbg !33
  %63 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %10, !dbg !33
  %64 = insertelement <1 x i8> poison, i8 %60, i64 0, !dbg !33
  tail call void asm sideeffect "@$2 st.shared.b8 [ $0 + 0 ], $1;", "r,h,b"(ptr addrspace(3) %63, <1 x i8> %64, i1 true) #2, !dbg !33
  tail call void @llvm.nvvm.barrier0(), !dbg !33
  %65 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %12, !dbg !33
  %66 = load <16 x i1>, ptr addrspace(3) %65, align 2, !dbg !33
  %67 = shufflevector <16 x i1> %66, <16 x i1> poison, <2 x i32> <i32 0, i32 8>, !dbg !33
  %68 = zext <2 x i1> %67 to <2 x i8>, !dbg !33
  %69 = bitcast <2 x i8> %68 to i16, !dbg !33
  tail call void asm sideeffect "@$2 st.global.b16 [ $1 + 0 ], { $0 };", "c,l,b"(i16 %69, ptr addrspace(1) %58, i1 %33) #2, !dbg !33
  tail call void @llvm.nvvm.barrier0(), !dbg !34
  %70 = bitcast float %52 to i32, !dbg !35
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %70, ptr addrspace(1) %28, i1 %31) #2, !dbg !35
  %71 = bitcast float %53 to i32, !dbg !35
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %71, ptr addrspace(1) %30, i1 %32) #2, !dbg !35
  ret void, !dbg !36
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cfx3fj4mahnh6ucogs7gjuvf353mnz6fetibkrjuo7ebao2hetuj.py", directory: "inductor_cache/fx")
!4 = !{ptr @triton_poi_fused_leaky_relu_7, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_leaky_relu_7, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_leaky_relu_7", linkageName: "triton_poi_fused_leaky_relu_7", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 27, column: 21, scope: !7)
!17 = !DILocation(line: 30, column: 19, scope: !7)
!18 = !DILocation(line: 32, column: 41, scope: !7)
!19 = !DILocation(line: 32, column: 39, scope: !7)
!20 = !DILocation(line: 32, column: 34, scope: !7)
!21 = !DILocation(line: 32, column: 54, scope: !7)
!22 = !DILocation(line: 32, column: 46, scope: !7)
!23 = !DILocation(line: 33, column: 30, scope: !7)
!24 = !DILocation(line: 33, column: 35, scope: !7)
!25 = !DILocation(line: 34, column: 18, scope: !7)
!26 = !DILocation(line: 36, column: 18, scope: !7)
!27 = !DILocation(line: 38, column: 18, scope: !7)
!28 = !DILocation(line: 39, column: 32, scope: !7)
!29 = !DILocation(line: 40, column: 32, scope: !7)
!30 = !DILocation(line: 40, column: 39, scope: !7)
!31 = !DILocation(line: 40, column: 37, scope: !7)
!32 = !DILocation(line: 40, column: 25, scope: !7)
!33 = !DILocation(line: 40, column: 50, scope: !7)
!34 = !DILocation(line: 41, column: 4, scope: !7)
!35 = !DILocation(line: 42, column: 46, scope: !7)
!36 = !DILocation(line: 42, column: 4, scope: !7)
