$date
	Sun Apr 21 16:57:40 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SIGNED_NEGATOR_tb $end
$scope module DUT $end
$var wire 8 ! in0 [7:0] $end
$var wire 1 " w_1 $end
$var wire 8 # w_0 [7:0] $end
$var wire 8 $ out [7:0] $end
$scope module ADDER_0 $end
$var wire 1 % i $end
$var wire 8 & in1 [7:0] $end
$var wire 8 ' out [7:0] $end
$var wire 8 ( in0 [7:0] $end
$var wire 1 " cout $end
$var wire 1 ) c_6 $end
$var wire 1 * c_5 $end
$var wire 1 + c_4 $end
$var wire 1 , c_3 $end
$var wire 1 - c_2 $end
$var wire 1 . c_1 $end
$var wire 1 / c_0 $end
$scope module ADDER_0 $end
$var wire 1 % in0 $end
$var wire 1 0 in1 $end
$var wire 1 1 in2 $end
$var wire 1 2 w_2 $end
$var wire 1 3 w_1 $end
$var wire 1 4 w_0 $end
$var wire 1 5 out $end
$var wire 1 / cout $end
$scope module AND0 $end
$var wire 1 % in0 $end
$var wire 1 0 in1 $end
$var wire 1 6 w_1 $end
$var wire 1 3 out $end
$scope module NAND $end
$var wire 1 % in0 $end
$var wire 1 0 in1 $end
$var wire 1 6 out $end
$upscope $end
$scope module NOT $end
$var wire 1 6 in0 $end
$var wire 1 3 out $end
$scope module NAND $end
$var wire 1 6 in0 $end
$var wire 1 6 in1 $end
$var wire 1 3 out $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND1 $end
$var wire 1 1 in1 $end
$var wire 1 7 w_1 $end
$var wire 1 2 out $end
$var wire 1 4 in0 $end
$scope module NAND $end
$var wire 1 1 in1 $end
$var wire 1 7 out $end
$var wire 1 4 in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 7 in0 $end
$var wire 1 2 out $end
$scope module NAND $end
$var wire 1 7 in0 $end
$var wire 1 7 in1 $end
$var wire 1 2 out $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR0 $end
$var wire 1 3 in0 $end
$var wire 1 2 in1 $end
$var wire 1 8 w_1 $end
$var wire 1 9 w_0 $end
$var wire 1 / out $end
$scope module NAND $end
$var wire 1 / out $end
$var wire 1 8 in1 $end
$var wire 1 9 in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 3 in0 $end
$var wire 1 9 out $end
$scope module NAND $end
$var wire 1 3 in0 $end
$var wire 1 3 in1 $end
$var wire 1 9 out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 2 in0 $end
$var wire 1 8 out $end
$scope module NAND $end
$var wire 1 2 in0 $end
$var wire 1 2 in1 $end
$var wire 1 8 out $end
$upscope $end
$upscope $end
$upscope $end
$scope module XOR0 $end
$var wire 1 % in0 $end
$var wire 1 0 in1 $end
$var wire 1 : w_1 $end
$var wire 1 ; w_0 $end
$var wire 1 4 out $end
$scope module AND $end
$var wire 1 % in0 $end
$var wire 1 0 in1 $end
$var wire 1 < w_1 $end
$var wire 1 : out $end
$scope module NAND $end
$var wire 1 % in0 $end
$var wire 1 0 in1 $end
$var wire 1 < out $end
$upscope $end
$scope module NOT $end
$var wire 1 < in0 $end
$var wire 1 : out $end
$scope module NAND $end
$var wire 1 < in0 $end
$var wire 1 < in1 $end
$var wire 1 : out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR0 $end
$var wire 1 % in0 $end
$var wire 1 0 in1 $end
$var wire 1 = w_1 $end
$var wire 1 > w_0 $end
$var wire 1 ; out $end
$var wire 1 ? n_out $end
$scope module NAND $end
$var wire 1 ? out $end
$var wire 1 = in1 $end
$var wire 1 > in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 ? in0 $end
$var wire 1 ; out $end
$scope module NAND $end
$var wire 1 ? in0 $end
$var wire 1 ? in1 $end
$var wire 1 ; out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 % in0 $end
$var wire 1 > out $end
$scope module NAND $end
$var wire 1 % in0 $end
$var wire 1 % in1 $end
$var wire 1 > out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 0 in0 $end
$var wire 1 = out $end
$scope module NAND $end
$var wire 1 0 in0 $end
$var wire 1 0 in1 $end
$var wire 1 = out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR1 $end
$var wire 1 ; in0 $end
$var wire 1 : in1 $end
$var wire 1 @ w_1 $end
$var wire 1 A w_0 $end
$var wire 1 4 out $end
$var wire 1 B n_out $end
$scope module NAND $end
$var wire 1 B out $end
$var wire 1 @ in1 $end
$var wire 1 A in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 B in0 $end
$var wire 1 4 out $end
$scope module NAND $end
$var wire 1 B in0 $end
$var wire 1 B in1 $end
$var wire 1 4 out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 ; in0 $end
$var wire 1 A out $end
$scope module NAND $end
$var wire 1 ; in0 $end
$var wire 1 ; in1 $end
$var wire 1 A out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 : in0 $end
$var wire 1 @ out $end
$scope module NAND $end
$var wire 1 : in0 $end
$var wire 1 : in1 $end
$var wire 1 @ out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module XOR1 $end
$var wire 1 4 in0 $end
$var wire 1 1 in1 $end
$var wire 1 C w_1 $end
$var wire 1 D w_0 $end
$var wire 1 5 out $end
$scope module AND $end
$var wire 1 4 in0 $end
$var wire 1 1 in1 $end
$var wire 1 E w_1 $end
$var wire 1 C out $end
$scope module NAND $end
$var wire 1 4 in0 $end
$var wire 1 1 in1 $end
$var wire 1 E out $end
$upscope $end
$scope module NOT $end
$var wire 1 E in0 $end
$var wire 1 C out $end
$scope module NAND $end
$var wire 1 E in0 $end
$var wire 1 E in1 $end
$var wire 1 C out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR0 $end
$var wire 1 4 in0 $end
$var wire 1 1 in1 $end
$var wire 1 F w_1 $end
$var wire 1 G w_0 $end
$var wire 1 D out $end
$var wire 1 H n_out $end
$scope module NAND $end
$var wire 1 H out $end
$var wire 1 F in1 $end
$var wire 1 G in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 H in0 $end
$var wire 1 D out $end
$scope module NAND $end
$var wire 1 H in0 $end
$var wire 1 H in1 $end
$var wire 1 D out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 4 in0 $end
$var wire 1 G out $end
$scope module NAND $end
$var wire 1 4 in0 $end
$var wire 1 4 in1 $end
$var wire 1 G out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 1 in0 $end
$var wire 1 F out $end
$scope module NAND $end
$var wire 1 1 in0 $end
$var wire 1 1 in1 $end
$var wire 1 F out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR1 $end
$var wire 1 D in0 $end
$var wire 1 C in1 $end
$var wire 1 I w_1 $end
$var wire 1 J w_0 $end
$var wire 1 5 out $end
$var wire 1 K n_out $end
$scope module NAND $end
$var wire 1 K out $end
$var wire 1 I in1 $end
$var wire 1 J in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 K in0 $end
$var wire 1 5 out $end
$scope module NAND $end
$var wire 1 K in0 $end
$var wire 1 K in1 $end
$var wire 1 5 out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 D in0 $end
$var wire 1 J out $end
$scope module NAND $end
$var wire 1 D in0 $end
$var wire 1 D in1 $end
$var wire 1 J out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 C in0 $end
$var wire 1 I out $end
$scope module NAND $end
$var wire 1 C in0 $end
$var wire 1 C in1 $end
$var wire 1 I out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ADDER_1 $end
$var wire 1 / in0 $end
$var wire 1 L in1 $end
$var wire 1 M in2 $end
$var wire 1 N w_2 $end
$var wire 1 O w_1 $end
$var wire 1 P w_0 $end
$var wire 1 Q out $end
$var wire 1 . cout $end
$scope module AND0 $end
$var wire 1 / in0 $end
$var wire 1 L in1 $end
$var wire 1 R w_1 $end
$var wire 1 O out $end
$scope module NAND $end
$var wire 1 / in0 $end
$var wire 1 L in1 $end
$var wire 1 R out $end
$upscope $end
$scope module NOT $end
$var wire 1 R in0 $end
$var wire 1 O out $end
$scope module NAND $end
$var wire 1 R in0 $end
$var wire 1 R in1 $end
$var wire 1 O out $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND1 $end
$var wire 1 M in1 $end
$var wire 1 S w_1 $end
$var wire 1 N out $end
$var wire 1 P in0 $end
$scope module NAND $end
$var wire 1 M in1 $end
$var wire 1 S out $end
$var wire 1 P in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 S in0 $end
$var wire 1 N out $end
$scope module NAND $end
$var wire 1 S in0 $end
$var wire 1 S in1 $end
$var wire 1 N out $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR0 $end
$var wire 1 O in0 $end
$var wire 1 N in1 $end
$var wire 1 T w_1 $end
$var wire 1 U w_0 $end
$var wire 1 . out $end
$scope module NAND $end
$var wire 1 . out $end
$var wire 1 T in1 $end
$var wire 1 U in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 O in0 $end
$var wire 1 U out $end
$scope module NAND $end
$var wire 1 O in0 $end
$var wire 1 O in1 $end
$var wire 1 U out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 N in0 $end
$var wire 1 T out $end
$scope module NAND $end
$var wire 1 N in0 $end
$var wire 1 N in1 $end
$var wire 1 T out $end
$upscope $end
$upscope $end
$upscope $end
$scope module XOR0 $end
$var wire 1 / in0 $end
$var wire 1 L in1 $end
$var wire 1 V w_1 $end
$var wire 1 W w_0 $end
$var wire 1 P out $end
$scope module AND $end
$var wire 1 / in0 $end
$var wire 1 L in1 $end
$var wire 1 X w_1 $end
$var wire 1 V out $end
$scope module NAND $end
$var wire 1 / in0 $end
$var wire 1 L in1 $end
$var wire 1 X out $end
$upscope $end
$scope module NOT $end
$var wire 1 X in0 $end
$var wire 1 V out $end
$scope module NAND $end
$var wire 1 X in0 $end
$var wire 1 X in1 $end
$var wire 1 V out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR0 $end
$var wire 1 / in0 $end
$var wire 1 L in1 $end
$var wire 1 Y w_1 $end
$var wire 1 Z w_0 $end
$var wire 1 W out $end
$var wire 1 [ n_out $end
$scope module NAND $end
$var wire 1 [ out $end
$var wire 1 Y in1 $end
$var wire 1 Z in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 [ in0 $end
$var wire 1 W out $end
$scope module NAND $end
$var wire 1 [ in0 $end
$var wire 1 [ in1 $end
$var wire 1 W out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 / in0 $end
$var wire 1 Z out $end
$scope module NAND $end
$var wire 1 / in0 $end
$var wire 1 / in1 $end
$var wire 1 Z out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 L in0 $end
$var wire 1 Y out $end
$scope module NAND $end
$var wire 1 L in0 $end
$var wire 1 L in1 $end
$var wire 1 Y out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR1 $end
$var wire 1 W in0 $end
$var wire 1 V in1 $end
$var wire 1 \ w_1 $end
$var wire 1 ] w_0 $end
$var wire 1 P out $end
$var wire 1 ^ n_out $end
$scope module NAND $end
$var wire 1 ^ out $end
$var wire 1 \ in1 $end
$var wire 1 ] in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 ^ in0 $end
$var wire 1 P out $end
$scope module NAND $end
$var wire 1 ^ in0 $end
$var wire 1 ^ in1 $end
$var wire 1 P out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 W in0 $end
$var wire 1 ] out $end
$scope module NAND $end
$var wire 1 W in0 $end
$var wire 1 W in1 $end
$var wire 1 ] out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 V in0 $end
$var wire 1 \ out $end
$scope module NAND $end
$var wire 1 V in0 $end
$var wire 1 V in1 $end
$var wire 1 \ out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module XOR1 $end
$var wire 1 P in0 $end
$var wire 1 M in1 $end
$var wire 1 _ w_1 $end
$var wire 1 ` w_0 $end
$var wire 1 Q out $end
$scope module AND $end
$var wire 1 P in0 $end
$var wire 1 M in1 $end
$var wire 1 a w_1 $end
$var wire 1 _ out $end
$scope module NAND $end
$var wire 1 P in0 $end
$var wire 1 M in1 $end
$var wire 1 a out $end
$upscope $end
$scope module NOT $end
$var wire 1 a in0 $end
$var wire 1 _ out $end
$scope module NAND $end
$var wire 1 a in0 $end
$var wire 1 a in1 $end
$var wire 1 _ out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR0 $end
$var wire 1 P in0 $end
$var wire 1 M in1 $end
$var wire 1 b w_1 $end
$var wire 1 c w_0 $end
$var wire 1 ` out $end
$var wire 1 d n_out $end
$scope module NAND $end
$var wire 1 d out $end
$var wire 1 b in1 $end
$var wire 1 c in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 d in0 $end
$var wire 1 ` out $end
$scope module NAND $end
$var wire 1 d in0 $end
$var wire 1 d in1 $end
$var wire 1 ` out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 P in0 $end
$var wire 1 c out $end
$scope module NAND $end
$var wire 1 P in0 $end
$var wire 1 P in1 $end
$var wire 1 c out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 M in0 $end
$var wire 1 b out $end
$scope module NAND $end
$var wire 1 M in0 $end
$var wire 1 M in1 $end
$var wire 1 b out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR1 $end
$var wire 1 ` in0 $end
$var wire 1 _ in1 $end
$var wire 1 e w_1 $end
$var wire 1 f w_0 $end
$var wire 1 Q out $end
$var wire 1 g n_out $end
$scope module NAND $end
$var wire 1 g out $end
$var wire 1 e in1 $end
$var wire 1 f in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 g in0 $end
$var wire 1 Q out $end
$scope module NAND $end
$var wire 1 g in0 $end
$var wire 1 g in1 $end
$var wire 1 Q out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 ` in0 $end
$var wire 1 f out $end
$scope module NAND $end
$var wire 1 ` in0 $end
$var wire 1 ` in1 $end
$var wire 1 f out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 _ in0 $end
$var wire 1 e out $end
$scope module NAND $end
$var wire 1 _ in0 $end
$var wire 1 _ in1 $end
$var wire 1 e out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ADDER_2 $end
$var wire 1 . in0 $end
$var wire 1 h in1 $end
$var wire 1 i in2 $end
$var wire 1 j w_2 $end
$var wire 1 k w_1 $end
$var wire 1 l w_0 $end
$var wire 1 m out $end
$var wire 1 - cout $end
$scope module AND0 $end
$var wire 1 . in0 $end
$var wire 1 h in1 $end
$var wire 1 n w_1 $end
$var wire 1 k out $end
$scope module NAND $end
$var wire 1 . in0 $end
$var wire 1 h in1 $end
$var wire 1 n out $end
$upscope $end
$scope module NOT $end
$var wire 1 n in0 $end
$var wire 1 k out $end
$scope module NAND $end
$var wire 1 n in0 $end
$var wire 1 n in1 $end
$var wire 1 k out $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND1 $end
$var wire 1 i in1 $end
$var wire 1 o w_1 $end
$var wire 1 j out $end
$var wire 1 l in0 $end
$scope module NAND $end
$var wire 1 i in1 $end
$var wire 1 o out $end
$var wire 1 l in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 o in0 $end
$var wire 1 j out $end
$scope module NAND $end
$var wire 1 o in0 $end
$var wire 1 o in1 $end
$var wire 1 j out $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR0 $end
$var wire 1 k in0 $end
$var wire 1 j in1 $end
$var wire 1 p w_1 $end
$var wire 1 q w_0 $end
$var wire 1 - out $end
$scope module NAND $end
$var wire 1 - out $end
$var wire 1 p in1 $end
$var wire 1 q in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 k in0 $end
$var wire 1 q out $end
$scope module NAND $end
$var wire 1 k in0 $end
$var wire 1 k in1 $end
$var wire 1 q out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 j in0 $end
$var wire 1 p out $end
$scope module NAND $end
$var wire 1 j in0 $end
$var wire 1 j in1 $end
$var wire 1 p out $end
$upscope $end
$upscope $end
$upscope $end
$scope module XOR0 $end
$var wire 1 . in0 $end
$var wire 1 h in1 $end
$var wire 1 r w_1 $end
$var wire 1 s w_0 $end
$var wire 1 l out $end
$scope module AND $end
$var wire 1 . in0 $end
$var wire 1 h in1 $end
$var wire 1 t w_1 $end
$var wire 1 r out $end
$scope module NAND $end
$var wire 1 . in0 $end
$var wire 1 h in1 $end
$var wire 1 t out $end
$upscope $end
$scope module NOT $end
$var wire 1 t in0 $end
$var wire 1 r out $end
$scope module NAND $end
$var wire 1 t in0 $end
$var wire 1 t in1 $end
$var wire 1 r out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR0 $end
$var wire 1 . in0 $end
$var wire 1 h in1 $end
$var wire 1 u w_1 $end
$var wire 1 v w_0 $end
$var wire 1 s out $end
$var wire 1 w n_out $end
$scope module NAND $end
$var wire 1 w out $end
$var wire 1 u in1 $end
$var wire 1 v in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 w in0 $end
$var wire 1 s out $end
$scope module NAND $end
$var wire 1 w in0 $end
$var wire 1 w in1 $end
$var wire 1 s out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 . in0 $end
$var wire 1 v out $end
$scope module NAND $end
$var wire 1 . in0 $end
$var wire 1 . in1 $end
$var wire 1 v out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 h in0 $end
$var wire 1 u out $end
$scope module NAND $end
$var wire 1 h in0 $end
$var wire 1 h in1 $end
$var wire 1 u out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR1 $end
$var wire 1 s in0 $end
$var wire 1 r in1 $end
$var wire 1 x w_1 $end
$var wire 1 y w_0 $end
$var wire 1 l out $end
$var wire 1 z n_out $end
$scope module NAND $end
$var wire 1 z out $end
$var wire 1 x in1 $end
$var wire 1 y in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 z in0 $end
$var wire 1 l out $end
$scope module NAND $end
$var wire 1 z in0 $end
$var wire 1 z in1 $end
$var wire 1 l out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 s in0 $end
$var wire 1 y out $end
$scope module NAND $end
$var wire 1 s in0 $end
$var wire 1 s in1 $end
$var wire 1 y out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 r in0 $end
$var wire 1 x out $end
$scope module NAND $end
$var wire 1 r in0 $end
$var wire 1 r in1 $end
$var wire 1 x out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module XOR1 $end
$var wire 1 l in0 $end
$var wire 1 i in1 $end
$var wire 1 { w_1 $end
$var wire 1 | w_0 $end
$var wire 1 m out $end
$scope module AND $end
$var wire 1 l in0 $end
$var wire 1 i in1 $end
$var wire 1 } w_1 $end
$var wire 1 { out $end
$scope module NAND $end
$var wire 1 l in0 $end
$var wire 1 i in1 $end
$var wire 1 } out $end
$upscope $end
$scope module NOT $end
$var wire 1 } in0 $end
$var wire 1 { out $end
$scope module NAND $end
$var wire 1 } in0 $end
$var wire 1 } in1 $end
$var wire 1 { out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR0 $end
$var wire 1 l in0 $end
$var wire 1 i in1 $end
$var wire 1 ~ w_1 $end
$var wire 1 !" w_0 $end
$var wire 1 | out $end
$var wire 1 "" n_out $end
$scope module NAND $end
$var wire 1 "" out $end
$var wire 1 ~ in1 $end
$var wire 1 !" in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 "" in0 $end
$var wire 1 | out $end
$scope module NAND $end
$var wire 1 "" in0 $end
$var wire 1 "" in1 $end
$var wire 1 | out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 l in0 $end
$var wire 1 !" out $end
$scope module NAND $end
$var wire 1 l in0 $end
$var wire 1 l in1 $end
$var wire 1 !" out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 i in0 $end
$var wire 1 ~ out $end
$scope module NAND $end
$var wire 1 i in0 $end
$var wire 1 i in1 $end
$var wire 1 ~ out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR1 $end
$var wire 1 | in0 $end
$var wire 1 { in1 $end
$var wire 1 #" w_1 $end
$var wire 1 $" w_0 $end
$var wire 1 m out $end
$var wire 1 %" n_out $end
$scope module NAND $end
$var wire 1 %" out $end
$var wire 1 #" in1 $end
$var wire 1 $" in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 %" in0 $end
$var wire 1 m out $end
$scope module NAND $end
$var wire 1 %" in0 $end
$var wire 1 %" in1 $end
$var wire 1 m out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 | in0 $end
$var wire 1 $" out $end
$scope module NAND $end
$var wire 1 | in0 $end
$var wire 1 | in1 $end
$var wire 1 $" out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 { in0 $end
$var wire 1 #" out $end
$scope module NAND $end
$var wire 1 { in0 $end
$var wire 1 { in1 $end
$var wire 1 #" out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ADDER_3 $end
$var wire 1 - in0 $end
$var wire 1 &" in1 $end
$var wire 1 '" in2 $end
$var wire 1 (" w_2 $end
$var wire 1 )" w_1 $end
$var wire 1 *" w_0 $end
$var wire 1 +" out $end
$var wire 1 , cout $end
$scope module AND0 $end
$var wire 1 - in0 $end
$var wire 1 &" in1 $end
$var wire 1 ," w_1 $end
$var wire 1 )" out $end
$scope module NAND $end
$var wire 1 - in0 $end
$var wire 1 &" in1 $end
$var wire 1 ," out $end
$upscope $end
$scope module NOT $end
$var wire 1 ," in0 $end
$var wire 1 )" out $end
$scope module NAND $end
$var wire 1 ," in0 $end
$var wire 1 ," in1 $end
$var wire 1 )" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND1 $end
$var wire 1 '" in1 $end
$var wire 1 -" w_1 $end
$var wire 1 (" out $end
$var wire 1 *" in0 $end
$scope module NAND $end
$var wire 1 '" in1 $end
$var wire 1 -" out $end
$var wire 1 *" in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 -" in0 $end
$var wire 1 (" out $end
$scope module NAND $end
$var wire 1 -" in0 $end
$var wire 1 -" in1 $end
$var wire 1 (" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR0 $end
$var wire 1 )" in0 $end
$var wire 1 (" in1 $end
$var wire 1 ." w_1 $end
$var wire 1 /" w_0 $end
$var wire 1 , out $end
$scope module NAND $end
$var wire 1 , out $end
$var wire 1 ." in1 $end
$var wire 1 /" in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 )" in0 $end
$var wire 1 /" out $end
$scope module NAND $end
$var wire 1 )" in0 $end
$var wire 1 )" in1 $end
$var wire 1 /" out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 (" in0 $end
$var wire 1 ." out $end
$scope module NAND $end
$var wire 1 (" in0 $end
$var wire 1 (" in1 $end
$var wire 1 ." out $end
$upscope $end
$upscope $end
$upscope $end
$scope module XOR0 $end
$var wire 1 - in0 $end
$var wire 1 &" in1 $end
$var wire 1 0" w_1 $end
$var wire 1 1" w_0 $end
$var wire 1 *" out $end
$scope module AND $end
$var wire 1 - in0 $end
$var wire 1 &" in1 $end
$var wire 1 2" w_1 $end
$var wire 1 0" out $end
$scope module NAND $end
$var wire 1 - in0 $end
$var wire 1 &" in1 $end
$var wire 1 2" out $end
$upscope $end
$scope module NOT $end
$var wire 1 2" in0 $end
$var wire 1 0" out $end
$scope module NAND $end
$var wire 1 2" in0 $end
$var wire 1 2" in1 $end
$var wire 1 0" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR0 $end
$var wire 1 - in0 $end
$var wire 1 &" in1 $end
$var wire 1 3" w_1 $end
$var wire 1 4" w_0 $end
$var wire 1 1" out $end
$var wire 1 5" n_out $end
$scope module NAND $end
$var wire 1 5" out $end
$var wire 1 3" in1 $end
$var wire 1 4" in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 5" in0 $end
$var wire 1 1" out $end
$scope module NAND $end
$var wire 1 5" in0 $end
$var wire 1 5" in1 $end
$var wire 1 1" out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 - in0 $end
$var wire 1 4" out $end
$scope module NAND $end
$var wire 1 - in0 $end
$var wire 1 - in1 $end
$var wire 1 4" out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 &" in0 $end
$var wire 1 3" out $end
$scope module NAND $end
$var wire 1 &" in0 $end
$var wire 1 &" in1 $end
$var wire 1 3" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR1 $end
$var wire 1 1" in0 $end
$var wire 1 0" in1 $end
$var wire 1 6" w_1 $end
$var wire 1 7" w_0 $end
$var wire 1 *" out $end
$var wire 1 8" n_out $end
$scope module NAND $end
$var wire 1 8" out $end
$var wire 1 6" in1 $end
$var wire 1 7" in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 8" in0 $end
$var wire 1 *" out $end
$scope module NAND $end
$var wire 1 8" in0 $end
$var wire 1 8" in1 $end
$var wire 1 *" out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 1" in0 $end
$var wire 1 7" out $end
$scope module NAND $end
$var wire 1 1" in0 $end
$var wire 1 1" in1 $end
$var wire 1 7" out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 0" in0 $end
$var wire 1 6" out $end
$scope module NAND $end
$var wire 1 0" in0 $end
$var wire 1 0" in1 $end
$var wire 1 6" out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module XOR1 $end
$var wire 1 *" in0 $end
$var wire 1 '" in1 $end
$var wire 1 9" w_1 $end
$var wire 1 :" w_0 $end
$var wire 1 +" out $end
$scope module AND $end
$var wire 1 *" in0 $end
$var wire 1 '" in1 $end
$var wire 1 ;" w_1 $end
$var wire 1 9" out $end
$scope module NAND $end
$var wire 1 *" in0 $end
$var wire 1 '" in1 $end
$var wire 1 ;" out $end
$upscope $end
$scope module NOT $end
$var wire 1 ;" in0 $end
$var wire 1 9" out $end
$scope module NAND $end
$var wire 1 ;" in0 $end
$var wire 1 ;" in1 $end
$var wire 1 9" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR0 $end
$var wire 1 *" in0 $end
$var wire 1 '" in1 $end
$var wire 1 <" w_1 $end
$var wire 1 =" w_0 $end
$var wire 1 :" out $end
$var wire 1 >" n_out $end
$scope module NAND $end
$var wire 1 >" out $end
$var wire 1 <" in1 $end
$var wire 1 =" in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 >" in0 $end
$var wire 1 :" out $end
$scope module NAND $end
$var wire 1 >" in0 $end
$var wire 1 >" in1 $end
$var wire 1 :" out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 *" in0 $end
$var wire 1 =" out $end
$scope module NAND $end
$var wire 1 *" in0 $end
$var wire 1 *" in1 $end
$var wire 1 =" out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 '" in0 $end
$var wire 1 <" out $end
$scope module NAND $end
$var wire 1 '" in0 $end
$var wire 1 '" in1 $end
$var wire 1 <" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR1 $end
$var wire 1 :" in0 $end
$var wire 1 9" in1 $end
$var wire 1 ?" w_1 $end
$var wire 1 @" w_0 $end
$var wire 1 +" out $end
$var wire 1 A" n_out $end
$scope module NAND $end
$var wire 1 A" out $end
$var wire 1 ?" in1 $end
$var wire 1 @" in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 A" in0 $end
$var wire 1 +" out $end
$scope module NAND $end
$var wire 1 A" in0 $end
$var wire 1 A" in1 $end
$var wire 1 +" out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 :" in0 $end
$var wire 1 @" out $end
$scope module NAND $end
$var wire 1 :" in0 $end
$var wire 1 :" in1 $end
$var wire 1 @" out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 9" in0 $end
$var wire 1 ?" out $end
$scope module NAND $end
$var wire 1 9" in0 $end
$var wire 1 9" in1 $end
$var wire 1 ?" out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ADDER_4 $end
$var wire 1 , in0 $end
$var wire 1 B" in1 $end
$var wire 1 C" in2 $end
$var wire 1 D" w_2 $end
$var wire 1 E" w_1 $end
$var wire 1 F" w_0 $end
$var wire 1 G" out $end
$var wire 1 + cout $end
$scope module AND0 $end
$var wire 1 , in0 $end
$var wire 1 B" in1 $end
$var wire 1 H" w_1 $end
$var wire 1 E" out $end
$scope module NAND $end
$var wire 1 , in0 $end
$var wire 1 B" in1 $end
$var wire 1 H" out $end
$upscope $end
$scope module NOT $end
$var wire 1 H" in0 $end
$var wire 1 E" out $end
$scope module NAND $end
$var wire 1 H" in0 $end
$var wire 1 H" in1 $end
$var wire 1 E" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND1 $end
$var wire 1 C" in1 $end
$var wire 1 I" w_1 $end
$var wire 1 D" out $end
$var wire 1 F" in0 $end
$scope module NAND $end
$var wire 1 C" in1 $end
$var wire 1 I" out $end
$var wire 1 F" in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 I" in0 $end
$var wire 1 D" out $end
$scope module NAND $end
$var wire 1 I" in0 $end
$var wire 1 I" in1 $end
$var wire 1 D" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR0 $end
$var wire 1 E" in0 $end
$var wire 1 D" in1 $end
$var wire 1 J" w_1 $end
$var wire 1 K" w_0 $end
$var wire 1 + out $end
$scope module NAND $end
$var wire 1 + out $end
$var wire 1 J" in1 $end
$var wire 1 K" in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 E" in0 $end
$var wire 1 K" out $end
$scope module NAND $end
$var wire 1 E" in0 $end
$var wire 1 E" in1 $end
$var wire 1 K" out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 D" in0 $end
$var wire 1 J" out $end
$scope module NAND $end
$var wire 1 D" in0 $end
$var wire 1 D" in1 $end
$var wire 1 J" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module XOR0 $end
$var wire 1 , in0 $end
$var wire 1 B" in1 $end
$var wire 1 L" w_1 $end
$var wire 1 M" w_0 $end
$var wire 1 F" out $end
$scope module AND $end
$var wire 1 , in0 $end
$var wire 1 B" in1 $end
$var wire 1 N" w_1 $end
$var wire 1 L" out $end
$scope module NAND $end
$var wire 1 , in0 $end
$var wire 1 B" in1 $end
$var wire 1 N" out $end
$upscope $end
$scope module NOT $end
$var wire 1 N" in0 $end
$var wire 1 L" out $end
$scope module NAND $end
$var wire 1 N" in0 $end
$var wire 1 N" in1 $end
$var wire 1 L" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR0 $end
$var wire 1 , in0 $end
$var wire 1 B" in1 $end
$var wire 1 O" w_1 $end
$var wire 1 P" w_0 $end
$var wire 1 M" out $end
$var wire 1 Q" n_out $end
$scope module NAND $end
$var wire 1 Q" out $end
$var wire 1 O" in1 $end
$var wire 1 P" in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 Q" in0 $end
$var wire 1 M" out $end
$scope module NAND $end
$var wire 1 Q" in0 $end
$var wire 1 Q" in1 $end
$var wire 1 M" out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 , in0 $end
$var wire 1 P" out $end
$scope module NAND $end
$var wire 1 , in0 $end
$var wire 1 , in1 $end
$var wire 1 P" out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 B" in0 $end
$var wire 1 O" out $end
$scope module NAND $end
$var wire 1 B" in0 $end
$var wire 1 B" in1 $end
$var wire 1 O" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR1 $end
$var wire 1 M" in0 $end
$var wire 1 L" in1 $end
$var wire 1 R" w_1 $end
$var wire 1 S" w_0 $end
$var wire 1 F" out $end
$var wire 1 T" n_out $end
$scope module NAND $end
$var wire 1 T" out $end
$var wire 1 R" in1 $end
$var wire 1 S" in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 T" in0 $end
$var wire 1 F" out $end
$scope module NAND $end
$var wire 1 T" in0 $end
$var wire 1 T" in1 $end
$var wire 1 F" out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 M" in0 $end
$var wire 1 S" out $end
$scope module NAND $end
$var wire 1 M" in0 $end
$var wire 1 M" in1 $end
$var wire 1 S" out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 L" in0 $end
$var wire 1 R" out $end
$scope module NAND $end
$var wire 1 L" in0 $end
$var wire 1 L" in1 $end
$var wire 1 R" out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module XOR1 $end
$var wire 1 F" in0 $end
$var wire 1 C" in1 $end
$var wire 1 U" w_1 $end
$var wire 1 V" w_0 $end
$var wire 1 G" out $end
$scope module AND $end
$var wire 1 F" in0 $end
$var wire 1 C" in1 $end
$var wire 1 W" w_1 $end
$var wire 1 U" out $end
$scope module NAND $end
$var wire 1 F" in0 $end
$var wire 1 C" in1 $end
$var wire 1 W" out $end
$upscope $end
$scope module NOT $end
$var wire 1 W" in0 $end
$var wire 1 U" out $end
$scope module NAND $end
$var wire 1 W" in0 $end
$var wire 1 W" in1 $end
$var wire 1 U" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR0 $end
$var wire 1 F" in0 $end
$var wire 1 C" in1 $end
$var wire 1 X" w_1 $end
$var wire 1 Y" w_0 $end
$var wire 1 V" out $end
$var wire 1 Z" n_out $end
$scope module NAND $end
$var wire 1 Z" out $end
$var wire 1 X" in1 $end
$var wire 1 Y" in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 Z" in0 $end
$var wire 1 V" out $end
$scope module NAND $end
$var wire 1 Z" in0 $end
$var wire 1 Z" in1 $end
$var wire 1 V" out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 F" in0 $end
$var wire 1 Y" out $end
$scope module NAND $end
$var wire 1 F" in0 $end
$var wire 1 F" in1 $end
$var wire 1 Y" out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 C" in0 $end
$var wire 1 X" out $end
$scope module NAND $end
$var wire 1 C" in0 $end
$var wire 1 C" in1 $end
$var wire 1 X" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR1 $end
$var wire 1 V" in0 $end
$var wire 1 U" in1 $end
$var wire 1 [" w_1 $end
$var wire 1 \" w_0 $end
$var wire 1 G" out $end
$var wire 1 ]" n_out $end
$scope module NAND $end
$var wire 1 ]" out $end
$var wire 1 [" in1 $end
$var wire 1 \" in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 ]" in0 $end
$var wire 1 G" out $end
$scope module NAND $end
$var wire 1 ]" in0 $end
$var wire 1 ]" in1 $end
$var wire 1 G" out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 V" in0 $end
$var wire 1 \" out $end
$scope module NAND $end
$var wire 1 V" in0 $end
$var wire 1 V" in1 $end
$var wire 1 \" out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 U" in0 $end
$var wire 1 [" out $end
$scope module NAND $end
$var wire 1 U" in0 $end
$var wire 1 U" in1 $end
$var wire 1 [" out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ADDER_5 $end
$var wire 1 + in0 $end
$var wire 1 ^" in1 $end
$var wire 1 _" in2 $end
$var wire 1 `" w_2 $end
$var wire 1 a" w_1 $end
$var wire 1 b" w_0 $end
$var wire 1 c" out $end
$var wire 1 * cout $end
$scope module AND0 $end
$var wire 1 + in0 $end
$var wire 1 ^" in1 $end
$var wire 1 d" w_1 $end
$var wire 1 a" out $end
$scope module NAND $end
$var wire 1 + in0 $end
$var wire 1 ^" in1 $end
$var wire 1 d" out $end
$upscope $end
$scope module NOT $end
$var wire 1 d" in0 $end
$var wire 1 a" out $end
$scope module NAND $end
$var wire 1 d" in0 $end
$var wire 1 d" in1 $end
$var wire 1 a" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND1 $end
$var wire 1 _" in1 $end
$var wire 1 e" w_1 $end
$var wire 1 `" out $end
$var wire 1 b" in0 $end
$scope module NAND $end
$var wire 1 _" in1 $end
$var wire 1 e" out $end
$var wire 1 b" in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 e" in0 $end
$var wire 1 `" out $end
$scope module NAND $end
$var wire 1 e" in0 $end
$var wire 1 e" in1 $end
$var wire 1 `" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR0 $end
$var wire 1 a" in0 $end
$var wire 1 `" in1 $end
$var wire 1 f" w_1 $end
$var wire 1 g" w_0 $end
$var wire 1 * out $end
$scope module NAND $end
$var wire 1 * out $end
$var wire 1 f" in1 $end
$var wire 1 g" in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 a" in0 $end
$var wire 1 g" out $end
$scope module NAND $end
$var wire 1 a" in0 $end
$var wire 1 a" in1 $end
$var wire 1 g" out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 `" in0 $end
$var wire 1 f" out $end
$scope module NAND $end
$var wire 1 `" in0 $end
$var wire 1 `" in1 $end
$var wire 1 f" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module XOR0 $end
$var wire 1 + in0 $end
$var wire 1 ^" in1 $end
$var wire 1 h" w_1 $end
$var wire 1 i" w_0 $end
$var wire 1 b" out $end
$scope module AND $end
$var wire 1 + in0 $end
$var wire 1 ^" in1 $end
$var wire 1 j" w_1 $end
$var wire 1 h" out $end
$scope module NAND $end
$var wire 1 + in0 $end
$var wire 1 ^" in1 $end
$var wire 1 j" out $end
$upscope $end
$scope module NOT $end
$var wire 1 j" in0 $end
$var wire 1 h" out $end
$scope module NAND $end
$var wire 1 j" in0 $end
$var wire 1 j" in1 $end
$var wire 1 h" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR0 $end
$var wire 1 + in0 $end
$var wire 1 ^" in1 $end
$var wire 1 k" w_1 $end
$var wire 1 l" w_0 $end
$var wire 1 i" out $end
$var wire 1 m" n_out $end
$scope module NAND $end
$var wire 1 m" out $end
$var wire 1 k" in1 $end
$var wire 1 l" in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 m" in0 $end
$var wire 1 i" out $end
$scope module NAND $end
$var wire 1 m" in0 $end
$var wire 1 m" in1 $end
$var wire 1 i" out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 + in0 $end
$var wire 1 l" out $end
$scope module NAND $end
$var wire 1 + in0 $end
$var wire 1 + in1 $end
$var wire 1 l" out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 ^" in0 $end
$var wire 1 k" out $end
$scope module NAND $end
$var wire 1 ^" in0 $end
$var wire 1 ^" in1 $end
$var wire 1 k" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR1 $end
$var wire 1 i" in0 $end
$var wire 1 h" in1 $end
$var wire 1 n" w_1 $end
$var wire 1 o" w_0 $end
$var wire 1 b" out $end
$var wire 1 p" n_out $end
$scope module NAND $end
$var wire 1 p" out $end
$var wire 1 n" in1 $end
$var wire 1 o" in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 p" in0 $end
$var wire 1 b" out $end
$scope module NAND $end
$var wire 1 p" in0 $end
$var wire 1 p" in1 $end
$var wire 1 b" out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 i" in0 $end
$var wire 1 o" out $end
$scope module NAND $end
$var wire 1 i" in0 $end
$var wire 1 i" in1 $end
$var wire 1 o" out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 h" in0 $end
$var wire 1 n" out $end
$scope module NAND $end
$var wire 1 h" in0 $end
$var wire 1 h" in1 $end
$var wire 1 n" out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module XOR1 $end
$var wire 1 b" in0 $end
$var wire 1 _" in1 $end
$var wire 1 q" w_1 $end
$var wire 1 r" w_0 $end
$var wire 1 c" out $end
$scope module AND $end
$var wire 1 b" in0 $end
$var wire 1 _" in1 $end
$var wire 1 s" w_1 $end
$var wire 1 q" out $end
$scope module NAND $end
$var wire 1 b" in0 $end
$var wire 1 _" in1 $end
$var wire 1 s" out $end
$upscope $end
$scope module NOT $end
$var wire 1 s" in0 $end
$var wire 1 q" out $end
$scope module NAND $end
$var wire 1 s" in0 $end
$var wire 1 s" in1 $end
$var wire 1 q" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR0 $end
$var wire 1 b" in0 $end
$var wire 1 _" in1 $end
$var wire 1 t" w_1 $end
$var wire 1 u" w_0 $end
$var wire 1 r" out $end
$var wire 1 v" n_out $end
$scope module NAND $end
$var wire 1 v" out $end
$var wire 1 t" in1 $end
$var wire 1 u" in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 v" in0 $end
$var wire 1 r" out $end
$scope module NAND $end
$var wire 1 v" in0 $end
$var wire 1 v" in1 $end
$var wire 1 r" out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 b" in0 $end
$var wire 1 u" out $end
$scope module NAND $end
$var wire 1 b" in0 $end
$var wire 1 b" in1 $end
$var wire 1 u" out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 _" in0 $end
$var wire 1 t" out $end
$scope module NAND $end
$var wire 1 _" in0 $end
$var wire 1 _" in1 $end
$var wire 1 t" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR1 $end
$var wire 1 r" in0 $end
$var wire 1 q" in1 $end
$var wire 1 w" w_1 $end
$var wire 1 x" w_0 $end
$var wire 1 c" out $end
$var wire 1 y" n_out $end
$scope module NAND $end
$var wire 1 y" out $end
$var wire 1 w" in1 $end
$var wire 1 x" in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 y" in0 $end
$var wire 1 c" out $end
$scope module NAND $end
$var wire 1 y" in0 $end
$var wire 1 y" in1 $end
$var wire 1 c" out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 r" in0 $end
$var wire 1 x" out $end
$scope module NAND $end
$var wire 1 r" in0 $end
$var wire 1 r" in1 $end
$var wire 1 x" out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 q" in0 $end
$var wire 1 w" out $end
$scope module NAND $end
$var wire 1 q" in0 $end
$var wire 1 q" in1 $end
$var wire 1 w" out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ADDER_6 $end
$var wire 1 * in0 $end
$var wire 1 z" in1 $end
$var wire 1 {" in2 $end
$var wire 1 |" w_2 $end
$var wire 1 }" w_1 $end
$var wire 1 ~" w_0 $end
$var wire 1 !# out $end
$var wire 1 ) cout $end
$scope module AND0 $end
$var wire 1 * in0 $end
$var wire 1 z" in1 $end
$var wire 1 "# w_1 $end
$var wire 1 }" out $end
$scope module NAND $end
$var wire 1 * in0 $end
$var wire 1 z" in1 $end
$var wire 1 "# out $end
$upscope $end
$scope module NOT $end
$var wire 1 "# in0 $end
$var wire 1 }" out $end
$scope module NAND $end
$var wire 1 "# in0 $end
$var wire 1 "# in1 $end
$var wire 1 }" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND1 $end
$var wire 1 {" in1 $end
$var wire 1 ## w_1 $end
$var wire 1 |" out $end
$var wire 1 ~" in0 $end
$scope module NAND $end
$var wire 1 {" in1 $end
$var wire 1 ## out $end
$var wire 1 ~" in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 ## in0 $end
$var wire 1 |" out $end
$scope module NAND $end
$var wire 1 ## in0 $end
$var wire 1 ## in1 $end
$var wire 1 |" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR0 $end
$var wire 1 }" in0 $end
$var wire 1 |" in1 $end
$var wire 1 $# w_1 $end
$var wire 1 %# w_0 $end
$var wire 1 ) out $end
$scope module NAND $end
$var wire 1 ) out $end
$var wire 1 $# in1 $end
$var wire 1 %# in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 }" in0 $end
$var wire 1 %# out $end
$scope module NAND $end
$var wire 1 }" in0 $end
$var wire 1 }" in1 $end
$var wire 1 %# out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 |" in0 $end
$var wire 1 $# out $end
$scope module NAND $end
$var wire 1 |" in0 $end
$var wire 1 |" in1 $end
$var wire 1 $# out $end
$upscope $end
$upscope $end
$upscope $end
$scope module XOR0 $end
$var wire 1 * in0 $end
$var wire 1 z" in1 $end
$var wire 1 &# w_1 $end
$var wire 1 '# w_0 $end
$var wire 1 ~" out $end
$scope module AND $end
$var wire 1 * in0 $end
$var wire 1 z" in1 $end
$var wire 1 (# w_1 $end
$var wire 1 &# out $end
$scope module NAND $end
$var wire 1 * in0 $end
$var wire 1 z" in1 $end
$var wire 1 (# out $end
$upscope $end
$scope module NOT $end
$var wire 1 (# in0 $end
$var wire 1 &# out $end
$scope module NAND $end
$var wire 1 (# in0 $end
$var wire 1 (# in1 $end
$var wire 1 &# out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR0 $end
$var wire 1 * in0 $end
$var wire 1 z" in1 $end
$var wire 1 )# w_1 $end
$var wire 1 *# w_0 $end
$var wire 1 '# out $end
$var wire 1 +# n_out $end
$scope module NAND $end
$var wire 1 +# out $end
$var wire 1 )# in1 $end
$var wire 1 *# in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 +# in0 $end
$var wire 1 '# out $end
$scope module NAND $end
$var wire 1 +# in0 $end
$var wire 1 +# in1 $end
$var wire 1 '# out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 * in0 $end
$var wire 1 *# out $end
$scope module NAND $end
$var wire 1 * in0 $end
$var wire 1 * in1 $end
$var wire 1 *# out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 z" in0 $end
$var wire 1 )# out $end
$scope module NAND $end
$var wire 1 z" in0 $end
$var wire 1 z" in1 $end
$var wire 1 )# out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR1 $end
$var wire 1 '# in0 $end
$var wire 1 &# in1 $end
$var wire 1 ,# w_1 $end
$var wire 1 -# w_0 $end
$var wire 1 ~" out $end
$var wire 1 .# n_out $end
$scope module NAND $end
$var wire 1 .# out $end
$var wire 1 ,# in1 $end
$var wire 1 -# in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 .# in0 $end
$var wire 1 ~" out $end
$scope module NAND $end
$var wire 1 .# in0 $end
$var wire 1 .# in1 $end
$var wire 1 ~" out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 '# in0 $end
$var wire 1 -# out $end
$scope module NAND $end
$var wire 1 '# in0 $end
$var wire 1 '# in1 $end
$var wire 1 -# out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 &# in0 $end
$var wire 1 ,# out $end
$scope module NAND $end
$var wire 1 &# in0 $end
$var wire 1 &# in1 $end
$var wire 1 ,# out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module XOR1 $end
$var wire 1 ~" in0 $end
$var wire 1 {" in1 $end
$var wire 1 /# w_1 $end
$var wire 1 0# w_0 $end
$var wire 1 !# out $end
$scope module AND $end
$var wire 1 ~" in0 $end
$var wire 1 {" in1 $end
$var wire 1 1# w_1 $end
$var wire 1 /# out $end
$scope module NAND $end
$var wire 1 ~" in0 $end
$var wire 1 {" in1 $end
$var wire 1 1# out $end
$upscope $end
$scope module NOT $end
$var wire 1 1# in0 $end
$var wire 1 /# out $end
$scope module NAND $end
$var wire 1 1# in0 $end
$var wire 1 1# in1 $end
$var wire 1 /# out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR0 $end
$var wire 1 ~" in0 $end
$var wire 1 {" in1 $end
$var wire 1 2# w_1 $end
$var wire 1 3# w_0 $end
$var wire 1 0# out $end
$var wire 1 4# n_out $end
$scope module NAND $end
$var wire 1 4# out $end
$var wire 1 2# in1 $end
$var wire 1 3# in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 4# in0 $end
$var wire 1 0# out $end
$scope module NAND $end
$var wire 1 4# in0 $end
$var wire 1 4# in1 $end
$var wire 1 0# out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 ~" in0 $end
$var wire 1 3# out $end
$scope module NAND $end
$var wire 1 ~" in0 $end
$var wire 1 ~" in1 $end
$var wire 1 3# out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 {" in0 $end
$var wire 1 2# out $end
$scope module NAND $end
$var wire 1 {" in0 $end
$var wire 1 {" in1 $end
$var wire 1 2# out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR1 $end
$var wire 1 0# in0 $end
$var wire 1 /# in1 $end
$var wire 1 5# w_1 $end
$var wire 1 6# w_0 $end
$var wire 1 !# out $end
$var wire 1 7# n_out $end
$scope module NAND $end
$var wire 1 7# out $end
$var wire 1 5# in1 $end
$var wire 1 6# in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 7# in0 $end
$var wire 1 !# out $end
$scope module NAND $end
$var wire 1 7# in0 $end
$var wire 1 7# in1 $end
$var wire 1 !# out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 0# in0 $end
$var wire 1 6# out $end
$scope module NAND $end
$var wire 1 0# in0 $end
$var wire 1 0# in1 $end
$var wire 1 6# out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 /# in0 $end
$var wire 1 5# out $end
$scope module NAND $end
$var wire 1 /# in0 $end
$var wire 1 /# in1 $end
$var wire 1 5# out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ADDER_7 $end
$var wire 1 ) in0 $end
$var wire 1 8# in1 $end
$var wire 1 9# in2 $end
$var wire 1 :# w_2 $end
$var wire 1 ;# w_1 $end
$var wire 1 <# w_0 $end
$var wire 1 =# out $end
$var wire 1 " cout $end
$scope module AND0 $end
$var wire 1 ) in0 $end
$var wire 1 8# in1 $end
$var wire 1 ># w_1 $end
$var wire 1 ;# out $end
$scope module NAND $end
$var wire 1 ) in0 $end
$var wire 1 8# in1 $end
$var wire 1 ># out $end
$upscope $end
$scope module NOT $end
$var wire 1 ># in0 $end
$var wire 1 ;# out $end
$scope module NAND $end
$var wire 1 ># in0 $end
$var wire 1 ># in1 $end
$var wire 1 ;# out $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND1 $end
$var wire 1 9# in1 $end
$var wire 1 ?# w_1 $end
$var wire 1 :# out $end
$var wire 1 <# in0 $end
$scope module NAND $end
$var wire 1 9# in1 $end
$var wire 1 ?# out $end
$var wire 1 <# in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 ?# in0 $end
$var wire 1 :# out $end
$scope module NAND $end
$var wire 1 ?# in0 $end
$var wire 1 ?# in1 $end
$var wire 1 :# out $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR0 $end
$var wire 1 ;# in0 $end
$var wire 1 :# in1 $end
$var wire 1 @# w_1 $end
$var wire 1 A# w_0 $end
$var wire 1 " out $end
$scope module NAND $end
$var wire 1 " out $end
$var wire 1 @# in1 $end
$var wire 1 A# in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 ;# in0 $end
$var wire 1 A# out $end
$scope module NAND $end
$var wire 1 ;# in0 $end
$var wire 1 ;# in1 $end
$var wire 1 A# out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 :# in0 $end
$var wire 1 @# out $end
$scope module NAND $end
$var wire 1 :# in0 $end
$var wire 1 :# in1 $end
$var wire 1 @# out $end
$upscope $end
$upscope $end
$upscope $end
$scope module XOR0 $end
$var wire 1 ) in0 $end
$var wire 1 8# in1 $end
$var wire 1 B# w_1 $end
$var wire 1 C# w_0 $end
$var wire 1 <# out $end
$scope module AND $end
$var wire 1 ) in0 $end
$var wire 1 8# in1 $end
$var wire 1 D# w_1 $end
$var wire 1 B# out $end
$scope module NAND $end
$var wire 1 ) in0 $end
$var wire 1 8# in1 $end
$var wire 1 D# out $end
$upscope $end
$scope module NOT $end
$var wire 1 D# in0 $end
$var wire 1 B# out $end
$scope module NAND $end
$var wire 1 D# in0 $end
$var wire 1 D# in1 $end
$var wire 1 B# out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR0 $end
$var wire 1 ) in0 $end
$var wire 1 8# in1 $end
$var wire 1 E# w_1 $end
$var wire 1 F# w_0 $end
$var wire 1 C# out $end
$var wire 1 G# n_out $end
$scope module NAND $end
$var wire 1 G# out $end
$var wire 1 E# in1 $end
$var wire 1 F# in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 G# in0 $end
$var wire 1 C# out $end
$scope module NAND $end
$var wire 1 G# in0 $end
$var wire 1 G# in1 $end
$var wire 1 C# out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 ) in0 $end
$var wire 1 F# out $end
$scope module NAND $end
$var wire 1 ) in0 $end
$var wire 1 ) in1 $end
$var wire 1 F# out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 8# in0 $end
$var wire 1 E# out $end
$scope module NAND $end
$var wire 1 8# in0 $end
$var wire 1 8# in1 $end
$var wire 1 E# out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR1 $end
$var wire 1 C# in0 $end
$var wire 1 B# in1 $end
$var wire 1 H# w_1 $end
$var wire 1 I# w_0 $end
$var wire 1 <# out $end
$var wire 1 J# n_out $end
$scope module NAND $end
$var wire 1 J# out $end
$var wire 1 H# in1 $end
$var wire 1 I# in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 J# in0 $end
$var wire 1 <# out $end
$scope module NAND $end
$var wire 1 J# in0 $end
$var wire 1 J# in1 $end
$var wire 1 <# out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 C# in0 $end
$var wire 1 I# out $end
$scope module NAND $end
$var wire 1 C# in0 $end
$var wire 1 C# in1 $end
$var wire 1 I# out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 B# in0 $end
$var wire 1 H# out $end
$scope module NAND $end
$var wire 1 B# in0 $end
$var wire 1 B# in1 $end
$var wire 1 H# out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module XOR1 $end
$var wire 1 <# in0 $end
$var wire 1 9# in1 $end
$var wire 1 K# w_1 $end
$var wire 1 L# w_0 $end
$var wire 1 =# out $end
$scope module AND $end
$var wire 1 <# in0 $end
$var wire 1 9# in1 $end
$var wire 1 M# w_1 $end
$var wire 1 K# out $end
$scope module NAND $end
$var wire 1 <# in0 $end
$var wire 1 9# in1 $end
$var wire 1 M# out $end
$upscope $end
$scope module NOT $end
$var wire 1 M# in0 $end
$var wire 1 K# out $end
$scope module NAND $end
$var wire 1 M# in0 $end
$var wire 1 M# in1 $end
$var wire 1 K# out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR0 $end
$var wire 1 <# in0 $end
$var wire 1 9# in1 $end
$var wire 1 N# w_1 $end
$var wire 1 O# w_0 $end
$var wire 1 L# out $end
$var wire 1 P# n_out $end
$scope module NAND $end
$var wire 1 P# out $end
$var wire 1 N# in1 $end
$var wire 1 O# in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 P# in0 $end
$var wire 1 L# out $end
$scope module NAND $end
$var wire 1 P# in0 $end
$var wire 1 P# in1 $end
$var wire 1 L# out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 <# in0 $end
$var wire 1 O# out $end
$scope module NAND $end
$var wire 1 <# in0 $end
$var wire 1 <# in1 $end
$var wire 1 O# out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 9# in0 $end
$var wire 1 N# out $end
$scope module NAND $end
$var wire 1 9# in0 $end
$var wire 1 9# in1 $end
$var wire 1 N# out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR1 $end
$var wire 1 L# in0 $end
$var wire 1 K# in1 $end
$var wire 1 Q# w_1 $end
$var wire 1 R# w_0 $end
$var wire 1 =# out $end
$var wire 1 S# n_out $end
$scope module NAND $end
$var wire 1 S# out $end
$var wire 1 Q# in1 $end
$var wire 1 R# in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 S# in0 $end
$var wire 1 =# out $end
$scope module NAND $end
$var wire 1 S# in0 $end
$var wire 1 S# in1 $end
$var wire 1 =# out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 L# in0 $end
$var wire 1 R# out $end
$scope module NAND $end
$var wire 1 L# in0 $end
$var wire 1 L# in1 $end
$var wire 1 R# out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 K# in0 $end
$var wire 1 Q# out $end
$scope module NAND $end
$var wire 1 K# in0 $end
$var wire 1 K# in1 $end
$var wire 1 Q# out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOT_0 $end
$var wire 8 T# in0 [7:0] $end
$var wire 8 U# out [7:0] $end
$scope module NOT_0 $end
$var wire 1 V# in0 $end
$var wire 1 W# out $end
$scope module NAND $end
$var wire 1 V# in0 $end
$var wire 1 V# in1 $end
$var wire 1 W# out $end
$upscope $end
$upscope $end
$scope module NOT_1 $end
$var wire 1 X# in0 $end
$var wire 1 Y# out $end
$scope module NAND $end
$var wire 1 X# in0 $end
$var wire 1 X# in1 $end
$var wire 1 Y# out $end
$upscope $end
$upscope $end
$scope module NOT_2 $end
$var wire 1 Z# in0 $end
$var wire 1 [# out $end
$scope module NAND $end
$var wire 1 Z# in0 $end
$var wire 1 Z# in1 $end
$var wire 1 [# out $end
$upscope $end
$upscope $end
$scope module NOT_3 $end
$var wire 1 \# in0 $end
$var wire 1 ]# out $end
$scope module NAND $end
$var wire 1 \# in0 $end
$var wire 1 \# in1 $end
$var wire 1 ]# out $end
$upscope $end
$upscope $end
$scope module NOT_4 $end
$var wire 1 ^# in0 $end
$var wire 1 _# out $end
$scope module NAND $end
$var wire 1 ^# in0 $end
$var wire 1 ^# in1 $end
$var wire 1 _# out $end
$upscope $end
$upscope $end
$scope module NOT_5 $end
$var wire 1 `# in0 $end
$var wire 1 a# out $end
$scope module NAND $end
$var wire 1 `# in0 $end
$var wire 1 `# in1 $end
$var wire 1 a# out $end
$upscope $end
$upscope $end
$scope module NOT_6 $end
$var wire 1 b# in0 $end
$var wire 1 c# out $end
$scope module NAND $end
$var wire 1 b# in0 $end
$var wire 1 b# in1 $end
$var wire 1 c# out $end
$upscope $end
$upscope $end
$scope module NOT_7 $end
$var wire 1 d# in0 $end
$var wire 1 e# out $end
$scope module NAND $end
$var wire 1 d# in0 $end
$var wire 1 d# in1 $end
$var wire 1 e# out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1e#
0d#
1c#
0b#
1a#
0`#
1_#
0^#
1]#
0\#
1[#
0Z#
1Y#
0X#
1W#
0V#
b11111111 U#
b0 T#
1S#
0R#
1Q#
0P#
1O#
1N#
1M#
1L#
0K#
1J#
1I#
0H#
1G#
0F#
0E#
0D#
0C#
1B#
0A#
1@#
1?#
0>#
0=#
0<#
1;#
0:#
09#
18#
17#
06#
15#
04#
13#
12#
11#
10#
0/#
1.#
1-#
0,#
1+#
0*#
0)#
0(#
0'#
1&#
0%#
1$#
1##
0"#
0!#
0~"
1}"
0|"
0{"
1z"
1y"
0x"
1w"
0v"
1u"
1t"
1s"
1r"
0q"
1p"
1o"
0n"
1m"
0l"
0k"
0j"
0i"
1h"
0g"
1f"
1e"
0d"
0c"
0b"
1a"
0`"
0_"
1^"
1]"
0\"
1["
0Z"
1Y"
1X"
1W"
1V"
0U"
1T"
1S"
0R"
1Q"
0P"
0O"
0N"
0M"
1L"
0K"
1J"
1I"
0H"
0G"
0F"
1E"
0D"
0C"
1B"
1A"
0@"
1?"
0>"
1="
1<"
1;"
1:"
09"
18"
17"
06"
15"
04"
03"
02"
01"
10"
0/"
1."
1-"
0,"
0+"
0*"
1)"
0("
0'"
1&"
1%"
0$"
1#"
0""
1!"
1~
1}
1|
0{
1z
1y
0x
1w
0v
0u
0t
0s
1r
0q
1p
1o
0n
0m
0l
1k
0j
0i
1h
1g
0f
1e
0d
1c
1b
1a
1`
0_
1^
1]
0\
1[
0Z
0Y
0X
0W
1V
0U
1T
1S
0R
0Q
0P
1O
0N
0M
1L
1K
1J
0I
1H
0G
0F
0E
0D
1C
0B
1A
1@
1?
1>
0=
1<
0;
0:
19
08
07
16
05
14
03
12
11
10
1/
1.
1-
1,
1+
1*
1)
b11111111 (
b0 '
b1 &
0%
b0 $
b11111111 #
1"
b0 !
$end
#2
1=#
0S#
1R#
0L#
1P#
1!#
0O#
07#
1<#
16#
0"
0J#
00#
1A#
1H#
14#
1c"
0;#
0B#
03#
0y"
1>#
1D#
1F#
1~"
1x"
0)
0.#
0r"
1%#
1,#
1v"
1G"
0}"
0&#
0u"
0]"
1"#
1(#
1*#
1b"
1\"
0*
0p"
0V"
1g"
1n"
1Z"
1+"
0a"
0h"
0Y"
0A"
1d"
1j"
1l"
1F"
1@"
0+
0T"
0:"
1K"
1R"
1>"
1m
0E"
0L"
0="
0%"
1H"
1N"
1P"
1*"
1$"
0,
08"
0|
1/"
16"
1""
1Q
0)"
00"
0!"
0g
1,"
12"
14"
1l
1f
0-
0z
0`
1q
1x
1d
0k
0r
0c
1n
1t
1v
1P
0.
0^
1U
1\
0O
0V
b11111111 $
b11111111 '
15
1R
1X
1Z
0K
0/
1I
18
0C
02
1E
1G
17
04
1B
0A
1;
0?
1=
00
b11111110 #
b11111110 (
b11111110 U#
0W#
1V#
b1 !
b1 T#
#4
b11111011 $
b11111011 '
0m
1%"
0$"
1|
0""
1!"
0l
1z
0y
1s
0w
1u
0h
b11111010 #
b11111010 (
b11111010 U#
0[#
1Z#
b101 !
b101 T#
#6
0Q
0+"
0G"
0c"
0!#
b1 $
b1 '
0=#
1g
1A"
1]"
1y"
17#
1S#
0f
0@"
0\"
0x"
06#
0R#
1`
1:"
1V"
1r"
10#
1L#
0d
0>"
0Z"
0v"
04#
0P#
1c
1="
1Y"
1u"
13#
1O#
0P
0*"
0F"
0b"
0~"
0<#
1^
18"
1T"
1p"
1.#
1J#
0]
07"
0S"
0o"
0-#
0I#
1W
11"
1M"
1i"
1'#
1C#
0[
05"
0Q"
0m"
0+#
0G#
1Y
13"
1O"
1k"
1)#
1E#
0L
0&"
0B"
0^"
0z"
08#
0Y#
0]#
0_#
0a#
0c#
b0 #
b0 (
b0 U#
0e#
1X#
1\#
1^#
1`#
1b#
1d#
b11111111 !
b11111111 T#
#8
