+---------------------------------------------------------------------+
|  Log file: mau.resources.log                                        |
|  Compiler version: 9.2.0                                            |
|  Created on: Thu Jul 18 21:48:54 2024                               |
|  Run ID: abca7eaf37a87f36                                           |
+---------------------------------------------------------------------+


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Stage Number | Exact Match Input xbar | Ternary Match Input xbar | Hash Bit | Hash Dist Unit | Gateway | SRAM | Map RAM | TCAM | VLIW Instr | Meter ALU | Stats ALU | Stash | Exact Match Search Bus | Exact Match Result Bus | Tind Result Bus | Action Data Bus Bytes | 8-bit Action Slots | 16-bit Action Slots | 32-bit Action Slots | Logical TableID |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|      0       |           23           |            0             |   120    |       0        |    4    |  24  |    2    |  0   |     6      |     1     |     0     |   3   |           4            |           3            |        9        |           57          |         0          |          0          |          0          |        12       |
|      1       |           6            |            0             |    32    |       2        |    2    |  0   |    0    |  0   |     2      |     0     |     0     |   0   |           1            |           1            |        1        |           4           |         0          |          0          |          0          |        2        |
|      2       |           4            |            0             |    40    |       0        |    0    |  4   |    0    |  0   |     1      |     0     |     0     |   1   |           1            |           1            |        0        |           4           |         0          |          0          |          0          |        1        |
|      3       |           0            |            0             |    0     |       0        |    0    |  0   |    0    |  0   |     1      |     0     |     0     |   0   |           0            |           0            |        1        |           0           |         0          |          0          |          0          |        1        |
|      4       |           9            |            0             |    48    |       3        |    4    |  4   |    2    |  0   |     5      |     1     |     0     |   0   |           3            |           2            |        7        |           28          |         0          |          0          |          0          |        8        |
|      5       |           0            |            0             |    0     |       0        |    0    |  0   |    0    |  0   |     2      |     0     |     0     |   0   |           0            |           0            |        2        |           0           |         0          |          0          |          0          |        2        |
|      6       |           0            |            0             |    0     |       0        |    0    |  0   |    0    |  0   |     0      |     0     |     0     |   0   |           0            |           0            |        0        |           0           |         0          |          0          |          0          |        0        |
|      7       |           0            |            0             |    0     |       0        |    0    |  0   |    0    |  0   |     0      |     0     |     0     |   0   |           0            |           0            |        0        |           0           |         0          |          0          |          0          |        0        |
|      8       |           0            |            0             |    0     |       0        |    0    |  0   |    0    |  0   |     0      |     0     |     0     |   0   |           0            |           0            |        0        |           0           |         0          |          0          |          0          |        0        |
|      9       |           0            |            0             |    0     |       0        |    0    |  0   |    0    |  0   |     0      |     0     |     0     |   0   |           0            |           0            |        0        |           0           |         0          |          0          |          0          |        0        |
|      10      |           0            |            0             |    0     |       0        |    0    |  0   |    0    |  0   |     0      |     0     |     0     |   0   |           0            |           0            |        0        |           0           |         0          |          0          |          0          |        0        |
|      11      |           0            |            0             |    0     |       0        |    0    |  0   |    0    |  0   |     0      |     0     |     0     |   0   |           0            |           0            |        0        |           0           |         0          |          0          |          0          |        0        |
|              |                        |                          |          |                |         |      |         |      |            |           |           |       |                        |                        |                 |                       |                    |                     |                     |                 |
|    Totals    |           42           |            0             |   240    |       5        |    10   |  32  |    4    |  0   |     17     |     2     |     0     |   4   |           9            |           7            |        20       |           93          |         0          |          0          |          0          |        26       |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Stage Number | Exact Match Input xbar | Ternary Match Input xbar | Hash Bit | Hash Dist Unit | Gateway |  SRAM  | Map RAM |  TCAM | VLIW Instr | Meter ALU | Stats ALU | Stash  | Exact Match Search Bus | Exact Match Result Bus | Tind Result Bus | Action Data Bus Bytes | 8-bit Action Slots | 16-bit Action Slots | 32-bit Action Slots | Logical TableID |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|      0       |         17.97%         |          0.00%           |  28.85%  |     0.00%      |  25.00% | 30.00% |  4.17%  | 0.00% |   18.75%   |   25.00%  |   0.00%   | 18.75% |         25.00%         |         18.75%         |      56.25%     |         44.53%        |       0.00%        |        0.00%        |        0.00%        |      75.00%     |
|      1       |         4.69%          |          0.00%           |  7.69%   |     33.33%     |  12.50% | 0.00%  |  0.00%  | 0.00% |   6.25%    |   0.00%   |   0.00%   | 0.00%  |         6.25%          |         6.25%          |      6.25%      |         3.12%         |       0.00%        |        0.00%        |        0.00%        |      12.50%     |
|      2       |         3.12%          |          0.00%           |  9.62%   |     0.00%      |  0.00%  | 5.00%  |  0.00%  | 0.00% |   3.12%    |   0.00%   |   0.00%   | 6.25%  |         6.25%          |         6.25%          |      0.00%      |         3.12%         |       0.00%        |        0.00%        |        0.00%        |      6.25%      |
|      3       |         0.00%          |          0.00%           |  0.00%   |     0.00%      |  0.00%  | 0.00%  |  0.00%  | 0.00% |   3.12%    |   0.00%   |   0.00%   | 0.00%  |         0.00%          |         0.00%          |      6.25%      |         0.00%         |       0.00%        |        0.00%        |        0.00%        |      6.25%      |
|      4       |         7.03%          |          0.00%           |  11.54%  |     50.00%     |  25.00% | 5.00%  |  4.17%  | 0.00% |   15.62%   |   25.00%  |   0.00%   | 0.00%  |         18.75%         |         12.50%         |      43.75%     |         21.88%        |       0.00%        |        0.00%        |        0.00%        |      50.00%     |
|      5       |         0.00%          |          0.00%           |  0.00%   |     0.00%      |  0.00%  | 0.00%  |  0.00%  | 0.00% |   6.25%    |   0.00%   |   0.00%   | 0.00%  |         0.00%          |         0.00%          |      12.50%     |         0.00%         |       0.00%        |        0.00%        |        0.00%        |      12.50%     |
|      6       |         0.00%          |          0.00%           |  0.00%   |     0.00%      |  0.00%  | 0.00%  |  0.00%  | 0.00% |   0.00%    |   0.00%   |   0.00%   | 0.00%  |         0.00%          |         0.00%          |      0.00%      |         0.00%         |       0.00%        |        0.00%        |        0.00%        |      0.00%      |
|      7       |         0.00%          |          0.00%           |  0.00%   |     0.00%      |  0.00%  | 0.00%  |  0.00%  | 0.00% |   0.00%    |   0.00%   |   0.00%   | 0.00%  |         0.00%          |         0.00%          |      0.00%      |         0.00%         |       0.00%        |        0.00%        |        0.00%        |      0.00%      |
|      8       |         0.00%          |          0.00%           |  0.00%   |     0.00%      |  0.00%  | 0.00%  |  0.00%  | 0.00% |   0.00%    |   0.00%   |   0.00%   | 0.00%  |         0.00%          |         0.00%          |      0.00%      |         0.00%         |       0.00%        |        0.00%        |        0.00%        |      0.00%      |
|      9       |         0.00%          |          0.00%           |  0.00%   |     0.00%      |  0.00%  | 0.00%  |  0.00%  | 0.00% |   0.00%    |   0.00%   |   0.00%   | 0.00%  |         0.00%          |         0.00%          |      0.00%      |         0.00%         |       0.00%        |        0.00%        |        0.00%        |      0.00%      |
|      10      |         0.00%          |          0.00%           |  0.00%   |     0.00%      |  0.00%  | 0.00%  |  0.00%  | 0.00% |   0.00%    |   0.00%   |   0.00%   | 0.00%  |         0.00%          |         0.00%          |      0.00%      |         0.00%         |       0.00%        |        0.00%        |        0.00%        |      0.00%      |
|      11      |         0.00%          |          0.00%           |  0.00%   |     0.00%      |  0.00%  | 0.00%  |  0.00%  | 0.00% |   0.00%    |   0.00%   |   0.00%   | 0.00%  |         0.00%          |         0.00%          |      0.00%      |         0.00%         |       0.00%        |        0.00%        |        0.00%        |      0.00%      |
|              |                        |                          |          |                |         |        |         |       |            |           |           |        |                        |                        |                 |                       |                    |                     |                     |                 |
|   Average    |         5.47%          |          0.00%           |  9.62%   |     13.89%     |  10.42% | 6.67%  |  1.39%  | 0.00% |   8.85%    |   8.33%   |   0.00%   | 4.17%  |         9.38%          |         7.29%          |      20.83%     |         12.11%        |       0.00%        |        0.00%        |        0.00%        |      27.08%     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Allocated Resource Usage
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                            Table                             | Stage  | Crossbar | Hash | Gateways | RAMs | TCAMs | Map  | Action |  VLIW |  Exm   |  Exm   |  Tind  |
|                             Name                             | Number |  Bytes   | Bits |          |      |       | RAMs |  Data  | Slots | Search | Result | Result |
|                                                              |        |          |      |          |      |       |      |  Bus   |       |  Bus   |  Bus   |  Bus   |
|                                                              |        |          |      |          |      |       |      | Bytes  |       |        |        |        |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|              SwitchIngressParser.$PORT_METADATA              |   -1   |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|   SwitchEgress.PrepareMemoryAddress.get_redundancy_number    |   0    |    0     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|    SwitchEgress.PrepareMemoryAddress.tbl_getRDMAMetadata     |   0    |    6     |  40  |    0     |  4   |   0   |  0   |   21   |   2   |   2    |   1    |   0    |
| SwitchEgress.PrepareMemoryAddress.tbl_getRDMAMetadata$action |   0    |    0     |  0   |    0     |  8   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|                  SwitchIngress.tbl_forward                   |   0    |    6     |  40  |    0     |  4   |   0   |  0   |   2    |   3   |   1    |   1    |   0    |
|               SwitchIngress.tbl_prep_multicast               |   0    |    6     |  40  |    0     |  4   |   0   |  0   |   2    |   2   |   1    |   1    |   0    |
|                           cond-10                            |   0    |    2     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|                           cond-11                            |   0    |    1     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|                           cond-12                            |   0    |    1     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|                            cond-9                            |   0    |    3     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|                  tbl_CraftRDMA_setEthernet                   |   0    |    0     |  0   |    0     |  0   |   0   |  0   |   8    |   1   |   0    |   0    |   1    |
|               tbl_CraftRDMA_setEthernet$action               |   0    |    0     |  0   |    0     |  1   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|                       tbl_indq_rdma398                       |   0    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|                       tbl_indq_rdma409                       |   0    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   1    |   0    |   1    |
|                       tbl_indq_rdma727                       |   0    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   1    |   0    |   1    |
|                       tbl_indq_rdma731                       |   0    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   1    |   0    |   1    |
|                       tbl_setEthernet                        |   0    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|                   tbl_setINDQReadResponse                    |   0    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|                          tbl_setIP                           |   0    |    0     |  0   |    0     |  0   |   0   |  0   |   20   |   1   |   0    |   0    |   1    |
|                       tbl_setIP$action                       |   0    |    0     |  0   |    0     |  1   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|                          tbl_setUDP                          |   0    |    0     |  0   |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   0    |   1    |
|            PrepareMemoryAddress_tbl_cal_dst_slot             |   1    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|      SwitchEgress.PrepareMemoryAddress.tbl_cal_dst_slot      |   1    |    10    |  32  |    1     |  0   |   0   |  0   |   4    |   1   |   2    |   1    |   1    |
|                           cond-13                            |   1    |    1     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|                       tbl_indq_rdma748                       |   1    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   1    |   0    |   1    |
|   SwitchEgress.PrepareMemoryAddress.tbl_bound_memory_slot    |   2    |    4     |  40  |    0     |  4   |   0   |  0   |   4    |   2   |   1    |   1    |   0    |
|                      tbl_indq_rdma748_0                      |   3    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|       SwitchEgress.CraftRDMA.reg_rdma_sequence_number        |   4    |    0     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|                           cond-14                            |   4    |    2     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|                           cond-15                            |   4    |    1     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|                           cond-16                            |   4    |    1     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|               tbl_CraftRDMA_setInfiniband_BTH                |   4    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|               tbl_CraftRDMA_setInfiniband_GRH                |   4    |    0     |  0   |    0     |  0   |   0   |  0   |   24   |   1   |   0    |   0    |   1    |
|            tbl_CraftRDMA_setInfiniband_GRH$action            |   4    |    0     |  0   |    0     |  2   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|              tbl_CraftRDMA_setWriteOnlyPayload               |   4    |    8     |  32  |    0     |  0   |   0   |  0   |   4    |   1   |   2    |   1    |   1    |
|                       tbl_indq_rdma749                       |   4    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|                       tbl_indq_rdma855                       |   4    |    2     |  16  |    1     |  0   |   0   |  0   |   0    |   1   |   2    |   1    |   1    |
|                       tbl_indq_rdma862                       |   4    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|                       tbl_indq_rdma867                       |   4    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   1    |   0    |   1    |
|                       tbl_indq_rdma871                       |   4    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   1    |   0    |   1    |
|               tbl_CraftRDMA_setInfiniband_RETH               |   5    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|                       tbl_indq_rdma875                       |   5    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

