{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587445880198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587445880200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 00:11:20 2020 " "Processing started: Tue Apr 21 00:11:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587445880200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587445880200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contadores -c contadores " "Command: quartus_map --read_settings_files=on --write_settings_files=off contadores -c contadores" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587445880200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587445880590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587445880590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft-arqfft " "Found design unit 1: fft-arqfft" {  } { { "fft.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea19/fft.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587445896968 ""} { "Info" "ISGN_ENTITY_NAME" "1 fft " "Found entity 1: fft" {  } { { "fft.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea19/fft.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587445896968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587445896968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combinacional.vhd 2 1 " "Found 2 design units, including 1 entities, in source file combinacional.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 combinacional-arqcomb " "Found design unit 1: combinacional-arqcomb" {  } { { "combinacional.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea19/combinacional.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587445896970 ""} { "Info" "ISGN_ENTITY_NAME" "1 combinacional " "Found entity 1: combinacional" {  } { { "combinacional.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea19/combinacional.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587445896970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587445896970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "salida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file salida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 salida-arqsal " "Found design unit 1: salida-arqsal" {  } { { "salida.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea19/salida.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587445896971 ""} { "Info" "ISGN_ENTITY_NAME" "1 salida " "Found entity 1: salida" {  } { { "salida.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea19/salida.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587445896971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587445896971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont2b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont2b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont2b-arqcont2b " "Found design unit 1: cont2b-arqcont2b" {  } { { "cont2b.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea19/cont2b.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587445896972 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont2b " "Found entity 1: cont2b" {  } { { "cont2b.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea19/cont2b.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587445896972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587445896972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arqtop " "Found design unit 1: top-arqtop" {  } { { "top.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea19/top.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587445896973 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea19/top.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587445896973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587445896973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-arqrom " "Found design unit 1: rom-arqrom" {  } { { "rom.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea19/rom.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587445896974 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea19/rom.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587445896974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587445896974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadores-arqcont " "Found design unit 1: contadores-arqcont" {  } { { "contadores.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea19/contadores.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587445896975 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadores " "Found entity 1: contadores" {  } { { "contadores.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea19/contadores.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587445896975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587445896975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojlento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojlento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojlento-arqrelojlento " "Found design unit 1: relojlento-arqrelojlento" {  } { { "relojlento.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea19/relojlento.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587445896976 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojlento " "Found entity 1: relojlento" {  } { { "relojlento.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea19/relojlento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587445896976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587445896976 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contadores " "Elaborating entity \"contadores\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587445897063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "top top:x1 A:arqtop " "Elaborating entity \"top\" using architecture \"A:arqtop\" for hierarchy \"top:x1\"" {  } { { "contadores.vhd" "x1" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea19/contadores.vhd" 15 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587445897067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "relojlento top:x1\|relojlento:u2 A:arqrelojlento " "Elaborating entity \"relojlento\" using architecture \"A:arqrelojlento\" for hierarchy \"top:x1\|relojlento:u2\"" {  } { { "top.vhd" "u2" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea19/top.vhd" 11 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587445897068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cont2b top:x1\|cont2b:u3 A:arqcont2b " "Elaborating entity \"cont2b\" using architecture \"A:arqcont2b\" for hierarchy \"top:x1\|cont2b:u3\"" {  } { { "top.vhd" "u3" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea19/top.vhd" 12 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587445897086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "combinacional top:x1\|cont2b:u3\|combinacional:u1 A:arqcomb " "Elaborating entity \"combinacional\" using architecture \"A:arqcomb\" for hierarchy \"top:x1\|cont2b:u3\|combinacional:u1\"" {  } { { "cont2b.vhd" "u1" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea19/cont2b.vhd" 14 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587445897092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fft top:x1\|cont2b:u3\|fft:fft1 A:arqfft " "Elaborating entity \"fft\" using architecture \"A:arqfft\" for hierarchy \"top:x1\|cont2b:u3\|fft:fft1\"" {  } { { "cont2b.vhd" "fft1" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea19/cont2b.vhd" 15 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587445897099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "salida top:x1\|cont2b:u3\|salida:sal A:arqsal " "Elaborating entity \"salida\" using architecture \"A:arqsal\" for hierarchy \"top:x1\|cont2b:u3\|salida:sal\"" {  } { { "cont2b.vhd" "sal" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea19/cont2b.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587445897106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "rom rom:x2 A:arqrom " "Elaborating entity \"rom\" using architecture \"A:arqrom\" for hierarchy \"rom:x2\"" {  } { { "contadores.vhd" "x2" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea19/contadores.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587445897111 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1587445897818 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587445898084 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587445898825 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587445898825 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587445898896 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587445898896 ""} { "Info" "ICUT_CUT_TM_LCELLS" "55 " "Implemented 55 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587445898896 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587445898896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "984 " "Peak virtual memory: 984 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587445898905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 21 00:11:38 2020 " "Processing ended: Tue Apr 21 00:11:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587445898905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587445898905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587445898905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587445898905 ""}
