// Seed: 2489814701
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output logic id_3,
    input id_4,
    input logic id_5,
    input id_6,
    input logic id_7
);
  assign id_3 = 1 ? 1 : id_2(1, 1) >> {id_4{1}} ^ id_0;
endmodule
