@W: BN132 :"c:\users\kruci_000\desktop\soc\i2c\quadra\component\work\top\coreabc_0\rtl\vhdl\core\coreabc.vhd":430:2:430:3|Removing sequential instance COREABC_0.INSTR_SLOT[0],  because it is equivalent to instance COREABC_0.INSTR_MUXC
@W: MT530 :"c:\users\kruci_000\desktop\soc\i2c\quadra\component\work\top\coreabc_0\rtl\vhdl\core\ramblocks.vhd":310:12:310:13|Found inferred clock top_FCCC_0_FCCC|GL0_net_inferred_clock which controls 176 sequential elements including COREABC_0.URAM\.UR.ADDR7_q. This clock has no specified timing constraint which may adversely impact design performance. 
