=====
SETUP
1.597
5.859
7.456
ctrl0/state_1_s1
2.923
3.305
count_row/n19_s2
4.610
5.126
count_row/outc_4_s0
5.859
=====
SETUP
1.597
5.859
7.456
ctrl0/state_1_s1
2.923
3.305
count_row/n19_s2
4.610
5.126
count_row/outc_1_s0
5.859
=====
SETUP
1.597
5.859
7.456
ctrl0/state_1_s1
2.923
3.305
count_row/n19_s2
4.610
5.126
count_row/outc_2_s0
5.859
=====
SETUP
1.597
5.859
7.456
ctrl0/state_1_s1
2.923
3.305
count_row/n19_s2
4.610
5.126
count_row/outc_3_s0
5.859
=====
SETUP
1.611
5.856
7.467
ctrl0/state_1_s1
2.923
3.305
count_row/n19_s2
4.610
5.126
count_row/outc_0_s0
5.856
=====
SETUP
1.753
11.115
12.868
cnt_delay/outc_8_s0
7.812
8.246
ctrl0/n14_s32
8.552
9.073
ctrl0/n14_s26
9.231
9.752
ctrl0/n15_s24
9.912
10.428
ctrl0/n15_s23
10.588
11.115
ctrl0/state_2_s0
11.115
=====
SETUP
1.818
11.050
12.868
cnt_delay/outc_8_s0
7.812
8.246
ctrl0/n14_s32
8.552
9.073
ctrl0/n14_s26
9.231
9.752
ctrl0/n15_s24
9.912
10.428
ctrl0/n17_s26
10.588
11.050
ctrl0/state_0_s0
11.050
=====
SETUP
1.971
5.555
7.526
ctrl0/state_1_s1
2.923
3.290
ctrl0/w_INC_C_s
4.491
5.008
count_col/outc_5_s0
5.555
=====
SETUP
1.971
5.555
7.526
ctrl0/state_1_s1
2.923
3.290
ctrl0/w_INC_C_s
4.491
5.008
count_col/outc_1_s0
5.555
=====
SETUP
1.971
5.555
7.526
ctrl0/state_1_s1
2.923
3.290
ctrl0/w_INC_C_s
4.491
5.008
count_col/outc_2_s0
5.555
=====
SETUP
1.971
5.555
7.526
ctrl0/state_1_s1
2.923
3.290
ctrl0/w_INC_C_s
4.491
5.008
count_col/outc_3_s0
5.555
=====
SETUP
1.971
5.555
7.526
ctrl0/state_1_s1
2.923
3.290
ctrl0/w_INC_C_s
4.491
5.008
count_col/outc_4_s0
5.555
=====
SETUP
2.004
5.461
7.465
ctrl0/state_1_s1
2.923
3.305
count_col/n21_s2
4.610
5.126
count_col/outc_5_s0
5.461
=====
SETUP
2.004
5.461
7.465
ctrl0/state_1_s1
2.923
3.305
count_col/n21_s2
4.610
5.126
count_col/outc_1_s0
5.461
=====
SETUP
2.004
5.461
7.465
ctrl0/state_1_s1
2.923
3.305
count_col/n21_s2
4.610
5.126
count_col/outc_2_s0
5.461
=====
SETUP
2.004
5.461
7.465
ctrl0/state_1_s1
2.923
3.305
count_col/n21_s2
4.610
5.126
count_col/outc_3_s0
5.461
=====
SETUP
2.004
5.461
7.465
ctrl0/state_1_s1
2.923
3.305
count_col/n21_s2
4.610
5.126
count_col/outc_4_s0
5.461
=====
SETUP
2.201
5.266
7.467
ctrl0/state_1_s1
2.923
3.305
count_col/n21_s2
4.610
5.126
count_col/outc_0_s0
5.266
=====
SETUP
2.371
5.124
7.495
ctrl0/state_1_s1
2.923
3.290
cnt_delay/n31_s2
4.106
4.568
cnt_delay/outc_10_s0
5.124
=====
SETUP
2.371
5.124
7.495
ctrl0/state_1_s1
2.923
3.290
cnt_delay/n31_s2
4.106
4.568
cnt_delay/outc_0_s0
5.124
=====
SETUP
2.371
5.124
7.495
ctrl0/state_1_s1
2.923
3.290
cnt_delay/n31_s2
4.106
4.568
cnt_delay/outc_7_s0
5.124
=====
SETUP
2.371
5.124
7.495
ctrl0/state_1_s1
2.923
3.290
cnt_delay/n31_s2
4.106
4.568
cnt_delay/outc_8_s0
5.124
=====
SETUP
2.371
5.124
7.495
ctrl0/state_1_s1
2.923
3.290
cnt_delay/n31_s2
4.106
4.568
cnt_delay/outc_9_s0
5.124
=====
SETUP
2.381
5.148
7.528
ctrl0/state_1_s1
2.923
3.290
ctrl0/w_INC_C_s
4.491
5.008
count_col/outc_0_s0
5.148
=====
SETUP
2.442
10.428
12.870
cnt_delay/outc_8_s0
7.812
8.246
ctrl0/n14_s32
8.552
9.073
ctrl0/n14_s26
9.231
9.752
ctrl0/n14_s24
9.912
10.428
ctrl0/state_3_s0
10.428
=====
HOLD
-1.292
0.159
1.451
count_row/n4_s3
0.006
0.159
clk1_s2
0.159
=====
HOLD
0.267
6.562
6.295
count_row/outc_3_s0
6.259
6.417
mem0/MEM_MEM_0_0_s
6.562
=====
HOLD
0.276
6.582
6.306
count_row/outc_0_s0
6.265
6.421
count_row/n12_s2
6.430
6.582
count_row/outc_0_s0
6.582
=====
HOLD
0.336
6.643
6.306
lsr_led0/s_A_2_s0
6.265
6.421
lsr_led0/s_A_3_s0
6.643
=====
HOLD
0.336
6.643
6.306
lsr_led0/s_A_3_s0
6.265
6.421
lsr_led0/s_A_4_s0
6.643
=====
HOLD
0.336
6.639
6.302
lsr_led0/s_A_5_s0
6.260
6.417
lsr_led0/s_A_6_s0
6.639
=====
HOLD
0.336
6.639
6.302
lsr_led0/s_A_6_s0
6.260
6.417
lsr_led0/s_A_7_s0
6.639
=====
HOLD
0.336
6.639
6.302
lsr_led0/s_A_7_s0
6.260
6.417
lsr_led0/s_A_8_s0
6.639
=====
HOLD
0.336
6.639
6.302
lsr_led0/s_A_8_s0
6.260
6.417
lsr_led0/s_A_9_s0
6.639
=====
HOLD
0.342
6.641
6.299
count_index/outc_0_s0
6.257
6.413
count_index/n8_s3
6.488
6.641
count_index/outc_1_s0
6.641
=====
HOLD
0.342
6.641
6.299
count_index/outc_0_s0
6.257
6.413
count_index/n9_s2
6.488
6.641
count_index/outc_0_s0
6.641
=====
HOLD
0.349
6.644
6.295
count_col/outc_0_s0
6.265
6.423
mem0/MEM_MEM_0_1_s
6.644
=====
HOLD
0.358
6.653
6.295
count_row/outc_2_s0
6.259
6.417
mem0/MEM_MEM_0_0_s
6.653
=====
HOLD
0.359
6.654
6.295
count_row/outc_4_s0
6.259
6.417
mem0/MEM_MEM_0_1_s
6.654
=====
HOLD
0.361
6.656
6.295
count_row/outc_3_s0
6.259
6.417
mem0/MEM_MEM_0_1_s
6.656
=====
HOLD
0.364
6.659
6.295
count_col/outc_0_s0
6.265
6.423
mem0/MEM_MEM_0_0_s
6.659
=====
HOLD
0.369
6.660
6.291
lsr_led0/s_A_9_s0
6.260
6.418
lsr_led0/s_A_10_s0
6.660
=====
HOLD
0.375
6.666
6.291
lsr_led0/s_A_4_s0
6.265
6.423
lsr_led0/s_A_5_s0
6.666
=====
HOLD
0.392
6.702
6.310
cnt_delay/outc_3_s0
6.280
6.436
cnt_delay/n15_s
6.442
6.702
cnt_delay/outc_3_s0
6.702
=====
HOLD
0.392
6.706
6.314
cnt_delay/outc_7_s0
6.284
6.440
cnt_delay/n11_s
6.446
6.706
cnt_delay/outc_7_s0
6.706
=====
HOLD
0.392
6.706
6.314
cnt_delay/outc_9_s0
6.284
6.440
cnt_delay/n9_s
6.446
6.706
cnt_delay/outc_9_s0
6.706
=====
HOLD
0.392
6.685
6.293
count_col/outc_3_s0
6.263
6.419
count_col/n10_s
6.425
6.685
count_col/outc_3_s0
6.685
=====
HOLD
0.394
1.802
1.408
clk_ibuf
0.000
0.675
clk_counter_3_s0
1.395
1.536
n10_s
1.542
1.802
clk_counter_3_s0
1.802
=====
HOLD
0.396
6.691
6.295
count_row/outc_4_s0
6.259
6.417
mem0/MEM_MEM_0_0_s
6.691
=====
HOLD
0.398
6.687
6.289
count_row/outc_3_s0
6.259
6.415
count_row/n9_s
6.427
6.687
count_row/outc_3_s0
6.687
