<subsystem_definition>

    <ports>
        <in alias="st"      type="velma_core_cs_task_cs_msgs::Status"     side="bottom"   ipc="true" />
        <out alias="cmd"    type="velma_core_cs_task_cs_msgs::Command"    side="bottom"   ipc="true" />
    </ports>

    <errors>
    </errors>

    <predicates>
    </predicates>

    <states>
        <state name="normal" is_initial="true" behavior="normal"
            init_cond="FALSE"
        />
        <behavior name="normal" 
            stop_cond="FALSE"
            err_cond="FALSE" >
        </behavior>
    </states>

    <activity period="0.01" />

    <simulation use_ros_sim_clock="true" use_sim_clock="true" />

</subsystem_definition>
