<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>libopencm3: ADC</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>libopencm3</span></a></li>
      <li><a href="pages.html"><span>General&#160;Information</span></a></li>
      <li><a href="../../html/index.html"><span>Back&#160;to&#160;Top</span></a></li>
      <li><a href="../../cm3/html/modules.html"><span>CM3&#160;Core</span></a></li>
      <li><a href="../../usb/html/modules.html"><span>Generic&#160;USB</span></a></li>
      <li><a href="../../stm32f0/html/modules.html"><span>STM32F0</span></a></li>
      <li><a href="../../stm32f1/html/modules.html"><span>STM32F1</span></a></li>
      <li><a href="../../stm32f2/html/modules.html"><span>STM32F2</span></a></li>
      <li><a href="../../stm32f3/html/modules.html"><span>STM32F3</span></a></li>
      <li><a href="modules.html"><span>STM32F4</span></a></li>
      <li><a href="../../stm32l1/html/modules.html"><span>STM32L1</span></a></li>
      <li><a href="../../lm3s/html/modules.html"><span>LM3S</span></a></li>
      <li><a href="../../lm4f/html/modules.html"><span>LM4F</span></a></li>
      <li><a href="../../lpc13xx/html/modules.html"><span>LPC13</span></a></li>
      <li><a href="../../lpc17xx/html/modules.html"><span>LPC17</span></a></li>
      <li><a href="../../lpc43xx/html/modules.html"><span>LPC43</span></a></li>
      <li><a href="../../efm32g/html/modules.html"><span>EFM32&#160;Gecko</span></a></li>
      <li><a href="../../efm32gg/html/modules.html"><span>EFM32&#160;Giant&#160;Gecko</span></a></li>
      <li><a href="../../efm32lg/html/modules.html"><span>EFM32&#160;Leopard&#160;Gecko</span></a></li>
      <li><a href="../../efm32tg/html/modules.html"><span>EFM32&#160;Tiny&#160;Gecko</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__STM32F4xx__adc__file.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">ADC<div class="ingroups"><a class="el" href="group__STM32F4xx.html">STM32F4xx</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><b>libopencm3 STM32F4xx Analog to Digital Converters</b>  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for ADC:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__STM32F4xx__adc__file.png" border="0" alt="" usemap="#group____STM32F4xx____adc____file"/>
<map name="group____STM32F4xx____adc____file" id="group____STM32F4xx____adc____file">
<area shape="rect" id="node2" href="group__STM32F4xx.html" title="Libraries for ST Microelectronics STM32F4xx series. " alt="" coords="5,5,99,38"/></map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga929c3401331118aecf2aba217d88a108"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga929c3401331118aecf2aba217d88a108">adc_off</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga929c3401331118aecf2aba217d88a108"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Off.  <a href="#ga929c3401331118aecf2aba217d88a108">More...</a><br/></td></tr>
<tr class="separator:ga929c3401331118aecf2aba217d88a108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad184024fbe1151c8d15fb09aaaf05328"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#gad184024fbe1151c8d15fb09aaaf05328">adc_enable_analog_watchdog_regular</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gad184024fbe1151c8d15fb09aaaf05328"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Analog Watchdog for Regular Conversions.  <a href="#gad184024fbe1151c8d15fb09aaaf05328">More...</a><br/></td></tr>
<tr class="separator:gad184024fbe1151c8d15fb09aaaf05328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa5256174cec880eaea7d82a1caf968"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#gaffa5256174cec880eaea7d82a1caf968">adc_disable_analog_watchdog_regular</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gaffa5256174cec880eaea7d82a1caf968"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Analog Watchdog for Regular Conversions.  <a href="#gaffa5256174cec880eaea7d82a1caf968">More...</a><br/></td></tr>
<tr class="separator:gaffa5256174cec880eaea7d82a1caf968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4cc03bbad2f235b9fb8ed1b89e24d25"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#gab4cc03bbad2f235b9fb8ed1b89e24d25">adc_enable_analog_watchdog_injected</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gab4cc03bbad2f235b9fb8ed1b89e24d25"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Analog Watchdog for Injected Conversions.  <a href="#gab4cc03bbad2f235b9fb8ed1b89e24d25">More...</a><br/></td></tr>
<tr class="separator:gab4cc03bbad2f235b9fb8ed1b89e24d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac97660f8ac7f23bd22c5a867d86dc80c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#gac97660f8ac7f23bd22c5a867d86dc80c">adc_disable_analog_watchdog_injected</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gac97660f8ac7f23bd22c5a867d86dc80c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Analog Watchdog for Injected Conversions.  <a href="#gac97660f8ac7f23bd22c5a867d86dc80c">More...</a><br/></td></tr>
<tr class="separator:gac97660f8ac7f23bd22c5a867d86dc80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b3c58283977a60ab7e94b33d502ef8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga57b3c58283977a60ab7e94b33d502ef8">adc_enable_discontinuous_mode_regular</a> (uint32_t adc, uint8_t length)</td></tr>
<tr class="memdesc:ga57b3c58283977a60ab7e94b33d502ef8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Discontinuous Mode for Regular Conversions.  <a href="#ga57b3c58283977a60ab7e94b33d502ef8">More...</a><br/></td></tr>
<tr class="separator:ga57b3c58283977a60ab7e94b33d502ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c7c004f76958f5b9d4c2f66dad7f8df"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga3c7c004f76958f5b9d4c2f66dad7f8df">adc_disable_discontinuous_mode_regular</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga3c7c004f76958f5b9d4c2f66dad7f8df"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Discontinuous Mode for Regular Conversions.  <a href="#ga3c7c004f76958f5b9d4c2f66dad7f8df">More...</a><br/></td></tr>
<tr class="separator:ga3c7c004f76958f5b9d4c2f66dad7f8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214a9ead42c311498474678796e8e768"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga214a9ead42c311498474678796e8e768">adc_enable_discontinuous_mode_injected</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga214a9ead42c311498474678796e8e768"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Discontinuous Mode for Injected Conversions.  <a href="#ga214a9ead42c311498474678796e8e768">More...</a><br/></td></tr>
<tr class="separator:ga214a9ead42c311498474678796e8e768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe352fb7c779e3b540056f0dd926e8b3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#gafe352fb7c779e3b540056f0dd926e8b3">adc_disable_discontinuous_mode_injected</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gafe352fb7c779e3b540056f0dd926e8b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Discontinuous Mode for Injected Conversions.  <a href="#gafe352fb7c779e3b540056f0dd926e8b3">More...</a><br/></td></tr>
<tr class="separator:gafe352fb7c779e3b540056f0dd926e8b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9965805fdbb3e7dd26a1afed91cc4fd2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga9965805fdbb3e7dd26a1afed91cc4fd2">adc_enable_automatic_injected_group_conversion</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga9965805fdbb3e7dd26a1afed91cc4fd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Automatic Injected Conversions.  <a href="#ga9965805fdbb3e7dd26a1afed91cc4fd2">More...</a><br/></td></tr>
<tr class="separator:ga9965805fdbb3e7dd26a1afed91cc4fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga118817f8db889310eb249519d9b8ae39"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga118817f8db889310eb249519d9b8ae39">adc_disable_automatic_injected_group_conversion</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga118817f8db889310eb249519d9b8ae39"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Automatic Injected Conversions.  <a href="#ga118817f8db889310eb249519d9b8ae39">More...</a><br/></td></tr>
<tr class="separator:ga118817f8db889310eb249519d9b8ae39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756eb74470362394a05dacf33f3e647d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga756eb74470362394a05dacf33f3e647d">adc_enable_analog_watchdog_on_all_channels</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga756eb74470362394a05dacf33f3e647d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Analog Watchdog for All Regular and/or Injected Channels.  <a href="#ga756eb74470362394a05dacf33f3e647d">More...</a><br/></td></tr>
<tr class="separator:ga756eb74470362394a05dacf33f3e647d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59be11190b92659467a130485ed3083"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#gac59be11190b92659467a130485ed3083">adc_enable_analog_watchdog_on_selected_channel</a> (uint32_t adc, uint8_t channel)</td></tr>
<tr class="memdesc:gac59be11190b92659467a130485ed3083"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Analog Watchdog for a Selected Channel.  <a href="#gac59be11190b92659467a130485ed3083">More...</a><br/></td></tr>
<tr class="separator:gac59be11190b92659467a130485ed3083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf599bfe1fc547a24acbfc573995a4688"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#gaf599bfe1fc547a24acbfc573995a4688">adc_enable_scan_mode</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gaf599bfe1fc547a24acbfc573995a4688"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set Scan Mode.  <a href="#gaf599bfe1fc547a24acbfc573995a4688">More...</a><br/></td></tr>
<tr class="separator:gaf599bfe1fc547a24acbfc573995a4688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec33198b40d7c344d9ed3fb5ee07eb3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga7ec33198b40d7c344d9ed3fb5ee07eb3">adc_disable_scan_mode</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga7ec33198b40d7c344d9ed3fb5ee07eb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Scan Mode.  <a href="#ga7ec33198b40d7c344d9ed3fb5ee07eb3">More...</a><br/></td></tr>
<tr class="separator:ga7ec33198b40d7c344d9ed3fb5ee07eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2b359caa41226508e5414a9fdf18fcd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#gab2b359caa41226508e5414a9fdf18fcd">adc_enable_eoc_interrupt_injected</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gab2b359caa41226508e5414a9fdf18fcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Injected End-Of-Conversion Interrupt.  <a href="#gab2b359caa41226508e5414a9fdf18fcd">More...</a><br/></td></tr>
<tr class="separator:gab2b359caa41226508e5414a9fdf18fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b482216ccaeeeaf22d7c5cfed7f3e2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga59b482216ccaeeeaf22d7c5cfed7f3e2">adc_disable_eoc_interrupt_injected</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga59b482216ccaeeeaf22d7c5cfed7f3e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Injected End-Of-Conversion Interrupt.  <a href="#ga59b482216ccaeeeaf22d7c5cfed7f3e2">More...</a><br/></td></tr>
<tr class="separator:ga59b482216ccaeeeaf22d7c5cfed7f3e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b700b6e953c56968935b00e335978be"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga0b700b6e953c56968935b00e335978be">adc_enable_awd_interrupt</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga0b700b6e953c56968935b00e335978be"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Analog Watchdog Interrupt.  <a href="#ga0b700b6e953c56968935b00e335978be">More...</a><br/></td></tr>
<tr class="separator:ga0b700b6e953c56968935b00e335978be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga069b1bda1850860eae190ecfb28fd9f4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga069b1bda1850860eae190ecfb28fd9f4">adc_disable_awd_interrupt</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga069b1bda1850860eae190ecfb28fd9f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Analog Watchdog Interrupt.  <a href="#ga069b1bda1850860eae190ecfb28fd9f4">More...</a><br/></td></tr>
<tr class="separator:ga069b1bda1850860eae190ecfb28fd9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga676a51c5de3ef536538c89d7cdab0e1c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga676a51c5de3ef536538c89d7cdab0e1c">adc_enable_eoc_interrupt</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga676a51c5de3ef536538c89d7cdab0e1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Regular End-Of-Conversion Interrupt.  <a href="#ga676a51c5de3ef536538c89d7cdab0e1c">More...</a><br/></td></tr>
<tr class="separator:ga676a51c5de3ef536538c89d7cdab0e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb3d778d07c0d1622a56fb2aa377ec8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga6cb3d778d07c0d1622a56fb2aa377ec8">adc_disable_eoc_interrupt</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga6cb3d778d07c0d1622a56fb2aa377ec8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Regular End-Of-Conversion Interrupt.  <a href="#ga6cb3d778d07c0d1622a56fb2aa377ec8">More...</a><br/></td></tr>
<tr class="separator:ga6cb3d778d07c0d1622a56fb2aa377ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b3b2251b860a0370967c2ee326ad338"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga0b3b2251b860a0370967c2ee326ad338">adc_start_conversion_regular</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga0b3b2251b860a0370967c2ee326ad338"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Software Triggered Conversion on Regular Channels.  <a href="#ga0b3b2251b860a0370967c2ee326ad338">More...</a><br/></td></tr>
<tr class="separator:ga0b3b2251b860a0370967c2ee326ad338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c58ab34f4fd19171b47c5b9165fa919"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga4c58ab34f4fd19171b47c5b9165fa919">adc_start_conversion_injected</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga4c58ab34f4fd19171b47c5b9165fa919"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Software Triggered Conversion on Injected Channels.  <a href="#ga4c58ab34f4fd19171b47c5b9165fa919">More...</a><br/></td></tr>
<tr class="separator:ga4c58ab34f4fd19171b47c5b9165fa919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e3c678306379082761a3b096ab8ccb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga87e3c678306379082761a3b096ab8ccb">adc_set_left_aligned</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga87e3c678306379082761a3b096ab8ccb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set the Data as Left Aligned.  <a href="#ga87e3c678306379082761a3b096ab8ccb">More...</a><br/></td></tr>
<tr class="separator:ga87e3c678306379082761a3b096ab8ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga923b0eb25e1ba298000bdc80cab9702a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga923b0eb25e1ba298000bdc80cab9702a">adc_set_right_aligned</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga923b0eb25e1ba298000bdc80cab9702a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set the Data as Right Aligned.  <a href="#ga923b0eb25e1ba298000bdc80cab9702a">More...</a><br/></td></tr>
<tr class="separator:ga923b0eb25e1ba298000bdc80cab9702a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33cd693a63bc2ae46110c758c49308f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#gac33cd693a63bc2ae46110c758c49308f">adc_enable_dma</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gac33cd693a63bc2ae46110c758c49308f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable DMA Transfers.  <a href="#gac33cd693a63bc2ae46110c758c49308f">More...</a><br/></td></tr>
<tr class="separator:gac33cd693a63bc2ae46110c758c49308f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8743bf8b2acc4299a15480e2c5d0c54f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga8743bf8b2acc4299a15480e2c5d0c54f">adc_disable_dma</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga8743bf8b2acc4299a15480e2c5d0c54f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable DMA Transfers.  <a href="#ga8743bf8b2acc4299a15480e2c5d0c54f">More...</a><br/></td></tr>
<tr class="separator:ga8743bf8b2acc4299a15480e2c5d0c54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga366654c02369a57e3a79cb395966fbeb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga366654c02369a57e3a79cb395966fbeb">adc_set_continuous_conversion_mode</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga366654c02369a57e3a79cb395966fbeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Continuous Conversion Mode.  <a href="#ga366654c02369a57e3a79cb395966fbeb">More...</a><br/></td></tr>
<tr class="separator:ga366654c02369a57e3a79cb395966fbeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b730353f6e1bb97b546101edb6c80c0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga3b730353f6e1bb97b546101edb6c80c0">adc_set_single_conversion_mode</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga3b730353f6e1bb97b546101edb6c80c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Single Conversion Mode.  <a href="#ga3b730353f6e1bb97b546101edb6c80c0">More...</a><br/></td></tr>
<tr class="separator:ga3b730353f6e1bb97b546101edb6c80c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0350c814893ca4055629da6498d1dfad"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga0350c814893ca4055629da6498d1dfad">adc_set_sample_time</a> (uint32_t adc, uint8_t channel, uint8_t time)</td></tr>
<tr class="memdesc:ga0350c814893ca4055629da6498d1dfad"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set the Sample Time for a Single Channel.  <a href="#ga0350c814893ca4055629da6498d1dfad">More...</a><br/></td></tr>
<tr class="separator:ga0350c814893ca4055629da6498d1dfad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga028c905528d6187936c2d2ed61967d73"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga028c905528d6187936c2d2ed61967d73">adc_set_sample_time_on_all_channels</a> (uint32_t adc, uint8_t time)</td></tr>
<tr class="memdesc:ga028c905528d6187936c2d2ed61967d73"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set the Sample Time for All Channels.  <a href="#ga028c905528d6187936c2d2ed61967d73">More...</a><br/></td></tr>
<tr class="separator:ga028c905528d6187936c2d2ed61967d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1385e9ff5bd39f15330d2c8d88ef54e6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga1385e9ff5bd39f15330d2c8d88ef54e6">adc_set_watchdog_high_threshold</a> (uint32_t adc, uint16_t threshold)</td></tr>
<tr class="memdesc:ga1385e9ff5bd39f15330d2c8d88ef54e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set Analog Watchdog Upper Threshold.  <a href="#ga1385e9ff5bd39f15330d2c8d88ef54e6">More...</a><br/></td></tr>
<tr class="separator:ga1385e9ff5bd39f15330d2c8d88ef54e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad625ff5ca8d177b0df9673274623f927"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#gad625ff5ca8d177b0df9673274623f927">adc_set_watchdog_low_threshold</a> (uint32_t adc, uint16_t threshold)</td></tr>
<tr class="memdesc:gad625ff5ca8d177b0df9673274623f927"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set Analog Watchdog Lower Threshold.  <a href="#gad625ff5ca8d177b0df9673274623f927">More...</a><br/></td></tr>
<tr class="separator:gad625ff5ca8d177b0df9673274623f927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace14daa8c089f21f710eeeebce100227"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#gace14daa8c089f21f710eeeebce100227">adc_set_regular_sequence</a> (uint32_t adc, uint8_t length, uint8_t channel[])</td></tr>
<tr class="memdesc:gace14daa8c089f21f710eeeebce100227"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set a Regular Channel Conversion Sequence.  <a href="#gace14daa8c089f21f710eeeebce100227">More...</a><br/></td></tr>
<tr class="separator:gace14daa8c089f21f710eeeebce100227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63cd6fdcf7156d16992b278a25acf27e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga63cd6fdcf7156d16992b278a25acf27e">adc_set_injected_sequence</a> (uint32_t adc, uint8_t length, uint8_t channel[])</td></tr>
<tr class="memdesc:ga63cd6fdcf7156d16992b278a25acf27e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set an Injected Channel Conversion Sequence.  <a href="#ga63cd6fdcf7156d16992b278a25acf27e">More...</a><br/></td></tr>
<tr class="separator:ga63cd6fdcf7156d16992b278a25acf27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf297c53a2e00673df5b85eeb87683ba2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#gaf297c53a2e00673df5b85eeb87683ba2">adc_eoc</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gaf297c53a2e00673df5b85eeb87683ba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Read the End-of-Conversion Flag.  <a href="#gaf297c53a2e00673df5b85eeb87683ba2">More...</a><br/></td></tr>
<tr class="separator:gaf297c53a2e00673df5b85eeb87683ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2a065923adced21827480f124ff4a61"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#gad2a065923adced21827480f124ff4a61">adc_eoc_injected</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gad2a065923adced21827480f124ff4a61"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Read the End-of-Conversion Flag for Injected Conversion.  <a href="#gad2a065923adced21827480f124ff4a61">More...</a><br/></td></tr>
<tr class="separator:gad2a065923adced21827480f124ff4a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c4b90afb2a3aa032794342b8eaf38e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga52c4b90afb2a3aa032794342b8eaf38e">adc_read_regular</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga52c4b90afb2a3aa032794342b8eaf38e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Read from the Regular Conversion Result Register.  <a href="#ga52c4b90afb2a3aa032794342b8eaf38e">More...</a><br/></td></tr>
<tr class="separator:ga52c4b90afb2a3aa032794342b8eaf38e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab96e1ce8d28ce696dc70e231a8da936e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#gab96e1ce8d28ce696dc70e231a8da936e">adc_read_injected</a> (uint32_t adc, uint8_t reg)</td></tr>
<tr class="memdesc:gab96e1ce8d28ce696dc70e231a8da936e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Read from an Injected Conversion Result Register.  <a href="#gab96e1ce8d28ce696dc70e231a8da936e">More...</a><br/></td></tr>
<tr class="separator:gab96e1ce8d28ce696dc70e231a8da936e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3af5b84c1af074f2c9de07b0ed73470"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#gac3af5b84c1af074f2c9de07b0ed73470">adc_set_injected_offset</a> (uint32_t adc, uint8_t reg, uint32_t offset)</td></tr>
<tr class="memdesc:gac3af5b84c1af074f2c9de07b0ed73470"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set the Injected Channel Data Offset.  <a href="#gac3af5b84c1af074f2c9de07b0ed73470">More...</a><br/></td></tr>
<tr class="separator:gac3af5b84c1af074f2c9de07b0ed73470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51f01f6dedbcfc4231e0fc1d8943d956"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga51f01f6dedbcfc4231e0fc1d8943d956">adc_power_on</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga51f01f6dedbcfc4231e0fc1d8943d956"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Power On.  <a href="#ga51f01f6dedbcfc4231e0fc1d8943d956">More...</a><br/></td></tr>
<tr class="separator:ga51f01f6dedbcfc4231e0fc1d8943d956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84de145d34b425fda2854ce2d0797c71"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga84de145d34b425fda2854ce2d0797c71">adc_set_clk_prescale</a> (uint32_t prescale)</td></tr>
<tr class="memdesc:ga84de145d34b425fda2854ce2d0797c71"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set Clock Prescale.  <a href="#ga84de145d34b425fda2854ce2d0797c71">More...</a><br/></td></tr>
<tr class="separator:ga84de145d34b425fda2854ce2d0797c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78cb8303ee1036a3c8019c5653390ea1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga78cb8303ee1036a3c8019c5653390ea1">adc_set_multi_mode</a> (uint32_t mode)</td></tr>
<tr class="memdesc:ga78cb8303ee1036a3c8019c5653390ea1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set Dual/Triple Mode.  <a href="#ga78cb8303ee1036a3c8019c5653390ea1">More...</a><br/></td></tr>
<tr class="separator:ga78cb8303ee1036a3c8019c5653390ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76c6bccdcf0c0c25bacd9aef5aa41802"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga76c6bccdcf0c0c25bacd9aef5aa41802">adc_enable_external_trigger_regular</a> (uint32_t adc, uint32_t trigger, uint32_t polarity)</td></tr>
<tr class="memdesc:ga76c6bccdcf0c0c25bacd9aef5aa41802"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable an External Trigger for Regular Channels.  <a href="#ga76c6bccdcf0c0c25bacd9aef5aa41802">More...</a><br/></td></tr>
<tr class="separator:ga76c6bccdcf0c0c25bacd9aef5aa41802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf91d45a5dcbc9d884a9f878ff6323bbe"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#gaf91d45a5dcbc9d884a9f878ff6323bbe">adc_disable_external_trigger_regular</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gaf91d45a5dcbc9d884a9f878ff6323bbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable an External Trigger for Regular Channels.  <a href="#gaf91d45a5dcbc9d884a9f878ff6323bbe">More...</a><br/></td></tr>
<tr class="separator:gaf91d45a5dcbc9d884a9f878ff6323bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a7e5a8b30daf2377e9746a3ba342e6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga80a7e5a8b30daf2377e9746a3ba342e6">adc_enable_external_trigger_injected</a> (uint32_t adc, uint32_t trigger, uint32_t polarity)</td></tr>
<tr class="memdesc:ga80a7e5a8b30daf2377e9746a3ba342e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable an External Trigger for Injected Channels.  <a href="#ga80a7e5a8b30daf2377e9746a3ba342e6">More...</a><br/></td></tr>
<tr class="separator:ga80a7e5a8b30daf2377e9746a3ba342e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b130efffc0025a70451ea3f26c714b6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga8b130efffc0025a70451ea3f26c714b6">adc_disable_external_trigger_injected</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga8b130efffc0025a70451ea3f26c714b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable an External Trigger for Injected Channels.  <a href="#ga8b130efffc0025a70451ea3f26c714b6">More...</a><br/></td></tr>
<tr class="separator:ga8b130efffc0025a70451ea3f26c714b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a321611830c50c5aba6d97471dc9eb4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga6a321611830c50c5aba6d97471dc9eb4">adc_set_resolution</a> (uint32_t adc, uint32_t resolution)</td></tr>
<tr class="memdesc:ga6a321611830c50c5aba6d97471dc9eb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set Resolution.  <a href="#ga6a321611830c50c5aba6d97471dc9eb4">More...</a><br/></td></tr>
<tr class="separator:ga6a321611830c50c5aba6d97471dc9eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f618863d8b3ae15dc18035ce894e746"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga9f618863d8b3ae15dc18035ce894e746">adc_enable_overrun_interrupt</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga9f618863d8b3ae15dc18035ce894e746"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable the Overrun Interrupt.  <a href="#ga9f618863d8b3ae15dc18035ce894e746">More...</a><br/></td></tr>
<tr class="separator:ga9f618863d8b3ae15dc18035ce894e746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga154b9e664c58d05e70fb194f9457a61e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga154b9e664c58d05e70fb194f9457a61e">adc_disable_overrun_interrupt</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga154b9e664c58d05e70fb194f9457a61e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable the Overrun Interrupt.  <a href="#ga154b9e664c58d05e70fb194f9457a61e">More...</a><br/></td></tr>
<tr class="separator:ga154b9e664c58d05e70fb194f9457a61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8748ca84ef6a2301ea78d0a88bdb177"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#gad8748ca84ef6a2301ea78d0a88bdb177">adc_get_overrun_flag</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gad8748ca84ef6a2301ea78d0a88bdb177"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Read the Overrun Flag.  <a href="#gad8748ca84ef6a2301ea78d0a88bdb177">More...</a><br/></td></tr>
<tr class="separator:gad8748ca84ef6a2301ea78d0a88bdb177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga397913c6f9e83653e20fd54233a77dac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga397913c6f9e83653e20fd54233a77dac">adc_clear_overrun_flag</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga397913c6f9e83653e20fd54233a77dac"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Clear Overrun Flags.  <a href="#ga397913c6f9e83653e20fd54233a77dac">More...</a><br/></td></tr>
<tr class="separator:ga397913c6f9e83653e20fd54233a77dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d5d9107ff8181171c5cf5c76b971fff"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga7d5d9107ff8181171c5cf5c76b971fff">adc_eoc_after_each</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga7d5d9107ff8181171c5cf5c76b971fff"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable an EOC for Each Conversion.  <a href="#ga7d5d9107ff8181171c5cf5c76b971fff">More...</a><br/></td></tr>
<tr class="separator:ga7d5d9107ff8181171c5cf5c76b971fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac297992b6d3f1162330dcc84e3245318"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#gac297992b6d3f1162330dcc84e3245318">adc_eoc_after_group</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gac297992b6d3f1162330dcc84e3245318"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable the EOC for Each Conversion.  <a href="#gac297992b6d3f1162330dcc84e3245318">More...</a><br/></td></tr>
<tr class="separator:gac297992b6d3f1162330dcc84e3245318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b823b874b5355a8ce0c99dd2767fa58"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga3b823b874b5355a8ce0c99dd2767fa58">adc_set_dma_continue</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga3b823b874b5355a8ce0c99dd2767fa58"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set DMA to Continue.  <a href="#ga3b823b874b5355a8ce0c99dd2767fa58">More...</a><br/></td></tr>
<tr class="separator:ga3b823b874b5355a8ce0c99dd2767fa58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29387ac7c1069343849a29d77cdcd4c8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga29387ac7c1069343849a29d77cdcd4c8">adc_set_dma_terminate</a> (uint32_t adc)</td></tr>
<tr class="memdesc:ga29387ac7c1069343849a29d77cdcd4c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set DMA to Terminate.  <a href="#ga29387ac7c1069343849a29d77cdcd4c8">More...</a><br/></td></tr>
<tr class="separator:ga29387ac7c1069343849a29d77cdcd4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaecf7b26e7d55235fa4e99c93fc4da9d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#gaaecf7b26e7d55235fa4e99c93fc4da9d">adc_awd</a> (uint32_t adc)</td></tr>
<tr class="memdesc:gaaecf7b26e7d55235fa4e99c93fc4da9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Read the Analog Watchdog Flag.  <a href="#gaaecf7b26e7d55235fa4e99c93fc4da9d">More...</a><br/></td></tr>
<tr class="separator:gaaecf7b26e7d55235fa4e99c93fc4da9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e06102aeaf2f57f34c2b12124bd8be6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#ga9e06102aeaf2f57f34c2b12124bd8be6">adc_enable_temperature_sensor</a> ()</td></tr>
<tr class="memdesc:ga9e06102aeaf2f57f34c2b12124bd8be6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable The Temperature Sensor.  <a href="#ga9e06102aeaf2f57f34c2b12124bd8be6">More...</a><br/></td></tr>
<tr class="separator:ga9e06102aeaf2f57f34c2b12124bd8be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf48a61c4eabe5a06980f2379fe21e250"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F4xx__adc__file.html#gaf48a61c4eabe5a06980f2379fe21e250">adc_disable_temperature_sensor</a> ()</td></tr>
<tr class="memdesc:gaf48a61c4eabe5a06980f2379fe21e250"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable The Temperature Sensor.  <a href="#gaf48a61c4eabe5a06980f2379fe21e250">More...</a><br/></td></tr>
<tr class="separator:gaf48a61c4eabe5a06980f2379fe21e250"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p><b>libopencm3 STM32F4xx Analog to Digital Converters</b> </p>
<dl class="section author"><dt>Author</dt><dd> &copy;  2012 Ken Sarkies <a href="#" onclick="location.href='mai'+'lto:'+'ksa'+'rk'+'ies'+'@i'+'nte'+'rn'+'ode'+'.o'+'n.n'+'et'; return false;">ksark<span style="display: none;">.nosp@m.</span>ies@<span style="display: none;">.nosp@m.</span>inter<span style="display: none;">.nosp@m.</span>node<span style="display: none;">.nosp@m.</span>.on.n<span style="display: none;">.nosp@m.</span>et</a></dd></dl>
<dl class="section date"><dt>Date</dt><dd>30 August 2012</dd></dl>
<p>This library supports the A/D Converter Control System in the STM32 series of ARM Cortex Microcontrollers by ST Microelectronics.</p>
<p>Devices can have up to three A/D converters each with their own set of registers. However all the A/D converters share a common clock which is prescaled from the APB2 clock by default by a minimum factor of 2 to a maximum of 8. The ADC resolution can be set to 12, 10, 8 or 6 bits.</p>
<p>Each A/D converter has up to 19 channels: </p>
<ul>
<li>On ADC1 the analog channels 16 is internally connected to the temperature sensor, channel 17 to V<sub>REFINT</sub>, and channel 18 to V<sub>BATT</sub>. </li>
<li>On ADC2 and ADC3 the analog channels 16 - 18 are not used.</li>
</ul>
<p>The conversions can occur as a one-off conversion whereby the process stops once conversion is complete. The conversions can also be continuous wherein a new conversion starts immediately the previous conversion has ended.</p>
<p>Conversion can occur as a single channel conversion or a scan of a group of channels in either continuous or one-off mode. If more than one channel is converted in a scan group, DMA must be used to transfer the data as there is only one result register available. An interrupt can be set to occur at the end of conversion, which occurs after all channels have been scanned.</p>
<p>A discontinuous mode allows a subgroup of group of a channels to be converted in bursts of a given length.</p>
<p>Injected conversions allow a second group of channels to be converted separately from the regular group. An interrupt can be set to occur at the end of conversion, which occurs after all channels have been scanned.</p>
<h1><a class="anchor" id="adc_f4_api_ex"></a>
Basic ADC Handling API.</h1>
<p>Example 1: Simple single channel conversion polled. Enable the peripheral clock and ADC, reset ADC and set the prescaler divider. Set multiple mode to independent.</p>
<div class="fragment"><div class="line"><a class="code" href="group__gpio__defines.html#ga733d745a0b6840f22b516979ce7a92c9">gpio_mode_setup</a>(<a class="code" href="group__gpio__port__id.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>, <a class="code" href="group__gpio__mode.html#ga7a04f9ab65ad572ad20791a35009220c">GPIO_MODE_ANALOG</a>, <a class="code" href="group__gpio__pup.html#gad53ebddfcc3973120b1c0271423f131e">GPIO_PUPD_NONE</a>, <a class="code" href="group__gpio__pin__id.html#gabe59d3a7ce7a18e9440bd54cae1f3fc8">GPIO1</a>);</div>
<div class="line"><a class="code" href="group__rcc__defines.html#gaaf3dd53c1ced02082fce0076976547a8">rcc_peripheral_enable_clock</a>(&amp;<a class="code" href="rcc_8h.html#a6d4cd87f49d551c356fed82cbbddc5a4">RCC_APB2ENR</a>, <a class="code" href="rcc_8h.html#a57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>);</div>
<div class="line"><a class="code" href="group__STM32F4xx__adc__file.html#ga84de145d34b425fda2854ce2d0797c71">adc_set_clk_prescale</a>(RCC_CFGR_ADCPRE_BY2);</div>
<div class="line"><a class="code" href="group__STM32F4xx__adc__file.html#ga7ec33198b40d7c344d9ed3fb5ee07eb3">adc_disable_scan_mode</a>(<a class="code" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>);</div>
<div class="line"><a class="code" href="group__STM32F4xx__adc__file.html#ga3b730353f6e1bb97b546101edb6c80c0">adc_set_single_conversion_mode</a>(<a class="code" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>);</div>
<div class="line"><a class="code" href="group__STM32F4xx__adc__file.html#ga0350c814893ca4055629da6498d1dfad">adc_set_sample_time</a>(<a class="code" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>, <a class="code" href="group__adc__channel.html#ga9624905d53d0560f4b4a6e5983e11ae0">ADC_CHANNEL0</a>, ADC_SMPR1_SMP_1DOT5CYC);</div>
<div class="line">uint8_t channels[] = <a class="code" href="group__adc__channel.html#ga9624905d53d0560f4b4a6e5983e11ae0">ADC_CHANNEL0</a>;</div>
<div class="line"><a class="code" href="group__STM32F4xx__adc__file.html#gace14daa8c089f21f710eeeebce100227">adc_set_regular_sequence</a>(<a class="code" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>, 1, channels);</div>
<div class="line"><a class="code" href="group__STM32F4xx__adc__file.html#ga78cb8303ee1036a3c8019c5653390ea1">adc_set_multi_mode</a>(<a class="code" href="group__adc__multi__mode.html#ga79f321af423af2c4006b7a1bf9dbb937">ADC_CCR_MULTI_INDEPENDENT</a>);</div>
<div class="line"><a class="code" href="group__STM32F4xx__adc__file.html#ga51f01f6dedbcfc4231e0fc1d8943d956">adc_power_on</a>(<a class="code" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>);</div>
<div class="line"><a class="code" href="group__STM32F4xx__adc__file.html#ga0b3b2251b860a0370967c2ee326ad338">adc_start_conversion_regular</a>(<a class="code" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>);</div>
<div class="line"><span class="keywordflow">while</span> (! <a class="code" href="group__STM32F4xx__adc__file.html#gaf297c53a2e00673df5b85eeb87683ba2">adc_eoc</a>(<a class="code" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>));</div>
<div class="line">reg16 = <a class="code" href="group__STM32F4xx__adc__file.html#ga52c4b90afb2a3aa032794342b8eaf38e">adc_read_regular</a>(<a class="code" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>);</div>
</div><!-- fragment --><p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a> </p>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gaaecf7b26e7d55235fa4e99c93fc4da9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool adc_awd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Read the Analog Watchdog Flag. </p>
<p>This flag is set when the converted voltage crosses the high or low thresholds.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>bool. AWD flag. </dd></dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l01009">1009</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00061">ADC_SR</a>, and <a class="el" href="adc_8h_source.html#l00211">ADC_SR_AWD</a>.</p>

</div>
</div>
<a class="anchor" id="ga397913c6f9e83653e20fd54233a77dac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_clear_overrun_flag </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Clear Overrun Flags. </p>
<p>The overrun flag is cleared. Note that if an overrun occurs, DMA is terminated. The flag must be cleared and the DMA stream and ADC reinitialised to resume conversions (see the reference manual).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Unsigned int32 conversion result. </dd></dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00939">939</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00061">ADC_SR</a>, and <a class="el" href="adc_8h_source.html#l00206">ADC_SR_OVR</a>.</p>

</div>
</div>
<a class="anchor" id="gac97660f8ac7f23bd22c5a867d86dc80c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_analog_watchdog_injected </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Analog Watchdog for Injected Conversions. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00149">149</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00067">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00240">ADC_CR1_JAWDEN</a>.</p>

</div>
</div>
<a class="anchor" id="gaffa5256174cec880eaea7d82a1caf968"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_analog_watchdog_regular </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Analog Watchdog for Regular Conversions. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00123">123</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00067">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00237">ADC_CR1_AWDEN</a>.</p>

</div>
</div>
<a class="anchor" id="ga118817f8db889310eb249519d9b8ae39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_automatic_injected_group_conversion </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Automatic Injected Conversions. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00238">238</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00067">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00267">ADC_CR1_JAUTO</a>.</p>

</div>
</div>
<a class="anchor" id="ga069b1bda1850860eae190ecfb28fd9f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_awd_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Analog Watchdog Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00359">359</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00067">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00279">ADC_CR1_AWDIE</a>.</p>

</div>
</div>
<a class="anchor" id="gafe352fb7c779e3b540056f0dd926e8b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_discontinuous_mode_injected </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Discontinuous Mode for Injected Conversions. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00211">211</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00067">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00261">ADC_CR1_JDISCEN</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c7c004f76958f5b9d4c2f66dad7f8df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_discontinuous_mode_regular </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Discontinuous Mode for Regular Conversions. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00185">185</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00067">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00264">ADC_CR1_DISCEN</a>.</p>

</div>
</div>
<a class="anchor" id="ga8743bf8b2acc4299a15480e2c5d0c54f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_dma </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable DMA Transfers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00461">461</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00073">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00437">ADC_CR2_DMA</a>.</p>

</div>
</div>
<a class="anchor" id="ga6cb3d778d07c0d1622a56fb2aa377ec8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_eoc_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Regular End-Of-Conversion Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00381">381</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00067">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00282">ADC_CR1_EOCIE</a>.</p>

</div>
</div>
<a class="anchor" id="ga59b482216ccaeeeaf22d7c5cfed7f3e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_eoc_interrupt_injected </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Injected End-Of-Conversion Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00337">337</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00067">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00276">ADC_CR1_JEOCIE</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b130efffc0025a70451ea3f26c714b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_external_trigger_injected </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable an External Trigger for Injected Channels. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00862">862</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00073">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00396">ADC_CR2_JEXTEN_MASK</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00226">adc_enable_automatic_injected_group_conversion()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F4xx__adc__file_ga8b130efffc0025a70451ea3f26c714b6_icgraph.png" border="0" usemap="#group__STM32F4xx__adc__file_ga8b130efffc0025a70451ea3f26c714b6_icgraph" alt=""/></div>
<map name="group__STM32F4xx__adc__file_ga8b130efffc0025a70451ea3f26c714b6_icgraph" id="group__STM32F4xx__adc__file_ga8b130efffc0025a70451ea3f26c714b6_icgraph">
<area shape="rect" id="node3" href="group__STM32F4xx__adc__file.html#ga9965805fdbb3e7dd26a1afed91cc4fd2" title="ADC Enable Automatic Injected Conversions. " alt="" coords="199,5,380,59"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gaf91d45a5dcbc9d884a9f878ff6323bbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_external_trigger_regular </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable an External Trigger for Regular Channels. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00829">829</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00073">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00335">ADC_CR2_EXTEN_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga154b9e664c58d05e70fb194f9457a61e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_overrun_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable the Overrun Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00907">907</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00067">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00216">ADC_CR1_OVRIE</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ec33198b40d7c344d9ed3fb5ee07eb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_scan_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Scan Mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00315">315</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00067">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00273">ADC_CR1_SCAN</a>.</p>

</div>
</div>
<a class="anchor" id="gaf48a61c4eabe5a06980f2379fe21e250"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_temperature_sensor </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable The Temperature Sensor. </p>
<p>Disabling this will reduce power consumption from the sensor and the reference voltage measurements.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l01037">1037</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00171">ADC_CCR</a>, and <a class="el" href="adc_8h_source.html#l00665">ADC_CCR_TSVREFE</a>.</p>

</div>
</div>
<a class="anchor" id="gab4cc03bbad2f235b9fb8ed1b89e24d25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_analog_watchdog_injected </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Analog Watchdog for Injected Conversions. </p>
<p>The analog watchdog allows the monitoring of an analog signal between two threshold levels. The thresholds must be preset. Comparison is done before data alignment takes place, so the thresholds are left-aligned.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00138">138</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00067">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00240">ADC_CR1_JAWDEN</a>.</p>

</div>
</div>
<a class="anchor" id="ga756eb74470362394a05dacf33f3e647d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_analog_watchdog_on_all_channels </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Analog Watchdog for All Regular and/or Injected Channels. </p>
<p>The analog watchdog allows the monitoring of an analog signal between two threshold levels. The thresholds must be preset. Comparison is done before data alignment takes place, so the thresholds are left-aligned.</p>
<dl class="section note"><dt>Note</dt><dd>The analog watchdog must be enabled for either or both of the regular or injected channels. If neither are enabled, the analog watchdog feature will be disabled. <a class="el" href="group__STM32F4xx__adc__file.html#gab4cc03bbad2f235b9fb8ed1b89e24d25">adc_enable_analog_watchdog_injected</a>, <a class="el" href="group__STM32F4xx__adc__file.html#gad184024fbe1151c8d15fb09aaaf05328">adc_enable_analog_watchdog_regular</a>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00259">259</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00067">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00270">ADC_CR1_AWDSGL</a>.</p>

</div>
</div>
<a class="anchor" id="gac59be11190b92659467a130485ed3083"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_analog_watchdog_on_selected_channel </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Analog Watchdog for a Selected Channel. </p>
<p>The analog watchdog allows the monitoring of an analog signal between two threshold levels. The thresholds must be preset. Comparison is done before data alignment takes place, so the thresholds are left-aligned.</p>
<dl class="section note"><dt>Note</dt><dd>The analog watchdog must be enabled for either or both of the regular or injected channels. If neither are enabled, the analog watchdog feature will be disabled. If both are enabled, the same channel number is monitored. <a class="el" href="group__STM32F4xx__adc__file.html#gab4cc03bbad2f235b9fb8ed1b89e24d25">adc_enable_analog_watchdog_injected</a>, <a class="el" href="group__STM32F4xx__adc__file.html#gad184024fbe1151c8d15fb09aaaf05328">adc_enable_analog_watchdog_regular</a>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>Unsigned int8. ADC channel number <a class="el" href="group__adc__watchdog__channel.html">ADC watchdog channel</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00281">281</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00067">ADC_CR1</a>, <a class="el" href="adc_8h_source.html#l00316">ADC_CR1_AWDCH_MASK</a>, and <a class="el" href="adc_8h_source.html#l00270">ADC_CR1_AWDSGL</a>.</p>

</div>
</div>
<a class="anchor" id="gad184024fbe1151c8d15fb09aaaf05328"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_analog_watchdog_regular </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Analog Watchdog for Regular Conversions. </p>
<p>The analog watchdog allows the monitoring of an analog signal between two threshold levels. The thresholds must be preset. Comparison is done before data alignment takes place, so the thresholds are left-aligned.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00112">112</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00067">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00237">ADC_CR1_AWDEN</a>.</p>

</div>
</div>
<a class="anchor" id="ga9965805fdbb3e7dd26a1afed91cc4fd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_automatic_injected_group_conversion </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Automatic Injected Conversions. </p>
<p>The ADC converts a defined injected group of channels immediately after the regular channels have been converted. The external trigger on the injected channels is disabled as required.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00226">226</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00067">ADC_CR1</a>, <a class="el" href="adc_8h_source.html#l00267">ADC_CR1_JAUTO</a>, and <a class="el" href="adc_8c_source.html#l00862">adc_disable_external_trigger_injected()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F4xx__adc__file_ga9965805fdbb3e7dd26a1afed91cc4fd2_cgraph.png" border="0" usemap="#group__STM32F4xx__adc__file_ga9965805fdbb3e7dd26a1afed91cc4fd2_cgraph" alt=""/></div>
<map name="group__STM32F4xx__adc__file_ga9965805fdbb3e7dd26a1afed91cc4fd2_cgraph" id="group__STM32F4xx__adc__file_ga9965805fdbb3e7dd26a1afed91cc4fd2_cgraph">
<area shape="rect" id="node3" href="group__STM32F4xx__adc__file.html#ga8b130efffc0025a70451ea3f26c714b6" title="ADC Disable an External Trigger for Injected Channels. " alt="" coords="237,5,381,59"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga0b700b6e953c56968935b00e335978be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_awd_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Analog Watchdog Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00348">348</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00067">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00279">ADC_CR1_AWDIE</a>.</p>

</div>
</div>
<a class="anchor" id="ga214a9ead42c311498474678796e8e768"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_discontinuous_mode_injected </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Discontinuous Mode for Injected Conversions. </p>
<p>In this mode the ADC converts sequentially one channel of the defined group of injected channels, cycling back to the first channel in the group once the entire group has been converted.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00200">200</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00067">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00261">ADC_CR1_JDISCEN</a>.</p>

</div>
</div>
<a class="anchor" id="ga57b3c58283977a60ab7e94b33d502ef8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_discontinuous_mode_regular </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Discontinuous Mode for Regular Conversions. </p>
<p>In this mode the ADC converts, on each trigger, a subgroup of up to 8 of the defined regular channel group. The subgroup is defined by the number of consecutive channels to be converted. After a subgroup has been converted the next trigger will start conversion of the immediately following subgroup of the same length or until the whole group has all been converted. When the the whole group has been converted, the next trigger will restart conversion of the subgroup at the beginning of the whole group.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>Unsigned int8. Number of channels in the group <a class="el" href="group__adc__cr1__discnum.html">ADC Number of channels in discontinuous mode.</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00170">170</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00067">ADC_CR1</a>, <a class="el" href="adc_8h_source.html#l00264">ADC_CR1_DISCEN</a>, and <a class="el" href="adc_8h_source.html#l00258">ADC_CR1_DISCNUM_SHIFT</a>.</p>

</div>
</div>
<a class="anchor" id="gac33cd693a63bc2ae46110c758c49308f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_dma </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable DMA Transfers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00450">450</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00073">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00437">ADC_CR2_DMA</a>.</p>

</div>
</div>
<a class="anchor" id="ga676a51c5de3ef536538c89d7cdab0e1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_eoc_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Regular End-Of-Conversion Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00370">370</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00067">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00282">ADC_CR1_EOCIE</a>.</p>

</div>
</div>
<a class="anchor" id="gab2b359caa41226508e5414a9fdf18fcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_eoc_interrupt_injected </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Injected End-Of-Conversion Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00326">326</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00067">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00276">ADC_CR1_JEOCIE</a>.</p>

</div>
</div>
<a class="anchor" id="ga80a7e5a8b30daf2377e9746a3ba342e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_external_trigger_injected </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>trigger</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>polarity</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable an External Trigger for Injected Channels. </p>
<p>This enables an external trigger for set of defined injected channels, and sets the polarity of the trigger event: rising or falling edge or both.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">trigger</td><td>Unsigned int8. Trigger identifier <a class="el" href="group__adc__trigger__injected.html">ADC Trigger Identifier for Injected group</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">polarity</td><td>Unsigned int32. Trigger polarity <a class="el" href="group__adc__trigger__polarity__injected.html">ADC Injected Trigger Polarity</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00846">846</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00073">ADC_CR2</a>, <a class="el" href="adc_8h_source.html#l00396">ADC_CR2_JEXTEN_MASK</a>, and <a class="el" href="adc_8h_source.html#l00422">ADC_CR2_JEXTSEL_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga76c6bccdcf0c0c25bacd9aef5aa41802"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_external_trigger_regular </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>trigger</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>polarity</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable an External Trigger for Regular Channels. </p>
<p>This enables an external trigger for set of defined regular channels, and sets the polarity of the trigger event: rising or falling edge or both. Note that if the trigger polarity is zero, triggering is disabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">trigger</td><td>Unsigned int32. Trigger identifier <a class="el" href="group__adc__trigger__regular.html">ADC Trigger Identifier for Regular group</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">polarity</td><td>Unsigned int32. Trigger polarity <a class="el" href="group__adc__trigger__polarity__regular.html">ADC Trigger Polarity</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00813">813</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00073">ADC_CR2</a>, <a class="el" href="adc_8h_source.html#l00335">ADC_CR2_EXTEN_MASK</a>, and <a class="el" href="adc_8h_source.html#l00377">ADC_CR2_EXTSEL_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f618863d8b3ae15dc18035ce894e746"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_overrun_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable the Overrun Interrupt. </p>
<p>The overrun interrupt is generated when data is not read from a result register before the next conversion is written. If DMA is enabled, all transfers are terminated and any conversion sequence is aborted.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00896">896</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00067">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00216">ADC_CR1_OVRIE</a>.</p>

</div>
</div>
<a class="anchor" id="gaf599bfe1fc547a24acbfc573995a4688"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_scan_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set Scan Mode. </p>
<p>In this mode a conversion consists of a scan of the predefined set of channels, regular and injected, each channel conversion immediately following the previous one. It can use single, continuous or discontinuous mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00304">304</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00067">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00273">ADC_CR1_SCAN</a>.</p>

</div>
</div>
<a class="anchor" id="ga9e06102aeaf2f57f34c2b12124bd8be6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_temperature_sensor </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable The Temperature Sensor. </p>
<p>This enables both the sensor and the reference voltage measurements on channels 16 and 17. These are only available on ADC1 channel 16 and 17 respectively.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l01023">1023</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00171">ADC_CCR</a>, and <a class="el" href="adc_8h_source.html#l00665">ADC_CCR_TSVREFE</a>.</p>

</div>
</div>
<a class="anchor" id="gaf297c53a2e00673df5b85eeb87683ba2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool adc_eoc </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Read the End-of-Conversion Flag. </p>
<p>This flag is set after all channels of a regular or injected group have been converted.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>bool. End of conversion flag. </dd></dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00661">661</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00061">ADC_SR</a>, and <a class="el" href="adc_8h_source.html#l00210">ADC_SR_EOC</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d5d9107ff8181171c5cf5c76b971fff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_eoc_after_each </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable an EOC for Each Conversion. </p>
<p>The EOC is set after each conversion in a sequence rather than at the end of the sequence. Overrun detection is enabled only if DMA is enabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00954">954</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00073">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00431">ADC_CR2_EOCS</a>.</p>

</div>
</div>
<a class="anchor" id="gac297992b6d3f1162330dcc84e3245318"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_eoc_after_group </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable the EOC for Each Conversion. </p>
<p>The EOC is set at the end of each sequence rather than after each conversion in the sequence. Overrun detection is enabled always.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00968">968</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00073">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00431">ADC_CR2_EOCS</a>.</p>

</div>
</div>
<a class="anchor" id="gad2a065923adced21827480f124ff4a61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool adc_eoc_injected </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Read the End-of-Conversion Flag for Injected Conversion. </p>
<p>This flag is set after all channels of an injected group have been converted.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>bool. End of conversion flag. </dd></dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00675">675</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00061">ADC_SR</a>, and <a class="el" href="adc_8h_source.html#l00209">ADC_SR_JEOC</a>.</p>

</div>
</div>
<a class="anchor" id="gad8748ca84ef6a2301ea78d0a88bdb177"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool adc_get_overrun_flag </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Read the Overrun Flag. </p>
<p>The overrun flag is set when data is not read from a result register before the next conversion is written. If DMA is enabled, all transfers are terminated and any conversion sequence is aborted.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Unsigned int32 conversion result. </dd></dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00923">923</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00061">ADC_SR</a>, and <a class="el" href="adc_8h_source.html#l00206">ADC_SR_OVR</a>.</p>

</div>
</div>
<a class="anchor" id="ga929c3401331118aecf2aba217d88a108"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_off </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Off. </p>
<p>Turn off the ADC to reduce power consumption to a few microamps.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00097">97</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00073">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00450">ADC_CR2_ADON</a>.</p>

</div>
</div>
<a class="anchor" id="ga51f01f6dedbcfc4231e0fc1d8943d956"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_power_on </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Power On. </p>
<p>If the ADC is in power-down mode then it is powered up. The application needs to wait a time of about 3 microseconds for stabilization before using the ADC. If the ADC is already on this function call will have no effect.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00764">764</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00073">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00450">ADC_CR2_ADON</a>.</p>

</div>
</div>
<a class="anchor" id="gab96e1ce8d28ce696dc70e231a8da936e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t adc_read_injected </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Read from an Injected Conversion Result Register. </p>
<p>The result read back from the selected injected result register (one of four) is 12 bits, right or left aligned within the first 16 bits. The result can have a negative value if the injected channel offset has been set </p>
<dl class="section see"><dt>See Also</dt><dd><a class="el" href="group__STM32F4xx__adc__file.html#gac3af5b84c1af074f2c9de07b0ed73470" title="ADC Set the Injected Channel Data Offset. ">adc_set_injected_offset</a>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">reg</td><td>Unsigned int8. Register number (1 ... 4). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Unsigned int32 conversion result. </dd></dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00709">709</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00145">ADC_JDR1</a>, <a class="el" href="adc_8h_source.html#l00146">ADC_JDR2</a>, <a class="el" href="adc_8h_source.html#l00147">ADC_JDR3</a>, and <a class="el" href="adc_8h_source.html#l00148">ADC_JDR4</a>.</p>

</div>
</div>
<a class="anchor" id="ga52c4b90afb2a3aa032794342b8eaf38e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t adc_read_regular </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Read from the Regular Conversion Result Register. </p>
<p>The result read back is 12 bits, right or left aligned within the first 16 bits. For ADC1 only, the higher 16 bits will hold the result from ADC2 if an appropriate dual mode has been set </p>
<dl class="section see"><dt>See Also</dt><dd>adc_set_dual_mode.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Unsigned int32 conversion result. </dd></dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00691">691</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00163">ADC_DR</a>.</p>

</div>
</div>
<a class="anchor" id="ga84de145d34b425fda2854ce2d0797c71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_clk_prescale </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>prescale</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set Clock Prescale. </p>
<p>The ADC clock taken from the APB2 clock can be scaled down by 2, 4, 6 or 8.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">prescale</td><td>Unsigned int32. Prescale value for ADC Clock <a class="el" href="group__adc__ccr__adcpre.html">ADC Prescale</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00778">778</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00171">ADC_CCR</a>, and <a class="el" href="adc_8h_source.html#l00683">ADC_CCR_ADCPRE_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga366654c02369a57e3a79cb395966fbeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_continuous_conversion_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Continuous Conversion Mode. </p>
<p>In this mode the ADC starts a new conversion of a single channel or a channel group immediately following completion of the previous channel group conversion.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00475">475</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00073">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00442">ADC_CR2_CONT</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b823b874b5355a8ce0c99dd2767fa58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_dma_continue </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set DMA to Continue. </p>
<p>This must be set to allow DMA to continue to operate after the last conversion in the DMA sequence. This allows DMA to be used in continuous circular mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00982">982</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00073">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00434">ADC_CR2_DDS</a>.</p>

</div>
</div>
<a class="anchor" id="ga29387ac7c1069343849a29d77cdcd4c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_dma_terminate </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set DMA to Terminate. </p>
<p>This must be set to allow DMA to terminate after the last conversion in the DMA sequence. This can avoid overrun errors.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00996">996</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00073">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00434">ADC_CR2_DDS</a>.</p>

</div>
</div>
<a class="anchor" id="gac3af5b84c1af074f2c9de07b0ed73470"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_injected_offset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set the Injected Channel Data Offset. </p>
<p>This value is subtracted from the injected channel results after conversion is complete, and can result in negative results. A separate value can be specified for each injected data register.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">reg</td><td>Unsigned int8. Register number (1 ... 4). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">offset</td><td>Unsigned int32. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00736">736</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00091">ADC_JOFR1</a>, <a class="el" href="adc_8h_source.html#l00092">ADC_JOFR2</a>, <a class="el" href="adc_8h_source.html#l00093">ADC_JOFR3</a>, and <a class="el" href="adc_8h_source.html#l00094">ADC_JOFR4</a>.</p>

</div>
</div>
<a class="anchor" id="ga63cd6fdcf7156d16992b278a25acf27e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_injected_sequence </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>[]&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set an Injected Channel Conversion Sequence. </p>
<p>Defines a sequence of channels to be converted as an injected group with a length from 1 to 4 channels. If this is called during conversion, the current conversion is reset and conversion begins again with the newly defined group.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>Unsigned int8. Number of channels in the group. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>Unsigned int8[]. Set of channels in sequence, integers 0..18 </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00632">632</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00139">ADC_JSQR</a>, <a class="el" href="adc_8h_source.html#l00591">ADC_JSQR_JL_VAL</a>, and <a class="el" href="adc_8h_source.html#l00590">ADC_JSQR_JSQ_VAL</a>.</p>

</div>
</div>
<a class="anchor" id="ga87e3c678306379082761a3b096ab8ccb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_left_aligned </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set the Data as Left Aligned. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00428">428</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00073">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00428">ADC_CR2_ALIGN</a>.</p>

</div>
</div>
<a class="anchor" id="ga78cb8303ee1036a3c8019c5653390ea1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_multi_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set Dual/Triple Mode. </p>
<p>The multiple mode uses ADC1 as master, ADC2 and optionally ADC3 in a slave arrangement. This setting is applied to ADC1 only.</p>
<p>The various modes possible are described in the reference manual.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>Unsigned int32. Multiple mode selection from <a class="el" href="group__adc__multi__mode.html">ADC Multi mode selection</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00795">795</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00171">ADC_CCR</a>.</p>

</div>
</div>
<a class="anchor" id="gace14daa8c089f21f710eeeebce100227"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_regular_sequence </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>[]&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set a Regular Channel Conversion Sequence. </p>
<p>Define a sequence of channels to be converted as a regular group with a length from 1 to 16 channels. If this is called during conversion, the current conversion is reset and conversion begins again with the newly defined group.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>Unsigned int8. Number of channels in the group. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>Unsigned int8[]. Set of channels in sequence, integers 0..18. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00592">592</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00121">ADC_SQR1</a>, <a class="el" href="adc_8h_source.html#l00522">ADC_SQR1_L_LSB</a>, <a class="el" href="adc_8h_source.html#l00127">ADC_SQR2</a>, and <a class="el" href="adc_8h_source.html#l00133">ADC_SQR3</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a321611830c50c5aba6d97471dc9eb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_resolution </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>resolution</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set Resolution. </p>
<p>ADC Resolution can be reduced from 12 bits to 10, 8 or 6 bits for a corresponding reduction in conversion time (resolution + 3 ADC clock cycles).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">resolution</td><td>Unsigned int32. Resolution value <a class="el" href="group__adc__cr1__res.html">ADC Resolution.</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00877">877</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00067">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00229">ADC_CR1_RES_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga923b0eb25e1ba298000bdc80cab9702a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_right_aligned </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set the Data as Right Aligned. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00439">439</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00073">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00428">ADC_CR2_ALIGN</a>.</p>

</div>
</div>
<a class="anchor" id="ga0350c814893ca4055629da6498d1dfad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_sample_time </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>time</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set the Sample Time for a Single Channel. </p>
<p>The sampling time can be selected in ADC clock cycles from 1.5 to 239.5.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>Unsigned int8. ADC Channel integer 0..18 or from <a class="el" href="group__adc__channel.html">ADC Channel Numbers</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">time</td><td>Unsigned int8. Sampling time selection from <a class="el" href="group__adc__sample__rg.html">ADC Sample Time Selection for All Channels</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00505">505</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00079">ADC_SMPR1</a>, and <a class="el" href="adc_8h_source.html#l00085">ADC_SMPR2</a>.</p>

</div>
</div>
<a class="anchor" id="ga028c905528d6187936c2d2ed61967d73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_sample_time_on_all_channels </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>time</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set the Sample Time for All Channels. </p>
<p>The sampling time can be selected in ADC clock cycles from 1.5 to 239.5, same for all channels.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">time</td><td>Unsigned int8. Sampling time selection from <a class="el" href="group__adc__sample__rg.html">ADC Sample Time Selection for All Channels</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00532">532</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00079">ADC_SMPR1</a>, and <a class="el" href="adc_8h_source.html#l00085">ADC_SMPR2</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b730353f6e1bb97b546101edb6c80c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_single_conversion_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Single Conversion Mode. </p>
<p>In this mode the ADC performs a conversion of one channel or a channel group and stops.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00489">489</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00073">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00442">ADC_CR2_CONT</a>.</p>

</div>
</div>
<a class="anchor" id="ga1385e9ff5bd39f15330d2c8d88ef54e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_watchdog_high_threshold </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>threshold</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set Analog Watchdog Upper Threshold. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">threshold</td><td>Unsigned int8. Upper threshold value </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00555">555</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00109">ADC_HTR</a>.</p>

</div>
</div>
<a class="anchor" id="gad625ff5ca8d177b0df9673274623f927"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_watchdog_low_threshold </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>threshold</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set Analog Watchdog Lower Threshold. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">threshold</td><td>Unsigned int8. Lower threshold value </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00571">571</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00115">ADC_LTR</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c58ab34f4fd19171b47c5b9165fa919"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_start_conversion_injected </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Software Triggered Conversion on Injected Channels. </p>
<p>This starts conversion on a set of defined injected channels. It is cleared by hardware once conversion starts.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00413">413</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00073">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00383">ADC_CR2_JSWSTART</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b3b2251b860a0370967c2ee326ad338"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_start_conversion_regular </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Software Triggered Conversion on Regular Channels. </p>
<p>This starts conversion on a set of defined regular channels. It is cleared by hardware once conversion starts.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00395">395</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00073">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00322">ADC_CR2_SWSTART</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Sat Feb 1 2014 20:23:22 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.5 </li>
  </ul>
</div>
</body>
</html>
