#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024684da1ab0 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
v0000024684e674a0_0 .net "DataAdr", 31 0, v0000024684e615b0_0;  1 drivers
v0000024684e68510_0 .net "MemWrite", 0 0, L_0000024684d9ff00;  1 drivers
v0000024684e68b50_0 .net "WriteData", 31 0, L_0000024684e686f0;  1 drivers
v0000024684e69c30_0 .var "clk", 0 0;
v0000024684e69230_0 .var "reset", 0 0;
E_0000024684d92f20 .event negedge, v0000024684d9ad20_0;
S_0000024684d2dd70 .scope module, "dut" "top" 2 8, 2 45 0, S_0000024684da1ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0000024684e67180_0 .net "DataAdr", 31 0, v0000024684e615b0_0;  alias, 1 drivers
v0000024684e67ea0_0 .net "Instr", 31 0, L_0000024684da01a0;  1 drivers
v0000024684e665a0_0 .net "MemWrite", 0 0, L_0000024684d9ff00;  alias, 1 drivers
v0000024684e66640_0 .net "PC", 31 0, v0000024684e61470_0;  1 drivers
v0000024684e666e0_0 .net "ReadData", 31 0, L_0000024684d9ff70;  1 drivers
v0000024684e668c0_0 .net "WriteData", 31 0, L_0000024684e686f0;  alias, 1 drivers
v0000024684e66fa0_0 .net "clk", 0 0, v0000024684e69c30_0;  1 drivers
v0000024684e672c0_0 .net "reset", 0 0, v0000024684e69230_0;  1 drivers
S_0000024684d2df00 .scope module, "arm" "arm" 2 55, 2 114 0, S_0000024684d2dd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0000024684e66820_0 .net "ALUControl", 1 0, v0000024684e5e100_0;  1 drivers
v0000024684e67d60_0 .net "ALUFlags", 3 0, L_0000024684ec34b0;  1 drivers
v0000024684e66320_0 .net "ALUResult", 31 0, v0000024684e615b0_0;  alias, 1 drivers
v0000024684e66aa0_0 .net "ALUSrc", 0 0, L_0000024684e690f0;  1 drivers
v0000024684e67680_0 .net "ImmSrc", 1 0, L_0000024684e680b0;  1 drivers
v0000024684e66b40_0 .net "Instr", 31 0, L_0000024684da01a0;  alias, 1 drivers
v0000024684e66be0_0 .net "MemWrite", 0 0, L_0000024684d9ff00;  alias, 1 drivers
v0000024684e67ae0_0 .net "MemtoReg", 0 0, L_0000024684e68970;  1 drivers
v0000024684e67540_0 .net "PC", 31 0, v0000024684e61470_0;  alias, 1 drivers
v0000024684e675e0_0 .net "PCSrc", 0 0, L_0000024684da06e0;  1 drivers
v0000024684e663c0_0 .net "ReadData", 31 0, L_0000024684d9ff70;  alias, 1 drivers
v0000024684e67cc0_0 .net "RegSrc", 1 0, L_0000024684e69a50;  1 drivers
v0000024684e67c20_0 .net "RegWrite", 0 0, L_0000024684d9fe90;  1 drivers
v0000024684e66c80_0 .net "WriteData", 31 0, L_0000024684e686f0;  alias, 1 drivers
v0000024684e67e00_0 .net "clk", 0 0, v0000024684e69c30_0;  alias, 1 drivers
v0000024684e66d20_0 .net "reset", 0 0, v0000024684e69230_0;  alias, 1 drivers
L_0000024684e69410 .part L_0000024684da01a0, 12, 20;
S_0000024684d2e090 .scope module, "c" "controller" 2 132, 2 164 0, S_0000024684d2df00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 2 "RegSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 2 "ALUControl";
    .port_info 9 /OUTPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "PCSrc";
v0000024684e5fe60_0 .net "ALUControl", 1 0, v0000024684e5e100_0;  alias, 1 drivers
v0000024684e5e880_0 .net "ALUFlags", 3 0, L_0000024684ec34b0;  alias, 1 drivers
v0000024684e5fdc0_0 .net "ALUSrc", 0 0, L_0000024684e690f0;  alias, 1 drivers
v0000024684e5e560_0 .net "FlagW", 1 0, v0000024684e5f320_0;  1 drivers
v0000024684e5e600_0 .net "ImmSrc", 1 0, L_0000024684e680b0;  alias, 1 drivers
v0000024684e5f0a0_0 .net "Instr", 31 12, L_0000024684e69410;  1 drivers
v0000024684e5f140_0 .net "MemW", 0 0, L_0000024684e68150;  1 drivers
v0000024684e5eb00_0 .net "MemWrite", 0 0, L_0000024684d9ff00;  alias, 1 drivers
v0000024684e5e6a0_0 .net "MemtoReg", 0 0, L_0000024684e68970;  alias, 1 drivers
v0000024684e5fb40_0 .net "PCS", 0 0, L_0000024684d9fd40;  1 drivers
v0000024684e5fd20_0 .net "PCSrc", 0 0, L_0000024684da06e0;  alias, 1 drivers
v0000024684e5eba0_0 .net "RegSrc", 1 0, L_0000024684e69a50;  alias, 1 drivers
v0000024684e5e740_0 .net "RegW", 0 0, L_0000024684e69550;  1 drivers
v0000024684e5e060_0 .net "RegWrite", 0 0, L_0000024684d9fe90;  alias, 1 drivers
v0000024684e5e7e0_0 .net "clk", 0 0, v0000024684e69c30_0;  alias, 1 drivers
v0000024684e5f460_0 .net "reset", 0 0, v0000024684e69230_0;  alias, 1 drivers
L_0000024684e695f0 .part L_0000024684e69410, 14, 2;
L_0000024684e68bf0 .part L_0000024684e69410, 8, 6;
L_0000024684e69050 .part L_0000024684e69410, 0, 4;
L_0000024684e68830 .part L_0000024684e69410, 16, 4;
S_0000024684d29050 .scope module, "cl" "condlogic" 2 196, 2 263 0, S_0000024684d2e090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "RegW";
    .port_info 7 /INPUT 1 "MemW";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemWrite";
L_0000024684da08a0 .functor AND 2, v0000024684e5f320_0, L_0000024684e69cd0, C4<11>, C4<11>;
L_0000024684d9fe90 .functor AND 1, L_0000024684e69550, v0000024684d9c300_0, C4<1>, C4<1>;
L_0000024684d9ff00 .functor AND 1, L_0000024684e68150, v0000024684d9c300_0, C4<1>, C4<1>;
L_0000024684da06e0 .functor AND 1, L_0000024684d9fd40, v0000024684d9c300_0, C4<1>, C4<1>;
v0000024684d9b680_0 .net "ALUFlags", 3 0, L_0000024684ec34b0;  alias, 1 drivers
v0000024684d9b720_0 .net "Cond", 3 0, L_0000024684e68830;  1 drivers
v0000024684d9b7c0_0 .net "CondEx", 0 0, v0000024684d9c300_0;  1 drivers
v0000024684d61270_0 .net "FlagW", 1 0, v0000024684e5f320_0;  alias, 1 drivers
v0000024684d60d70_0 .net "FlagWrite", 1 0, L_0000024684da08a0;  1 drivers
v0000024684d86f50_0 .net "Flags", 3 0, L_0000024684e692d0;  1 drivers
v0000024684d879f0_0 .net "MemW", 0 0, L_0000024684e68150;  alias, 1 drivers
v0000024684e5ed80_0 .net "MemWrite", 0 0, L_0000024684d9ff00;  alias, 1 drivers
v0000024684e5ef60_0 .net "PCS", 0 0, L_0000024684d9fd40;  alias, 1 drivers
v0000024684e5e420_0 .net "PCSrc", 0 0, L_0000024684da06e0;  alias, 1 drivers
v0000024684e5f500_0 .net "RegW", 0 0, L_0000024684e69550;  alias, 1 drivers
v0000024684e5f5a0_0 .net "RegWrite", 0 0, L_0000024684d9fe90;  alias, 1 drivers
v0000024684e5f6e0_0 .net *"_ivl_13", 1 0, L_0000024684e69cd0;  1 drivers
v0000024684e5e240_0 .net "clk", 0 0, v0000024684e69c30_0;  alias, 1 drivers
v0000024684e5f780_0 .net "reset", 0 0, v0000024684e69230_0;  alias, 1 drivers
L_0000024684e69870 .part L_0000024684da08a0, 1, 1;
L_0000024684e68e70 .part L_0000024684ec34b0, 2, 2;
L_0000024684e69e10 .part L_0000024684da08a0, 0, 1;
L_0000024684e68790 .part L_0000024684ec34b0, 0, 2;
L_0000024684e692d0 .concat8 [ 2 2 0 0], v0000024684d9aaa0_0, v0000024684d9b5e0_0;
L_0000024684e69cd0 .concat [ 1 1 0 0], v0000024684d9c300_0, v0000024684d9c300_0;
S_0000024684d292a0 .scope module, "cc" "condcheck" 2 293, 2 303 0, S_0000024684d29050;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0000024684da0910 .functor BUFZ 4, L_0000024684e692d0, C4<0000>, C4<0000>, C4<0000>;
L_0000024684d9fa30 .functor XNOR 1, L_0000024684e69370, L_0000024684e69eb0, C4<0>, C4<0>;
v0000024684d9b4a0_0 .net "Cond", 3 0, L_0000024684e68830;  alias, 1 drivers
v0000024684d9c300_0 .var "CondEx", 0 0;
v0000024684d9c440_0 .net "Flags", 3 0, L_0000024684e692d0;  alias, 1 drivers
v0000024684d9c4e0_0 .net *"_ivl_6", 3 0, L_0000024684da0910;  1 drivers
v0000024684d9b220_0 .net "carry", 0 0, L_0000024684e69690;  1 drivers
v0000024684d9c6c0_0 .net "ge", 0 0, L_0000024684d9fa30;  1 drivers
v0000024684d9bae0_0 .net "neg", 0 0, L_0000024684e69370;  1 drivers
v0000024684d9c760_0 .net "overflow", 0 0, L_0000024684e69eb0;  1 drivers
v0000024684d9b9a0_0 .net "zero", 0 0, L_0000024684e69af0;  1 drivers
E_0000024684d92d20/0 .event anyedge, v0000024684d9b4a0_0, v0000024684d9b9a0_0, v0000024684d9b220_0, v0000024684d9bae0_0;
E_0000024684d92d20/1 .event anyedge, v0000024684d9c760_0, v0000024684d9c6c0_0;
E_0000024684d92d20 .event/or E_0000024684d92d20/0, E_0000024684d92d20/1;
L_0000024684e69370 .part L_0000024684da0910, 3, 1;
L_0000024684e69af0 .part L_0000024684da0910, 2, 1;
L_0000024684e69690 .part L_0000024684da0910, 1, 1;
L_0000024684e69eb0 .part L_0000024684da0910, 0, 1;
S_0000024684d72a30 .scope module, "flagreg0" "flopenr" 2 286, 2 477 0, S_0000024684d29050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0000024684d92da0 .param/l "WIDTH" 0 2 484, +C4<00000000000000000000000000000010>;
v0000024684d9ad20_0 .net "clk", 0 0, v0000024684e69c30_0;  alias, 1 drivers
v0000024684d9c800_0 .net "d", 1 0, L_0000024684e68790;  1 drivers
v0000024684d9aa00_0 .net "en", 0 0, L_0000024684e69e10;  1 drivers
v0000024684d9aaa0_0 .var "q", 1 0;
v0000024684d9b2c0_0 .net "reset", 0 0, v0000024684e69230_0;  alias, 1 drivers
E_0000024684d92fa0 .event posedge, v0000024684d9b2c0_0, v0000024684d9ad20_0;
S_0000024684d72bc0 .scope module, "flagreg1" "flopenr" 2 279, 2 477 0, S_0000024684d29050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0000024684d93260 .param/l "WIDTH" 0 2 484, +C4<00000000000000000000000000000010>;
v0000024684d9ab40_0 .net "clk", 0 0, v0000024684e69c30_0;  alias, 1 drivers
v0000024684d9abe0_0 .net "d", 1 0, L_0000024684e68e70;  1 drivers
v0000024684d9b400_0 .net "en", 0 0, L_0000024684e69870;  1 drivers
v0000024684d9b5e0_0 .var "q", 1 0;
v0000024684d9b540_0 .net "reset", 0 0, v0000024684e69230_0;  alias, 1 drivers
S_0000024684d72d50 .scope module, "dec" "decode" 2 182, 2 210 0, S_0000024684d2e090;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 2 "ALUControl";
L_0000024684da0750 .functor AND 1, L_0000024684e68c90, L_0000024684e69550, C4<1>, C4<1>;
L_0000024684d9fd40 .functor OR 1, L_0000024684da0750, L_0000024684e699b0, C4<0>, C4<0>;
v0000024684e5e100_0 .var "ALUControl", 1 0;
v0000024684e5ee20_0 .net "ALUOp", 0 0, L_0000024684e69b90;  1 drivers
v0000024684e5e4c0_0 .net "ALUSrc", 0 0, L_0000024684e690f0;  alias, 1 drivers
v0000024684e5e380_0 .net "Branch", 0 0, L_0000024684e699b0;  1 drivers
v0000024684e5f320_0 .var "FlagW", 1 0;
v0000024684e5ece0_0 .net "Funct", 5 0, L_0000024684e68bf0;  1 drivers
v0000024684e5ec40_0 .net "ImmSrc", 1 0, L_0000024684e680b0;  alias, 1 drivers
v0000024684e5fbe0_0 .net "MemW", 0 0, L_0000024684e68150;  alias, 1 drivers
v0000024684e5f960_0 .net "MemtoReg", 0 0, L_0000024684e68970;  alias, 1 drivers
v0000024684e5e2e0_0 .net "Op", 1 0, L_0000024684e695f0;  1 drivers
v0000024684e5e1a0_0 .net "PCS", 0 0, L_0000024684d9fd40;  alias, 1 drivers
v0000024684e5ea60_0 .net "Rd", 3 0, L_0000024684e69050;  1 drivers
v0000024684e5fa00_0 .net "RegSrc", 1 0, L_0000024684e69a50;  alias, 1 drivers
v0000024684e5faa0_0 .net "RegW", 0 0, L_0000024684e69550;  alias, 1 drivers
v0000024684e5fc80_0 .net *"_ivl_10", 9 0, v0000024684e5f820_0;  1 drivers
L_0000024684e6a078 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000024684e5eec0_0 .net/2u *"_ivl_11", 3 0, L_0000024684e6a078;  1 drivers
v0000024684e5f3c0_0 .net *"_ivl_13", 0 0, L_0000024684e68c90;  1 drivers
v0000024684e5f000_0 .net *"_ivl_15", 0 0, L_0000024684da0750;  1 drivers
v0000024684e5f820_0 .var "controls", 9 0;
E_0000024684d94060 .event anyedge, v0000024684e5ee20_0, v0000024684e5ece0_0, v0000024684e5e100_0;
E_0000024684d94160 .event anyedge, v0000024684e5e2e0_0, v0000024684e5ece0_0;
L_0000024684e69a50 .part v0000024684e5f820_0, 8, 2;
L_0000024684e680b0 .part v0000024684e5f820_0, 6, 2;
L_0000024684e690f0 .part v0000024684e5f820_0, 5, 1;
L_0000024684e68970 .part v0000024684e5f820_0, 4, 1;
L_0000024684e69550 .part v0000024684e5f820_0, 3, 1;
L_0000024684e68150 .part v0000024684e5f820_0, 2, 1;
L_0000024684e699b0 .part v0000024684e5f820_0, 1, 1;
L_0000024684e69b90 .part v0000024684e5f820_0, 0, 1;
L_0000024684e68c90 .cmp/eq 4, L_0000024684e69050, L_0000024684e6a078;
S_0000024684d34c30 .scope module, "dp" "datapath" 2 146, 2 335 0, S_0000024684d2df00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrc";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 2 "ALUControl";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /INPUT 32 "Instr";
    .port_info 12 /OUTPUT 32 "ALUResult";
    .port_info 13 /OUTPUT 32 "WriteData";
    .port_info 14 /INPUT 32 "ReadData";
v0000024684e646d0_0 .net "ALUControl", 1 0, v0000024684e5e100_0;  alias, 1 drivers
v0000024684e64950_0 .net "ALUFlags", 3 0, L_0000024684ec34b0;  alias, 1 drivers
v0000024684e649f0_0 .net "ALUResult", 31 0, v0000024684e615b0_0;  alias, 1 drivers
v0000024684e65030_0 .net "ALUSrc", 0 0, L_0000024684e690f0;  alias, 1 drivers
v0000024684e65210_0 .net "ExtImm", 31 0, v0000024684e60250_0;  1 drivers
v0000024684e64b30_0 .net "ImmSrc", 1 0, L_0000024684e680b0;  alias, 1 drivers
v0000024684e64c70_0 .net "Instr", 31 0, L_0000024684da01a0;  alias, 1 drivers
v0000024684e64db0_0 .net "MemtoReg", 0 0, L_0000024684e68970;  alias, 1 drivers
v0000024684e652b0_0 .net "PC", 31 0, v0000024684e61470_0;  alias, 1 drivers
v0000024684e64e50_0 .net "PCNext", 31 0, L_0000024684e694b0;  1 drivers
v0000024684e65350_0 .net "PCPlus4", 31 0, L_0000024684e69190;  1 drivers
v0000024684e658f0_0 .net "PCPlus8", 31 0, L_0000024684e69d70;  1 drivers
v0000024684e67400_0 .net "PCSrc", 0 0, L_0000024684da06e0;  alias, 1 drivers
v0000024684e66e60_0 .net "RA1", 3 0, L_0000024684e681f0;  1 drivers
v0000024684e66140_0 .net "RA2", 3 0, L_0000024684e69730;  1 drivers
v0000024684e67720_0 .net "ReadData", 31 0, L_0000024684d9ff70;  alias, 1 drivers
v0000024684e67f40_0 .net "RegSrc", 1 0, L_0000024684e69a50;  alias, 1 drivers
v0000024684e66780_0 .net "RegWrite", 0 0, L_0000024684d9fe90;  alias, 1 drivers
v0000024684e67040_0 .net "Result", 31 0, L_0000024684e68ab0;  1 drivers
v0000024684e66960_0 .net "SrcA", 31 0, L_0000024684e68470;  1 drivers
v0000024684e661e0_0 .net "SrcB", 31 0, L_0000024684e68dd0;  1 drivers
v0000024684e66f00_0 .net "WriteData", 31 0, L_0000024684e686f0;  alias, 1 drivers
v0000024684e67a40_0 .net "clk", 0 0, v0000024684e69c30_0;  alias, 1 drivers
v0000024684e66280_0 .net "reset", 0 0, v0000024684e69230_0;  alias, 1 drivers
L_0000024684e68f10 .part L_0000024684da01a0, 16, 4;
L_0000024684e68fb0 .part L_0000024684e69a50, 0, 1;
L_0000024684e697d0 .part L_0000024684da01a0, 0, 4;
L_0000024684e69910 .part L_0000024684da01a0, 12, 4;
L_0000024684e69f50 .part L_0000024684e69a50, 1, 1;
L_0000024684e68a10 .part L_0000024684da01a0, 12, 4;
L_0000024684e68d30 .part L_0000024684da01a0, 0, 24;
S_0000024684d704d0 .scope module, "alu" "alu" 2 423, 3 1 0, S_0000024684d34c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 2 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_0000024684d9fb80 .functor NOT 32, L_0000024684e68dd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024684d9fb10 .functor XOR 1, L_0000024684ec4e50, L_0000024684ec48b0, C4<0>, C4<0>;
L_0000024684d9ffe0 .functor XOR 1, L_0000024684d9fb10, L_0000024684ec4310, C4<0>, C4<0>;
L_0000024684d9faa0 .functor NOT 1, L_0000024684d9ffe0, C4<0>, C4<0>, C4<0>;
L_0000024684d9fcd0 .functor XOR 1, L_0000024684ec3730, L_0000024684ec4950, C4<0>, C4<0>;
L_0000024684da0360 .functor AND 1, L_0000024684d9faa0, L_0000024684d9fcd0, C4<1>, C4<1>;
L_0000024684d9fc60 .functor NOT 1, L_0000024684ec46d0, C4<0>, C4<0>, C4<0>;
L_0000024684da0210 .functor AND 1, L_0000024684da0360, L_0000024684d9fc60, C4<1>, C4<1>;
L_0000024684da0520 .functor NOT 1, L_0000024684ec4770, C4<0>, C4<0>, C4<0>;
L_0000024684d9fdb0 .functor AND 1, L_0000024684da0520, L_0000024684ec4ef0, C4<1>, C4<1>;
v0000024684e5ff00_0 .net "A", 31 0, L_0000024684e68470;  alias, 1 drivers
v0000024684e5e920_0 .net "ALUControl", 1 0, v0000024684e5e100_0;  alias, 1 drivers
v0000024684e5e9c0_0 .net "ALUFlags", 3 0, L_0000024684ec34b0;  alias, 1 drivers
v0000024684e5f640_0 .net "B", 31 0, L_0000024684e68dd0;  alias, 1 drivers
v0000024684e5f1e0_0 .net "Carry", 0 0, L_0000024684d9fdb0;  1 drivers
v0000024684e5f280_0 .net "Negative", 0 0, L_0000024684ec4b30;  1 drivers
v0000024684e5f8c0_0 .net "Overflow", 0 0, L_0000024684da0210;  1 drivers
v0000024684e615b0_0 .var "Result", 31 0;
v0000024684e602f0_0 .net "Sum", 32 0, L_0000024684ec3e10;  1 drivers
v0000024684e60b10_0 .net "Zero", 0 0, L_0000024684ec49f0;  1 drivers
v0000024684e60bb0_0 .net *"_ivl_1", 0 0, L_0000024684ec3a50;  1 drivers
v0000024684e601b0_0 .net *"_ivl_10", 31 0, L_0000024684d9fb80;  1 drivers
v0000024684e60930_0 .net *"_ivl_14", 32 0, L_0000024684ec4a90;  1 drivers
L_0000024684e6a348 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024684e607f0_0 .net *"_ivl_17", 0 0, L_0000024684e6a348;  1 drivers
v0000024684e606b0_0 .net *"_ivl_18", 32 0, L_0000024684ec4810;  1 drivers
v0000024684e60cf0_0 .net *"_ivl_2", 31 0, L_0000024684ec4db0;  1 drivers
L_0000024684e6a390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024684e60750_0 .net *"_ivl_21", 0 0, L_0000024684e6a390;  1 drivers
v0000024684e60110_0 .net *"_ivl_22", 32 0, L_0000024684ec3690;  1 drivers
v0000024684e61a10_0 .net *"_ivl_25", 0 0, L_0000024684ec3410;  1 drivers
v0000024684e60c50_0 .net *"_ivl_26", 32 0, L_0000024684ec35f0;  1 drivers
L_0000024684e6a3d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024684e61010_0 .net *"_ivl_29", 31 0, L_0000024684e6a3d8;  1 drivers
v0000024684e60570_0 .net *"_ivl_33", 0 0, L_0000024684ec4e50;  1 drivers
v0000024684e61650_0 .net *"_ivl_35", 0 0, L_0000024684ec48b0;  1 drivers
v0000024684e60070_0 .net *"_ivl_36", 0 0, L_0000024684d9fb10;  1 drivers
v0000024684e60430_0 .net *"_ivl_39", 0 0, L_0000024684ec4310;  1 drivers
v0000024684e61ab0_0 .net *"_ivl_40", 0 0, L_0000024684d9ffe0;  1 drivers
v0000024684e618d0_0 .net *"_ivl_42", 0 0, L_0000024684d9faa0;  1 drivers
v0000024684e60d90_0 .net *"_ivl_45", 0 0, L_0000024684ec3730;  1 drivers
v0000024684e61bf0_0 .net *"_ivl_47", 0 0, L_0000024684ec4950;  1 drivers
v0000024684e60f70_0 .net *"_ivl_48", 0 0, L_0000024684d9fcd0;  1 drivers
L_0000024684e6a2b8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024684e61290_0 .net *"_ivl_5", 30 0, L_0000024684e6a2b8;  1 drivers
v0000024684e609d0_0 .net *"_ivl_50", 0 0, L_0000024684da0360;  1 drivers
v0000024684e61790_0 .net *"_ivl_53", 0 0, L_0000024684ec46d0;  1 drivers
v0000024684e613d0_0 .net *"_ivl_54", 0 0, L_0000024684d9fc60;  1 drivers
L_0000024684e6a420 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024684e616f0_0 .net/2u *"_ivl_58", 31 0, L_0000024684e6a420;  1 drivers
L_0000024684e6a300 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024684e61c90_0 .net/2u *"_ivl_6", 31 0, L_0000024684e6a300;  1 drivers
v0000024684e610b0_0 .net *"_ivl_65", 0 0, L_0000024684ec4770;  1 drivers
v0000024684e60890_0 .net *"_ivl_66", 0 0, L_0000024684da0520;  1 drivers
v0000024684e61330_0 .net *"_ivl_69", 0 0, L_0000024684ec4ef0;  1 drivers
v0000024684e61830_0 .net *"_ivl_8", 0 0, L_0000024684ec4c70;  1 drivers
v0000024684e61e70_0 .net "mux2_1", 31 0, L_0000024684ec4090;  1 drivers
E_0000024684d938e0 .event anyedge, v0000024684e5e100_0, v0000024684e602f0_0, v0000024684e5ff00_0, v0000024684e5f640_0;
L_0000024684ec3a50 .part v0000024684e5e100_0, 0, 1;
L_0000024684ec4db0 .concat [ 1 31 0 0], L_0000024684ec3a50, L_0000024684e6a2b8;
L_0000024684ec4c70 .cmp/eq 32, L_0000024684ec4db0, L_0000024684e6a300;
L_0000024684ec4090 .functor MUXZ 32, L_0000024684d9fb80, L_0000024684e68dd0, L_0000024684ec4c70, C4<>;
L_0000024684ec4a90 .concat [ 32 1 0 0], L_0000024684e68470, L_0000024684e6a348;
L_0000024684ec4810 .concat [ 32 1 0 0], L_0000024684ec4090, L_0000024684e6a390;
L_0000024684ec3690 .arith/sum 33, L_0000024684ec4a90, L_0000024684ec4810;
L_0000024684ec3410 .part v0000024684e5e100_0, 0, 1;
L_0000024684ec35f0 .concat [ 1 32 0 0], L_0000024684ec3410, L_0000024684e6a3d8;
L_0000024684ec3e10 .arith/sum 33, L_0000024684ec3690, L_0000024684ec35f0;
L_0000024684ec4e50 .part v0000024684e5e100_0, 0, 1;
L_0000024684ec48b0 .part L_0000024684e68470, 31, 1;
L_0000024684ec4310 .part L_0000024684e68dd0, 31, 1;
L_0000024684ec3730 .part L_0000024684ec3e10, 31, 1;
L_0000024684ec4950 .part L_0000024684e68470, 31, 1;
L_0000024684ec46d0 .part v0000024684e5e100_0, 1, 1;
L_0000024684ec49f0 .cmp/eq 32, L_0000024684e6a420, v0000024684e615b0_0;
L_0000024684ec4b30 .part v0000024684e615b0_0, 31, 1;
L_0000024684ec4770 .part v0000024684e5e100_0, 1, 1;
L_0000024684ec4ef0 .part L_0000024684ec3e10, 32, 1;
L_0000024684ec34b0 .concat [ 1 1 1 1], L_0000024684da0210, L_0000024684d9fdb0, L_0000024684ec49f0, L_0000024684ec4b30;
S_0000024684d6a120 .scope module, "ext" "extend" 2 412, 2 452 0, S_0000024684d34c30;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0000024684e60250_0 .var "ExtImm", 31 0;
v0000024684e61b50_0 .net "ImmSrc", 1 0, L_0000024684e680b0;  alias, 1 drivers
v0000024684e61d30_0 .net "Instr", 23 0, L_0000024684e68d30;  1 drivers
E_0000024684d93b60 .event anyedge, v0000024684e5ec40_0, v0000024684e61d30_0;
S_0000024684d6a2b0 .scope module, "pcadd1" "adder" 2 373, 2 466 0, S_0000024684d34c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0000024684d936e0 .param/l "WIDTH" 0 2 471, +C4<00000000000000000000000000100000>;
v0000024684e61510_0 .net "a", 31 0, v0000024684e61470_0;  alias, 1 drivers
L_0000024684e6a0c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000024684e61dd0_0 .net "b", 31 0, L_0000024684e6a0c0;  1 drivers
v0000024684e611f0_0 .net "y", 31 0, L_0000024684e69190;  alias, 1 drivers
L_0000024684e69190 .arith/sum 32, v0000024684e61470_0, L_0000024684e6a0c0;
S_0000024684d6a440 .scope module, "pcadd2" "adder" 2 378, 2 466 0, S_0000024684d34c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0000024684d941a0 .param/l "WIDTH" 0 2 471, +C4<00000000000000000000000000100000>;
v0000024684e60390_0 .net "a", 31 0, L_0000024684e69190;  alias, 1 drivers
L_0000024684e6a108 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000024684e61f10_0 .net "b", 31 0, L_0000024684e6a108;  1 drivers
v0000024684e604d0_0 .net "y", 31 0, L_0000024684e69d70;  alias, 1 drivers
L_0000024684e69d70 .arith/sum 32, L_0000024684e69190, L_0000024684e6a108;
S_0000024684d326d0 .scope module, "pcmux" "mux2" 2 361, 2 515 0, S_0000024684d34c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000024684d94520 .param/l "WIDTH" 0 2 521, +C4<00000000000000000000000000100000>;
v0000024684e61970_0 .net "d0", 31 0, L_0000024684e69190;  alias, 1 drivers
v0000024684e60610_0 .net "d1", 31 0, L_0000024684e68ab0;  alias, 1 drivers
v0000024684e60a70_0 .net "s", 0 0, L_0000024684da06e0;  alias, 1 drivers
v0000024684e60e30_0 .net "y", 31 0, L_0000024684e694b0;  alias, 1 drivers
L_0000024684e694b0 .functor MUXZ 32, L_0000024684e69190, L_0000024684e68ab0, L_0000024684da06e0, C4<>;
S_0000024684d32860 .scope module, "pcreg" "flopr" 2 367, 2 497 0, S_0000024684d34c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000024684d93fa0 .param/l "WIDTH" 0 2 503, +C4<00000000000000000000000000100000>;
v0000024684e60ed0_0 .net "clk", 0 0, v0000024684e69c30_0;  alias, 1 drivers
v0000024684e61150_0 .net "d", 31 0, L_0000024684e694b0;  alias, 1 drivers
v0000024684e61470_0 .var "q", 31 0;
v0000024684e65990_0 .net "reset", 0 0, v0000024684e69230_0;  alias, 1 drivers
S_0000024684d329f0 .scope module, "ra1mux" "mux2" 2 383, 2 515 0, S_0000024684d34c30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0000024684d93e20 .param/l "WIDTH" 0 2 521, +C4<00000000000000000000000000000100>;
v0000024684e65170_0 .net "d0", 3 0, L_0000024684e68f10;  1 drivers
L_0000024684e6a150 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000024684e65850_0 .net "d1", 3 0, L_0000024684e6a150;  1 drivers
v0000024684e653f0_0 .net "s", 0 0, L_0000024684e68fb0;  1 drivers
v0000024684e65cb0_0 .net "y", 3 0, L_0000024684e681f0;  alias, 1 drivers
L_0000024684e681f0 .functor MUXZ 4, L_0000024684e68f10, L_0000024684e6a150, L_0000024684e68fb0, C4<>;
S_0000024684ddda60 .scope module, "ra2mux" "mux2" 2 389, 2 515 0, S_0000024684d34c30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0000024684d93760 .param/l "WIDTH" 0 2 521, +C4<00000000000000000000000000000100>;
v0000024684e64310_0 .net "d0", 3 0, L_0000024684e697d0;  1 drivers
v0000024684e64090_0 .net "d1", 3 0, L_0000024684e69910;  1 drivers
v0000024684e648b0_0 .net "s", 0 0, L_0000024684e69f50;  1 drivers
v0000024684e64770_0 .net "y", 3 0, L_0000024684e69730;  alias, 1 drivers
L_0000024684e69730 .functor MUXZ 4, L_0000024684e697d0, L_0000024684e69910, L_0000024684e69f50, C4<>;
S_0000024684ddd8d0 .scope module, "resmux" "mux2" 2 406, 2 515 0, S_0000024684d34c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000024684d94120 .param/l "WIDTH" 0 2 521, +C4<00000000000000000000000000100000>;
v0000024684e64810_0 .net "d0", 31 0, v0000024684e615b0_0;  alias, 1 drivers
v0000024684e64630_0 .net "d1", 31 0, L_0000024684d9ff70;  alias, 1 drivers
v0000024684e65c10_0 .net "s", 0 0, L_0000024684e68970;  alias, 1 drivers
v0000024684e650d0_0 .net "y", 31 0, L_0000024684e68ab0;  alias, 1 drivers
L_0000024684e68ab0 .functor MUXZ 32, v0000024684e615b0_0, L_0000024684d9ff70, L_0000024684e68970, C4<>;
S_0000024684dde6e0 .scope module, "rf" "regfile" 2 395, 2 432 0, S_0000024684d34c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0000024684e6a198 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000024684e641d0_0 .net/2u *"_ivl_0", 3 0, L_0000024684e6a198;  1 drivers
L_0000024684e6a228 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000024684e65b70_0 .net/2u *"_ivl_12", 3 0, L_0000024684e6a228;  1 drivers
v0000024684e65df0_0 .net *"_ivl_14", 0 0, L_0000024684e688d0;  1 drivers
v0000024684e65530_0 .net *"_ivl_16", 31 0, L_0000024684e685b0;  1 drivers
v0000024684e655d0_0 .net *"_ivl_18", 5 0, L_0000024684e68650;  1 drivers
v0000024684e64590_0 .net *"_ivl_2", 0 0, L_0000024684e68290;  1 drivers
L_0000024684e6a270 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024684e65f30_0 .net *"_ivl_21", 1 0, L_0000024684e6a270;  1 drivers
v0000024684e64bd0_0 .net *"_ivl_4", 31 0, L_0000024684e68330;  1 drivers
v0000024684e64130_0 .net *"_ivl_6", 5 0, L_0000024684e683d0;  1 drivers
L_0000024684e6a1e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024684e65d50_0 .net *"_ivl_9", 1 0, L_0000024684e6a1e0;  1 drivers
v0000024684e65670_0 .net "clk", 0 0, v0000024684e69c30_0;  alias, 1 drivers
v0000024684e64f90_0 .net "r15", 31 0, L_0000024684e69d70;  alias, 1 drivers
v0000024684e65710_0 .net "ra1", 3 0, L_0000024684e681f0;  alias, 1 drivers
v0000024684e64d10_0 .net "ra2", 3 0, L_0000024684e69730;  alias, 1 drivers
v0000024684e643b0_0 .net "rd1", 31 0, L_0000024684e68470;  alias, 1 drivers
v0000024684e64270_0 .net "rd2", 31 0, L_0000024684e686f0;  alias, 1 drivers
v0000024684e64ef0 .array "rf", 0 14, 31 0;
v0000024684e64a90_0 .net "wa3", 3 0, L_0000024684e68a10;  1 drivers
v0000024684e64450_0 .net "wd3", 31 0, L_0000024684e68ab0;  alias, 1 drivers
v0000024684e65e90_0 .net "we3", 0 0, L_0000024684d9fe90;  alias, 1 drivers
E_0000024684d93ee0 .event posedge, v0000024684d9ad20_0;
L_0000024684e68290 .cmp/eq 4, L_0000024684e681f0, L_0000024684e6a198;
L_0000024684e68330 .array/port v0000024684e64ef0, L_0000024684e683d0;
L_0000024684e683d0 .concat [ 4 2 0 0], L_0000024684e681f0, L_0000024684e6a1e0;
L_0000024684e68470 .functor MUXZ 32, L_0000024684e68330, L_0000024684e69d70, L_0000024684e68290, C4<>;
L_0000024684e688d0 .cmp/eq 4, L_0000024684e69730, L_0000024684e6a228;
L_0000024684e685b0 .array/port v0000024684e64ef0, L_0000024684e68650;
L_0000024684e68650 .concat [ 4 2 0 0], L_0000024684e69730, L_0000024684e6a270;
L_0000024684e686f0 .functor MUXZ 32, L_0000024684e685b0, L_0000024684e69d70, L_0000024684e688d0, C4<>;
S_0000024684dddbf0 .scope module, "srcbmux" "mux2" 2 417, 2 515 0, S_0000024684d34c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000024684d93c20 .param/l "WIDTH" 0 2 521, +C4<00000000000000000000000000100000>;
v0000024684e644f0_0 .net "d0", 31 0, L_0000024684e686f0;  alias, 1 drivers
v0000024684e657b0_0 .net "d1", 31 0, v0000024684e60250_0;  alias, 1 drivers
v0000024684e65a30_0 .net "s", 0 0, L_0000024684e690f0;  alias, 1 drivers
v0000024684e65ad0_0 .net "y", 31 0, L_0000024684e68dd0;  alias, 1 drivers
L_0000024684e68dd0 .functor MUXZ 32, L_0000024684e686f0, v0000024684e60250_0, L_0000024684e690f0, C4<>;
S_0000024684dde3c0 .scope module, "dmem" "dmem" 2 70, 2 78 0, S_0000024684d2dd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0000024684d9ff70 .functor BUFZ 32, L_0000024684ec3af0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024684e66460 .array "RAM", 0 63, 31 0;
v0000024684e679a0_0 .net *"_ivl_0", 31 0, L_0000024684ec3af0;  1 drivers
v0000024684e677c0_0 .net *"_ivl_3", 29 0, L_0000024684ec3eb0;  1 drivers
v0000024684e670e0_0 .net "a", 31 0, v0000024684e615b0_0;  alias, 1 drivers
v0000024684e660a0_0 .net "clk", 0 0, v0000024684e69c30_0;  alias, 1 drivers
v0000024684e66dc0_0 .net "rd", 31 0, L_0000024684d9ff70;  alias, 1 drivers
v0000024684e67860_0 .net "wd", 31 0, L_0000024684e686f0;  alias, 1 drivers
v0000024684e67360_0 .net "we", 0 0, L_0000024684d9ff00;  alias, 1 drivers
L_0000024684ec3af0 .array/port v0000024684e66460, L_0000024684ec3eb0;
L_0000024684ec3eb0 .part v0000024684e615b0_0, 2, 30;
S_0000024684dddd80 .scope module, "imem" "imem" 2 65, 2 102 0, S_0000024684d2dd70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0000024684da01a0 .functor BUFZ 32, L_0000024684ec4bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024684e67220 .array "RAM", 0 22, 31 0;
v0000024684e66a00_0 .net *"_ivl_0", 31 0, L_0000024684ec4bd0;  1 drivers
v0000024684e67900_0 .net *"_ivl_3", 29 0, L_0000024684ec39b0;  1 drivers
v0000024684e66500_0 .net "a", 31 0, v0000024684e61470_0;  alias, 1 drivers
v0000024684e67b80_0 .net "rd", 31 0, L_0000024684da01a0;  alias, 1 drivers
L_0000024684ec4bd0 .array/port v0000024684e67220, L_0000024684ec39b0;
L_0000024684ec39b0 .part v0000024684e61470_0, 2, 30;
    .scope S_0000024684d72d50;
T_0 ;
    %wait E_0000024684d94160;
    %load/vec4 v0000024684e5e2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0000024684e5f820_0, 0, 10;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0000024684e5ece0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 41, 0, 10;
    %store/vec4 v0000024684e5f820_0, 0, 10;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 9, 0, 10;
    %store/vec4 v0000024684e5f820_0, 0, 10;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0000024684e5ece0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 120, 0, 10;
    %store/vec4 v0000024684e5f820_0, 0, 10;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 628, 0, 10;
    %store/vec4 v0000024684e5f820_0, 0, 10;
T_0.8 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 418, 0, 10;
    %store/vec4 v0000024684e5f820_0, 0, 10;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000024684d72d50;
T_1 ;
    %wait E_0000024684d94060;
    %load/vec4 v0000024684e5ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000024684e5ece0_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000024684e5e100_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024684e5e100_0, 0, 2;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024684e5e100_0, 0, 2;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024684e5e100_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024684e5e100_0, 0, 2;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %load/vec4 v0000024684e5ece0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024684e5f320_0, 4, 1;
    %load/vec4 v0000024684e5ece0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000024684e5e100_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000024684e5e100_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024684e5f320_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024684e5e100_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024684e5f320_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000024684d72bc0;
T_2 ;
    %wait E_0000024684d92fa0;
    %load/vec4 v0000024684d9b540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024684d9b5e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000024684d9b400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000024684d9abe0_0;
    %assign/vec4 v0000024684d9b5e0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024684d72a30;
T_3 ;
    %wait E_0000024684d92fa0;
    %load/vec4 v0000024684d9b2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024684d9aaa0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000024684d9aa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000024684d9c800_0;
    %assign/vec4 v0000024684d9aaa0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000024684d292a0;
T_4 ;
    %wait E_0000024684d92d20;
    %load/vec4 v0000024684d9b4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000024684d9c300_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0000024684d9b9a0_0;
    %store/vec4 v0000024684d9c300_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0000024684d9b9a0_0;
    %inv;
    %store/vec4 v0000024684d9c300_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0000024684d9b220_0;
    %store/vec4 v0000024684d9c300_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0000024684d9b220_0;
    %inv;
    %store/vec4 v0000024684d9c300_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0000024684d9bae0_0;
    %store/vec4 v0000024684d9c300_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0000024684d9bae0_0;
    %inv;
    %store/vec4 v0000024684d9c300_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0000024684d9c760_0;
    %store/vec4 v0000024684d9c300_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0000024684d9c760_0;
    %inv;
    %store/vec4 v0000024684d9c300_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0000024684d9b220_0;
    %load/vec4 v0000024684d9b9a0_0;
    %inv;
    %and;
    %store/vec4 v0000024684d9c300_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0000024684d9b220_0;
    %load/vec4 v0000024684d9b9a0_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0000024684d9c300_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0000024684d9c6c0_0;
    %store/vec4 v0000024684d9c300_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0000024684d9c6c0_0;
    %inv;
    %store/vec4 v0000024684d9c300_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0000024684d9b9a0_0;
    %inv;
    %load/vec4 v0000024684d9c6c0_0;
    %and;
    %store/vec4 v0000024684d9c300_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0000024684d9b9a0_0;
    %inv;
    %load/vec4 v0000024684d9c6c0_0;
    %and;
    %inv;
    %store/vec4 v0000024684d9c300_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024684d9c300_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000024684d32860;
T_5 ;
    %wait E_0000024684d92fa0;
    %load/vec4 v0000024684e65990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024684e61470_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000024684e61150_0;
    %assign/vec4 v0000024684e61470_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000024684dde6e0;
T_6 ;
    %wait E_0000024684d93ee0;
    %load/vec4 v0000024684e65e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000024684e64450_0;
    %load/vec4 v0000024684e64a90_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024684e64ef0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000024684d6a120;
T_7 ;
    %wait E_0000024684d93b60;
    %load/vec4 v0000024684e61b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000024684e60250_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000024684e61d30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024684e60250_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000024684e61d30_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024684e60250_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0000024684e61d30_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0000024684e61d30_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000024684e60250_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000024684d704d0;
T_8 ;
    %wait E_0000024684d938e0;
    %load/vec4 v0000024684e5e920_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 2;
    %cmp/x;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/x;
    %jmp/1 T_8.2, 4;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0000024684e602f0_0;
    %pad/u 32;
    %store/vec4 v0000024684e615b0_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0000024684e5ff00_0;
    %load/vec4 v0000024684e5f640_0;
    %and;
    %store/vec4 v0000024684e615b0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000024684e5ff00_0;
    %load/vec4 v0000024684e5f640_0;
    %or;
    %store/vec4 v0000024684e615b0_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000024684d704d0;
T_9 ;
    %vpi_call 3 30 "$display", "%d %d %d %d %d", v0000024684e5ff00_0, v0000024684e5f640_0, v0000024684e5e920_0, v0000024684e615b0_0, v0000024684e5e9c0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000024684dddd80;
T_10 ;
    %vpi_call 2 109 "$readmemh", "memfile.dat", v0000024684e67220 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000024684dde3c0;
T_11 ;
    %wait E_0000024684d93ee0;
    %load/vec4 v0000024684e67360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000024684e67860_0;
    %load/vec4 v0000024684e670e0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024684e66460, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000024684da1ab0;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024684e69230_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024684e69230_0, 0;
    %end;
    .thread T_12;
    .scope S_0000024684da1ab0;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024684e69c30_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024684e69c30_0, 0;
    %delay 5, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0000024684da1ab0;
T_14 ;
    %wait E_0000024684d92f20;
    %load/vec4 v0000024684e68510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000024684e674a0_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000024684e68b50_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %vpi_call 2 29 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 30 "$finish" {0 0 0};
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0000024684e674a0_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_14.4, 6;
    %vpi_call 2 33 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 34 "$finish" {0 0 0};
T_14.4 ;
T_14.3 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000024684da1ab0;
T_15 ;
    %vpi_call 2 40 "$dumpfile", "arm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\arm_single.v";
    "./alu.v";
