module datapath(
                input logic	Clk, Reset, Run, Continue,
                input logic [15:0] Data_from_SRAM,
                input logic LD_MAR, LD_MDR, LD_IR, LD_BEN, LD_CC, LD_REG, LD_PC, LD_LED,
                input logic GatePC, GateMDR, GateALU, GateMARMUX,
                input logic SR2MUX, ADDR1MUX, MARMUX,
                input logic BEN, MIO_EN, DRMUX, SR1MUX,
                input logic [1:0] PCMUX, ADDR2MUX, ALUK,

                output logic [15:0] MAR, MDR, IR
);

logic [15:0] bmux_out;




PC pc(
            .Clk(Clk),
			.Reset(Reset),
            .In(bmux_out),
            .PCMUX(PCMUX),
            .LD_PC(LD_PC),

            .PC(PC)
    );

    
MDR mar(
            .Clk(Clk),
            .Reset(Reset),
            .In(bmux_out),

            .MDR(MAR)
		);

IR ir(
            .Clk(Clk),
            .Reset(Reset),
            .In(bmux_out),

            .IR(IR)
    );

MDR mdr(
            .Clk(Clk),
            .Reset(Reset),
            .In(bmux_out),

            .MDR(MDR)
		);



endmodule

