INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/My files/Work related/7. NTNU/FPGA/Projects/8bit_cpu/8bit_cpu.srcs/sources_1/new/ALU_engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/My files/Work related/7. NTNU/FPGA/Projects/8bit_cpu/8bit_cpu.srcs/sources_1/new/packages.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/My files/Work related/7. NTNU/FPGA/Projects/8bit_cpu/8bit_cpu.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/My files/Work related/7. NTNU/FPGA/Projects/8bit_cpu/8bit_cpu.srcs/sources_1/new/Condition_engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condition_engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/My files/Work related/7. NTNU/FPGA/Projects/8bit_cpu/8bit_cpu.srcs/sources_1/new/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/My files/Work related/7. NTNU/FPGA/Projects/8bit_cpu/8bit_cpu.srcs/sources_1/new/clk_scale.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_scale
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/My files/Work related/7. NTNU/FPGA/Projects/8bit_cpu/8bit_cpu.srcs/sources_1/new/instruction_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/My files/Work related/7. NTNU/FPGA/Projects/8bit_cpu/8bit_cpu.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/My files/Work related/7. NTNU/FPGA/Projects/8bit_cpu/8bit_cpu.srcs/sim_1/new/CPU_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
