// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 3.1.1.232.1
// Netlist written on Wed Aug 24 15:29:27 2022
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "//mac/home/dev/e155fa22/tutorials/development_board_test/fpga_dev_board_test/source/impl_1/top.sv"
// file 1 "c:/lscc/radiant/3.1/ip/pmi/pmi_ice40up.v"
// file 2 "c:/lscc/radiant/3.1/ip/pmi/pmi_ice40up.vhd"
// file 3 "c:/lscc/radiant/3.1/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 4 "c:/lscc/radiant/3.1/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 5 "c:/lscc/radiant/3.1/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 6 "c:/lscc/radiant/3.1/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 7 "c:/lscc/radiant/3.1/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 8 "c:/lscc/radiant/3.1/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 9 "c:/lscc/radiant/3.1/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 10 "c:/lscc/radiant/3.1/cae_library/simulation/verilog/ice40up/ib.v"
// file 11 "c:/lscc/radiant/3.1/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 12 "c:/lscc/radiant/3.1/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 13 "c:/lscc/radiant/3.1/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 14 "c:/lscc/radiant/3.1/cae_library/simulation/verilog/ice40up/ob.v"
// file 15 "c:/lscc/radiant/3.1/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 16 "c:/lscc/radiant/3.1/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 17 "c:/lscc/radiant/3.1/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 18 "c:/lscc/radiant/3.1/cae_library/simulation/verilog/ice40up/rgb.v"
// file 19 "c:/lscc/radiant/3.1/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 20 "c:/lscc/radiant/3.1/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 21 "c:/lscc/radiant/3.1/cae_library/simulation/verilog/ice40up/legacy.v"
// file 22 "c:/lscc/radiant/3.1/ip/common/adder/rtl/lscc_adder.v"
// file 23 "c:/lscc/radiant/3.1/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 24 "c:/lscc/radiant/3.1/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 25 "c:/lscc/radiant/3.1/ip/common/counter/rtl/lscc_cntr.v"
// file 26 "c:/lscc/radiant/3.1/ip/common/fifo/rtl/lscc_fifo.v"
// file 27 "c:/lscc/radiant/3.1/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 28 "c:/lscc/radiant/3.1/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 29 "c:/lscc/radiant/3.1/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 30 "c:/lscc/radiant/3.1/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 31 "c:/lscc/radiant/3.1/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 32 "c:/lscc/radiant/3.1/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 33 "c:/lscc/radiant/3.1/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 34 "c:/lscc/radiant/3.1/ip/common/rom/rtl/lscc_rom.v"
// file 35 "c:/lscc/radiant/3.1/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 36 "c:/lscc/radiant/3.1/ip/pmi/pmi_add.v"
// file 37 "c:/lscc/radiant/3.1/ip/pmi/pmi_addsub.v"
// file 38 "c:/lscc/radiant/3.1/ip/pmi/pmi_complex_mult.v"
// file 39 "c:/lscc/radiant/3.1/ip/pmi/pmi_counter.v"
// file 40 "c:/lscc/radiant/3.1/ip/pmi/pmi_dsp.v"
// file 41 "c:/lscc/radiant/3.1/ip/pmi/pmi_fifo.v"
// file 42 "c:/lscc/radiant/3.1/ip/pmi/pmi_fifo_dc.v"
// file 43 "c:/lscc/radiant/3.1/ip/pmi/pmi_mac.v"
// file 44 "c:/lscc/radiant/3.1/ip/pmi/pmi_mult.v"
// file 45 "c:/lscc/radiant/3.1/ip/pmi/pmi_multaddsub.v"
// file 46 "c:/lscc/radiant/3.1/ip/pmi/pmi_multaddsubsum.v"
// file 47 "c:/lscc/radiant/3.1/ip/pmi/pmi_ram_dp.v"
// file 48 "c:/lscc/radiant/3.1/ip/pmi/pmi_ram_dp_be.v"
// file 49 "c:/lscc/radiant/3.1/ip/pmi/pmi_ram_dq.v"
// file 50 "c:/lscc/radiant/3.1/ip/pmi/pmi_ram_dq_be.v"
// file 51 "c:/lscc/radiant/3.1/ip/pmi/pmi_rom.v"
// file 52 "c:/lscc/radiant/3.1/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input mcu_blink_in, output fpga_blink_out, output mcu_echo_led);
    
    (* is_clock=1, lineinfo="@0(6[8],6[15])" *) wire int_osc;
    
    wire GND_net, VCC_net, mcu_echo_led_c_c, fpga_blink_out_c_24, n25, 
        n24, n23, n22, n21, n20, n19, n18, n17, n16, n15, 
        n14, n13, n12, n11, n10, n9, n8, n7, n6, n5, n4, 
        n3, n2, n516, n486, n106, n107, n108, n109, n110, 
        n111, n112, n113, n114, n115, n116, n117, n118, n119, 
        n120, n121, n122, n123, n124, n125, n126, n127, n128, 
        n129, n130, n513, n510, n495, n507, n483, n504, n480, 
        n142, n144, n146, n501, n148, n150, n489, n152, n154, 
        n156, n158, n160, n492, n162, n498, n164;
    
    VHI i2 (.Z(VCC_net));
    (* syn_instantiated=1 *) HSOSC_CORE hf_osc (.CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
            .TRIM9(GND_net), .TRIM8(GND_net), .TRIM7(GND_net), .TRIM6(GND_net), 
            .TRIM5(GND_net), .TRIM4(GND_net), .TRIM3(GND_net), .TRIM2(GND_net), 
            .TRIM1(GND_net), .TRIM0(GND_net), .CLKHF(int_osc));
    defparam hf_osc.CLKHF_DIV = "0b00";
    defparam hf_osc.FABRIC_TRIME = "DISABLE";
    (* syn_use_carry_chain=1, lineinfo="@0(17[15],17[26])" *) FD1P3XZ counter_9__i24 (.D(n107), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(n2));
    defparam counter_9__i24.REGSET = "RESET";
    defparam counter_9__i24.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3[16],3[30])" *) OB fpga_blink_out_pad (.I(fpga_blink_out_c_24), 
            .O(fpga_blink_out));
    (* lineinfo="@0(3[32],3[44])" *) OB mcu_echo_led_pad (.I(mcu_echo_led_c_c), 
            .O(mcu_echo_led));
    VLO i1 (.Z(GND_net));
    (* lineinfo="@0(17[15],17[26])" *) FA2 counter_9_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(n2), .D0(n164), .CI0(n164), .A1(GND_net), 
            .B1(GND_net), .C1(fpga_blink_out_c_24), .D1(n516), .CI1(n516), 
            .CO0(n516), .S0(n107), .S1(n106));
    defparam counter_9_add_4_25.INIT0 = "0xc33c";
    defparam counter_9_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@0(17[15],17[26])" *) FA2 counter_9_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(n4), .D0(n162), .CI0(n162), .A1(GND_net), 
            .B1(GND_net), .C1(n3), .D1(n513), .CI1(n513), .CO0(n513), 
            .CO1(n164), .S0(n109), .S1(n108));
    defparam counter_9_add_4_23.INIT0 = "0xc33c";
    defparam counter_9_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@0(17[15],17[26])" *) FA2 counter_9_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(n6), .D0(n160), .CI0(n160), .A1(GND_net), 
            .B1(GND_net), .C1(n5), .D1(n510), .CI1(n510), .CO0(n510), 
            .CO1(n162), .S0(n111), .S1(n110));
    defparam counter_9_add_4_21.INIT0 = "0xc33c";
    defparam counter_9_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@0(17[15],17[26])" *) FA2 counter_9_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(n8), .D0(n158), .CI0(n158), .A1(GND_net), 
            .B1(GND_net), .C1(n7), .D1(n507), .CI1(n507), .CO0(n507), 
            .CO1(n160), .S0(n113), .S1(n112));
    defparam counter_9_add_4_19.INIT0 = "0xc33c";
    defparam counter_9_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@0(17[15],17[26])" *) FA2 counter_9_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(n10), .D0(n156), .CI0(n156), .A1(GND_net), 
            .B1(GND_net), .C1(n9), .D1(n504), .CI1(n504), .CO0(n504), 
            .CO1(n158), .S0(n115), .S1(n114));
    defparam counter_9_add_4_17.INIT0 = "0xc33c";
    defparam counter_9_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@0(17[15],17[26])" *) FA2 counter_9_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(n12), .D0(n154), .CI0(n154), .A1(GND_net), 
            .B1(GND_net), .C1(n11), .D1(n501), .CI1(n501), .CO0(n501), 
            .CO1(n156), .S0(n117), .S1(n116));
    defparam counter_9_add_4_15.INIT0 = "0xc33c";
    defparam counter_9_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@0(17[15],17[26])" *) FA2 counter_9_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(n14), .D0(n152), .CI0(n152), .A1(GND_net), 
            .B1(GND_net), .C1(n13), .D1(n498), .CI1(n498), .CO0(n498), 
            .CO1(n154), .S0(n119), .S1(n118));
    defparam counter_9_add_4_13.INIT0 = "0xc33c";
    defparam counter_9_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@0(17[15],17[26])" *) FA2 counter_9_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(n16), .D0(n150), .CI0(n150), .A1(GND_net), 
            .B1(GND_net), .C1(n15), .D1(n495), .CI1(n495), .CO0(n495), 
            .CO1(n152), .S0(n121), .S1(n120));
    defparam counter_9_add_4_11.INIT0 = "0xc33c";
    defparam counter_9_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@0(17[15],17[26])" *) FA2 counter_9_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(n18), .D0(n148), .CI0(n148), .A1(GND_net), 
            .B1(GND_net), .C1(n17), .D1(n492), .CI1(n492), .CO0(n492), 
            .CO1(n150), .S0(n123), .S1(n122));
    defparam counter_9_add_4_9.INIT0 = "0xc33c";
    defparam counter_9_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@0(17[15],17[26])" *) FA2 counter_9_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(n20), .D0(n146), .CI0(n146), .A1(GND_net), 
            .B1(GND_net), .C1(n19), .D1(n489), .CI1(n489), .CO0(n489), 
            .CO1(n148), .S0(n125), .S1(n124));
    defparam counter_9_add_4_7.INIT0 = "0xc33c";
    defparam counter_9_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@0(17[15],17[26])" *) FA2 counter_9_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(n22), .D0(n144), .CI0(n144), .A1(GND_net), 
            .B1(GND_net), .C1(n21), .D1(n486), .CI1(n486), .CO0(n486), 
            .CO1(n146), .S0(n127), .S1(n126));
    defparam counter_9_add_4_5.INIT0 = "0xc33c";
    defparam counter_9_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@0(17[15],17[26])" *) FA2 counter_9_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(n24), .D0(n142), .CI0(n142), .A1(GND_net), 
            .B1(GND_net), .C1(n23), .D1(n483), .CI1(n483), .CO0(n483), 
            .CO1(n144), .S0(n129), .S1(n128));
    defparam counter_9_add_4_3.INIT0 = "0xc33c";
    defparam counter_9_add_4_3.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(17[15],17[26])" *) FD1P3XZ counter_9__i23 (.D(n108), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(n3));
    defparam counter_9__i23.REGSET = "RESET";
    defparam counter_9__i23.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[15],17[26])" *) FD1P3XZ counter_9__i22 (.D(n109), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(n4));
    defparam counter_9__i22.REGSET = "RESET";
    defparam counter_9__i22.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[15],17[26])" *) FD1P3XZ counter_9__i21 (.D(n110), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(n5));
    defparam counter_9__i21.REGSET = "RESET";
    defparam counter_9__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[15],17[26])" *) FD1P3XZ counter_9__i20 (.D(n111), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(n6));
    defparam counter_9__i20.REGSET = "RESET";
    defparam counter_9__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[15],17[26])" *) FD1P3XZ counter_9__i19 (.D(n112), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(n7));
    defparam counter_9__i19.REGSET = "RESET";
    defparam counter_9__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[15],17[26])" *) FD1P3XZ counter_9__i18 (.D(n113), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(n8));
    defparam counter_9__i18.REGSET = "RESET";
    defparam counter_9__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[15],17[26])" *) FD1P3XZ counter_9__i17 (.D(n114), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(n9));
    defparam counter_9__i17.REGSET = "RESET";
    defparam counter_9__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[15],17[26])" *) FD1P3XZ counter_9__i16 (.D(n115), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(n10));
    defparam counter_9__i16.REGSET = "RESET";
    defparam counter_9__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[15],17[26])" *) FD1P3XZ counter_9__i15 (.D(n116), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(n11));
    defparam counter_9__i15.REGSET = "RESET";
    defparam counter_9__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[15],17[26])" *) FD1P3XZ counter_9__i14 (.D(n117), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(n12));
    defparam counter_9__i14.REGSET = "RESET";
    defparam counter_9__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[15],17[26])" *) FD1P3XZ counter_9__i13 (.D(n118), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(n13));
    defparam counter_9__i13.REGSET = "RESET";
    defparam counter_9__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[15],17[26])" *) FD1P3XZ counter_9__i12 (.D(n119), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(n14));
    defparam counter_9__i12.REGSET = "RESET";
    defparam counter_9__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[15],17[26])" *) FD1P3XZ counter_9__i11 (.D(n120), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(n15));
    defparam counter_9__i11.REGSET = "RESET";
    defparam counter_9__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[15],17[26])" *) FD1P3XZ counter_9__i10 (.D(n121), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(n16));
    defparam counter_9__i10.REGSET = "RESET";
    defparam counter_9__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[15],17[26])" *) FD1P3XZ counter_9__i9 (.D(n122), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(n17));
    defparam counter_9__i9.REGSET = "RESET";
    defparam counter_9__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[15],17[26])" *) FD1P3XZ counter_9__i8 (.D(n123), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(n18));
    defparam counter_9__i8.REGSET = "RESET";
    defparam counter_9__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[15],17[26])" *) FD1P3XZ counter_9__i7 (.D(n124), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(n19));
    defparam counter_9__i7.REGSET = "RESET";
    defparam counter_9__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[15],17[26])" *) FD1P3XZ counter_9__i6 (.D(n125), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(n20));
    defparam counter_9__i6.REGSET = "RESET";
    defparam counter_9__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[15],17[26])" *) FD1P3XZ counter_9__i5 (.D(n126), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(n21));
    defparam counter_9__i5.REGSET = "RESET";
    defparam counter_9__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[15],17[26])" *) FD1P3XZ counter_9__i4 (.D(n127), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(n22));
    defparam counter_9__i4.REGSET = "RESET";
    defparam counter_9__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[15],17[26])" *) FD1P3XZ counter_9__i3 (.D(n128), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(n23));
    defparam counter_9__i3.REGSET = "RESET";
    defparam counter_9__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[15],17[26])" *) FD1P3XZ counter_9__i2 (.D(n129), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(n24));
    defparam counter_9__i2.REGSET = "RESET";
    defparam counter_9__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[15],17[26])" *) FD1P3XZ counter_9__i1 (.D(n130), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(n25));
    defparam counter_9__i1.REGSET = "RESET";
    defparam counter_9__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[15],17[26])" *) FD1P3XZ counter_9__i25 (.D(n106), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(fpga_blink_out_c_24));
    defparam counter_9__i25.REGSET = "RESET";
    defparam counter_9__i25.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(17[15],17[26])" *) FA2 counter_9_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(n25), .D1(n480), .CI1(n480), .CO0(n480), .CO1(n142), 
            .S1(n130));
    defparam counter_9_add_4_1.INIT0 = "0xc33c";
    defparam counter_9_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@0(2[15],2[27])" *) IB mcu_echo_led_c_pad (.I(mcu_blink_in), 
            .O(mcu_echo_led_c_c));
    
endmodule
