// Seed: 1500966506
module module_0 (
    module_0,
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_8(
      .id_0(1), .id_1(id_4), .id_2(1), .id_3(), .id_4(1), .id_5(1), .id_6(id_1)
  );
endmodule
module module_1 (
    input  tri   id_0,
    input  wand  id_1,
    output uwire id_2,
    output wor   id_3,
    input  wor   id_4
);
  wire id_6;
  assign id_3 = id_1;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6, id_6
  );
  wire id_7;
  uwire id_8, id_9;
  assign id_9 = 1;
endmodule
