
---------- Begin Simulation Statistics ----------
final_tick                               1401112624521                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 216925                       # Simulator instruction rate (inst/s)
host_mem_usage                              135179072                       # Number of bytes of host memory used
host_op_rate                                   255034                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 84512.19                       # Real time elapsed on the host
host_tick_rate                                5243696                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 18332828887                       # Number of instructions simulated
sim_ops                                   21553463724                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.443156                       # Number of seconds simulated
sim_ticks                                443156213515                       # Number of ticks simulated
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                          0                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu00.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu00.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu00.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.workload.numSyscalls                 120                       # Number of system calls
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                          0                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu01.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu01.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu01.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.workload.numSyscalls               28821                       # Number of system calls
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                          0                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu02.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu02.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu02.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                          0                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu03.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu03.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu03.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu04.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu04.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu04.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                          0                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu05.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu05.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu05.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                          0                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu06.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu06.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu06.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                          0                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu07.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu07.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu07.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                          0                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu08.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu08.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu08.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                          0                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu09.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu09.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu09.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                          0                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu10.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu10.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu10.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                          0                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu11.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu11.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu11.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                          0                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu12.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu12.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu12.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                          0                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu13.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu13.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu13.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                          0                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu14.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu14.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu14.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                          0                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu15.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu15.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu15.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu16.committedInsts                         0                       # Number of instructions committed
system.cpu16.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.idle_fraction                          0                       # Percentage of idle cycles
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu16.numCycles                              0                       # number of cpu cycles simulated
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.num_busy_cycles                        0                       # Number of busy cycles
system.cpu16.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu16.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu16.num_fp_insts                           0                       # number of float instructions
system.cpu16.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu16.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu16.num_func_calls                         0                       # number of times a function call or return occured
system.cpu16.num_idle_cycles                        0                       # Number of idle cycles
system.cpu16.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu16.num_int_insts                          0                       # number of integer instructions
system.cpu16.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu16.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu16.num_load_insts                         0                       # Number of load instructions
system.cpu16.num_mem_refs                           0                       # number of memory refs
system.cpu16.num_store_insts                        0                       # Number of store instructions
system.cpu16.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu16.num_vec_insts                          0                       # number of vector instructions
system.cpu16.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu16.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu16.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu16.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu16.op_class::IntMult                      0                       # Class of executed instruction
system.cpu16.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu16.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu16.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu16.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu16.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu16.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu16.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu16.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu16.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu16.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu16.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu16.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu16.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu16.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu16.op_class::MemRead                      0                       # Class of executed instruction
system.cpu16.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu16.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu16.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu16.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu16.op_class::total                        0                       # Class of executed instruction
system.cpu17.committedInsts                         0                       # Number of instructions committed
system.cpu17.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu17.dtb.accesses                           0                       # DTB accesses
system.cpu17.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.hits                               0                       # DTB hits
system.cpu17.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.dtb.inst_hits                          0                       # ITB inst hits
system.cpu17.dtb.inst_misses                        0                       # ITB inst misses
system.cpu17.dtb.misses                             0                       # DTB misses
system.cpu17.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.read_accesses                      0                       # DTB read accesses
system.cpu17.dtb.read_hits                          0                       # DTB read hits
system.cpu17.dtb.read_misses                        0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu17.dtb.write_accesses                     0                       # DTB write accesses
system.cpu17.dtb.write_hits                         0                       # DTB write hits
system.cpu17.dtb.write_misses                       0                       # DTB write misses
system.cpu17.idle_fraction                          0                       # Percentage of idle cycles
system.cpu17.itb.accesses                           0                       # DTB accesses
system.cpu17.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.hits                               0                       # DTB hits
system.cpu17.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.itb.inst_hits                          0                       # ITB inst hits
system.cpu17.itb.inst_misses                        0                       # ITB inst misses
system.cpu17.itb.misses                             0                       # DTB misses
system.cpu17.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.itb.read_accesses                      0                       # DTB read accesses
system.cpu17.itb.read_hits                          0                       # DTB read hits
system.cpu17.itb.read_misses                        0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walks                       0                       # Table walker walks requested
system.cpu17.itb.write_accesses                     0                       # DTB write accesses
system.cpu17.itb.write_hits                         0                       # DTB write hits
system.cpu17.itb.write_misses                       0                       # DTB write misses
system.cpu17.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu17.numCycles                              0                       # number of cpu cycles simulated
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.num_busy_cycles                        0                       # Number of busy cycles
system.cpu17.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu17.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu17.num_fp_insts                           0                       # number of float instructions
system.cpu17.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu17.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu17.num_func_calls                         0                       # number of times a function call or return occured
system.cpu17.num_idle_cycles                        0                       # Number of idle cycles
system.cpu17.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu17.num_int_insts                          0                       # number of integer instructions
system.cpu17.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu17.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu17.num_load_insts                         0                       # Number of load instructions
system.cpu17.num_mem_refs                           0                       # number of memory refs
system.cpu17.num_store_insts                        0                       # Number of store instructions
system.cpu17.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu17.num_vec_insts                          0                       # number of vector instructions
system.cpu17.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu17.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu17.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu17.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu17.op_class::IntMult                      0                       # Class of executed instruction
system.cpu17.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu17.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu17.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu17.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu17.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu17.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu17.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu17.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu17.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu17.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu17.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu17.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu17.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu17.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu17.op_class::MemRead                      0                       # Class of executed instruction
system.cpu17.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu17.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu17.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu17.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu17.op_class::total                        0                       # Class of executed instruction
system.cpu18.committedInsts                         0                       # Number of instructions committed
system.cpu18.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu18.dtb.accesses                           0                       # DTB accesses
system.cpu18.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.hits                               0                       # DTB hits
system.cpu18.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.dtb.inst_hits                          0                       # ITB inst hits
system.cpu18.dtb.inst_misses                        0                       # ITB inst misses
system.cpu18.dtb.misses                             0                       # DTB misses
system.cpu18.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.read_accesses                      0                       # DTB read accesses
system.cpu18.dtb.read_hits                          0                       # DTB read hits
system.cpu18.dtb.read_misses                        0                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu18.dtb.write_accesses                     0                       # DTB write accesses
system.cpu18.dtb.write_hits                         0                       # DTB write hits
system.cpu18.dtb.write_misses                       0                       # DTB write misses
system.cpu18.idle_fraction                          0                       # Percentage of idle cycles
system.cpu18.itb.accesses                           0                       # DTB accesses
system.cpu18.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.hits                               0                       # DTB hits
system.cpu18.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.itb.inst_hits                          0                       # ITB inst hits
system.cpu18.itb.inst_misses                        0                       # ITB inst misses
system.cpu18.itb.misses                             0                       # DTB misses
system.cpu18.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.itb.read_accesses                      0                       # DTB read accesses
system.cpu18.itb.read_hits                          0                       # DTB read hits
system.cpu18.itb.read_misses                        0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walks                       0                       # Table walker walks requested
system.cpu18.itb.write_accesses                     0                       # DTB write accesses
system.cpu18.itb.write_hits                         0                       # DTB write hits
system.cpu18.itb.write_misses                       0                       # DTB write misses
system.cpu18.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu18.numCycles                              0                       # number of cpu cycles simulated
system.cpu18.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu18.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu18.num_busy_cycles                        0                       # Number of busy cycles
system.cpu18.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu18.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu18.num_fp_insts                           0                       # number of float instructions
system.cpu18.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu18.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu18.num_func_calls                         0                       # number of times a function call or return occured
system.cpu18.num_idle_cycles                        0                       # Number of idle cycles
system.cpu18.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu18.num_int_insts                          0                       # number of integer instructions
system.cpu18.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu18.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu18.num_load_insts                         0                       # Number of load instructions
system.cpu18.num_mem_refs                           0                       # number of memory refs
system.cpu18.num_store_insts                        0                       # Number of store instructions
system.cpu18.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu18.num_vec_insts                          0                       # number of vector instructions
system.cpu18.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu18.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu18.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu18.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu18.op_class::IntMult                      0                       # Class of executed instruction
system.cpu18.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu18.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu18.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu18.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu18.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu18.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu18.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu18.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu18.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu18.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu18.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu18.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu18.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu18.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu18.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu18.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu18.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu18.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu18.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu18.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu18.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu18.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu18.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu18.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu18.op_class::MemRead                      0                       # Class of executed instruction
system.cpu18.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu18.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu18.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu18.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu18.op_class::total                        0                       # Class of executed instruction
system.cpu18.workload.numSyscalls                 178                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests     65580641                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     30679910                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     119426230                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus00.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus00.branchPred.BTBHitPct    44.202643                       # BTB Hit Percentage
system.switch_cpus00.branchPred.BTBHits     132716229                       # Number of BTB hits
system.switch_cpus00.branchPred.BTBLookups    300245005                       # Number of BTB lookups
system.switch_cpus00.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus00.branchPred.condIncorrect       247459                       # Number of conditional branches incorrect
system.switch_cpus00.branchPred.condPredicted    272727567                       # Number of conditional branches predicted
system.switch_cpus00.branchPred.indirectHits      8003329                       # Number of indirect target hits.
system.switch_cpus00.branchPred.indirectLookups      8004262                       # Number of indirect predictor lookups.
system.switch_cpus00.branchPred.indirectMisses          933                       # Number of indirect misses.
system.switch_cpus00.branchPred.lookups     341887213                       # Number of BP lookups
system.switch_cpus00.branchPred.usedRAS      25533991                       # Number of times the RAS was used to get a target.
system.switch_cpus00.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.switch_cpus00.cc_regfile_reads       611300988                       # number of cc regfile reads
system.switch_cpus00.cc_regfile_writes      570646332                       # number of cc regfile writes
system.switch_cpus00.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus00.commit.branchMispredicts       246854                       # The number of times a branch was mispredicted
system.switch_cpus00.commit.branches        339057018                       # Number of branches committed
system.switch_cpus00.commit.bw_lim_events    111672893                       # number cycles where commit BW limit reached
system.switch_cpus00.commit.commitNonSpecStalls     17586472                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus00.commit.commitSquashedInsts      6743738                       # The number of squashed insts skipped by commit
system.switch_cpus00.commit.committedInsts   1590774342                       # Number of instructions committed
system.switch_cpus00.commit.committedOps   1850884425                       # Number of ops (including micro ops) committed
system.switch_cpus00.commit.committed_per_cycle::samples   1061767719                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::mean     1.743210                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::stdev     2.646191                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::0    578706198     54.50%     54.50% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::1    127623746     12.02%     66.52% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::2    104582069      9.85%     76.37% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::3     24645250      2.32%     78.69% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::4     68832606      6.48%     85.18% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::5     17987866      1.69%     86.87% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::6     12511744      1.18%     88.05% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::7     15205347      1.43%     89.48% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::8    111672893     10.52%    100.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::total   1061767719                       # Number of insts commited each cycle
system.switch_cpus00.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus00.commit.function_calls     25467033                       # Number of function calls committed.
system.switch_cpus00.commit.int_insts      1649053321                       # Number of committed integer instructions.
system.switch_cpus00.commit.loads           359625972                       # Number of loads committed
system.switch_cpus00.commit.membars          19540184                       # Number of memory barriers committed
system.switch_cpus00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntAlu   1146646362     61.95%     61.95% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntMult     72298017      3.91%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::MemRead    359625972     19.43%     85.29% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::MemWrite    272314074     14.71%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::total   1850884425                       # Class of committed instruction
system.switch_cpus00.commit.refs            631940046                       # Number of memory references committed
system.switch_cpus00.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus00.commit.vec_insts        30047037                       # Number of committed Vector instructions.
system.switch_cpus00.committedInsts        1590774342                       # Number of Instructions Simulated
system.switch_cpus00.committedOps          1850884425                       # Number of Ops (including micro ops) Simulated
system.switch_cpus00.cpi                     0.668055                       # CPI: Cycles Per Instruction
system.switch_cpus00.cpi_total               0.668055                       # CPI: Total CPI of All Threads
system.switch_cpus00.decode.BlockedCycles    671860408                       # Number of cycles decode is blocked
system.switch_cpus00.decode.BranchMispred          612                       # Number of times decode detected a branch misprediction
system.switch_cpus00.decode.BranchResolved    132463332                       # Number of times decode resolved a branch
system.switch_cpus00.decode.DecodedInsts   1861405204                       # Number of instructions handled by decode
system.switch_cpus00.decode.IdleCycles      104451971                       # Number of cycles decode is idle
system.switch_cpus00.decode.RunCycles       223367107                       # Number of cycles decode is running
system.switch_cpus00.decode.SquashCycles       261540                       # Number of cycles decode is squashing
system.switch_cpus00.decode.SquashedInsts         1472                       # Number of squashed instructions handled by decode
system.switch_cpus00.decode.UnblockCycles     62783286                       # Number of cycles decode is unblocking
system.switch_cpus00.dtb.accesses                   0                       # DTB accesses
system.switch_cpus00.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.hits                       0                       # DTB hits
system.switch_cpus00.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.dtb.misses                     0                       # DTB misses
system.switch_cpus00.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.fetch.Branches         341887213                       # Number of branches that fetch encountered
system.switch_cpus00.fetch.CacheLines       203811214                       # Number of cache lines fetched
system.switch_cpus00.fetch.Cycles           858502549                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus00.fetch.IcacheSquashes        50973                       # Number of outstanding Icache misses that were squashed
system.switch_cpus00.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.switch_cpus00.fetch.Insts           1603476171                       # Number of instructions fetch has processed
system.switch_cpus00.fetch.MiscStallCycles          203                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus00.fetch.SquashCycles        524290                       # Number of cycles fetch has spent squashing
system.switch_cpus00.fetch.branchRate        0.321708                       # Number of branch fetches per cycle
system.switch_cpus00.fetch.icacheStallCycles    203959335                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus00.fetch.predictedBranches    166253549                       # Number of branches that fetch has predicted taken
system.switch_cpus00.fetch.rate              1.508835                       # Number of inst fetches per cycle
system.switch_cpus00.fetch.rateDist::samples   1062724315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::mean     1.755118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::stdev     2.853496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::0      686936099     64.64%     64.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::1       60795948      5.72%     70.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::2       30215647      2.84%     73.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::3       39800567      3.75%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::4       45651362      4.30%     81.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::5       15108626      1.42%     82.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::6       49243673      4.63%     87.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::7        8812013      0.83%     88.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::8      126160380     11.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::total   1062724315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.idleCycles                   417                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus00.iew.branchMispredicts       369058                       # Number of branch mispredicts detected at execute
system.switch_cpus00.iew.exec_branches      339420190                       # Number of branches executed
system.switch_cpus00.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus00.iew.exec_rate           1.757645                       # Inst execution rate
system.switch_cpus00.iew.exec_refs          646724904                       # number of memory reference insts executed
system.switch_cpus00.iew.exec_stores        272660220                       # Number of stores executed
system.switch_cpus00.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus00.iew.iewBlockCycles      29231718                       # Number of cycles IEW is blocking
system.switch_cpus00.iew.iewDispLoadInsts    360913371                       # Number of dispatched load instructions
system.switch_cpus00.iew.iewDispNonSpecInsts     17647782                       # Number of dispatched non-speculative instructions
system.switch_cpus00.iew.iewDispSquashedInsts         1551                       # Number of squashed instructions skipped by dispatch
system.switch_cpus00.iew.iewDispStoreInsts    273152540                       # Number of dispatched store instructions
system.switch_cpus00.iew.iewDispatchedInsts   1857628194                       # Number of instructions dispatched to IQ
system.switch_cpus00.iew.iewExecLoadInsts    374064684                       # Number of load instructions executed
system.switch_cpus00.iew.iewExecSquashedInsts       325172                       # Number of squashed instructions skipped in execute
system.switch_cpus00.iew.iewExecutedInsts   1867892573                       # Number of executed instructions
system.switch_cpus00.iew.iewIQFullEvents      4976908                       # Number of times the IQ has become full, causing a stall
system.switch_cpus00.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus00.iew.iewLSQFullEvents     29180467                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus00.iew.iewSquashCycles       261540                       # Number of cycles IEW is squashing
system.switch_cpus00.iew.iewUnblockCycles     34417380                       # Number of cycles IEW is unblocking
system.switch_cpus00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus00.iew.lsq.thread0.cacheBlocked          280                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus00.iew.lsq.thread0.forwLoads     71236655                       # Number of loads that had data forwarded from stores
system.switch_cpus00.iew.lsq.thread0.ignoredResponses          703                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus00.iew.lsq.thread0.memOrderViolation        20520                       # Number of memory ordering violations
system.switch_cpus00.iew.lsq.thread0.rescheduledLoads     13681093                       # Number of loads that were rescheduled
system.switch_cpus00.iew.lsq.thread0.squashedLoads      1287394                       # Number of loads squashed
system.switch_cpus00.iew.lsq.thread0.squashedStores       838453                       # Number of stores squashed
system.switch_cpus00.iew.memOrderViolationEvents        20520                       # Number of memory order violations
system.switch_cpus00.iew.predictedNotTakenIncorrect         2120                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus00.iew.predictedTakenIncorrect       366938                       # Number of branches that were predicted taken incorrectly
system.switch_cpus00.iew.wb_consumers      1810217255                       # num instructions consuming a value
system.switch_cpus00.iew.wb_count          1853817676                       # cumulative count of insts written-back
system.switch_cpus00.iew.wb_fanout           0.572611                       # average fanout of values written-back
system.switch_cpus00.iew.wb_producers      1036551173                       # num instructions producing a value
system.switch_cpus00.iew.wb_rate             1.744401                       # insts written-back per cycle
system.switch_cpus00.iew.wb_sent           1853934733                       # cumulative count of insts sent to commit
system.switch_cpus00.int_regfile_reads     2284256784                       # number of integer regfile reads
system.switch_cpus00.int_regfile_writes    1326455843                       # number of integer regfile writes
system.switch_cpus00.ipc                     1.496883                       # IPC: Instructions Per Cycle
system.switch_cpus00.ipc_total               1.496883                       # IPC: Total IPC of All Threads
system.switch_cpus00.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntAlu   1149001341     61.50%     61.50% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntMult     72303344      3.87%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMisc            2      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAddAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMisc            1      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShift            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAes            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAesMix            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdPredAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::MemRead    374130657     20.03%     85.40% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::MemWrite    272782401     14.60%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::total   1868217746                       # Type of FU issued
system.switch_cpus00.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus00.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus00.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus00.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus00.iq.fu_busy_cnt          32345274                       # FU busy when requested
system.switch_cpus00.iq.fu_busy_rate         0.017313                       # FU busy rate (busy events/executed inst)
system.switch_cpus00.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntAlu       4112335     12.71%     12.71% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntMult      3907962     12.08%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntDiv             0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatAdd            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatCmp            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatCvt            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMult            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMultAcc            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatDiv            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMisc            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatSqrt            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAdd            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAddAcc            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAlu            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdCmp            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdCvt            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMisc            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMult            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMultAcc            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShift            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShiftAcc            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdDiv            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSqrt            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatAdd            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatAlu            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatCmp            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatCvt            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatDiv            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMisc            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMult            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatSqrt            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceAdd            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceAlu            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceCmp            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAes            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAesMix            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha1Hash            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha1Hash2            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha256Hash            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha256Hash2            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShaSigma2            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShaSigma3            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdPredAlu            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::MemRead     12612002     38.99%     63.79% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::MemWrite     11712975     36.21%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.int_alu_accesses   1856753819                       # Number of integer alu accesses
system.switch_cpus00.iq.int_inst_queue_reads   4745924174                       # Number of integer instruction queue reads
system.switch_cpus00.iq.int_inst_queue_wakeup_accesses   1823765740                       # Number of integer instruction queue wakeup accesses
system.switch_cpus00.iq.int_inst_queue_writes   1834301411                       # Number of integer instruction queue writes
system.switch_cpus00.iq.iqInstsAdded       1839980411                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus00.iq.iqInstsIssued      1868217746                       # Number of instructions issued
system.switch_cpus00.iq.iqNonSpecInstsAdded     17647783                       # Number of non-speculative instructions added to the IQ
system.switch_cpus00.iq.iqSquashedInstsExamined      6743738                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus00.iq.iqSquashedInstsIssued         5591                       # Number of squashed instructions issued
system.switch_cpus00.iq.iqSquashedNonSpecRemoved        61311                       # Number of squashed non-spec instructions that were removed
system.switch_cpus00.iq.iqSquashedOperandsExamined      5989094                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus00.iq.issued_per_cycle::samples   1062724315                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::mean     1.757951                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::stdev     2.131613                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::0    452519981     42.58%     42.58% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::1    186279661     17.53%     60.11% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::2    111478787     10.49%     70.60% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::3     86456699      8.14%     78.73% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::4     67697705      6.37%     85.11% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::5     77355908      7.28%     92.38% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::6     43721092      4.11%     96.50% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::7     18002354      1.69%     98.19% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::8     19212128      1.81%    100.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::total   1062724315                       # Number of insts issued each cycle
system.switch_cpus00.iq.rate                 1.757951                       # Inst issue rate
system.switch_cpus00.iq.vec_alu_accesses     43809201                       # Number of vector alu accesses
system.switch_cpus00.iq.vec_inst_queue_reads     85586497                       # Number of vector instruction queue reads
system.switch_cpus00.iq.vec_inst_queue_wakeup_accesses     30051936                       # Number of vector instruction queue wakeup accesses
system.switch_cpus00.iq.vec_inst_queue_writes     30091040                       # Number of vector instruction queue writes
system.switch_cpus00.itb.accesses                   0                       # DTB accesses
system.switch_cpus00.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.hits                       0                       # DTB hits
system.switch_cpus00.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.itb.misses                     0                       # DTB misses
system.switch_cpus00.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.memDep0.conflictingLoads     15401805                       # Number of conflicting loads.
system.switch_cpus00.memDep0.conflictingStores     16777439                       # Number of conflicting stores.
system.switch_cpus00.memDep0.insertedLoads    360913371                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus00.memDep0.insertedStores    273152540                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus00.misc_regfile_reads    1965733592                       # number of misc regfile reads
system.switch_cpus00.misc_regfile_writes     70345408                       # number of misc regfile writes
system.switch_cpus00.numCycles             1062724732                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.rename.BlockCycles      87289479                       # Number of cycles rename is blocking
system.switch_cpus00.rename.CommittedMaps   1938744377                       # Number of HB maps that are committed
system.switch_cpus00.rename.IQFullEvents     71460815                       # Number of times rename has blocked due to IQ full
system.switch_cpus00.rename.IdleCycles      133243371                       # Number of cycles rename is idle
system.switch_cpus00.rename.LQFullEvents     13838102                       # Number of times rename has blocked due to LQ full
system.switch_cpus00.rename.ROBFullEvents          370                       # Number of times rename has blocked due to ROB full
system.switch_cpus00.rename.RenameLookups   2982349226                       # Number of register rename lookups that rename has made
system.switch_cpus00.rename.RenamedInsts   1859266233                       # Number of instructions processed by rename
system.switch_cpus00.rename.RenamedOperands   1947732300                       # Number of destination operands rename has renamed
system.switch_cpus00.rename.RunCycles       256810025                       # Number of cycles rename is running
system.switch_cpus00.rename.SQFullEvents     26697826                       # Number of times rename has blocked due to SQ full
system.switch_cpus00.rename.SquashCycles       261540                       # Number of cycles rename is squashing
system.switch_cpus00.rename.UnblockCycles    150196960                       # Number of cycles rename is unblocking
system.switch_cpus00.rename.UndoneMaps        8987903                       # Number of HB maps that are undone due to squashing
system.switch_cpus00.rename.int_rename_lookups   2276818678                       # Number of integer rename lookups
system.switch_cpus00.rename.serializeStallCycles    434922937                       # count of cycles rename stalled for serializing inst
system.switch_cpus00.rename.serializingInsts     21617474                       # count of serializing insts renamed
system.switch_cpus00.rename.skidInsts       391810616                       # count of insts added to the skid buffer
system.switch_cpus00.rename.tempSerializingInsts     17647902                       # count of temporary serializing insts renamed
system.switch_cpus00.rename.vec_rename_lookups     20046881                       # Number of vector rename lookups
system.switch_cpus00.rob.rob_reads         2807721429                       # The number of ROB reads
system.switch_cpus00.rob.rob_writes        3716213272                       # The number of ROB writes
system.switch_cpus00.timesIdled                    10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus00.vec_regfile_reads       20034999                       # number of vector regfile reads
system.switch_cpus00.vec_regfile_writes      10016940                       # number of vector regfile writes
system.switch_cpus01.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus01.branchPred.BTBHitPct    89.252356                       # BTB Hit Percentage
system.switch_cpus01.branchPred.BTBHits      81431520                       # Number of BTB hits
system.switch_cpus01.branchPred.BTBLookups     91237390                       # Number of BTB lookups
system.switch_cpus01.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus01.branchPred.condIncorrect      1713421                       # Number of conditional branches incorrect
system.switch_cpus01.branchPred.condPredicted    209757213                       # Number of conditional branches predicted
system.switch_cpus01.branchPred.indirectHits      8800368                       # Number of indirect target hits.
system.switch_cpus01.branchPred.indirectLookups      8812510                       # Number of indirect predictor lookups.
system.switch_cpus01.branchPred.indirectMisses        12142                       # Number of indirect misses.
system.switch_cpus01.branchPred.lookups     256016646                       # Number of BP lookups
system.switch_cpus01.branchPred.usedRAS      10954521                       # Number of times the RAS was used to get a target.
system.switch_cpus01.branchPredindirectMispredicted          204                       # Number of mispredicted indirect branches.
system.switch_cpus01.cc_regfile_reads       364755021                       # number of cc regfile reads
system.switch_cpus01.cc_regfile_writes      330944211                       # number of cc regfile writes
system.switch_cpus01.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus01.commit.branchMispredicts      1712840                       # The number of times a branch was mispredicted
system.switch_cpus01.commit.branches        236128970                       # Number of branches committed
system.switch_cpus01.commit.bw_lim_events     59488832                       # number cycles where commit BW limit reached
system.switch_cpus01.commit.commitNonSpecStalls     24606061                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus01.commit.commitSquashedInsts     55728830                       # The number of squashed insts skipped by commit
system.switch_cpus01.commit.committedInsts   1047915959                       # Number of instructions committed
system.switch_cpus01.commit.committedOps   1195102256                       # Number of ops (including micro ops) committed
system.switch_cpus01.commit.committed_per_cycle::samples   1052967964                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::mean     1.134984                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::stdev     2.183488                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::0    681633171     64.73%     64.73% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::1    152037006     14.44%     79.17% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::2     54255025      5.15%     84.33% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::3     40605591      3.86%     88.18% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::4     27311803      2.59%     90.78% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::5      9988585      0.95%     91.72% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::6     15898023      1.51%     93.23% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::7     11749928      1.12%     94.35% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::8     59488832      5.65%    100.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::total   1052967964                       # Number of insts commited each cycle
system.switch_cpus01.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus01.commit.function_calls     10501043                       # Number of function calls committed.
system.switch_cpus01.commit.int_insts      1070812343                       # Number of committed integer instructions.
system.switch_cpus01.commit.loads           255980324                       # Number of loads committed
system.switch_cpus01.commit.membars          36398514                       # Number of memory barriers committed
system.switch_cpus01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntAlu    726775769     60.81%     60.81% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntMult      4107328      0.34%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntDiv            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatAdd            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatCmp            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatCvt            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMult            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMultAcc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatDiv            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMisc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatSqrt            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAdd            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAddAcc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAlu            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdCmp            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdCvt            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMisc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMult            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMultAcc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShift            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShiftAcc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdDiv            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSqrt            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatAdd            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatAlu            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatCmp            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatCvt            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatDiv            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMisc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMult            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceAdd            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceAlu            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceCmp            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAes            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAesMix            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha1Hash            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha256Hash            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShaSigma2            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShaSigma3            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdPredAlu            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::MemRead    255980324     21.42%     82.58% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::MemWrite    208238835     17.42%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::total   1195102256                       # Class of committed instruction
system.switch_cpus01.commit.refs            464219159                       # Number of memory references committed
system.switch_cpus01.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus01.commit.vec_insts           65390                       # Number of committed Vector instructions.
system.switch_cpus01.committedInsts        1047915959                       # Number of Instructions Simulated
system.switch_cpus01.committedOps          1195102256                       # Number of Ops (including micro ops) Simulated
system.switch_cpus01.cpi                     1.012171                       # CPI: Cycles Per Instruction
system.switch_cpus01.cpi_total               1.012171                       # CPI: Total CPI of All Threads
system.switch_cpus01.decode.BlockedCycles    832697750                       # Number of cycles decode is blocked
system.switch_cpus01.decode.BranchMispred          591                       # Number of times decode detected a branch misprediction
system.switch_cpus01.decode.BranchResolved     79039405                       # Number of times decode resolved a branch
system.switch_cpus01.decode.DecodedInsts   1268538482                       # Number of instructions handled by decode
system.switch_cpus01.decode.IdleCycles       49062571                       # Number of cycles decode is idle
system.switch_cpus01.decode.RunCycles       133008180                       # Number of cycles decode is running
system.switch_cpus01.decode.SquashCycles      1733007                       # Number of cycles decode is squashing
system.switch_cpus01.decode.SquashedInsts          844                       # Number of squashed instructions handled by decode
system.switch_cpus01.decode.UnblockCycles     44167804                       # Number of cycles decode is unblocking
system.switch_cpus01.dtb.accesses                   0                       # DTB accesses
system.switch_cpus01.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.hits                       0                       # DTB hits
system.switch_cpus01.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.dtb.misses                     0                       # DTB misses
system.switch_cpus01.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.fetch.Branches         256016646                       # Number of branches that fetch encountered
system.switch_cpus01.fetch.CacheLines       144614275                       # Number of cache lines fetched
system.switch_cpus01.fetch.Cycles           913273709                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus01.fetch.IcacheSquashes       571178                       # Number of outstanding Icache misses that were squashed
system.switch_cpus01.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.switch_cpus01.fetch.Insts           1140131872                       # Number of instructions fetch has processed
system.switch_cpus01.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus01.fetch.SquashCycles       3467176                       # Number of cycles fetch has spent squashing
system.switch_cpus01.fetch.branchRate        0.241373                       # Number of branch fetches per cycle
system.switch_cpus01.fetch.icacheStallCycles    145661969                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus01.fetch.predictedBranches    101186409                       # Number of branches that fetch has predicted taken
system.switch_cpus01.fetch.rate              1.074917                       # Number of inst fetches per cycle
system.switch_cpus01.fetch.rateDist::samples   1060669314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::mean     1.226052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::stdev     2.535373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::0      803883570     75.79%     75.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::1       39295261      3.70%     79.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::2       16996687      1.60%     81.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::3       31206599      2.94%     84.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::4       29889129      2.82%     86.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::5       16504887      1.56%     88.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::6       21921510      2.07%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::7        7856466      0.74%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::8       93115205      8.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::total   1060669314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.idleCycles                   320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus01.iew.branchMispredicts      1844409                       # Number of branch mispredicts detected at execute
system.switch_cpus01.iew.exec_branches      239337983                       # Number of branches executed
system.switch_cpus01.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus01.iew.exec_rate           1.155228                       # Inst execution rate
system.switch_cpus01.iew.exec_refs          475407068                       # number of memory reference insts executed
system.switch_cpus01.iew.exec_stores        212086231                       # Number of stores executed
system.switch_cpus01.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus01.iew.iewBlockCycles      22759354                       # Number of cycles IEW is blocking
system.switch_cpus01.iew.iewDispLoadInsts    266454587                       # Number of dispatched load instructions
system.switch_cpus01.iew.iewDispNonSpecInsts     23589415                       # Number of dispatched non-speculative instructions
system.switch_cpus01.iew.iewDispSquashedInsts       289280                       # Number of squashed instructions skipped by dispatch
system.switch_cpus01.iew.iewDispStoreInsts    217880759                       # Number of dispatched store instructions
system.switch_cpus01.iew.iewDispatchedInsts   1250829106                       # Number of instructions dispatched to IQ
system.switch_cpus01.iew.iewExecLoadInsts    263320837                       # Number of load instructions executed
system.switch_cpus01.iew.iewExecSquashedInsts      2306741                       # Number of squashed instructions skipped in execute
system.switch_cpus01.iew.iewExecutedInsts   1225315559                       # Number of executed instructions
system.switch_cpus01.iew.iewIQFullEvents       344345                       # Number of times the IQ has become full, causing a stall
system.switch_cpus01.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus01.iew.iewLSQFullEvents      1468991                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus01.iew.iewSquashCycles      1733007                       # Number of cycles IEW is squashing
system.switch_cpus01.iew.iewUnblockCycles      1818894                       # Number of cycles IEW is unblocking
system.switch_cpus01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus01.iew.lsq.thread0.cacheBlocked         1395                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus01.iew.lsq.thread0.forwLoads      7697118                       # Number of loads that had data forwarded from stores
system.switch_cpus01.iew.lsq.thread0.ignoredResponses          617                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus01.iew.lsq.thread0.memOrderViolation        14963                       # Number of memory ordering violations
system.switch_cpus01.iew.lsq.thread0.rescheduledLoads      2834110                       # Number of loads that were rescheduled
system.switch_cpus01.iew.lsq.thread0.squashedLoads     10474263                       # Number of loads squashed
system.switch_cpus01.iew.lsq.thread0.squashedStores      9641923                       # Number of stores squashed
system.switch_cpus01.iew.memOrderViolationEvents        14963                       # Number of memory order violations
system.switch_cpus01.iew.predictedNotTakenIncorrect       791658                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus01.iew.predictedTakenIncorrect      1052751                       # Number of branches that were predicted taken incorrectly
system.switch_cpus01.iew.wb_consumers      1101613812                       # num instructions consuming a value
system.switch_cpus01.iew.wb_count          1221296605                       # cumulative count of insts written-back
system.switch_cpus01.iew.wb_fanout           0.559684                       # average fanout of values written-back
system.switch_cpus01.iew.wb_producers       616555799                       # num instructions producing a value
system.switch_cpus01.iew.wb_rate             1.151439                       # insts written-back per cycle
system.switch_cpus01.iew.wb_sent           1221649991                       # cumulative count of insts sent to commit
system.switch_cpus01.int_regfile_reads     1404767023                       # number of integer regfile reads
system.switch_cpus01.int_regfile_writes     847671516                       # number of integer regfile writes
system.switch_cpus01.ipc                     0.987976                       # IPC: Instructions Per Cycle
system.switch_cpus01.ipc_total               0.987976                       # IPC: Total IPC of All Threads
system.switch_cpus01.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntAlu    747017682     60.85%     60.85% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntMult      4107333      0.33%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntDiv            3      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatAdd            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatCmp            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatCvt            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMult            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMultAcc            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatDiv            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMisc            8      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatSqrt            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAdd            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAddAcc            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAlu            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdCmp            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdCvt            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMisc            4      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMult            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMultAcc            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShift            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdDiv            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSqrt            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMult            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAes            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAesMix            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdPredAlu            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::MemRead    264063689     21.51%     82.70% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::MemWrite    212433581     17.30%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::total   1227622300                       # Type of FU issued
system.switch_cpus01.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus01.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus01.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus01.iq.fu_busy_cnt          32570853                       # FU busy when requested
system.switch_cpus01.iq.fu_busy_rate         0.026532                       # FU busy rate (busy events/executed inst)
system.switch_cpus01.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntAlu       2469753      7.58%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntMult            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntDiv             0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatAdd            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatCmp            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatCvt            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMult            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMultAcc            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatDiv            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMisc            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatSqrt            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAdd            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAddAcc            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAlu            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdCmp            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdCvt            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMisc            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMult            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMultAcc            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShift            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShiftAcc            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdDiv            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSqrt            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatAdd            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatAlu            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatCmp            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatCvt            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatDiv            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMisc            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMult            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatSqrt            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceAdd            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceAlu            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceCmp            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAes            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAesMix            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha1Hash            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha1Hash2            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha256Hash            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha256Hash2            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShaSigma2            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShaSigma3            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdPredAlu            0      0.00%      7.58% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::MemRead     15460693     47.47%     55.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::MemWrite     14640407     44.95%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.int_alu_accesses   1260127148                       # Number of integer alu accesses
system.switch_cpus01.iq.int_inst_queue_reads   3548565121                       # Number of integer instruction queue reads
system.switch_cpus01.iq.int_inst_queue_wakeup_accesses   1221230809                       # Number of integer instruction queue wakeup accesses
system.switch_cpus01.iq.int_inst_queue_writes   1306503430                       # Number of integer instruction queue writes
system.switch_cpus01.iq.iqInstsAdded       1225588552                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus01.iq.iqInstsIssued      1227622300                       # Number of instructions issued
system.switch_cpus01.iq.iqNonSpecInstsAdded     25240554                       # Number of non-speculative instructions added to the IQ
system.switch_cpus01.iq.iqSquashedInstsExamined     55726849                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus01.iq.iqSquashedInstsIssued       212251                       # Number of squashed instructions issued
system.switch_cpus01.iq.iqSquashedNonSpecRemoved       634493                       # Number of squashed non-spec instructions that were removed
system.switch_cpus01.iq.iqSquashedOperandsExamined     47934067                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus01.iq.issued_per_cycle::samples   1060669314                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::mean     1.157403                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::stdev     1.946259                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::0    670227686     63.19%     63.19% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::1    121026500     11.41%     74.60% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::2     59488628      5.61%     80.21% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::3     51633511      4.87%     85.08% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::4     57958829      5.46%     90.54% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::5     35980557      3.39%     93.93% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::6     38576188      3.64%     97.57% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::7     16696538      1.57%     99.14% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::8      9080877      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::total   1060669314                       # Number of insts issued each cycle
system.switch_cpus01.iq.rate                 1.157403                       # Inst issue rate
system.switch_cpus01.iq.vec_alu_accesses        66005                       # Number of vector alu accesses
system.switch_cpus01.iq.vec_inst_queue_reads       131897                       # Number of vector instruction queue reads
system.switch_cpus01.iq.vec_inst_queue_wakeup_accesses        65796                       # Number of vector instruction queue wakeup accesses
system.switch_cpus01.iq.vec_inst_queue_writes        66296                       # Number of vector instruction queue writes
system.switch_cpus01.itb.accesses                   0                       # DTB accesses
system.switch_cpus01.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.hits                       0                       # DTB hits
system.switch_cpus01.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.itb.misses                     0                       # DTB misses
system.switch_cpus01.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.memDep0.conflictingLoads     28892062                       # Number of conflicting loads.
system.switch_cpus01.memDep0.conflictingStores     25934801                       # Number of conflicting stores.
system.switch_cpus01.memDep0.insertedLoads    266454587                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus01.memDep0.insertedStores    217880759                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus01.misc_regfile_reads    1296521393                       # number of misc regfile reads
system.switch_cpus01.misc_regfile_writes     92582778                       # number of misc regfile writes
system.switch_cpus01.numCycles             1060669634                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.quiesceCycles            2055098                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus01.rename.BlockCycles      31178403                       # Number of cycles rename is blocking
system.switch_cpus01.rename.CommittedMaps   1197614426                       # Number of HB maps that are committed
system.switch_cpus01.rename.IQFullEvents      6843396                       # Number of times rename has blocked due to IQ full
system.switch_cpus01.rename.IdleCycles       69849409                       # Number of cycles rename is idle
system.switch_cpus01.rename.LQFullEvents        11113                       # Number of times rename has blocked due to LQ full
system.switch_cpus01.rename.ROBFullEvents        24105                       # Number of times rename has blocked due to ROB full
system.switch_cpus01.rename.RenameLookups   1845277740                       # Number of register rename lookups that rename has made
system.switch_cpus01.rename.RenamedInsts   1259600552                       # Number of instructions processed by rename
system.switch_cpus01.rename.RenamedOperands   1265442735                       # Number of destination operands rename has renamed
system.switch_cpus01.rename.RunCycles       156317723                       # Number of cycles rename is running
system.switch_cpus01.rename.SQFullEvents     63865893                       # Number of times rename has blocked due to SQ full
system.switch_cpus01.rename.SquashCycles      1733007                       # Number of cycles rename is squashing
system.switch_cpus01.rename.UnblockCycles    113424033                       # Number of cycles rename is unblocking
system.switch_cpus01.rename.UndoneMaps       67828306                       # Number of HB maps that are undone due to squashing
system.switch_cpus01.rename.int_rename_lookups   1447257246                       # Number of integer rename lookups
system.switch_cpus01.rename.serializeStallCycles    688166737                       # count of cycles rename stalled for serializing inst
system.switch_cpus01.rename.serializingInsts     27811237                       # count of serializing insts renamed
system.switch_cpus01.rename.skidInsts       252850982                       # count of insts added to the skid buffer
system.switch_cpus01.rename.tempSerializingInsts     23648242                       # count of temporary serializing insts renamed
system.switch_cpus01.rename.vec_rename_lookups        65395                       # Number of vector rename lookups
system.switch_cpus01.rob.rob_reads         2244246336                       # The number of ROB reads
system.switch_cpus01.rob.rob_writes        2509370905                       # The number of ROB writes
system.switch_cpus01.timesIdled                  3649                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus01.vec_regfile_reads          65358                       # number of vector regfile reads
system.switch_cpus01.vec_regfile_writes           438                       # number of vector regfile writes
system.switch_cpus02.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus02.branchPred.BTBHitPct    96.031165                       # BTB Hit Percentage
system.switch_cpus02.branchPred.BTBHits      16609291                       # Number of BTB hits
system.switch_cpus02.branchPred.BTBLookups     17295730                       # Number of BTB lookups
system.switch_cpus02.branchPred.RASInCorrect          436                       # Number of incorrect RAS predictions.
system.switch_cpus02.branchPred.condIncorrect       505172                       # Number of conditional branches incorrect
system.switch_cpus02.branchPred.condPredicted     34322737                       # Number of conditional branches predicted
system.switch_cpus02.branchPred.indirectHits       204321                       # Number of indirect target hits.
system.switch_cpus02.branchPred.indirectLookups       389452                       # Number of indirect predictor lookups.
system.switch_cpus02.branchPred.indirectMisses       185131                       # Number of indirect misses.
system.switch_cpus02.branchPred.lookups      39640574                       # Number of BP lookups
system.switch_cpus02.branchPred.usedRAS       1761361                       # Number of times the RAS was used to get a target.
system.switch_cpus02.branchPredindirectMispredicted          146                       # Number of mispredicted indirect branches.
system.switch_cpus02.cc_regfile_reads        62289726                       # number of cc regfile reads
system.switch_cpus02.cc_regfile_writes       60935538                       # number of cc regfile writes
system.switch_cpus02.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus02.commit.branchMispredicts       460872                       # The number of times a branch was mispredicted
system.switch_cpus02.commit.branches         32785498                       # Number of branches committed
system.switch_cpus02.commit.bw_lim_events     14591674                       # number cycles where commit BW limit reached
system.switch_cpus02.commit.commitNonSpecStalls       783693                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus02.commit.commitSquashedInsts     27840122                       # The number of squashed insts skipped by commit
system.switch_cpus02.commit.committedInsts    164129363                       # Number of instructions committed
system.switch_cpus02.commit.committedOps    198349666                       # Number of ops (including micro ops) committed
system.switch_cpus02.commit.committed_per_cycle::samples    244365846                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::mean     0.811691                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::stdev     2.117540                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::0    198627168     81.28%     81.28% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::1     12824953      5.25%     86.53% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::2      6223726      2.55%     89.08% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::3      3191209      1.31%     90.38% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::4      2738345      1.12%     91.50% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::5      3038319      1.24%     92.75% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::6      1287897      0.53%     93.27% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::7      1842555      0.75%     94.03% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::8     14591674      5.97%    100.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::total    244365846                       # Number of insts commited each cycle
system.switch_cpus02.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus02.commit.function_calls      1446930                       # Number of function calls committed.
system.switch_cpus02.commit.int_insts       179956930                       # Number of committed integer instructions.
system.switch_cpus02.commit.loads            43517374                       # Number of loads committed
system.switch_cpus02.commit.membars           1106900                       # Number of memory barriers committed
system.switch_cpus02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntAlu    117061342     59.02%     59.02% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntMult      5041150      2.54%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntDiv         3350      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatAdd            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatCmp            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatCvt            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMult            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMultAcc            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatDiv            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMisc            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatSqrt            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAdd            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAddAcc            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAlu            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdCmp            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdCvt            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMisc            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMult            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMultAcc            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShift            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShiftAcc            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdDiv            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSqrt            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatAdd            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatAlu            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatCmp            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatCvt            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatDiv            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMisc            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMult            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceAdd            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceAlu            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceCmp            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAes            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAesMix            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha1Hash            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha256Hash            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShaSigma2            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShaSigma3            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdPredAlu            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::MemRead     43517374     21.94%     83.50% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::MemWrite     32726450     16.50%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::total    198349666                       # Class of committed instruction
system.switch_cpus02.commit.refs             76243824                       # Number of memory references committed
system.switch_cpus02.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus02.commit.vec_insts         6604605                       # Number of committed Vector instructions.
system.switch_cpus02.committedInsts         164129363                       # Number of Instructions Simulated
system.switch_cpus02.committedOps           198349666                       # Number of Ops (including micro ops) Simulated
system.switch_cpus02.cpi                     1.511750                       # CPI: Cycles Per Instruction
system.switch_cpus02.cpi_total               1.511750                       # CPI: Total CPI of All Threads
system.switch_cpus02.decode.BlockedCycles    198803042                       # Number of cycles decode is blocked
system.switch_cpus02.decode.BranchMispred        44306                       # Number of times decode detected a branch misprediction
system.switch_cpus02.decode.BranchResolved     15900835                       # Number of times decode resolved a branch
system.switch_cpus02.decode.DecodedInsts    231435802                       # Number of instructions handled by decode
system.switch_cpus02.decode.IdleCycles       13976448                       # Number of cycles decode is idle
system.switch_cpus02.decode.RunCycles        25504539                       # Number of cycles decode is running
system.switch_cpus02.decode.SquashCycles       466245                       # Number of cycles decode is squashing
system.switch_cpus02.decode.SquashedInsts          656                       # Number of squashed instructions handled by decode
system.switch_cpus02.decode.UnblockCycles      9371893                       # Number of cycles decode is unblocking
system.switch_cpus02.dtb.accesses                   0                       # DTB accesses
system.switch_cpus02.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.hits                       0                       # DTB hits
system.switch_cpus02.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.dtb.misses                     0                       # DTB misses
system.switch_cpus02.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.fetch.Branches          39640574                       # Number of branches that fetch encountered
system.switch_cpus02.fetch.CacheLines        28068929                       # Number of cache lines fetched
system.switch_cpus02.fetch.Cycles           219201532                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus02.fetch.IcacheSquashes       132215                       # Number of outstanding Icache misses that were squashed
system.switch_cpus02.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus02.fetch.Insts            200951669                       # Number of instructions fetch has processed
system.switch_cpus02.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus02.fetch.SquashCycles       1021090                       # Number of cycles fetch has spent squashing
system.switch_cpus02.fetch.branchRate        0.159762                       # Number of branch fetches per cycle
system.switch_cpus02.fetch.icacheStallCycles     28410081                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus02.fetch.predictedBranches     18574973                       # Number of branches that fetch has predicted taken
system.switch_cpus02.fetch.rate              0.809889                       # Number of inst fetches per cycle
system.switch_cpus02.fetch.rateDist::samples    248122171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::mean     0.979555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::stdev     2.327997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::0      200177240     80.68%     80.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::1        5758055      2.32%     83.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::2        7551299      3.04%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::3        3513413      1.42%     87.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::4        4459183      1.80%     89.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::5        4253559      1.71%     90.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::6        2147423      0.87%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::7        2436661      0.98%     92.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::8       17825338      7.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::total    248122171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.idleCycles                   388                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus02.iew.branchMispredicts       467732                       # Number of branch mispredicts detected at execute
system.switch_cpus02.iew.exec_branches       34964091                       # Number of branches executed
system.switch_cpus02.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus02.iew.exec_rate           0.909120                       # Inst execution rate
system.switch_cpus02.iew.exec_refs           91404227                       # number of memory reference insts executed
system.switch_cpus02.iew.exec_stores         35373254                       # Number of stores executed
system.switch_cpus02.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus02.iew.iewBlockCycles       6030205                       # Number of cycles IEW is blocking
system.switch_cpus02.iew.iewDispLoadInsts     49421584                       # Number of dispatched load instructions
system.switch_cpus02.iew.iewDispNonSpecInsts       842322                       # Number of dispatched non-speculative instructions
system.switch_cpus02.iew.iewDispSquashedInsts       136259                       # Number of squashed instructions skipped by dispatch
system.switch_cpus02.iew.iewDispStoreInsts     37859402                       # Number of dispatched store instructions
system.switch_cpus02.iew.iewDispatchedInsts    225936589                       # Number of instructions dispatched to IQ
system.switch_cpus02.iew.iewExecLoadInsts     56030973                       # Number of load instructions executed
system.switch_cpus02.iew.iewExecSquashedInsts       565827                       # Number of squashed instructions skipped in execute
system.switch_cpus02.iew.iewExecutedInsts    225573280                       # Number of executed instructions
system.switch_cpus02.iew.iewIQFullEvents       210934                       # Number of times the IQ has become full, causing a stall
system.switch_cpus02.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus02.iew.iewLSQFullEvents     38778171                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus02.iew.iewSquashCycles       466245                       # Number of cycles IEW is squashing
system.switch_cpus02.iew.iewUnblockCycles     39109198                       # Number of cycles IEW is unblocking
system.switch_cpus02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus02.iew.lsq.thread0.cacheBlocked        38861                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus02.iew.lsq.thread0.forwLoads      4033841                       # Number of loads that had data forwarded from stores
system.switch_cpus02.iew.lsq.thread0.ignoredResponses          826                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus02.iew.lsq.thread0.memOrderViolation         6774                       # Number of memory ordering violations
system.switch_cpus02.iew.lsq.thread0.rescheduledLoads      8683156                       # Number of loads that were rescheduled
system.switch_cpus02.iew.lsq.thread0.squashedLoads      5904190                       # Number of loads squashed
system.switch_cpus02.iew.lsq.thread0.squashedStores      5132943                       # Number of stores squashed
system.switch_cpus02.iew.memOrderViolationEvents         6774                       # Number of memory order violations
system.switch_cpus02.iew.predictedNotTakenIncorrect       277551                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus02.iew.predictedTakenIncorrect       190181                       # Number of branches that were predicted taken incorrectly
system.switch_cpus02.iew.wb_consumers       226685102                       # num instructions consuming a value
system.switch_cpus02.iew.wb_count           216325225                       # cumulative count of insts written-back
system.switch_cpus02.iew.wb_fanout           0.542512                       # average fanout of values written-back
system.switch_cpus02.iew.wb_producers       122979283                       # num instructions producing a value
system.switch_cpus02.iew.wb_rate             0.871848                       # insts written-back per cycle
system.switch_cpus02.iew.wb_sent            216441734                       # cumulative count of insts sent to commit
system.switch_cpus02.int_regfile_reads      272835121                       # number of integer regfile reads
system.switch_cpus02.int_regfile_writes     157108934                       # number of integer regfile writes
system.switch_cpus02.ipc                     0.661485                       # IPC: Instructions Per Cycle
system.switch_cpus02.ipc_total               0.661485                       # IPC: Total IPC of All Threads
system.switch_cpus02.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntAlu    128890040     57.00%     57.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntMult      5537992      2.45%     59.44% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntDiv         3350      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatAdd            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatCvt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMult            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMultAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatDiv            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMisc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatSqrt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAdd            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAddAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAlu            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdCvt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMisc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMult            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMultAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShift            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdDiv            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSqrt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMult            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAes            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAesMix            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdPredAlu            0      0.00%     59.45% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::MemRead     56161900     24.84%     84.28% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::MemWrite     35545827     15.72%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::total    226139109                       # Type of FU issued
system.switch_cpus02.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus02.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus02.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus02.iq.fu_busy_cnt           5166632                       # FU busy when requested
system.switch_cpus02.iq.fu_busy_rate         0.022847                       # FU busy rate (busy events/executed inst)
system.switch_cpus02.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntAlu        496523      9.61%      9.61% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntMult        29230      0.57%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntDiv             0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatAdd            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatCmp            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatCvt            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMult            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMultAcc            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatDiv            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMisc            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatSqrt            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAdd            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAddAcc            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAlu            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdCmp            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdCvt            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMisc            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMult            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMultAcc            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShift            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShiftAcc            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdDiv            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSqrt            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatAdd            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatAlu            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatCmp            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatCvt            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatDiv            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMisc            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMult            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatSqrt            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceAdd            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceAlu            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceCmp            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAes            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAesMix            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha1Hash            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha1Hash2            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha256Hash            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha256Hash2            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShaSigma2            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShaSigma3            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdPredAlu            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::MemRead      2937182     56.85%     67.02% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::MemWrite      1703697     32.98%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.int_alu_accesses    223386314                       # Number of integer alu accesses
system.switch_cpus02.iq.int_inst_queue_reads    689794092                       # Number of integer instruction queue reads
system.switch_cpus02.iq.int_inst_queue_wakeup_accesses    209712030                       # Number of integer instruction queue wakeup accesses
system.switch_cpus02.iq.int_inst_queue_writes    244746852                       # Number of integer instruction queue writes
system.switch_cpus02.iq.iqInstsAdded        225086707                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus02.iq.iqInstsIssued       226139109                       # Number of instructions issued
system.switch_cpus02.iq.iqNonSpecInstsAdded       849882                       # Number of non-speculative instructions added to the IQ
system.switch_cpus02.iq.iqSquashedInstsExamined     27586857                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus02.iq.iqSquashedInstsIssued        60021                       # Number of squashed instructions issued
system.switch_cpus02.iq.iqSquashedNonSpecRemoved        66189                       # Number of squashed non-spec instructions that were removed
system.switch_cpus02.iq.iqSquashedOperandsExamined     18001197                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus02.iq.issued_per_cycle::samples    248122171                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::mean     0.911402                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::stdev     1.805040                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::0    173493560     69.92%     69.92% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::1     24460172      9.86%     79.78% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::2     14066981      5.67%     85.45% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::3     10625008      4.28%     89.73% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::4      7707220      3.11%     92.84% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::5      6299672      2.54%     95.38% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::6      4760990      1.92%     97.30% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::7      2891773      1.17%     98.46% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::8      3816795      1.54%    100.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::total    248122171                       # Number of insts issued each cycle
system.switch_cpus02.iq.rate                 0.911401                       # Inst issue rate
system.switch_cpus02.iq.vec_alu_accesses      7919427                       # Number of vector alu accesses
system.switch_cpus02.iq.vec_inst_queue_reads     15832948                       # Number of vector instruction queue reads
system.switch_cpus02.iq.vec_inst_queue_wakeup_accesses      6613195                       # Number of vector instruction queue wakeup accesses
system.switch_cpus02.iq.vec_inst_queue_writes      8782909                       # Number of vector instruction queue writes
system.switch_cpus02.itb.accesses                   0                       # DTB accesses
system.switch_cpus02.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.hits                       0                       # DTB hits
system.switch_cpus02.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.itb.misses                     0                       # DTB misses
system.switch_cpus02.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.memDep0.conflictingLoads      6164402                       # Number of conflicting loads.
system.switch_cpus02.memDep0.conflictingStores      4039914                       # Number of conflicting stores.
system.switch_cpus02.memDep0.insertedLoads     49421584                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus02.memDep0.insertedStores     37859402                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus02.misc_regfile_reads     262387755                       # number of misc regfile reads
system.switch_cpus02.misc_regfile_writes      3147461                       # number of misc regfile writes
system.switch_cpus02.numCycles              248122559                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.quiesceCycles               5220                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus02.rename.BlockCycles      48020421                       # Number of cycles rename is blocking
system.switch_cpus02.rename.CommittedMaps    203156297                       # Number of HB maps that are committed
system.switch_cpus02.rename.IQFullEvents      5775579                       # Number of times rename has blocked due to IQ full
system.switch_cpus02.rename.IdleCycles       17444009                       # Number of cycles rename is idle
system.switch_cpus02.rename.LQFullEvents     65783265                       # Number of times rename has blocked due to LQ full
system.switch_cpus02.rename.ROBFullEvents        53959                       # Number of times rename has blocked due to ROB full
system.switch_cpus02.rename.RenameLookups    365880870                       # Number of register rename lookups that rename has made
system.switch_cpus02.rename.RenamedInsts    228475125                       # Number of instructions processed by rename
system.switch_cpus02.rename.RenamedOperands    233411232                       # Number of destination operands rename has renamed
system.switch_cpus02.rename.RunCycles        31060279                       # Number of cycles rename is running
system.switch_cpus02.rename.SQFullEvents     10357058                       # Number of times rename has blocked due to SQ full
system.switch_cpus02.rename.SquashCycles       466245                       # Number of cycles rename is squashing
system.switch_cpus02.rename.UnblockCycles     82391696                       # Number of cycles rename is unblocking
system.switch_cpus02.rename.UndoneMaps       30254857                       # Number of HB maps that are undone due to squashing
system.switch_cpus02.rename.int_rename_lookups    278873546                       # Number of integer rename lookups
system.switch_cpus02.rename.serializeStallCycles     68739516                       # count of cycles rename stalled for serializing inst
system.switch_cpus02.rename.serializingInsts       895670                       # count of serializing insts renamed
system.switch_cpus02.rename.skidInsts        48733792                       # count of insts added to the skid buffer
system.switch_cpus02.rename.tempSerializingInsts       869661                       # count of temporary serializing insts renamed
system.switch_cpus02.rename.vec_rename_lookups      5165659                       # Number of vector rename lookups
system.switch_cpus02.rob.rob_reads          455948600                       # The number of ROB reads
system.switch_cpus02.rob.rob_writes         456137894                       # The number of ROB writes
system.switch_cpus02.timesIdled                    70                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus02.vec_regfile_reads        4409110                       # number of vector regfile reads
system.switch_cpus02.vec_regfile_writes       2204486                       # number of vector regfile writes
system.switch_cpus03.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus03.branchPred.BTBHitPct    95.431895                       # BTB Hit Percentage
system.switch_cpus03.branchPred.BTBHits      16700135                       # Number of BTB hits
system.switch_cpus03.branchPred.BTBLookups     17499532                       # Number of BTB lookups
system.switch_cpus03.branchPred.RASInCorrect          457                       # Number of incorrect RAS predictions.
system.switch_cpus03.branchPred.condIncorrect       511029                       # Number of conditional branches incorrect
system.switch_cpus03.branchPred.condPredicted     34527220                       # Number of conditional branches predicted
system.switch_cpus03.branchPred.indirectHits       214747                       # Number of indirect target hits.
system.switch_cpus03.branchPred.indirectLookups       410367                       # Number of indirect predictor lookups.
system.switch_cpus03.branchPred.indirectMisses       195620                       # Number of indirect misses.
system.switch_cpus03.branchPred.lookups      39949390                       # Number of BP lookups
system.switch_cpus03.branchPred.usedRAS       1766044                       # Number of times the RAS was used to get a target.
system.switch_cpus03.branchPredindirectMispredicted          159                       # Number of mispredicted indirect branches.
system.switch_cpus03.cc_regfile_reads        62793501                       # number of cc regfile reads
system.switch_cpus03.cc_regfile_writes       61367955                       # number of cc regfile writes
system.switch_cpus03.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus03.commit.branchMispredicts       464105                       # The number of times a branch was mispredicted
system.switch_cpus03.commit.branches         33162498                       # Number of branches committed
system.switch_cpus03.commit.bw_lim_events     14698390                       # number cycles where commit BW limit reached
system.switch_cpus03.commit.commitNonSpecStalls       825855                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus03.commit.commitSquashedInsts     27182130                       # The number of squashed insts skipped by commit
system.switch_cpus03.commit.committedInsts    165587518                       # Number of instructions committed
system.switch_cpus03.commit.committedOps    199957258                       # Number of ops (including micro ops) committed
system.switch_cpus03.commit.committed_per_cycle::samples    244441301                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::mean     0.818017                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::stdev     2.124069                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::0    198300537     81.12%     81.12% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::1     12943341      5.30%     86.42% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::2      6282768      2.57%     88.99% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::3      3243714      1.33%     90.32% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::4      2747011      1.12%     91.44% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::5      3057715      1.25%     92.69% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::6      1321275      0.54%     93.23% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::7      1846550      0.76%     93.99% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::8     14698390      6.01%    100.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::total    244441301                       # Number of insts commited each cycle
system.switch_cpus03.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus03.commit.function_calls      1461748                       # Number of function calls committed.
system.switch_cpus03.commit.int_insts       181352199                       # Number of committed integer instructions.
system.switch_cpus03.commit.loads            43664290                       # Number of loads committed
system.switch_cpus03.commit.membars           1159836                       # Number of memory barriers committed
system.switch_cpus03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntAlu    118344174     59.18%     59.18% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntMult      5012364      2.51%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntDiv         3334      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatCvt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMult            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMultAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatDiv            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMisc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatSqrt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAddAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAlu            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdCvt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMisc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMult            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMultAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShift            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShiftAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdDiv            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSqrt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatAlu            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatCvt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatDiv            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMisc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMult            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceAlu            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAes            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAesMix            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha1Hash            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha256Hash            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShaSigma2            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShaSigma3            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdPredAlu            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::MemRead     43664290     21.84%     83.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::MemWrite     32933096     16.47%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::total    199957258                       # Class of committed instruction
system.switch_cpus03.commit.refs             76597386                       # Number of memory references committed
system.switch_cpus03.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus03.commit.vec_insts         6564717                       # Number of committed Vector instructions.
system.switch_cpus03.committedInsts         165587518                       # Number of Instructions Simulated
system.switch_cpus03.committedOps           199957258                       # Number of Ops (including micro ops) Simulated
system.switch_cpus03.cpi                     1.498433                       # CPI: Cycles Per Instruction
system.switch_cpus03.cpi_total               1.498433                       # CPI: Total CPI of All Threads
system.switch_cpus03.decode.BlockedCycles    198427245                       # Number of cycles decode is blocked
system.switch_cpus03.decode.BranchMispred        46945                       # Number of times decode detected a branch misprediction
system.switch_cpus03.decode.BranchResolved     15993876                       # Number of times decode resolved a branch
system.switch_cpus03.decode.DecodedInsts    232449237                       # Number of instructions handled by decode
system.switch_cpus03.decode.IdleCycles       14124132                       # Number of cycles decode is idle
system.switch_cpus03.decode.RunCycles        25791705                       # Number of cycles decode is running
system.switch_cpus03.decode.SquashCycles       469434                       # Number of cycles decode is squashing
system.switch_cpus03.decode.SquashedInsts          687                       # Number of squashed instructions handled by decode
system.switch_cpus03.decode.UnblockCycles      9308956                       # Number of cycles decode is unblocking
system.switch_cpus03.dtb.accesses                   0                       # DTB accesses
system.switch_cpus03.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.hits                       0                       # DTB hits
system.switch_cpus03.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.dtb.misses                     0                       # DTB misses
system.switch_cpus03.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.fetch.Branches          39949390                       # Number of branches that fetch encountered
system.switch_cpus03.fetch.CacheLines        28239519                       # Number of cache lines fetched
system.switch_cpus03.fetch.Cycles           219022332                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus03.fetch.IcacheSquashes       134550                       # Number of outstanding Icache misses that were squashed
system.switch_cpus03.fetch.Insts            201909624                       # Number of instructions fetch has processed
system.switch_cpus03.fetch.SquashCycles       1032716                       # Number of cycles fetch has spent squashing
system.switch_cpus03.fetch.branchRate        0.161007                       # Number of branch fetches per cycle
system.switch_cpus03.fetch.icacheStallCycles     28582790                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus03.fetch.predictedBranches     18680926                       # Number of branches that fetch has predicted taken
system.switch_cpus03.fetch.rate              0.813752                       # Number of inst fetches per cycle
system.switch_cpus03.fetch.rateDist::samples    248121480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::mean     0.983541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::stdev     2.331504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::0      199974716     80.60%     80.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::1        5774484      2.33%     82.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::2        7552119      3.04%     85.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::3        3588650      1.45%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::4        4468770      1.80%     89.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::5        4261746      1.72%     90.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::6        2189945      0.88%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::7        2418873      0.97%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::8       17892177      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::total    248121480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.idleCycles                   343                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus03.iew.branchMispredicts       470672                       # Number of branch mispredicts detected at execute
system.switch_cpus03.iew.exec_branches       35282914                       # Number of branches executed
system.switch_cpus03.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus03.iew.exec_rate           0.913314                       # Inst execution rate
system.switch_cpus03.iew.exec_refs           91463243                       # number of memory reference insts executed
system.switch_cpus03.iew.exec_stores         35513775                       # Number of stores executed
system.switch_cpus03.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus03.iew.iewBlockCycles       5861830                       # Number of cycles IEW is blocking
system.switch_cpus03.iew.iewDispLoadInsts     49386570                       # Number of dispatched load instructions
system.switch_cpus03.iew.iewDispNonSpecInsts       886830                       # Number of dispatched non-speculative instructions
system.switch_cpus03.iew.iewDispSquashedInsts       139523                       # Number of squashed instructions skipped by dispatch
system.switch_cpus03.iew.iewDispStoreInsts     37974700                       # Number of dispatched store instructions
system.switch_cpus03.iew.iewDispatchedInsts    226883879                       # Number of instructions dispatched to IQ
system.switch_cpus03.iew.iewExecLoadInsts     55949468                       # Number of load instructions executed
system.switch_cpus03.iew.iewExecSquashedInsts       577836                       # Number of squashed instructions skipped in execute
system.switch_cpus03.iew.iewExecutedInsts    226613134                       # Number of executed instructions
system.switch_cpus03.iew.iewIQFullEvents       196109                       # Number of times the IQ has become full, causing a stall
system.switch_cpus03.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus03.iew.iewLSQFullEvents     38591928                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus03.iew.iewSquashCycles       469434                       # Number of cycles IEW is squashing
system.switch_cpus03.iew.iewUnblockCycles     38905008                       # Number of cycles IEW is unblocking
system.switch_cpus03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus03.iew.lsq.thread0.cacheBlocked        39163                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus03.iew.lsq.thread0.forwLoads      4034017                       # Number of loads that had data forwarded from stores
system.switch_cpus03.iew.lsq.thread0.ignoredResponses          843                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus03.iew.lsq.thread0.memOrderViolation         6622                       # Number of memory ordering violations
system.switch_cpus03.iew.lsq.thread0.rescheduledLoads      8585836                       # Number of loads that were rescheduled
system.switch_cpus03.iew.lsq.thread0.squashedLoads      5722260                       # Number of loads squashed
system.switch_cpus03.iew.lsq.thread0.squashedStores      5041585                       # Number of stores squashed
system.switch_cpus03.iew.memOrderViolationEvents         6622                       # Number of memory order violations
system.switch_cpus03.iew.predictedNotTakenIncorrect       277065                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus03.iew.predictedTakenIncorrect       193607                       # Number of branches that were predicted taken incorrectly
system.switch_cpus03.iew.wb_consumers       227402656                       # num instructions consuming a value
system.switch_cpus03.iew.wb_count           217468264                       # cumulative count of insts written-back
system.switch_cpus03.iew.wb_fanout           0.542575                       # average fanout of values written-back
system.switch_cpus03.iew.wb_producers       123382930                       # num instructions producing a value
system.switch_cpus03.iew.wb_rate             0.876458                       # insts written-back per cycle
system.switch_cpus03.iew.wb_sent            217589004                       # cumulative count of insts sent to commit
system.switch_cpus03.int_regfile_reads      273929961                       # number of integer regfile reads
system.switch_cpus03.int_regfile_writes     157840668                       # number of integer regfile writes
system.switch_cpus03.ipc                     0.667364                       # IPC: Instructions Per Cycle
system.switch_cpus03.ipc_total               0.667364                       # IPC: Total IPC of All Threads
system.switch_cpus03.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntAlu    129927285     57.19%     57.19% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntMult      5488921      2.42%     59.60% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntDiv         3334      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatAdd            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatCmp            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatCvt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMult            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMultAcc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatDiv            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMisc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatSqrt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAdd            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAddAcc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAlu            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdCmp            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdCvt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMisc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMult            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMultAcc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShift            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdDiv            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSqrt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMult            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAes            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAesMix            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdPredAlu            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::MemRead     56077139     24.68%     84.29% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::MemWrite     35694291     15.71%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::total    227190970                       # Type of FU issued
system.switch_cpus03.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus03.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus03.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus03.iq.fu_busy_cnt           5233366                       # FU busy when requested
system.switch_cpus03.iq.fu_busy_rate         0.023035                       # FU busy rate (busy events/executed inst)
system.switch_cpus03.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntAlu        519544      9.93%      9.93% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntMult        28618      0.55%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntDiv             0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatAdd            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatCmp            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatCvt            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMult            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMultAcc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatDiv            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMisc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatSqrt            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAdd            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAddAcc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAlu            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdCmp            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdCvt            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMisc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMult            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMultAcc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShift            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShiftAcc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdDiv            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSqrt            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatAdd            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatAlu            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatCmp            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatCvt            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatDiv            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMisc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMult            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatSqrt            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceAdd            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceAlu            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceCmp            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAes            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAesMix            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha1Hash            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha1Hash2            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha256Hash            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha256Hash2            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShaSigma2            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShaSigma3            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdPredAlu            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::MemRead      2946333     56.30%     66.77% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::MemWrite      1738871     33.23%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.int_alu_accesses    224534295                       # Number of integer alu accesses
system.switch_cpus03.iq.int_inst_queue_reads    692026185                       # Number of integer instruction queue reads
system.switch_cpus03.iq.int_inst_queue_wakeup_accesses    210895527                       # Number of integer instruction queue wakeup accesses
system.switch_cpus03.iq.int_inst_queue_writes    245161919                       # Number of integer instruction queue writes
system.switch_cpus03.iq.iqInstsAdded        225989212                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus03.iq.iqInstsIssued       227190970                       # Number of instructions issued
system.switch_cpus03.iq.iqNonSpecInstsAdded       894667                       # Number of non-speculative instructions added to the IQ
system.switch_cpus03.iq.iqSquashedInstsExamined     26926505                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus03.iq.iqSquashedInstsIssued        62919                       # Number of squashed instructions issued
system.switch_cpus03.iq.iqSquashedNonSpecRemoved        68811                       # Number of squashed non-spec instructions that were removed
system.switch_cpus03.iq.iqSquashedOperandsExamined     17554606                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus03.iq.issued_per_cycle::samples    248121480                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::mean     0.915644                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::stdev     1.809691                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::0    173240872     69.82%     69.82% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::1     24545830      9.89%     79.71% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::2     14062426      5.67%     85.38% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::3     10657710      4.30%     89.68% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::4      7716432      3.11%     92.79% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::5      6319524      2.55%     95.33% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::6      4801521      1.94%     97.27% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::7      2942636      1.19%     98.45% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::8      3834529      1.55%    100.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::total    248121480                       # Number of insts issued each cycle
system.switch_cpus03.iq.rate                 0.915643                       # Inst issue rate
system.switch_cpus03.iq.vec_alu_accesses      7890041                       # Number of vector alu accesses
system.switch_cpus03.iq.vec_inst_queue_reads     15773520                       # Number of vector instruction queue reads
system.switch_cpus03.iq.vec_inst_queue_wakeup_accesses      6572737                       # Number of vector instruction queue wakeup accesses
system.switch_cpus03.iq.vec_inst_queue_writes      8654705                       # Number of vector instruction queue writes
system.switch_cpus03.itb.accesses                   0                       # DTB accesses
system.switch_cpus03.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.hits                       0                       # DTB hits
system.switch_cpus03.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.itb.misses                     0                       # DTB misses
system.switch_cpus03.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.memDep0.conflictingLoads      6087571                       # Number of conflicting loads.
system.switch_cpus03.memDep0.conflictingStores      3988851                       # Number of conflicting stores.
system.switch_cpus03.memDep0.insertedLoads     49386570                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus03.memDep0.insertedStores     37974700                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus03.misc_regfile_reads     262885558                       # number of misc regfile reads
system.switch_cpus03.misc_regfile_writes      3316692                       # number of misc regfile writes
system.switch_cpus03.numCycles              248121823                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.quiesceCycles               5957                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus03.rename.BlockCycles      47545182                       # Number of cycles rename is blocking
system.switch_cpus03.rename.CommittedMaps    204868070                       # Number of HB maps that are committed
system.switch_cpus03.rename.IQFullEvents      5625723                       # Number of times rename has blocked due to IQ full
system.switch_cpus03.rename.IdleCycles       17574426                       # Number of cycles rename is idle
system.switch_cpus03.rename.LQFullEvents     64217234                       # Number of times rename has blocked due to LQ full
system.switch_cpus03.rename.ROBFullEvents        48421                       # Number of times rename has blocked due to ROB full
system.switch_cpus03.rename.RenameLookups    367150751                       # Number of register rename lookups that rename has made
system.switch_cpus03.rename.RenamedInsts    229487208                       # Number of instructions processed by rename
system.switch_cpus03.rename.RenamedOperands    234484594                       # Number of destination operands rename has renamed
system.switch_cpus03.rename.RunCycles        31317355                       # Number of cycles rename is running
system.switch_cpus03.rename.SQFullEvents      9386258                       # Number of times rename has blocked due to SQ full
system.switch_cpus03.rename.SquashCycles       469434                       # Number of cycles rename is squashing
system.switch_cpus03.rename.UnblockCycles     79831305                       # Number of cycles rename is unblocking
system.switch_cpus03.rename.UndoneMaps       29616396                       # Number of HB maps that are undone due to squashing
system.switch_cpus03.rename.int_rename_lookups    279925800                       # Number of integer rename lookups
system.switch_cpus03.rename.serializeStallCycles     71383770                       # count of cycles rename stalled for serializing inst
system.switch_cpus03.rename.serializingInsts       942860                       # count of serializing insts renamed
system.switch_cpus03.rename.skidInsts        48276303                       # count of insts added to the skid buffer
system.switch_cpus03.rename.tempSerializingInsts       915395                       # count of temporary serializing insts renamed
system.switch_cpus03.rename.vec_rename_lookups      5111245                       # Number of vector rename lookups
system.switch_cpus03.rob.rob_reads          456866099                       # The number of ROB reads
system.switch_cpus03.rob.rob_writes         457960988                       # The number of ROB writes
system.switch_cpus03.timesIdled                    56                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus03.vec_regfile_reads        4382143                       # number of vector regfile reads
system.switch_cpus03.vec_regfile_writes       2191002                       # number of vector regfile writes
system.switch_cpus04.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus04.branchPred.BTBHitPct    95.771091                       # BTB Hit Percentage
system.switch_cpus04.branchPred.BTBHits      16791915                       # Number of BTB hits
system.switch_cpus04.branchPred.BTBLookups     17533386                       # Number of BTB lookups
system.switch_cpus04.branchPred.RASInCorrect          472                       # Number of incorrect RAS predictions.
system.switch_cpus04.branchPred.condIncorrect       522017                       # Number of conditional branches incorrect
system.switch_cpus04.branchPred.condPredicted     34687925                       # Number of conditional branches predicted
system.switch_cpus04.branchPred.indirectHits       215738                       # Number of indirect target hits.
system.switch_cpus04.branchPred.indirectLookups       411064                       # Number of indirect predictor lookups.
system.switch_cpus04.branchPred.indirectMisses       195326                       # Number of indirect misses.
system.switch_cpus04.branchPred.lookups      40145949                       # Number of BP lookups
system.switch_cpus04.branchPred.usedRAS       1772609                       # Number of times the RAS was used to get a target.
system.switch_cpus04.branchPredindirectMispredicted          162                       # Number of mispredicted indirect branches.
system.switch_cpus04.cc_regfile_reads        63029241                       # number of cc regfile reads
system.switch_cpus04.cc_regfile_writes       61564470                       # number of cc regfile writes
system.switch_cpus04.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus04.commit.branchMispredicts       474775                       # The number of times a branch was mispredicted
system.switch_cpus04.commit.branches         33230054                       # Number of branches committed
system.switch_cpus04.commit.bw_lim_events     14706494                       # number cycles where commit BW limit reached
system.switch_cpus04.commit.commitNonSpecStalls       837280                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus04.commit.commitSquashedInsts     27652896                       # The number of squashed insts skipped by commit
system.switch_cpus04.commit.committedInsts    165925852                       # Number of instructions committed
system.switch_cpus04.commit.committedOps    200292147                       # Number of ops (including micro ops) committed
system.switch_cpus04.commit.committed_per_cycle::samples    244379921                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::mean     0.819593                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::stdev     2.124861                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::0    198071705     81.05%     81.05% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::1     13037959      5.34%     86.39% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::2      6322379      2.59%     88.97% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::3      3254385      1.33%     90.30% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::4      2752568      1.13%     91.43% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::5      3060573      1.25%     92.68% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::6      1335820      0.55%     93.23% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::7      1838038      0.75%     93.98% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::8     14706494      6.02%    100.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::total    244379921                       # Number of insts commited each cycle
system.switch_cpus04.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus04.commit.function_calls      1461196                       # Number of function calls committed.
system.switch_cpus04.commit.int_insts       181629703                       # Number of committed integer instructions.
system.switch_cpus04.commit.loads            43718680                       # Number of loads committed
system.switch_cpus04.commit.membars           1187676                       # Number of memory barriers committed
system.switch_cpus04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntAlu    118593745     59.21%     59.21% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntMult      5012263      2.50%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntDiv         3510      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatCvt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMult            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMultAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatDiv            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMisc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatSqrt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAddAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAlu            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdCvt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMisc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMult            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMultAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShift            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShiftAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdDiv            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSqrt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatAlu            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatCvt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatDiv            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMisc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMult            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceAlu            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAes            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAesMix            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha1Hash            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha256Hash            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShaSigma2            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShaSigma3            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdPredAlu            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::MemRead     43718680     21.83%     83.54% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::MemWrite     32963949     16.46%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::total    200292147                       # Class of committed instruction
system.switch_cpus04.commit.refs             76682629                       # Number of memory references committed
system.switch_cpus04.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus04.commit.vec_insts         6561933                       # Number of committed Vector instructions.
system.switch_cpus04.committedInsts         165925852                       # Number of Instructions Simulated
system.switch_cpus04.committedOps           200292147                       # Number of Ops (including micro ops) Simulated
system.switch_cpus04.cpi                     1.495366                       # CPI: Cycles Per Instruction
system.switch_cpus04.cpi_total               1.495366                       # CPI: Total CPI of All Threads
system.switch_cpus04.decode.BlockedCycles    198131464                       # Number of cycles decode is blocked
system.switch_cpus04.decode.BranchMispred        47267                       # Number of times decode detected a branch misprediction
system.switch_cpus04.decode.BranchResolved     16070021                       # Number of times decode resolved a branch
system.switch_cpus04.decode.DecodedInsts    233352152                       # Number of instructions handled by decode
system.switch_cpus04.decode.IdleCycles       14239704                       # Number of cycles decode is idle
system.switch_cpus04.decode.RunCycles        25959115                       # Number of cycles decode is running
system.switch_cpus04.decode.SquashCycles       480257                       # Number of cycles decode is squashing
system.switch_cpus04.decode.SquashedInsts          678                       # Number of squashed instructions handled by decode
system.switch_cpus04.decode.UnblockCycles      9308931                       # Number of cycles decode is unblocking
system.switch_cpus04.dtb.accesses                   0                       # DTB accesses
system.switch_cpus04.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.hits                       0                       # DTB hits
system.switch_cpus04.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.dtb.misses                     0                       # DTB misses
system.switch_cpus04.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.fetch.Branches          40145949                       # Number of branches that fetch encountered
system.switch_cpus04.fetch.CacheLines        28373138                       # Number of cache lines fetched
system.switch_cpus04.fetch.Cycles           218868299                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus04.fetch.IcacheSquashes       137459                       # Number of outstanding Icache misses that were squashed
system.switch_cpus04.fetch.Insts            202980690                       # Number of instructions fetch has processed
system.switch_cpus04.fetch.SquashCycles       1054998                       # Number of cycles fetch has spent squashing
system.switch_cpus04.fetch.branchRate        0.161801                       # Number of branch fetches per cycle
system.switch_cpus04.fetch.icacheStallCycles     28723681                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus04.fetch.predictedBranches     18780262                       # Number of branches that fetch has predicted taken
system.switch_cpus04.fetch.rate              0.818075                       # Number of inst fetches per cycle
system.switch_cpus04.fetch.rateDist::samples    248119479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::mean     0.988343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::stdev     2.336009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::0      199733050     80.50%     80.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::1        5807066      2.34%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::2        7566871      3.05%     85.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::3        3636857      1.47%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::4        4491517      1.81%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::5        4267332      1.72%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::6        2215844      0.89%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::7        2429529      0.98%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::8       17971413      7.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::total    248119479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.idleCycles                   321                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus04.iew.branchMispredicts       482095                       # Number of branch mispredicts detected at execute
system.switch_cpus04.iew.exec_branches       35380546                       # Number of branches executed
system.switch_cpus04.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus04.iew.exec_rate           0.915521                       # Inst execution rate
system.switch_cpus04.iew.exec_refs           91613230                       # number of memory reference insts executed
system.switch_cpus04.iew.exec_stores         35573710                       # Number of stores executed
system.switch_cpus04.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus04.iew.iewBlockCycles       6042602                       # Number of cycles IEW is blocking
system.switch_cpus04.iew.iewDispLoadInsts     49562185                       # Number of dispatched load instructions
system.switch_cpus04.iew.iewDispNonSpecInsts       898971                       # Number of dispatched non-speculative instructions
system.switch_cpus04.iew.iewDispSquashedInsts       153318                       # Number of squashed instructions skipped by dispatch
system.switch_cpus04.iew.iewDispStoreInsts     38054162                       # Number of dispatched store instructions
system.switch_cpus04.iew.iewDispatchedInsts    227675224                       # Number of instructions dispatched to IQ
system.switch_cpus04.iew.iewExecLoadInsts     56039520                       # Number of load instructions executed
system.switch_cpus04.iew.iewExecSquashedInsts       589227                       # Number of squashed instructions skipped in execute
system.switch_cpus04.iew.iewExecutedInsts    227158801                       # Number of executed instructions
system.switch_cpus04.iew.iewIQFullEvents       213661                       # Number of times the IQ has become full, causing a stall
system.switch_cpus04.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus04.iew.iewLSQFullEvents     38221147                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus04.iew.iewSquashCycles       480257                       # Number of cycles IEW is squashing
system.switch_cpus04.iew.iewUnblockCycles     38555347                       # Number of cycles IEW is unblocking
system.switch_cpus04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus04.iew.lsq.thread0.cacheBlocked        38371                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus04.iew.lsq.thread0.forwLoads      4035714                       # Number of loads that had data forwarded from stores
system.switch_cpus04.iew.lsq.thread0.ignoredResponses          818                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus04.iew.lsq.thread0.memOrderViolation         6712                       # Number of memory ordering violations
system.switch_cpus04.iew.lsq.thread0.rescheduledLoads      8572620                       # Number of loads that were rescheduled
system.switch_cpus04.iew.lsq.thread0.squashedLoads      5843472                       # Number of loads squashed
system.switch_cpus04.iew.lsq.thread0.squashedStores      5090189                       # Number of stores squashed
system.switch_cpus04.iew.memOrderViolationEvents         6712                       # Number of memory order violations
system.switch_cpus04.iew.predictedNotTakenIncorrect       285322                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus04.iew.predictedTakenIncorrect       196773                       # Number of branches that were predicted taken incorrectly
system.switch_cpus04.iew.wb_consumers       227867094                       # num instructions consuming a value
system.switch_cpus04.iew.wb_count           218019099                       # cumulative count of insts written-back
system.switch_cpus04.iew.wb_fanout           0.542820                       # average fanout of values written-back
system.switch_cpus04.iew.wb_producers       123690757                       # num instructions producing a value
system.switch_cpus04.iew.wb_rate             0.878685                       # insts written-back per cycle
system.switch_cpus04.iew.wb_sent            218142660                       # cumulative count of insts sent to commit
system.switch_cpus04.int_regfile_reads      274578577                       # number of integer regfile reads
system.switch_cpus04.int_regfile_writes     158240758                       # number of integer regfile writes
system.switch_cpus04.ipc                     0.668733                       # IPC: Instructions Per Cycle
system.switch_cpus04.ipc_total               0.668733                       # IPC: Total IPC of All Threads
system.switch_cpus04.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntAlu    130317080     57.22%     57.22% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntMult      5502106      2.42%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntDiv         3510      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatAdd            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatCmp            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatCvt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMult            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMultAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMisc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatSqrt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAdd            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAddAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAlu            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdCmp            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdCvt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMisc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMult            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMultAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShift            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSqrt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMult            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAes            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAesMix            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdPredAlu            0      0.00%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::MemRead     56170259     24.66%     84.30% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::MemWrite     35755073     15.70%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::total    227748028                       # Type of FU issued
system.switch_cpus04.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus04.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus04.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus04.iq.fu_busy_cnt           5233992                       # FU busy when requested
system.switch_cpus04.iq.fu_busy_rate         0.022982                       # FU busy rate (busy events/executed inst)
system.switch_cpus04.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntAlu        524228     10.02%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntMult        31370      0.60%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntDiv             0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatAdd            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatCmp            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatCvt            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMult            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMultAcc            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatDiv            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMisc            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatSqrt            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAdd            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAddAcc            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAlu            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdCmp            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdCvt            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMisc            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMult            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMultAcc            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShift            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShiftAcc            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdDiv            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSqrt            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatAdd            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatAlu            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatCmp            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatCvt            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatDiv            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMisc            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMult            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatSqrt            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceAdd            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceAlu            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceCmp            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAes            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAesMix            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha1Hash            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha1Hash2            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha256Hash            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha256Hash2            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShaSigma2            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShaSigma3            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdPredAlu            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::MemRead      2933280     56.04%     66.66% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::MemWrite      1745114     33.34%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.int_alu_accesses    225095589                       # Number of integer alu accesses
system.switch_cpus04.iq.int_inst_queue_reads    693148638                       # Number of integer instruction queue reads
system.switch_cpus04.iq.int_inst_queue_wakeup_accesses    211448916                       # Number of integer instruction queue wakeup accesses
system.switch_cpus04.iq.int_inst_queue_writes    246369644                       # Number of integer instruction queue writes
system.switch_cpus04.iq.iqInstsAdded        226767827                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus04.iq.iqInstsIssued       227748028                       # Number of instructions issued
system.switch_cpus04.iq.iqNonSpecInstsAdded       907397                       # Number of non-speculative instructions added to the IQ
system.switch_cpus04.iq.iqSquashedInstsExamined     27382938                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus04.iq.iqSquashedInstsIssued        64931                       # Number of squashed instructions issued
system.switch_cpus04.iq.iqSquashedNonSpecRemoved        70117                       # Number of squashed non-spec instructions that were removed
system.switch_cpus04.iq.iqSquashedOperandsExamined     17971183                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus04.iq.issued_per_cycle::samples    248119479                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::mean     0.917897                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::stdev     1.810114                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::0    172943321     69.70%     69.70% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::1     24706084      9.96%     79.66% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::2     14121023      5.69%     85.35% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::3     10691277      4.31%     89.66% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::4      7750325      3.12%     92.78% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::5      6320641      2.55%     95.33% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::6      4810183      1.94%     97.27% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::7      2952536      1.19%     98.46% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::8      3824089      1.54%    100.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::total    248119479                       # Number of insts issued each cycle
system.switch_cpus04.iq.rate                 0.917895                       # Inst issue rate
system.switch_cpus04.iq.vec_alu_accesses      7886431                       # Number of vector alu accesses
system.switch_cpus04.iq.vec_inst_queue_reads     15765820                       # Number of vector instruction queue reads
system.switch_cpus04.iq.vec_inst_queue_wakeup_accesses      6570183                       # Number of vector instruction queue wakeup accesses
system.switch_cpus04.iq.vec_inst_queue_writes      8694849                       # Number of vector instruction queue writes
system.switch_cpus04.itb.accesses                   0                       # DTB accesses
system.switch_cpus04.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.hits                       0                       # DTB hits
system.switch_cpus04.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.itb.misses                     0                       # DTB misses
system.switch_cpus04.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.memDep0.conflictingLoads      6112268                       # Number of conflicting loads.
system.switch_cpus04.memDep0.conflictingStores      4027103                       # Number of conflicting stores.
system.switch_cpus04.memDep0.insertedLoads     49562185                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus04.memDep0.insertedStores     38054162                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus04.misc_regfile_reads     263333951                       # number of misc regfile reads
system.switch_cpus04.misc_regfile_writes      3363799                       # number of misc regfile writes
system.switch_cpus04.numCycles              248119800                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.quiesceCycles               7979                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus04.rename.BlockCycles      47429744                       # Number of cycles rename is blocking
system.switch_cpus04.rename.CommittedMaps    205246022                       # Number of HB maps that are committed
system.switch_cpus04.rename.IQFullEvents      5632820                       # Number of times rename has blocked due to IQ full
system.switch_cpus04.rename.IdleCycles       17692749                       # Number of cycles rename is idle
system.switch_cpus04.rename.LQFullEvents     64364515                       # Number of times rename has blocked due to LQ full
system.switch_cpus04.rename.ROBFullEvents        50982                       # Number of times rename has blocked due to ROB full
system.switch_cpus04.rename.RenameLookups    368567768                       # Number of register rename lookups that rename has made
system.switch_cpus04.rename.RenamedInsts    230336609                       # Number of instructions processed by rename
system.switch_cpus04.rename.RenamedOperands    235435265                       # Number of destination operands rename has renamed
system.switch_cpus04.rename.RunCycles        31486528                       # Number of cycles rename is running
system.switch_cpus04.rename.SQFullEvents      9356905                       # Number of times rename has blocked due to SQ full
system.switch_cpus04.rename.SquashCycles       480257                       # Number of cycles rename is squashing
system.switch_cpus04.rename.UnblockCycles     79969072                       # Number of cycles rename is unblocking
system.switch_cpus04.rename.UndoneMaps       30189104                       # Number of HB maps that are undone due to squashing
system.switch_cpus04.rename.int_rename_lookups    280922645                       # Number of integer rename lookups
system.switch_cpus04.rename.serializeStallCycles     71061121                       # count of cycles rename stalled for serializing inst
system.switch_cpus04.rename.serializingInsts       955635                       # count of serializing insts renamed
system.switch_cpus04.rename.skidInsts        48188541                       # count of insts added to the skid buffer
system.switch_cpus04.rename.tempSerializingInsts       927781                       # count of temporary serializing insts renamed
system.switch_cpus04.rename.vec_rename_lookups      5127522                       # Number of vector rename lookups
system.switch_cpus04.rob.rob_reads          457601547                       # The number of ROB reads
system.switch_cpus04.rob.rob_writes         459631878                       # The number of ROB writes
system.switch_cpus04.timesIdled                    77                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus04.vec_regfile_reads        4380455                       # number of vector regfile reads
system.switch_cpus04.vec_regfile_writes       2190115                       # number of vector regfile writes
system.switch_cpus05.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus05.branchPred.BTBHitPct    95.703766                       # BTB Hit Percentage
system.switch_cpus05.branchPred.BTBHits      16708685                       # Number of BTB hits
system.switch_cpus05.branchPred.BTBLookups     17458754                       # Number of BTB lookups
system.switch_cpus05.branchPred.RASInCorrect          447                       # Number of incorrect RAS predictions.
system.switch_cpus05.branchPred.condIncorrect       511889                       # Number of conditional branches incorrect
system.switch_cpus05.branchPred.condPredicted     34547148                       # Number of conditional branches predicted
system.switch_cpus05.branchPred.indirectHits       210895                       # Number of indirect target hits.
system.switch_cpus05.branchPred.indirectLookups       393177                       # Number of indirect predictor lookups.
system.switch_cpus05.branchPred.indirectMisses       182282                       # Number of indirect misses.
system.switch_cpus05.branchPred.lookups      39927791                       # Number of BP lookups
system.switch_cpus05.branchPred.usedRAS       1769163                       # Number of times the RAS was used to get a target.
system.switch_cpus05.branchPredindirectMispredicted          157                       # Number of mispredicted indirect branches.
system.switch_cpus05.cc_regfile_reads        62685000                       # number of cc regfile reads
system.switch_cpus05.cc_regfile_writes       61301901                       # number of cc regfile writes
system.switch_cpus05.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus05.commit.branchMispredicts       465988                       # The number of times a branch was mispredicted
system.switch_cpus05.commit.branches         33054705                       # Number of branches committed
system.switch_cpus05.commit.bw_lim_events     14673192                       # number cycles where commit BW limit reached
system.switch_cpus05.commit.commitNonSpecStalls       810706                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus05.commit.commitSquashedInsts     27731886                       # The number of squashed insts skipped by commit
system.switch_cpus05.commit.committedInsts    165253558                       # Number of instructions committed
system.switch_cpus05.commit.committedOps    199597813                       # Number of ops (including micro ops) committed
system.switch_cpus05.commit.committed_per_cycle::samples    244379694                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::mean     0.816753                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::stdev     2.122575                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::0    198311560     81.15%     81.15% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::1     12931578      5.29%     86.44% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::2      6278525      2.57%     89.01% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::3      3216903      1.32%     90.33% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::4      2756740      1.13%     91.45% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::5      3057338      1.25%     92.71% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::6      1317716      0.54%     93.24% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::7      1836142      0.75%     94.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::8     14673192      6.00%    100.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::total    244379694                       # Number of insts commited each cycle
system.switch_cpus05.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus05.commit.function_calls      1456233                       # Number of function calls committed.
system.switch_cpus05.commit.int_insts       181051821                       # Number of committed integer instructions.
system.switch_cpus05.commit.loads            43685451                       # Number of loads committed
system.switch_cpus05.commit.membars           1146163                       # Number of memory barriers committed
system.switch_cpus05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntAlu    117981340     59.11%     59.11% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntMult      5038834      2.52%     61.63% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntDiv         3378      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMult            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMultAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatDiv            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatSqrt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAddAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdCvt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMult            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMultAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShift            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShiftAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdDiv            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSqrt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatCvt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatDiv            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMult            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAes            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAesMix            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha1Hash            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha256Hash            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShaSigma2            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShaSigma3            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdPredAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::MemRead     43685451     21.89%     83.52% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::MemWrite     32888810     16.48%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::total    199597813                       # Class of committed instruction
system.switch_cpus05.commit.refs             76574261                       # Number of memory references committed
system.switch_cpus05.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus05.commit.vec_insts         6591891                       # Number of committed Vector instructions.
system.switch_cpus05.committedInsts         165253558                       # Number of Instructions Simulated
system.switch_cpus05.committedOps           199597813                       # Number of Ops (including micro ops) Simulated
system.switch_cpus05.cpi                     1.501471                       # CPI: Cycles Per Instruction
system.switch_cpus05.cpi_total               1.501471                       # CPI: Total CPI of All Threads
system.switch_cpus05.decode.BlockedCycles    198459644                       # Number of cycles decode is blocked
system.switch_cpus05.decode.BranchMispred        45907                       # Number of times decode detected a branch misprediction
system.switch_cpus05.decode.BranchResolved     15991007                       # Number of times decode resolved a branch
system.switch_cpus05.decode.DecodedInsts    232630811                       # Number of instructions handled by decode
system.switch_cpus05.decode.IdleCycles       14102563                       # Number of cycles decode is idle
system.switch_cpus05.decode.RunCycles        25715472                       # Number of cycles decode is running
system.switch_cpus05.decode.SquashCycles       471387                       # Number of cycles decode is squashing
system.switch_cpus05.decode.SquashedInsts          646                       # Number of squashed instructions handled by decode
system.switch_cpus05.decode.UnblockCycles      9373930                       # Number of cycles decode is unblocking
system.switch_cpus05.dtb.accesses                   0                       # DTB accesses
system.switch_cpus05.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.hits                       0                       # DTB hits
system.switch_cpus05.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.dtb.misses                     0                       # DTB misses
system.switch_cpus05.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.fetch.Branches          39927791                       # Number of branches that fetch encountered
system.switch_cpus05.fetch.CacheLines        28249264                       # Number of cache lines fetched
system.switch_cpus05.fetch.Cycles           219010190                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus05.fetch.IcacheSquashes       132962                       # Number of outstanding Icache misses that were squashed
system.switch_cpus05.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus05.fetch.Insts            202162280                       # Number of instructions fetch has processed
system.switch_cpus05.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus05.fetch.SquashCycles       1034576                       # Number of cycles fetch has spent squashing
system.switch_cpus05.fetch.branchRate        0.160919                       # Number of branch fetches per cycle
system.switch_cpus05.fetch.icacheStallCycles     28595506                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus05.fetch.predictedBranches     18688743                       # Number of branches that fetch has predicted taken
system.switch_cpus05.fetch.rate              0.814765                       # Number of inst fetches per cycle
system.switch_cpus05.fetch.rateDist::samples    248122999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::mean     0.985000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::stdev     2.333053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::0      199906060     80.57%     80.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::1        5790544      2.33%     82.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::2        7565445      3.05%     85.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::3        3576963      1.44%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::4        4482373      1.81%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::5        4262575      1.72%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::6        2181572      0.88%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::7        2442617      0.98%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::8       17914850      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::total    248122999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.idleCycles                   456                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus05.iew.branchMispredicts       472148                       # Number of branch mispredicts detected at execute
system.switch_cpus05.iew.exec_branches       35210415                       # Number of branches executed
system.switch_cpus05.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus05.iew.exec_rate           0.913412                       # Inst execution rate
system.switch_cpus05.iew.exec_refs           91634019                       # number of memory reference insts executed
system.switch_cpus05.iew.exec_stores         35518019                       # Number of stores executed
system.switch_cpus05.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus05.iew.iewBlockCycles       6006095                       # Number of cycles IEW is blocking
system.switch_cpus05.iew.iewDispLoadInsts     49559993                       # Number of dispatched load instructions
system.switch_cpus05.iew.iewDispNonSpecInsts       870674                       # Number of dispatched non-speculative instructions
system.switch_cpus05.iew.iewDispSquashedInsts       140988                       # Number of squashed instructions skipped by dispatch
system.switch_cpus05.iew.iewDispStoreInsts     38006980                       # Number of dispatched store instructions
system.switch_cpus05.iew.iewDispatchedInsts    227065987                       # Number of instructions dispatched to IQ
system.switch_cpus05.iew.iewExecLoadInsts     56116000                       # Number of load instructions executed
system.switch_cpus05.iew.iewExecSquashedInsts       573198                       # Number of squashed instructions skipped in execute
system.switch_cpus05.iew.iewExecutedInsts    226639018                       # Number of executed instructions
system.switch_cpus05.iew.iewIQFullEvents       200807                       # Number of times the IQ has become full, causing a stall
system.switch_cpus05.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus05.iew.iewLSQFullEvents     38788212                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus05.iew.iewSquashCycles       471387                       # Number of cycles IEW is squashing
system.switch_cpus05.iew.iewUnblockCycles     39109102                       # Number of cycles IEW is unblocking
system.switch_cpus05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus05.iew.lsq.thread0.cacheBlocked        39624                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus05.iew.lsq.thread0.forwLoads      4040477                       # Number of loads that had data forwarded from stores
system.switch_cpus05.iew.lsq.thread0.ignoredResponses          816                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus05.iew.lsq.thread0.memOrderViolation         6858                       # Number of memory ordering violations
system.switch_cpus05.iew.lsq.thread0.rescheduledLoads      8644397                       # Number of loads that were rescheduled
system.switch_cpus05.iew.lsq.thread0.squashedLoads      5874509                       # Number of loads squashed
system.switch_cpus05.iew.lsq.thread0.squashedStores      5118146                       # Number of stores squashed
system.switch_cpus05.iew.memOrderViolationEvents         6858                       # Number of memory order violations
system.switch_cpus05.iew.predictedNotTakenIncorrect       280793                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus05.iew.predictedTakenIncorrect       191355                       # Number of branches that were predicted taken incorrectly
system.switch_cpus05.iew.wb_consumers       227529349                       # num instructions consuming a value
system.switch_cpus05.iew.wb_count           217429909                       # cumulative count of insts written-back
system.switch_cpus05.iew.wb_fanout           0.542727                       # average fanout of values written-back
system.switch_cpus05.iew.wb_producers       123486276                       # num instructions producing a value
system.switch_cpus05.iew.wb_rate             0.876297                       # insts written-back per cycle
system.switch_cpus05.iew.wb_sent            217549595                       # cumulative count of insts sent to commit
system.switch_cpus05.int_regfile_reads      274070447                       # number of integer regfile reads
system.switch_cpus05.int_regfile_writes     157873903                       # number of integer regfile writes
system.switch_cpus05.ipc                     0.666013                       # IPC: Instructions Per Cycle
system.switch_cpus05.ipc_total               0.666013                       # IPC: Total IPC of All Threads
system.switch_cpus05.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntAlu    129733469     57.10%     57.10% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntMult      5534079      2.44%     59.53% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntDiv         3378      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatAdd            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatCmp            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatCvt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMult            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMultAcc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatDiv            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMisc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatSqrt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAdd            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAddAcc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAlu            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdCmp            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdCvt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMisc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMult            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMultAcc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShift            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdDiv            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSqrt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMult            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAes            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAesMix            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdPredAlu            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::MemRead     56244968     24.75%     84.29% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::MemWrite     35696322     15.71%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::total    227212216                       # Type of FU issued
system.switch_cpus05.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus05.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus05.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus05.iq.fu_busy_cnt           5196136                       # FU busy when requested
system.switch_cpus05.iq.fu_busy_rate         0.022869                       # FU busy rate (busy events/executed inst)
system.switch_cpus05.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntAlu        510843      9.83%      9.83% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntMult        30802      0.59%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntDiv             0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatAdd            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatCmp            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatCvt            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMult            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMultAcc            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatDiv            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMisc            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatSqrt            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAdd            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAddAcc            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAlu            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdCmp            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdCvt            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMisc            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMult            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMultAcc            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShift            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShiftAcc            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdDiv            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSqrt            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatAdd            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatAlu            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatCmp            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatCvt            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatDiv            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMisc            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMult            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatSqrt            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceAdd            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceAlu            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceCmp            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAes            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAesMix            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha1Hash            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha1Hash2            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha256Hash            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha256Hash2            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShaSigma2            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShaSigma3            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdPredAlu            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::MemRead      2931466     56.42%     66.84% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::MemWrite      1723025     33.16%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.int_alu_accesses    224491747                       # Number of integer alu accesses
system.switch_cpus05.iq.int_inst_queue_reads    691980720                       # Number of integer instruction queue reads
system.switch_cpus05.iq.int_inst_queue_wakeup_accesses    210829649                       # Number of integer instruction queue wakeup accesses
system.switch_cpus05.iq.int_inst_queue_writes    245790710                       # Number of integer instruction queue writes
system.switch_cpus05.iq.iqInstsAdded        226187229                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus05.iq.iqInstsIssued       227212216                       # Number of instructions issued
system.switch_cpus05.iq.iqNonSpecInstsAdded       878758                       # Number of non-speculative instructions added to the IQ
system.switch_cpus05.iq.iqSquashedInstsExamined     27468035                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus05.iq.iqSquashedInstsIssued        63886                       # Number of squashed instructions issued
system.switch_cpus05.iq.iqSquashedNonSpecRemoved        68052                       # Number of squashed non-spec instructions that were removed
system.switch_cpus05.iq.iqSquashedOperandsExamined     17996900                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus05.iq.issued_per_cycle::samples    248122999                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::mean     0.915724                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::stdev     1.808298                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::0    173123014     69.77%     69.77% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::1     24616903      9.92%     79.69% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::2     14126341      5.69%     85.39% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::3     10660944      4.30%     89.68% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::4      7732142      3.12%     92.80% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::5      6323441      2.55%     95.35% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::6      4791145      1.93%     97.28% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::7      2925396      1.18%     98.46% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::8      3823673      1.54%    100.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::total    248122999                       # Number of insts issued each cycle
system.switch_cpus05.iq.rate                 0.915722                       # Inst issue rate
system.switch_cpus05.iq.vec_alu_accesses      7916605                       # Number of vector alu accesses
system.switch_cpus05.iq.vec_inst_queue_reads     15826733                       # Number of vector instruction queue reads
system.switch_cpus05.iq.vec_inst_queue_wakeup_accesses      6600260                       # Number of vector instruction queue wakeup accesses
system.switch_cpus05.iq.vec_inst_queue_writes      8749773                       # Number of vector instruction queue writes
system.switch_cpus05.itb.accesses                   0                       # DTB accesses
system.switch_cpus05.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.hits                       0                       # DTB hits
system.switch_cpus05.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.itb.misses                     0                       # DTB misses
system.switch_cpus05.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.memDep0.conflictingLoads      6151780                       # Number of conflicting loads.
system.switch_cpus05.memDep0.conflictingStores      4039481                       # Number of conflicting stores.
system.switch_cpus05.memDep0.insertedLoads     49559993                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus05.memDep0.insertedStores     38006980                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus05.misc_regfile_reads     263206897                       # number of misc regfile reads
system.switch_cpus05.misc_regfile_writes      3256470                       # number of misc regfile writes
system.switch_cpus05.numCycles              248123455                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.quiesceCycles               4325                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus05.rename.BlockCycles      47969080                       # Number of cycles rename is blocking
system.switch_cpus05.rename.CommittedMaps    204482609                       # Number of HB maps that are committed
system.switch_cpus05.rename.IQFullEvents      5719256                       # Number of times rename has blocked due to IQ full
system.switch_cpus05.rename.IdleCycles       17568453                       # Number of cycles rename is idle
system.switch_cpus05.rename.LQFullEvents     65355953                       # Number of times rename has blocked due to LQ full
system.switch_cpus05.rename.ROBFullEvents        49989                       # Number of times rename has blocked due to ROB full
system.switch_cpus05.rename.RenameLookups    367610764                       # Number of register rename lookups that rename has made
system.switch_cpus05.rename.RenamedInsts    229652553                       # Number of instructions processed by rename
system.switch_cpus05.rename.RenamedOperands    234658232                       # Number of destination operands rename has renamed
system.switch_cpus05.rename.RunCycles        31289202                       # Number of cycles rename is running
system.switch_cpus05.rename.SQFullEvents      9771190                       # Number of times rename has blocked due to SQ full
system.switch_cpus05.rename.SquashCycles       471387                       # Number of cycles rename is squashing
system.switch_cpus05.rename.UnblockCycles     81379301                       # Number of cycles rename is unblocking
system.switch_cpus05.rename.UndoneMaps       30175484                       # Number of HB maps that are undone due to squashing
system.switch_cpus05.rename.int_rename_lookups    280244595                       # Number of integer rename lookups
system.switch_cpus05.rename.serializeStallCycles     69445573                       # count of cycles rename stalled for serializing inst
system.switch_cpus05.rename.serializingInsts       925667                       # count of serializing insts renamed
system.switch_cpus05.rename.skidInsts        48597723                       # count of insts added to the skid buffer
system.switch_cpus05.rename.tempSerializingInsts       898785                       # count of temporary serializing insts renamed
system.switch_cpus05.rename.vec_rename_lookups      5153344                       # Number of vector rename lookups
system.switch_cpus05.rob.rob_reads          457020523                       # The number of ROB reads
system.switch_cpus05.rob.rob_writes         458404855                       # The number of ROB writes
system.switch_cpus05.timesIdled                    64                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus05.vec_regfile_reads        4400502                       # number of vector regfile reads
system.switch_cpus05.vec_regfile_writes       2200180                       # number of vector regfile writes
system.switch_cpus06.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus06.branchPred.BTBHitPct    95.795667                       # BTB Hit Percentage
system.switch_cpus06.branchPred.BTBHits      16696042                       # Number of BTB hits
system.switch_cpus06.branchPred.BTBLookups     17428807                       # Number of BTB lookups
system.switch_cpus06.branchPred.RASInCorrect          467                       # Number of incorrect RAS predictions.
system.switch_cpus06.branchPred.condIncorrect       509683                       # Number of conditional branches incorrect
system.switch_cpus06.branchPred.condPredicted     34535943                       # Number of conditional branches predicted
system.switch_cpus06.branchPred.indirectHits       208297                       # Number of indirect target hits.
system.switch_cpus06.branchPred.indirectLookups       392373                       # Number of indirect predictor lookups.
system.switch_cpus06.branchPred.indirectMisses       184076                       # Number of indirect misses.
system.switch_cpus06.branchPred.lookups      39896311                       # Number of BP lookups
system.switch_cpus06.branchPred.usedRAS       1772270                       # Number of times the RAS was used to get a target.
system.switch_cpus06.branchPredindirectMispredicted          175                       # Number of mispredicted indirect branches.
system.switch_cpus06.cc_regfile_reads        62648862                       # number of cc regfile reads
system.switch_cpus06.cc_regfile_writes       61286424                       # number of cc regfile writes
system.switch_cpus06.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus06.commit.branchMispredicts       464459                       # The number of times a branch was mispredicted
system.switch_cpus06.commit.branches         33008655                       # Number of branches committed
system.switch_cpus06.commit.bw_lim_events     14674247                       # number cycles where commit BW limit reached
system.switch_cpus06.commit.commitNonSpecStalls       796719                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus06.commit.commitSquashedInsts     27908282                       # The number of squashed insts skipped by commit
system.switch_cpus06.commit.committedInsts    165083330                       # Number of instructions committed
system.switch_cpus06.commit.committedOps    199456440                       # Number of ops (including micro ops) committed
system.switch_cpus06.commit.committed_per_cycle::samples    244357156                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::mean     0.816250                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::stdev     2.122495                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::0    198373892     81.18%     81.18% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::1     12862468      5.26%     86.45% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::2      6271395      2.57%     89.01% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::3      3229699      1.32%     90.33% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::4      2746591      1.12%     91.46% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::5      3054162      1.25%     92.71% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::6      1301979      0.53%     93.24% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::7      1842723      0.75%     93.99% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::8     14674247      6.01%    100.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::total    244357156                       # Number of insts commited each cycle
system.switch_cpus06.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus06.commit.function_calls      1455915                       # Number of function calls committed.
system.switch_cpus06.commit.int_insts       180942292                       # Number of committed integer instructions.
system.switch_cpus06.commit.loads            43711473                       # Number of loads committed
system.switch_cpus06.commit.membars           1120267                       # Number of memory barriers committed
system.switch_cpus06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntAlu    117803847     59.06%     59.06% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntMult      5063223      2.54%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntDiv         3206      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatCvt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMult            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMultAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatDiv            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMisc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatSqrt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAddAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdCvt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMisc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMult            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMultAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShift            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShiftAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdDiv            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSqrt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatCvt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatDiv            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMisc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMult            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAes            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAesMix            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha1Hash            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha256Hash            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShaSigma2            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShaSigma3            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdPredAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::MemRead     43711473     21.92%     83.52% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::MemWrite     32874691     16.48%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::total    199456440                       # Class of committed instruction
system.switch_cpus06.commit.refs             76586164                       # Number of memory references committed
system.switch_cpus06.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus06.commit.vec_insts         6611439                       # Number of committed Vector instructions.
system.switch_cpus06.committedInsts         165083330                       # Number of Instructions Simulated
system.switch_cpus06.committedOps           199456440                       # Number of Ops (including micro ops) Simulated
system.switch_cpus06.cpi                     1.503012                       # CPI: Cycles Per Instruction
system.switch_cpus06.cpi_total               1.503012                       # CPI: Total CPI of All Threads
system.switch_cpus06.decode.BlockedCycles    198504044                       # Number of cycles decode is blocked
system.switch_cpus06.decode.BranchMispred        45242                       # Number of times decode detected a branch misprediction
system.switch_cpus06.decode.BranchResolved     15981970                       # Number of times decode resolved a branch
system.switch_cpus06.decode.DecodedInsts    232633190                       # Number of instructions handled by decode
system.switch_cpus06.decode.IdleCycles       14079933                       # Number of cycles decode is idle
system.switch_cpus06.decode.RunCycles        25662507                       # Number of cycles decode is running
system.switch_cpus06.decode.SquashCycles       469770                       # Number of cycles decode is squashing
system.switch_cpus06.decode.SquashedInsts          727                       # Number of squashed instructions handled by decode
system.switch_cpus06.decode.UnblockCycles      9405369                       # Number of cycles decode is unblocking
system.switch_cpus06.dtb.accesses                   0                       # DTB accesses
system.switch_cpus06.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.hits                       0                       # DTB hits
system.switch_cpus06.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.dtb.misses                     0                       # DTB misses
system.switch_cpus06.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.fetch.Branches          39896311                       # Number of branches that fetch encountered
system.switch_cpus06.fetch.CacheLines        28238096                       # Number of cache lines fetched
system.switch_cpus06.fetch.Cycles           219023879                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus06.fetch.IcacheSquashes       132605                       # Number of outstanding Icache misses that were squashed
system.switch_cpus06.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.switch_cpus06.fetch.Insts            202085725                       # Number of instructions fetch has processed
system.switch_cpus06.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus06.fetch.SquashCycles       1029988                       # Number of cycles fetch has spent squashing
system.switch_cpus06.fetch.branchRate        0.160793                       # Number of branch fetches per cycle
system.switch_cpus06.fetch.icacheStallCycles     28582720                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus06.fetch.predictedBranches     18676609                       # Number of branches that fetch has predicted taken
system.switch_cpus06.fetch.rate              0.814460                       # Number of inst fetches per cycle
system.switch_cpus06.fetch.rateDist::samples    248121624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::mean     0.984952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::stdev     2.333159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::0      199908265     80.57%     80.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::1        5793693      2.34%     82.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::2        7578219      3.05%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::3        3553489      1.43%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::4        4486694      1.81%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::5        4265941      1.72%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::6        2167338      0.87%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::7        2447040      0.99%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::8       17920945      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::total    248121624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.idleCycles                   664                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus06.iew.branchMispredicts       471230                       # Number of branch mispredicts detected at execute
system.switch_cpus06.iew.exec_branches       35180674                       # Number of branches executed
system.switch_cpus06.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus06.iew.exec_rate           0.913537                       # Inst execution rate
system.switch_cpus06.iew.exec_refs           91737877                       # number of memory reference insts executed
system.switch_cpus06.iew.exec_stores         35522409                       # Number of stores executed
system.switch_cpus06.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus06.iew.iewBlockCycles       6045823                       # Number of cycles IEW is blocking
system.switch_cpus06.iew.iewDispLoadInsts     49633374                       # Number of dispatched load instructions
system.switch_cpus06.iew.iewDispNonSpecInsts       856041                       # Number of dispatched non-speculative instructions
system.switch_cpus06.iew.iewDispSquashedInsts       136023                       # Number of squashed instructions skipped by dispatch
system.switch_cpus06.iew.iewDispStoreInsts     38023874                       # Number of dispatched store instructions
system.switch_cpus06.iew.iewDispatchedInsts    227101107                       # Number of instructions dispatched to IQ
system.switch_cpus06.iew.iewExecLoadInsts     56215468                       # Number of load instructions executed
system.switch_cpus06.iew.iewExecSquashedInsts       570591                       # Number of squashed instructions skipped in execute
system.switch_cpus06.iew.iewExecutedInsts    226668853                       # Number of executed instructions
system.switch_cpus06.iew.iewIQFullEvents       199375                       # Number of times the IQ has become full, causing a stall
system.switch_cpus06.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus06.iew.iewLSQFullEvents     39109380                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus06.iew.iewSquashCycles       469770                       # Number of cycles IEW is squashing
system.switch_cpus06.iew.iewUnblockCycles     39429247                       # Number of cycles IEW is unblocking
system.switch_cpus06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus06.iew.lsq.thread0.cacheBlocked        38695                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus06.iew.lsq.thread0.forwLoads      4048373                       # Number of loads that had data forwarded from stores
system.switch_cpus06.iew.lsq.thread0.ignoredResponses          865                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus06.iew.lsq.thread0.memOrderViolation         6646                       # Number of memory ordering violations
system.switch_cpus06.iew.lsq.thread0.rescheduledLoads      8683000                       # Number of loads that were rescheduled
system.switch_cpus06.iew.lsq.thread0.squashedLoads      5921894                       # Number of loads squashed
system.switch_cpus06.iew.lsq.thread0.squashedStores      5149179                       # Number of stores squashed
system.switch_cpus06.iew.memOrderViolationEvents         6646                       # Number of memory order violations
system.switch_cpus06.iew.predictedNotTakenIncorrect       280700                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus06.iew.predictedTakenIncorrect       190530                       # Number of branches that were predicted taken incorrectly
system.switch_cpus06.iew.wb_consumers       227714996                       # num instructions consuming a value
system.switch_cpus06.iew.wb_count           217421923                       # cumulative count of insts written-back
system.switch_cpus06.iew.wb_fanout           0.542588                       # average fanout of values written-back
system.switch_cpus06.iew.wb_producers       123555335                       # num instructions producing a value
system.switch_cpus06.iew.wb_rate             0.876269                       # insts written-back per cycle
system.switch_cpus06.iew.wb_sent            217541126                       # cumulative count of insts sent to commit
system.switch_cpus06.int_regfile_reads      274151638                       # number of integer regfile reads
system.switch_cpus06.int_regfile_writes     157903067                       # number of integer regfile writes
system.switch_cpus06.ipc                     0.665331                       # IPC: Instructions Per Cycle
system.switch_cpus06.ipc_total               0.665331                       # IPC: Total IPC of All Threads
system.switch_cpus06.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntAlu    129629476     57.05%     57.05% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntMult      5563418      2.45%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntDiv         3208      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatAdd            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatCmp            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatCvt            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMult            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMultAcc            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatDiv            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMisc            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatSqrt            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAdd            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAddAcc            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAlu            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdCmp            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdCvt            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMisc            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMult            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMultAcc            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShift            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdDiv            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSqrt            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMult            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAes            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAesMix            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdPredAlu            0      0.00%     59.49% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::MemRead     56344218     24.80%     84.29% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::MemWrite     35699131     15.71%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::total    227239451                       # Type of FU issued
system.switch_cpus06.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus06.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus06.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus06.iq.fu_busy_cnt           5190500                       # FU busy when requested
system.switch_cpus06.iq.fu_busy_rate         0.022842                       # FU busy rate (busy events/executed inst)
system.switch_cpus06.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntAlu        506489      9.76%      9.76% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntMult        30632      0.59%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntDiv             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatAdd            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatCmp            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatCvt            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMult            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMultAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatDiv            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMisc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatSqrt            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAdd            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAddAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAlu            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdCmp            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdCvt            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMisc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMult            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMultAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShift            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShiftAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdDiv            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSqrt            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatAdd            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatAlu            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatCmp            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatCvt            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatDiv            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMisc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMult            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatSqrt            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceAdd            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceAlu            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceCmp            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAes            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAesMix            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha1Hash            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha1Hash2            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha256Hash            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha256Hash2            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShaSigma2            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShaSigma3            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdPredAlu            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::MemRead      2939067     56.62%     66.97% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::MemWrite      1714312     33.03%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.int_alu_accesses    224495609                       # Number of integer alu accesses
system.switch_cpus06.iq.int_inst_queue_reads    691992216                       # Number of integer instruction queue reads
system.switch_cpus06.iq.int_inst_queue_wakeup_accesses    210802068                       # Number of integer instruction queue wakeup accesses
system.switch_cpus06.iq.int_inst_queue_writes    245956239                       # Number of integer instruction queue writes
system.switch_cpus06.iq.iqInstsAdded        226237399                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus06.iq.iqInstsIssued       227239451                       # Number of instructions issued
system.switch_cpus06.iq.iqNonSpecInstsAdded       863708                       # Number of non-speculative instructions added to the IQ
system.switch_cpus06.iq.iqSquashedInstsExamined     27644634                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus06.iq.iqSquashedInstsIssued        63417                       # Number of squashed instructions issued
system.switch_cpus06.iq.iqSquashedNonSpecRemoved        66989                       # Number of squashed non-spec instructions that were removed
system.switch_cpus06.iq.iqSquashedOperandsExamined     18104814                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus06.iq.issued_per_cycle::samples    248121624                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::mean     0.915839                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::stdev     1.808441                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::0    173126811     69.77%     69.77% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::1     24606220      9.92%     79.69% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::2     14119088      5.69%     85.38% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::3     10663702      4.30%     89.68% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::4      7741470      3.12%     92.80% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::5      6315535      2.55%     95.35% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::6      4802513      1.94%     97.28% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::7      2924964      1.18%     98.46% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::8      3821321      1.54%    100.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::total    248121624                       # Number of insts issued each cycle
system.switch_cpus06.iq.rate                 0.915837                       # Inst issue rate
system.switch_cpus06.iq.vec_alu_accesses      7934342                       # Number of vector alu accesses
system.switch_cpus06.iq.vec_inst_queue_reads     15862220                       # Number of vector instruction queue reads
system.switch_cpus06.iq.vec_inst_queue_wakeup_accesses      6619855                       # Number of vector instruction queue wakeup accesses
system.switch_cpus06.iq.vec_inst_queue_writes      8795759                       # Number of vector instruction queue writes
system.switch_cpus06.itb.accesses                   0                       # DTB accesses
system.switch_cpus06.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.hits                       0                       # DTB hits
system.switch_cpus06.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.itb.misses                     0                       # DTB misses
system.switch_cpus06.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.memDep0.conflictingLoads      6176937                       # Number of conflicting loads.
system.switch_cpus06.memDep0.conflictingStores      4044839                       # Number of conflicting stores.
system.switch_cpus06.memDep0.insertedLoads     49633374                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus06.memDep0.insertedStores     38023874                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus06.misc_regfile_reads     263422651                       # number of misc regfile reads
system.switch_cpus06.misc_regfile_writes      3200138                       # number of misc regfile writes
system.switch_cpus06.numCycles              248122288                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.quiesceCycles               5492                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus06.rename.BlockCycles      48334626                       # Number of cycles rename is blocking
system.switch_cpus06.rename.CommittedMaps    204333254                       # Number of HB maps that are committed
system.switch_cpus06.rename.IQFullEvents      5779365                       # Number of times rename has blocked due to IQ full
system.switch_cpus06.rename.IdleCycles       17550495                       # Number of cycles rename is idle
system.switch_cpus06.rename.LQFullEvents     66008021                       # Number of times rename has blocked due to LQ full
system.switch_cpus06.rename.ROBFullEvents        51392                       # Number of times rename has blocked due to ROB full
system.switch_cpus06.rename.RenameLookups    367736558                       # Number of register rename lookups that rename has made
system.switch_cpus06.rename.RenamedInsts    229667850                       # Number of instructions processed by rename
system.switch_cpus06.rename.RenamedOperands    234669561                       # Number of destination operands rename has renamed
system.switch_cpus06.rename.RunCycles        31259068                       # Number of cycles rename is running
system.switch_cpus06.rename.SQFullEvents      9908014                       # Number of times rename has blocked due to SQ full
system.switch_cpus06.rename.SquashCycles       469770                       # Number of cycles rename is squashing
system.switch_cpus06.rename.UnblockCycles     82171489                       # Number of cycles rename is unblocking
system.switch_cpus06.rename.UndoneMaps       30336275                       # Number of HB maps that are undone due to squashing
system.switch_cpus06.rename.int_rename_lookups    280313605                       # Number of integer rename lookups
system.switch_cpus06.rename.serializeStallCycles     68336175                       # count of cycles rename stalled for serializing inst
system.switch_cpus06.rename.serializingInsts       910055                       # count of serializing insts renamed
system.switch_cpus06.rename.skidInsts        48789199                       # count of insts added to the skid buffer
system.switch_cpus06.rename.tempSerializingInsts       883654                       # count of temporary serializing insts renamed
system.switch_cpus06.rename.vec_rename_lookups      5174477                       # Number of vector rename lookups
system.switch_cpus06.rob.rob_reads          457031959                       # The number of ROB reads
system.switch_cpus06.rob.rob_writes         458495884                       # The number of ROB writes
system.switch_cpus06.timesIdled                    65                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus06.vec_regfile_reads        4413545                       # number of vector regfile reads
system.switch_cpus06.vec_regfile_writes       2206731                       # number of vector regfile writes
system.switch_cpus07.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus07.branchPred.BTBHitPct    95.938789                       # BTB Hit Percentage
system.switch_cpus07.branchPred.BTBHits      16650480                       # Number of BTB hits
system.switch_cpus07.branchPred.BTBLookups     17355316                       # Number of BTB lookups
system.switch_cpus07.branchPred.RASInCorrect          418                       # Number of incorrect RAS predictions.
system.switch_cpus07.branchPred.condIncorrect       506093                       # Number of conditional branches incorrect
system.switch_cpus07.branchPred.condPredicted     34444612                       # Number of conditional branches predicted
system.switch_cpus07.branchPred.indirectHits       207616                       # Number of indirect target hits.
system.switch_cpus07.branchPred.indirectLookups       384369                       # Number of indirect predictor lookups.
system.switch_cpus07.branchPred.indirectMisses       176753                       # Number of indirect misses.
system.switch_cpus07.branchPred.lookups      39778804                       # Number of BP lookups
system.switch_cpus07.branchPred.usedRAS       1767649                       # Number of times the RAS was used to get a target.
system.switch_cpus07.branchPredindirectMispredicted          140                       # Number of mispredicted indirect branches.
system.switch_cpus07.cc_regfile_reads        62466789                       # number of cc regfile reads
system.switch_cpus07.cc_regfile_writes       61127556                       # number of cc regfile writes
system.switch_cpus07.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus07.commit.branchMispredicts       461200                       # The number of times a branch was mispredicted
system.switch_cpus07.commit.branches         32921683                       # Number of branches committed
system.switch_cpus07.commit.bw_lim_events     14642524                       # number cycles where commit BW limit reached
system.switch_cpus07.commit.commitNonSpecStalls       791859                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus07.commit.commitSquashedInsts     27830001                       # The number of squashed insts skipped by commit
system.switch_cpus07.commit.committedInsts    164712569                       # Number of instructions committed
system.switch_cpus07.commit.committedOps    199026085                       # Number of ops (including micro ops) committed
system.switch_cpus07.commit.committed_per_cycle::samples    244370102                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::mean     0.814445                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::stdev     2.120577                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::0    198482182     81.22%     81.22% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::1     12854637      5.26%     86.48% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::2      6251246      2.56%     89.04% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::3      3201346      1.31%     90.35% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::4      2747537      1.12%     91.47% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::5      3046940      1.25%     92.72% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::6      1305952      0.53%     93.26% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::7      1837738      0.75%     94.01% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::8     14642524      5.99%    100.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::total    244370102                       # Number of insts commited each cycle
system.switch_cpus07.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus07.commit.function_calls      1452565                       # Number of function calls committed.
system.switch_cpus07.commit.int_insts       180569843                       # Number of committed integer instructions.
system.switch_cpus07.commit.loads            43637913                       # Number of loads committed
system.switch_cpus07.commit.membars           1115009                       # Number of memory barriers committed
system.switch_cpus07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntAlu    117512195     59.04%     59.04% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntMult      5056541      2.54%     61.58% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntDiv         3204      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatCvt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMult            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatDiv            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAddAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdCvt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMult            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShift            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShiftAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdDiv            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatCvt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatDiv            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMult            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::MemRead     43637913     21.93%     83.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::MemWrite     32816232     16.49%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::total    199026085                       # Class of committed instruction
system.switch_cpus07.commit.refs             76454145                       # Number of memory references committed
system.switch_cpus07.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus07.commit.vec_insts         6606168                       # Number of committed Vector instructions.
system.switch_cpus07.committedInsts         164712569                       # Number of Instructions Simulated
system.switch_cpus07.committedOps           199026085                       # Number of Ops (including micro ops) Simulated
system.switch_cpus07.cpi                     1.506401                       # CPI: Cycles Per Instruction
system.switch_cpus07.cpi_total               1.506401                       # CPI: Total CPI of All Threads
system.switch_cpus07.decode.BlockedCycles    198620893                       # Number of cycles decode is blocked
system.switch_cpus07.decode.BranchMispred        44909                       # Number of times decode detected a branch misprediction
system.switch_cpus07.decode.BranchResolved     15938286                       # Number of times decode resolved a branch
system.switch_cpus07.decode.DecodedInsts    232089855                       # Number of instructions handled by decode
system.switch_cpus07.decode.IdleCycles       14048756                       # Number of cycles decode is idle
system.switch_cpus07.decode.RunCycles        25603279                       # Number of cycles decode is running
system.switch_cpus07.decode.SquashCycles       466388                       # Number of cycles decode is squashing
system.switch_cpus07.decode.SquashedInsts          613                       # Number of squashed instructions handled by decode
system.switch_cpus07.decode.UnblockCycles      9383529                       # Number of cycles decode is unblocking
system.switch_cpus07.dtb.accesses                   0                       # DTB accesses
system.switch_cpus07.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.hits                       0                       # DTB hits
system.switch_cpus07.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.dtb.misses                     0                       # DTB misses
system.switch_cpus07.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.fetch.Branches          39778804                       # Number of branches that fetch encountered
system.switch_cpus07.fetch.CacheLines        28162075                       # Number of cache lines fetched
system.switch_cpus07.fetch.Cycles           219107101                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus07.fetch.IcacheSquashes       131545                       # Number of outstanding Icache misses that were squashed
system.switch_cpus07.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.switch_cpus07.fetch.Insts            201551928                       # Number of instructions fetch has processed
system.switch_cpus07.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus07.fetch.SquashCycles       1022562                       # Number of cycles fetch has spent squashing
system.switch_cpus07.fetch.branchRate        0.160319                       # Number of branch fetches per cycle
system.switch_cpus07.fetch.icacheStallCycles     28504458                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus07.fetch.predictedBranches     18625745                       # Number of branches that fetch has predicted taken
system.switch_cpus07.fetch.rate              0.812306                       # Number of inst fetches per cycle
system.switch_cpus07.fetch.rateDist::samples    248122847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::mean     0.982440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::stdev     2.330780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::0      200033633     80.62%     80.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::1        5779109      2.33%     82.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::2        7565809      3.05%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::3        3533165      1.42%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::4        4476607      1.80%     89.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::5        4256632      1.72%     90.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::6        2155435      0.87%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::7        2446209      0.99%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::8       17876248      7.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::total    248122847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.idleCycles                   261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus07.iew.branchMispredicts       467739                       # Number of branch mispredicts detected at execute
system.switch_cpus07.iew.exec_branches       35090062                       # Number of branches executed
system.switch_cpus07.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus07.iew.exec_rate           0.911564                       # Inst execution rate
system.switch_cpus07.iew.exec_refs           91575024                       # number of memory reference insts executed
system.switch_cpus07.iew.exec_stores         35460269                       # Number of stores executed
system.switch_cpus07.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus07.iew.iewBlockCycles       6051332                       # Number of cycles IEW is blocking
system.switch_cpus07.iew.iewDispLoadInsts     49544917                       # Number of dispatched load instructions
system.switch_cpus07.iew.iewDispNonSpecInsts       850188                       # Number of dispatched non-speculative instructions
system.switch_cpus07.iew.iewDispSquashedInsts       137330                       # Number of squashed instructions skipped by dispatch
system.switch_cpus07.iew.iewDispStoreInsts     37948584                       # Number of dispatched store instructions
system.switch_cpus07.iew.iewDispatchedInsts    226592473                       # Number of instructions dispatched to IQ
system.switch_cpus07.iew.iewExecLoadInsts     56114755                       # Number of load instructions executed
system.switch_cpus07.iew.iewExecSquashedInsts       564056                       # Number of squashed instructions skipped in execute
system.switch_cpus07.iew.iewExecutedInsts    226180191                       # Number of executed instructions
system.switch_cpus07.iew.iewIQFullEvents       201818                       # Number of times the IQ has become full, causing a stall
system.switch_cpus07.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus07.iew.iewLSQFullEvents     39061066                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus07.iew.iewSquashCycles       466388                       # Number of cycles IEW is squashing
system.switch_cpus07.iew.iewUnblockCycles     39382626                       # Number of cycles IEW is unblocking
system.switch_cpus07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus07.iew.lsq.thread0.cacheBlocked        38522                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus07.iew.lsq.thread0.forwLoads      4041963                       # Number of loads that had data forwarded from stores
system.switch_cpus07.iew.lsq.thread0.ignoredResponses          849                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus07.iew.lsq.thread0.memOrderViolation         6594                       # Number of memory ordering violations
system.switch_cpus07.iew.lsq.thread0.rescheduledLoads      8662392                       # Number of loads that were rescheduled
system.switch_cpus07.iew.lsq.thread0.squashedLoads      5907003                       # Number of loads squashed
system.switch_cpus07.iew.lsq.thread0.squashedStores      5132352                       # Number of stores squashed
system.switch_cpus07.iew.memOrderViolationEvents         6594                       # Number of memory order violations
system.switch_cpus07.iew.predictedNotTakenIncorrect       279183                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus07.iew.predictedTakenIncorrect       188556                       # Number of branches that were predicted taken incorrectly
system.switch_cpus07.iew.wb_consumers       227245641                       # num instructions consuming a value
system.switch_cpus07.iew.wb_count           216958491                       # cumulative count of insts written-back
system.switch_cpus07.iew.wb_fanout           0.542600                       # average fanout of values written-back
system.switch_cpus07.iew.wb_producers       123303481                       # num instructions producing a value
system.switch_cpus07.iew.wb_rate             0.874399                       # insts written-back per cycle
system.switch_cpus07.iew.wb_sent            217076099                       # cumulative count of insts sent to commit
system.switch_cpus07.int_regfile_reads      273593785                       # number of integer regfile reads
system.switch_cpus07.int_regfile_writes     157575351                       # number of integer regfile writes
system.switch_cpus07.ipc                     0.663834                       # IPC: Instructions Per Cycle
system.switch_cpus07.ipc_total               0.663834                       # IPC: Total IPC of All Threads
system.switch_cpus07.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntAlu    129306563     57.03%     57.03% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntMult      5555471      2.45%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntDiv         3204      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatAdd            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatCvt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMult            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMultAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatDiv            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMisc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatSqrt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAdd            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAddAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAlu            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdCvt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMisc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMult            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMultAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShift            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdDiv            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSqrt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMult            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAes            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAesMix            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdPredAlu            0      0.00%     59.48% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::MemRead     56243119     24.80%     84.28% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::MemWrite     35635896     15.72%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::total    226744253                       # Type of FU issued
system.switch_cpus07.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus07.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus07.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus07.iq.fu_busy_cnt           5175213                       # FU busy when requested
system.switch_cpus07.iq.fu_busy_rate         0.022824                       # FU busy rate (busy events/executed inst)
system.switch_cpus07.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntAlu        503107      9.72%      9.72% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntMult        30369      0.59%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntDiv             0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatAdd            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatCmp            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatCvt            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMult            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMultAcc            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatDiv            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMisc            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatSqrt            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAdd            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAddAcc            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAlu            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdCmp            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdCvt            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMisc            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMult            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMultAcc            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShift            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShiftAcc            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdDiv            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSqrt            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatAdd            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatAlu            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatCmp            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatCvt            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatDiv            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMisc            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMult            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatSqrt            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceAdd            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceAlu            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceCmp            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAes            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAesMix            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha1Hash            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha1Hash2            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha256Hash            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha256Hash2            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShaSigma2            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShaSigma3            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdPredAlu            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::MemRead      2929496     56.61%     66.91% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::MemWrite      1712241     33.09%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.int_alu_accesses    223994849                       # Number of integer alu accesses
system.switch_cpus07.iq.int_inst_queue_reads    691005952                       # Number of integer instruction queue reads
system.switch_cpus07.iq.int_inst_queue_wakeup_accesses    210344187                       # Number of integer instruction queue wakeup accesses
system.switch_cpus07.iq.int_inst_queue_writes    245378442                       # Number of integer instruction queue writes
system.switch_cpus07.iq.iqInstsAdded        225734657                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus07.iq.iqInstsIssued       226744253                       # Number of instructions issued
system.switch_cpus07.iq.iqNonSpecInstsAdded       857816                       # Number of non-speculative instructions added to the IQ
system.switch_cpus07.iq.iqSquashedInstsExamined     27566380                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus07.iq.iqSquashedInstsIssued        62314                       # Number of squashed instructions issued
system.switch_cpus07.iq.iqSquashedNonSpecRemoved        65957                       # Number of squashed non-spec instructions that were removed
system.switch_cpus07.iq.iqSquashedOperandsExamined     18038284                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus07.iq.issued_per_cycle::samples    248122847                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::mean     0.913839                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::stdev     1.806949                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::0    173283010     69.84%     69.84% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::1     24553073      9.90%     79.73% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::2     14105555      5.68%     85.42% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::3     10638584      4.29%     89.71% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::4      7716540      3.11%     92.82% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::5      6313748      2.54%     95.36% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::6      4781636      1.93%     97.29% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::7      2906006      1.17%     98.46% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::8      3824695      1.54%    100.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::total    248122847                       # Number of insts issued each cycle
system.switch_cpus07.iq.rate                 0.913838                       # Inst issue rate
system.switch_cpus07.iq.vec_alu_accesses      7924617                       # Number of vector alu accesses
system.switch_cpus07.iq.vec_inst_queue_reads     15842922                       # Number of vector instruction queue reads
system.switch_cpus07.iq.vec_inst_queue_wakeup_accesses      6614304                       # Number of vector instruction queue wakeup accesses
system.switch_cpus07.iq.vec_inst_queue_writes      8786618                       # Number of vector instruction queue writes
system.switch_cpus07.itb.accesses                   0                       # DTB accesses
system.switch_cpus07.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.hits                       0                       # DTB hits
system.switch_cpus07.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.itb.misses                     0                       # DTB misses
system.switch_cpus07.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.memDep0.conflictingLoads      6171609                       # Number of conflicting loads.
system.switch_cpus07.memDep0.conflictingStores      4040588                       # Number of conflicting stores.
system.switch_cpus07.memDep0.insertedLoads     49544917                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus07.memDep0.insertedStores     37948584                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus07.misc_regfile_reads     262967707                       # number of misc regfile reads
system.switch_cpus07.misc_regfile_writes      3180768                       # number of misc regfile writes
system.switch_cpus07.numCycles              248123108                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.quiesceCycles               4672                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus07.rename.BlockCycles      48282892                       # Number of cycles rename is blocking
system.switch_cpus07.rename.CommittedMaps    203872369                       # Number of HB maps that are committed
system.switch_cpus07.rename.IQFullEvents      5756574                       # Number of times rename has blocked due to IQ full
system.switch_cpus07.rename.IdleCycles       17505044                       # Number of cycles rename is idle
system.switch_cpus07.rename.LQFullEvents     65667755                       # Number of times rename has blocked due to LQ full
system.switch_cpus07.rename.ROBFullEvents        55162                       # Number of times rename has blocked due to ROB full
system.switch_cpus07.rename.RenameLookups    366904053                       # Number of register rename lookups that rename has made
system.switch_cpus07.rename.RenamedInsts    229139543                       # Number of instructions processed by rename
system.switch_cpus07.rename.RenamedOperands    234113770                       # Number of destination operands rename has renamed
system.switch_cpus07.rename.RunCycles        31189328                       # Number of cycles rename is running
system.switch_cpus07.rename.SQFullEvents     10168733                       # Number of times rename has blocked due to SQ full
system.switch_cpus07.rename.SquashCycles       466388                       # Number of cycles rename is squashing
system.switch_cpus07.rename.UnblockCycles     82072727                       # Number of cycles rename is unblocking
system.switch_cpus07.rename.UndoneMaps       30241392                       # Number of HB maps that are undone due to squashing
system.switch_cpus07.rename.int_rename_lookups    279698506                       # Number of integer rename lookups
system.switch_cpus07.rename.serializeStallCycles     68606464                       # count of cycles rename stalled for serializing inst
system.switch_cpus07.rename.serializingInsts       903690                       # count of serializing insts renamed
system.switch_cpus07.rename.skidInsts        48650297                       # count of insts added to the skid buffer
system.switch_cpus07.rename.tempSerializingInsts       877599                       # count of temporary serializing insts renamed
system.switch_cpus07.rename.vec_rename_lookups      5169237                       # Number of vector rename lookups
system.switch_cpus07.rob.rob_reads          456568975                       # The number of ROB reads
system.switch_cpus07.rob.rob_writes         457466849                       # The number of ROB writes
system.switch_cpus07.timesIdled                    53                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus07.vec_regfile_reads        4409820                       # number of vector regfile reads
system.switch_cpus07.vec_regfile_writes       2204940                       # number of vector regfile writes
system.switch_cpus08.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus08.branchPred.BTBHitPct    95.981818                       # BTB Hit Percentage
system.switch_cpus08.branchPred.BTBHits      16679825                       # Number of BTB hits
system.switch_cpus08.branchPred.BTBLookups     17378109                       # Number of BTB lookups
system.switch_cpus08.branchPred.RASInCorrect          401                       # Number of incorrect RAS predictions.
system.switch_cpus08.branchPred.condIncorrect       507200                       # Number of conditional branches incorrect
system.switch_cpus08.branchPred.condPredicted     34520429                       # Number of conditional branches predicted
system.switch_cpus08.branchPred.indirectHits       208126                       # Number of indirect target hits.
system.switch_cpus08.branchPred.indirectLookups       396083                       # Number of indirect predictor lookups.
system.switch_cpus08.branchPred.indirectMisses       187957                       # Number of indirect misses.
system.switch_cpus08.branchPred.lookups      39886118                       # Number of BP lookups
system.switch_cpus08.branchPred.usedRAS       1773252                       # Number of times the RAS was used to get a target.
system.switch_cpus08.branchPredindirectMispredicted          154                       # Number of mispredicted indirect branches.
system.switch_cpus08.cc_regfile_reads        62623125                       # number of cc regfile reads
system.switch_cpus08.cc_regfile_writes       61280397                       # number of cc regfile writes
system.switch_cpus08.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus08.commit.branchMispredicts       461856                       # The number of times a branch was mispredicted
system.switch_cpus08.commit.branches         33016205                       # Number of branches committed
system.switch_cpus08.commit.bw_lim_events     14679601                       # number cycles where commit BW limit reached
system.switch_cpus08.commit.commitNonSpecStalls       793911                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus08.commit.commitSquashedInsts     27909535                       # The number of squashed insts skipped by commit
system.switch_cpus08.commit.committedInsts    165078184                       # Number of instructions committed
system.switch_cpus08.commit.committedOps    199465343                       # Number of ops (including micro ops) committed
system.switch_cpus08.commit.committed_per_cycle::samples    244359703                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::mean     0.816278                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::stdev     2.122825                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::0    198391262     81.19%     81.19% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::1     12866448      5.27%     86.45% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::2      6259507      2.56%     89.02% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::3      3207415      1.31%     90.33% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::4      2745604      1.12%     91.45% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::5      3058814      1.25%     92.70% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::6      1313022      0.54%     93.24% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::7      1838030      0.75%     93.99% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::8     14679601      6.01%    100.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::total    244359703                       # Number of insts commited each cycle
system.switch_cpus08.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus08.commit.function_calls      1457328                       # Number of function calls committed.
system.switch_cpus08.commit.int_insts       180961703                       # Number of committed integer instructions.
system.switch_cpus08.commit.loads            43711010                       # Number of loads committed
system.switch_cpus08.commit.membars           1110729                       # Number of memory barriers committed
system.switch_cpus08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntAlu    117810792     59.06%     59.06% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntMult      5068393      2.54%     61.60% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntDiv         3072      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatAdd            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatCvt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMult            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMultAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatDiv            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMisc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatSqrt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAdd            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAddAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAlu            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdCvt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMisc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMult            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMultAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShift            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShiftAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdDiv            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSqrt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatAdd            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatAlu            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatCvt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatDiv            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMisc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMult            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceAdd            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceAlu            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAes            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAesMix            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha1Hash            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha256Hash            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShaSigma2            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShaSigma3            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdPredAlu            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::MemRead     43711010     21.91%     83.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::MemWrite     32872076     16.48%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::total    199465343                       # Class of committed instruction
system.switch_cpus08.commit.refs             76583086                       # Number of memory references committed
system.switch_cpus08.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus08.commit.vec_insts         6607536                       # Number of committed Vector instructions.
system.switch_cpus08.committedInsts         165078184                       # Number of Instructions Simulated
system.switch_cpus08.committedOps           199465343                       # Number of Ops (including micro ops) Simulated
system.switch_cpus08.cpi                     1.503063                       # CPI: Cycles Per Instruction
system.switch_cpus08.cpi_total               1.503063                       # CPI: Total CPI of All Threads
system.switch_cpus08.decode.BlockedCycles    198532910                       # Number of cycles decode is blocked
system.switch_cpus08.decode.BranchMispred        45368                       # Number of times decode detected a branch misprediction
system.switch_cpus08.decode.BranchResolved     15969724                       # Number of times decode resolved a branch
system.switch_cpus08.decode.DecodedInsts    232628102                       # Number of instructions handled by decode
system.switch_cpus08.decode.IdleCycles       14065207                       # Number of cycles decode is idle
system.switch_cpus08.decode.RunCycles        25644202                       # Number of cycles decode is running
system.switch_cpus08.decode.SquashCycles       467062                       # Number of cycles decode is squashing
system.switch_cpus08.decode.SquashedInsts          686                       # Number of squashed instructions handled by decode
system.switch_cpus08.decode.UnblockCycles      9413111                       # Number of cycles decode is unblocking
system.switch_cpus08.dtb.accesses                   0                       # DTB accesses
system.switch_cpus08.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.hits                       0                       # DTB hits
system.switch_cpus08.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.dtb.misses                     0                       # DTB misses
system.switch_cpus08.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.fetch.Branches          39886118                       # Number of branches that fetch encountered
system.switch_cpus08.fetch.CacheLines        28235133                       # Number of cache lines fetched
system.switch_cpus08.fetch.Cycles           219033728                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus08.fetch.IcacheSquashes       133888                       # Number of outstanding Icache misses that were squashed
system.switch_cpus08.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus08.fetch.Insts            202007138                       # Number of instructions fetch has processed
system.switch_cpus08.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus08.fetch.SquashCycles       1024812                       # Number of cycles fetch has spent squashing
system.switch_cpus08.fetch.branchRate        0.160751                       # Number of branch fetches per cycle
system.switch_cpus08.fetch.icacheStallCycles     28576346                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus08.fetch.predictedBranches     18661203                       # Number of branches that fetch has predicted taken
system.switch_cpus08.fetch.rate              0.814142                       # Number of inst fetches per cycle
system.switch_cpus08.fetch.rateDist::samples    248122495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::mean     0.984699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::stdev     2.332975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::0      199923873     80.57%     80.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::1        5794969      2.34%     82.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::2        7577857      3.05%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::3        3537708      1.43%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::4        4485695      1.81%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::5        4278813      1.72%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::6        2156896      0.87%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::7        2449414      0.99%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::8       17917270      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::total    248122495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.idleCycles                   370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus08.iew.branchMispredicts       468520                       # Number of branch mispredicts detected at execute
system.switch_cpus08.iew.exec_branches       35190875                       # Number of branches executed
system.switch_cpus08.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus08.iew.exec_rate           0.913640                       # Inst execution rate
system.switch_cpus08.iew.exec_refs           91735416                       # number of memory reference insts executed
system.switch_cpus08.iew.exec_stores         35526899                       # Number of stores executed
system.switch_cpus08.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus08.iew.iewBlockCycles       6059542                       # Number of cycles IEW is blocking
system.switch_cpus08.iew.iewDispLoadInsts     49629933                       # Number of dispatched load instructions
system.switch_cpus08.iew.iewDispNonSpecInsts       851937                       # Number of dispatched non-speculative instructions
system.switch_cpus08.iew.iewDispSquashedInsts       135712                       # Number of squashed instructions skipped by dispatch
system.switch_cpus08.iew.iewDispStoreInsts     38027179                       # Number of dispatched store instructions
system.switch_cpus08.iew.iewDispatchedInsts    227107228                       # Number of instructions dispatched to IQ
system.switch_cpus08.iew.iewExecLoadInsts     56208517                       # Number of load instructions executed
system.switch_cpus08.iew.iewExecSquashedInsts       568125                       # Number of squashed instructions skipped in execute
system.switch_cpus08.iew.iewExecutedInsts    226694860                       # Number of executed instructions
system.switch_cpus08.iew.iewIQFullEvents       198845                       # Number of times the IQ has become full, causing a stall
system.switch_cpus08.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus08.iew.iewLSQFullEvents     38994340                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus08.iew.iewSquashCycles       467062                       # Number of cycles IEW is squashing
system.switch_cpus08.iew.iewUnblockCycles     39313527                       # Number of cycles IEW is unblocking
system.switch_cpus08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus08.iew.lsq.thread0.cacheBlocked        38522                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus08.iew.lsq.thread0.forwLoads      4048976                       # Number of loads that had data forwarded from stores
system.switch_cpus08.iew.lsq.thread0.ignoredResponses          807                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus08.iew.lsq.thread0.memOrderViolation         6607                       # Number of memory ordering violations
system.switch_cpus08.iew.lsq.thread0.rescheduledLoads      8672199                       # Number of loads that were rescheduled
system.switch_cpus08.iew.lsq.thread0.squashedLoads      5918890                       # Number of loads squashed
system.switch_cpus08.iew.lsq.thread0.squashedStores      5155079                       # Number of stores squashed
system.switch_cpus08.iew.memOrderViolationEvents         6607                       # Number of memory order violations
system.switch_cpus08.iew.predictedNotTakenIncorrect       279042                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus08.iew.predictedTakenIncorrect       189478                       # Number of branches that were predicted taken incorrectly
system.switch_cpus08.iew.wb_consumers       227798673                       # num instructions consuming a value
system.switch_cpus08.iew.wb_count           217462078                       # cumulative count of insts written-back
system.switch_cpus08.iew.wb_fanout           0.542511                       # average fanout of values written-back
system.switch_cpus08.iew.wb_producers       123583380                       # num instructions producing a value
system.switch_cpus08.iew.wb_rate             0.876429                       # insts written-back per cycle
system.switch_cpus08.iew.wb_sent            217580218                       # cumulative count of insts sent to commit
system.switch_cpus08.int_regfile_reads      274193735                       # number of integer regfile reads
system.switch_cpus08.int_regfile_writes     157944363                       # number of integer regfile writes
system.switch_cpus08.ipc                     0.665308                       # IPC: Instructions Per Cycle
system.switch_cpus08.ipc_total               0.665308                       # IPC: Total IPC of All Threads
system.switch_cpus08.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntAlu    129650445     57.05%     57.05% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntMult      5568786      2.45%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntDiv         3072      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAlu            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShift            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAes            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAesMix            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdPredAlu            0      0.00%     59.50% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::MemRead     56337837     24.79%     84.29% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::MemWrite     35702845     15.71%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::total    227262985                       # Type of FU issued
system.switch_cpus08.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus08.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus08.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus08.iq.fu_busy_cnt           5187221                       # FU busy when requested
system.switch_cpus08.iq.fu_busy_rate         0.022825                       # FU busy rate (busy events/executed inst)
system.switch_cpus08.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntAlu        504529      9.73%      9.73% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntMult        30254      0.58%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntDiv             0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatAdd            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatCmp            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatCvt            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMult            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMultAcc            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatDiv            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMisc            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatSqrt            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAdd            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAddAcc            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAlu            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdCmp            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdCvt            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMisc            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMult            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMultAcc            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShift            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShiftAcc            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdDiv            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSqrt            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatAdd            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatAlu            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatCmp            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatCvt            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatDiv            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMisc            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMult            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatSqrt            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceAdd            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceAlu            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceCmp            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAes            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAesMix            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha1Hash            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha1Hash2            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha256Hash            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha256Hash2            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShaSigma2            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShaSigma3            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdPredAlu            0      0.00%     10.31% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::MemRead      2936959     56.62%     66.93% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::MemWrite      1715479     33.07%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.int_alu_accesses    224525028                       # Number of integer alu accesses
system.switch_cpus08.iq.int_inst_queue_reads    692054185                       # Number of integer instruction queue reads
system.switch_cpus08.iq.int_inst_queue_wakeup_accesses    210846395                       # Number of integer instruction queue wakeup accesses
system.switch_cpus08.iq.int_inst_queue_writes    245964493                       # Number of integer instruction queue writes
system.switch_cpus08.iq.iqInstsAdded        226247886                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus08.iq.iqInstsIssued       227262985                       # Number of instructions issued
system.switch_cpus08.iq.iqNonSpecInstsAdded       859342                       # Number of non-speculative instructions added to the IQ
system.switch_cpus08.iq.iqSquashedInstsExamined     27641744                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus08.iq.iqSquashedInstsIssued        63427                       # Number of squashed instructions issued
system.switch_cpus08.iq.iqSquashedNonSpecRemoved        65431                       # Number of squashed non-spec instructions that were removed
system.switch_cpus08.iq.iqSquashedOperandsExamined     18052892                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus08.iq.issued_per_cycle::samples    248122495                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::mean     0.915931                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::stdev     1.809400                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::0    173178797     69.80%     69.80% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::1     24563445      9.90%     79.70% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::2     14115044      5.69%     85.38% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::3     10646067      4.29%     89.67% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::4      7729326      3.12%     92.79% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::5      6334431      2.55%     95.34% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::6      4799640      1.93%     97.28% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::7      2902008      1.17%     98.45% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::8      3853737      1.55%    100.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::total    248122495                       # Number of insts issued each cycle
system.switch_cpus08.iq.rate                 0.915929                       # Inst issue rate
system.switch_cpus08.iq.vec_alu_accesses      7925178                       # Number of vector alu accesses
system.switch_cpus08.iq.vec_inst_queue_reads     15844928                       # Number of vector instruction queue reads
system.switch_cpus08.iq.vec_inst_queue_wakeup_accesses      6615683                       # Number of vector instruction queue wakeup accesses
system.switch_cpus08.iq.vec_inst_queue_writes      8790670                       # Number of vector instruction queue writes
system.switch_cpus08.itb.accesses                   0                       # DTB accesses
system.switch_cpus08.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.hits                       0                       # DTB hits
system.switch_cpus08.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.itb.misses                     0                       # DTB misses
system.switch_cpus08.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.memDep0.conflictingLoads      6184024                       # Number of conflicting loads.
system.switch_cpus08.memDep0.conflictingStores      4040553                       # Number of conflicting stores.
system.switch_cpus08.memDep0.insertedLoads     49629933                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus08.memDep0.insertedStores     38027179                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus08.misc_regfile_reads     263407285                       # number of misc regfile reads
system.switch_cpus08.misc_regfile_writes      3188726                       # number of misc regfile writes
system.switch_cpus08.numCycles              248122865                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.quiesceCycles               4915                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus08.rename.BlockCycles      48171817                       # Number of cycles rename is blocking
system.switch_cpus08.rename.CommittedMaps    204339998                       # Number of HB maps that are committed
system.switch_cpus08.rename.IQFullEvents      5801814                       # Number of times rename has blocked due to IQ full
system.switch_cpus08.rename.IdleCycles       17534214                       # Number of cycles rename is idle
system.switch_cpus08.rename.LQFullEvents     65999272                       # Number of times rename has blocked due to LQ full
system.switch_cpus08.rename.ROBFullEvents        47765                       # Number of times rename has blocked due to ROB full
system.switch_cpus08.rename.RenameLookups    367675919                       # Number of register rename lookups that rename has made
system.switch_cpus08.rename.RenamedInsts    229666209                       # Number of instructions processed by rename
system.switch_cpus08.rename.RenamedOperands    234643955                       # Number of destination operands rename has renamed
system.switch_cpus08.rename.RunCycles        31251696                       # Number of cycles rename is running
system.switch_cpus08.rename.SQFullEvents      9798847                       # Number of times rename has blocked due to SQ full
system.switch_cpus08.rename.SquashCycles       467062                       # Number of cycles rename is squashing
system.switch_cpus08.rename.UnblockCycles     82043651                       # Number of cycles rename is unblocking
system.switch_cpus08.rename.UndoneMaps       30303812                       # Number of HB maps that are undone due to squashing
system.switch_cpus08.rename.int_rename_lookups    280320928                       # Number of integer rename lookups
system.switch_cpus08.rename.serializeStallCycles     68654044                       # count of cycles rename stalled for serializing inst
system.switch_cpus08.rename.serializingInsts       905821                       # count of serializing insts renamed
system.switch_cpus08.rename.skidInsts        48780235                       # count of insts added to the skid buffer
system.switch_cpus08.rename.tempSerializingInsts       879829                       # count of temporary serializing insts renamed
system.switch_cpus08.rename.vec_rename_lookups      5170944                       # Number of vector rename lookups
system.switch_cpus08.rob.rob_reads          457040076                       # The number of ROB reads
system.switch_cpus08.rob.rob_writes         458514468                       # The number of ROB writes
system.switch_cpus08.timesIdled                    54                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus08.vec_regfile_reads        4410732                       # number of vector regfile reads
system.switch_cpus08.vec_regfile_writes       2205383                       # number of vector regfile writes
system.switch_cpus09.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus09.branchPred.BTBHitPct    95.551914                       # BTB Hit Percentage
system.switch_cpus09.branchPred.BTBHits      16710092                       # Number of BTB hits
system.switch_cpus09.branchPred.BTBLookups     17487972                       # Number of BTB lookups
system.switch_cpus09.branchPred.RASInCorrect          435                       # Number of incorrect RAS predictions.
system.switch_cpus09.branchPred.condIncorrect       512118                       # Number of conditional branches incorrect
system.switch_cpus09.branchPred.condPredicted     34536324                       # Number of conditional branches predicted
system.switch_cpus09.branchPred.indirectHits       213443                       # Number of indirect target hits.
system.switch_cpus09.branchPred.indirectLookups       402236                       # Number of indirect predictor lookups.
system.switch_cpus09.branchPred.indirectMisses       188793                       # Number of indirect misses.
system.switch_cpus09.branchPred.lookups      39941425                       # Number of BP lookups
system.switch_cpus09.branchPred.usedRAS       1767454                       # Number of times the RAS was used to get a target.
system.switch_cpus09.branchPredindirectMispredicted          155                       # Number of mispredicted indirect branches.
system.switch_cpus09.cc_regfile_reads        62750355                       # number of cc regfile reads
system.switch_cpus09.cc_regfile_writes       61324191                       # number of cc regfile writes
system.switch_cpus09.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus09.commit.branchMispredicts       465614                       # The number of times a branch was mispredicted
system.switch_cpus09.commit.branches         33097880                       # Number of branches committed
system.switch_cpus09.commit.bw_lim_events     14660720                       # number cycles where commit BW limit reached
system.switch_cpus09.commit.commitNonSpecStalls       820526                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus09.commit.commitSquashedInsts     27515967                       # The number of squashed insts skipped by commit
system.switch_cpus09.commit.committedInsts    165346874                       # Number of instructions committed
system.switch_cpus09.commit.committedOps    199672179                       # Number of ops (including micro ops) committed
system.switch_cpus09.commit.committed_per_cycle::samples    244403932                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::mean     0.816976                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::stdev     2.122293                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::0    198266136     81.12%     81.12% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::1     12990505      5.32%     86.44% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::2      6284647      2.57%     89.01% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::3      3222127      1.32%     90.33% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::4      2748242      1.12%     91.45% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::5      3059407      1.25%     92.70% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::6      1334800      0.55%     93.25% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::7      1837348      0.75%     94.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::8     14660720      6.00%    100.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::total    244403932                       # Number of insts commited each cycle
system.switch_cpus09.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus09.commit.function_calls      1457873                       # Number of function calls committed.
system.switch_cpus09.commit.int_insts       181098282                       # Number of committed integer instructions.
system.switch_cpus09.commit.loads            43639373                       # Number of loads committed
system.switch_cpus09.commit.membars           1157352                       # Number of memory barriers committed
system.switch_cpus09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntAlu    118121875     59.16%     59.16% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntMult      5018276      2.51%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntDiv         3478      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMultAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMisc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAddAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMisc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShift            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAes            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAesMix            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha1Hash            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha256Hash            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShaSigma2            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShaSigma3            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdPredAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::MemRead     43639373     21.86%     83.53% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::MemWrite     32889177     16.47%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::total    199672179                       # Class of committed instruction
system.switch_cpus09.commit.refs             76528550                       # Number of memory references committed
system.switch_cpus09.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus09.commit.vec_insts         6570261                       # Number of committed Vector instructions.
system.switch_cpus09.committedInsts         165346874                       # Number of Instructions Simulated
system.switch_cpus09.committedOps           199672179                       # Number of Ops (including micro ops) Simulated
system.switch_cpus09.cpi                     1.500617                       # CPI: Cycles Per Instruction
system.switch_cpus09.cpi_total               1.500617                       # CPI: Total CPI of All Threads
system.switch_cpus09.decode.BlockedCycles    198405449                       # Number of cycles decode is blocked
system.switch_cpus09.decode.BranchMispred        46516                       # Number of times decode detected a branch misprediction
system.switch_cpus09.decode.BranchResolved     15995698                       # Number of times decode resolved a branch
system.switch_cpus09.decode.DecodedInsts    232495746                       # Number of instructions handled by decode
system.switch_cpus09.decode.IdleCycles       14137891                       # Number of cycles decode is idle
system.switch_cpus09.decode.RunCycles        25781464                       # Number of cycles decode is running
system.switch_cpus09.decode.SquashCycles       471006                       # Number of cycles decode is squashing
system.switch_cpus09.decode.SquashedInsts          638                       # Number of squashed instructions handled by decode
system.switch_cpus09.decode.UnblockCycles      9326084                       # Number of cycles decode is unblocking
system.switch_cpus09.dtb.accesses                   0                       # DTB accesses
system.switch_cpus09.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.hits                       0                       # DTB hits
system.switch_cpus09.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.dtb.misses                     0                       # DTB misses
system.switch_cpus09.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.fetch.Branches          39941425                       # Number of branches that fetch encountered
system.switch_cpus09.fetch.CacheLines        28240389                       # Number of cache lines fetched
system.switch_cpus09.fetch.Cycles           219021093                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus09.fetch.IcacheSquashes       135952                       # Number of outstanding Icache misses that were squashed
system.switch_cpus09.fetch.Insts            202021813                       # Number of instructions fetch has processed
system.switch_cpus09.fetch.SquashCycles       1035020                       # Number of cycles fetch has spent squashing
system.switch_cpus09.fetch.branchRate        0.160975                       # Number of branch fetches per cycle
system.switch_cpus09.fetch.icacheStallCycles     28583292                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus09.fetch.predictedBranches     18690989                       # Number of branches that fetch has predicted taken
system.switch_cpus09.fetch.rate              0.814202                       # Number of inst fetches per cycle
system.switch_cpus09.fetch.rateDist::samples    248121895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::mean     0.984108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::stdev     2.331971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::0      199941336     80.58%     80.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::1        5783558      2.33%     82.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::2        7554595      3.04%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::3        3591630      1.45%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::4        4476085      1.80%     89.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::5        4261683      1.72%     90.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::6        2187604      0.88%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::7        2430555      0.98%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::8       17894849      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::total    248121895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.idleCycles                   507                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus09.iew.branchMispredicts       472281                       # Number of branch mispredicts detected at execute
system.switch_cpus09.iew.exec_branches       35241401                       # Number of branches executed
system.switch_cpus09.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus09.iew.exec_rate           0.913008                       # Inst execution rate
system.switch_cpus09.iew.exec_refs           91477203                       # number of memory reference insts executed
system.switch_cpus09.iew.exec_stores         35498572                       # Number of stores executed
system.switch_cpus09.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus09.iew.iewBlockCycles       5899948                       # Number of cycles IEW is blocking
system.switch_cpus09.iew.iewDispLoadInsts     49449853                       # Number of dispatched load instructions
system.switch_cpus09.iew.iewDispNonSpecInsts       881116                       # Number of dispatched non-speculative instructions
system.switch_cpus09.iew.iewDispSquashedInsts       137448                       # Number of squashed instructions skipped by dispatch
system.switch_cpus09.iew.iewDispStoreInsts     37977772                       # Number of dispatched store instructions
system.switch_cpus09.iew.iewDispatchedInsts    226924677                       # Number of instructions dispatched to IQ
system.switch_cpus09.iew.iewExecLoadInsts     55978631                       # Number of load instructions executed
system.switch_cpus09.iew.iewExecSquashedInsts       576326                       # Number of squashed instructions skipped in execute
system.switch_cpus09.iew.iewExecutedInsts    226537791                       # Number of executed instructions
system.switch_cpus09.iew.iewIQFullEvents       197519                       # Number of times the IQ has become full, causing a stall
system.switch_cpus09.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus09.iew.iewLSQFullEvents     38288551                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus09.iew.iewSquashCycles       471006                       # Number of cycles IEW is squashing
system.switch_cpus09.iew.iewUnblockCycles     38602144                       # Number of cycles IEW is unblocking
system.switch_cpus09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus09.iew.lsq.thread0.cacheBlocked        39248                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus09.iew.lsq.thread0.forwLoads      4032314                       # Number of loads that had data forwarded from stores
system.switch_cpus09.iew.lsq.thread0.ignoredResponses          842                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus09.iew.lsq.thread0.memOrderViolation         6789                       # Number of memory ordering violations
system.switch_cpus09.iew.lsq.thread0.rescheduledLoads      8590605                       # Number of loads that were rescheduled
system.switch_cpus09.iew.lsq.thread0.squashedLoads      5810480                       # Number of loads squashed
system.switch_cpus09.iew.lsq.thread0.squashedStores      5088595                       # Number of stores squashed
system.switch_cpus09.iew.memOrderViolationEvents         6789                       # Number of memory order violations
system.switch_cpus09.iew.predictedNotTakenIncorrect       279549                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus09.iew.predictedTakenIncorrect       192732                       # Number of branches that were predicted taken incorrectly
system.switch_cpus09.iew.wb_consumers       227332080                       # num instructions consuming a value
system.switch_cpus09.iew.wb_count           217384265                       # cumulative count of insts written-back
system.switch_cpus09.iew.wb_fanout           0.542724                       # average fanout of values written-back
system.switch_cpus09.iew.wb_producers       123378531                       # num instructions producing a value
system.switch_cpus09.iew.wb_rate             0.876117                       # insts written-back per cycle
system.switch_cpus09.iew.wb_sent            217505080                       # cumulative count of insts sent to commit
system.switch_cpus09.int_regfile_reads      273872558                       # number of integer regfile reads
system.switch_cpus09.int_regfile_writes     157804400                       # number of integer regfile writes
system.switch_cpus09.ipc                     0.666392                       # IPC: Instructions Per Cycle
system.switch_cpus09.ipc_total               0.666392                       # IPC: Total IPC of All Threads
system.switch_cpus09.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntAlu    129817943     57.16%     57.16% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntMult      5504946      2.42%     59.58% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntDiv         3478      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatCvt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMult            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMultAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatDiv            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMisc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatSqrt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAddAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAlu            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdCvt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMisc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMult            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMultAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShift            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdDiv            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSqrt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMult            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAes            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAesMix            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdPredAlu            0      0.00%     59.59% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::MemRead     56109388     24.71%     84.29% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::MemWrite     35678364     15.71%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::total    227114119                       # Type of FU issued
system.switch_cpus09.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus09.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus09.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus09.iq.fu_busy_cnt           5207409                       # FU busy when requested
system.switch_cpus09.iq.fu_busy_rate         0.022929                       # FU busy rate (busy events/executed inst)
system.switch_cpus09.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntAlu        516840      9.93%      9.93% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntMult        29910      0.57%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntDiv             0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatAdd            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatCmp            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatCvt            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMult            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMultAcc            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatDiv            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMisc            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatSqrt            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAdd            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAddAcc            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAlu            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdCmp            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdCvt            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMisc            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMult            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMultAcc            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShift            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShiftAcc            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdDiv            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSqrt            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatAdd            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatAlu            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatCmp            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatCvt            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatDiv            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMisc            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMult            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatSqrt            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceAdd            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceAlu            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceCmp            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAes            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAesMix            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha1Hash            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha1Hash2            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha256Hash            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha256Hash2            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShaSigma2            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShaSigma3            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdPredAlu            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::MemRead      2929801     56.26%     66.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::MemWrite      1730858     33.24%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.int_alu_accesses    224435457                       # Number of integer alu accesses
system.switch_cpus09.iq.int_inst_queue_reads    691857105                       # Number of integer instruction queue reads
system.switch_cpus09.iq.int_inst_queue_wakeup_accesses    210805729                       # Number of integer instruction queue wakeup accesses
system.switch_cpus09.iq.int_inst_queue_writes    245483257                       # Number of integer instruction queue writes
system.switch_cpus09.iq.iqInstsAdded        226035722                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus09.iq.iqInstsIssued       227114119                       # Number of instructions issued
system.switch_cpus09.iq.iqNonSpecInstsAdded       888955                       # Number of non-speculative instructions added to the IQ
system.switch_cpus09.iq.iqSquashedInstsExamined     27252496                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus09.iq.iqSquashedInstsIssued        64763                       # Number of squashed instructions issued
system.switch_cpus09.iq.iqSquashedNonSpecRemoved        68429                       # Number of squashed non-spec instructions that were removed
system.switch_cpus09.iq.iqSquashedOperandsExamined     17805445                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus09.iq.issued_per_cycle::samples    248121895                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::mean     0.915333                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::stdev     1.808843                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::0    173218835     69.81%     69.81% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::1     24563039      9.90%     79.71% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::2     14085267      5.68%     85.39% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::3     10660958      4.30%     89.68% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::4      7720537      3.11%     92.80% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::5      6318308      2.55%     95.34% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::6      4798324      1.93%     97.28% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::7      2918976      1.18%     98.45% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::8      3837651      1.55%    100.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::total    248121895                       # Number of insts issued each cycle
system.switch_cpus09.iq.rate                 0.915331                       # Inst issue rate
system.switch_cpus09.iq.vec_alu_accesses      7886071                       # Number of vector alu accesses
system.switch_cpus09.iq.vec_inst_queue_reads     15765198                       # Number of vector instruction queue reads
system.switch_cpus09.iq.vec_inst_queue_wakeup_accesses      6578536                       # Number of vector instruction queue wakeup accesses
system.switch_cpus09.iq.vec_inst_queue_writes      8700271                       # Number of vector instruction queue writes
system.switch_cpus09.itb.accesses                   0                       # DTB accesses
system.switch_cpus09.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.hits                       0                       # DTB hits
system.switch_cpus09.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.itb.misses                     0                       # DTB misses
system.switch_cpus09.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.memDep0.conflictingLoads      6125589                       # Number of conflicting loads.
system.switch_cpus09.memDep0.conflictingStores      4018562                       # Number of conflicting stores.
system.switch_cpus09.memDep0.insertedLoads     49449853                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus09.memDep0.insertedStores     37977772                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus09.misc_regfile_reads     262848421                       # number of misc regfile reads
system.switch_cpus09.misc_regfile_writes      3295014                       # number of misc regfile writes
system.switch_cpus09.numCycles              248122402                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.quiesceCycles               5378                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus09.rename.BlockCycles      47321518                       # Number of cycles rename is blocking
system.switch_cpus09.rename.CommittedMaps    204567112                       # Number of HB maps that are committed
system.switch_cpus09.rename.IQFullEvents      5670592                       # Number of times rename has blocked due to IQ full
system.switch_cpus09.rename.IdleCycles       17586612                       # Number of cycles rename is idle
system.switch_cpus09.rename.LQFullEvents     64778738                       # Number of times rename has blocked due to LQ full
system.switch_cpus09.rename.ROBFullEvents        52833                       # Number of times rename has blocked due to ROB full
system.switch_cpus09.rename.RenameLookups    367298379                       # Number of register rename lookups that rename has made
system.switch_cpus09.rename.RenamedInsts    229520527                       # Number of instructions processed by rename
system.switch_cpus09.rename.RenamedOperands    234529998                       # Number of destination operands rename has renamed
system.switch_cpus09.rename.RunCycles        31322884                       # Number of cycles rename is running
system.switch_cpus09.rename.SQFullEvents      9644339                       # Number of times rename has blocked due to SQ full
system.switch_cpus09.rename.SquashCycles       471006                       # Number of cycles rename is squashing
system.switch_cpus09.rename.UnblockCycles     80648286                       # Number of cycles rename is unblocking
system.switch_cpus09.rename.UndoneMaps       29962883                       # Number of HB maps that are undone due to squashing
system.switch_cpus09.rename.int_rename_lookups    279992229                       # Number of integer rename lookups
system.switch_cpus09.rename.serializeStallCycles     70771588                       # count of cycles rename stalled for serializing inst
system.switch_cpus09.rename.serializingInsts       936729                       # count of serializing insts renamed
system.switch_cpus09.rename.skidInsts        48315866                       # count of insts added to the skid buffer
system.switch_cpus09.rename.tempSerializingInsts       909243                       # count of temporary serializing insts renamed
system.switch_cpus09.rename.vec_rename_lookups      5129378                       # Number of vector rename lookups
system.switch_cpus09.rob.rob_reads          456915362                       # The number of ROB reads
system.switch_cpus09.rob.rob_writes         458096192                       # The number of ROB writes
system.switch_cpus09.timesIdled                    65                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus09.vec_regfile_reads        4386029                       # number of vector regfile reads
system.switch_cpus09.vec_regfile_writes       2192908                       # number of vector regfile writes
system.switch_cpus10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus10.branchPred.BTBHitPct    95.762716                       # BTB Hit Percentage
system.switch_cpus10.branchPred.BTBHits      16691563                       # Number of BTB hits
system.switch_cpus10.branchPred.BTBLookups     17430127                       # Number of BTB lookups
system.switch_cpus10.branchPred.RASInCorrect          458                       # Number of incorrect RAS predictions.
system.switch_cpus10.branchPred.condIncorrect       512500                       # Number of conditional branches incorrect
system.switch_cpus10.branchPred.condPredicted     34511087                       # Number of conditional branches predicted
system.switch_cpus10.branchPred.indirectHits       215539                       # Number of indirect target hits.
system.switch_cpus10.branchPred.indirectLookups       406489                       # Number of indirect predictor lookups.
system.switch_cpus10.branchPred.indirectMisses       190950                       # Number of indirect misses.
system.switch_cpus10.branchPred.lookups      39929830                       # Number of BP lookups
system.switch_cpus10.branchPred.usedRAS       1766268                       # Number of times the RAS was used to get a target.
system.switch_cpus10.branchPredindirectMispredicted          177                       # Number of mispredicted indirect branches.
system.switch_cpus10.cc_regfile_reads        62737467                       # number of cc regfile reads
system.switch_cpus10.cc_regfile_writes       61306392                       # number of cc regfile writes
system.switch_cpus10.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus10.commit.branchMispredicts       465546                       # The number of times a branch was mispredicted
system.switch_cpus10.commit.branches         33125023                       # Number of branches committed
system.switch_cpus10.commit.bw_lim_events     14649179                       # number cycles where commit BW limit reached
system.switch_cpus10.commit.commitNonSpecStalls       825369                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus10.commit.commitSquashedInsts     27280636                       # The number of squashed insts skipped by commit
system.switch_cpus10.commit.committedInsts    165337899                       # Number of instructions committed
system.switch_cpus10.commit.committedOps    199641738                       # Number of ops (including micro ops) committed
system.switch_cpus10.commit.committed_per_cycle::samples    244431585                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::mean     0.816759                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::stdev     2.121741                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::0    198284740     81.12%     81.12% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::1     12986509      5.31%     86.43% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::2      6296862      2.58%     89.01% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::3      3239818      1.33%     90.34% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::4      2739991      1.12%     91.46% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::5      3056709      1.25%     92.71% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::6      1339329      0.55%     93.25% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::7      1838448      0.75%     94.01% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::8     14649179      5.99%    100.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::total    244431585                       # Number of insts commited each cycle
system.switch_cpus10.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus10.commit.function_calls      1459463                       # Number of function calls committed.
system.switch_cpus10.commit.int_insts       181056722                       # Number of committed integer instructions.
system.switch_cpus10.commit.loads            43586517                       # Number of loads committed
system.switch_cpus10.commit.membars           1156774                       # Number of memory barriers committed
system.switch_cpus10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntAlu    118180951     59.20%     59.20% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntMult      5010070      2.51%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntDiv         3304      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatCvt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMult            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMultAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatDiv            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMisc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatSqrt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAddAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAlu            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdCvt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMisc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMult            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMultAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShift            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShiftAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdDiv            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSqrt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatAlu            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatCvt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatDiv            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMisc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMult            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceAlu            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAes            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAesMix            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha1Hash            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha256Hash            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShaSigma2            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShaSigma3            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdPredAlu            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::MemRead     43586517     21.83%     83.54% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::MemWrite     32860896     16.46%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::total    199641738                       # Class of committed instruction
system.switch_cpus10.commit.refs             76447413                       # Number of memory references committed
system.switch_cpus10.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus10.commit.vec_insts         6545898                       # Number of committed Vector instructions.
system.switch_cpus10.committedInsts         165337899                       # Number of Instructions Simulated
system.switch_cpus10.committedOps           199641738                       # Number of Ops (including micro ops) Simulated
system.switch_cpus10.cpi                     1.500689                       # CPI: Cycles Per Instruction
system.switch_cpus10.cpi_total               1.500689                       # CPI: Total CPI of All Threads
system.switch_cpus10.decode.BlockedCycles    198396230                       # Number of cycles decode is blocked
system.switch_cpus10.decode.BranchMispred        46980                       # Number of times decode detected a branch misprediction
system.switch_cpus10.decode.BranchResolved     15978166                       # Number of times decode resolved a branch
system.switch_cpus10.decode.DecodedInsts    232243245                       # Number of instructions handled by decode
system.switch_cpus10.decode.IdleCycles       14158042                       # Number of cycles decode is idle
system.switch_cpus10.decode.RunCycles        25813020                       # Number of cycles decode is running
system.switch_cpus10.decode.SquashCycles       470846                       # Number of cycles decode is squashing
system.switch_cpus10.decode.SquashedInsts          737                       # Number of squashed instructions handled by decode
system.switch_cpus10.decode.UnblockCycles      9282246                       # Number of cycles decode is unblocking
system.switch_cpus10.dtb.accesses                   0                       # DTB accesses
system.switch_cpus10.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.hits                       0                       # DTB hits
system.switch_cpus10.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.dtb.misses                     0                       # DTB misses
system.switch_cpus10.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.fetch.Branches          39929830                       # Number of branches that fetch encountered
system.switch_cpus10.fetch.CacheLines        28223764                       # Number of cache lines fetched
system.switch_cpus10.fetch.Cycles           219037104                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus10.fetch.IcacheSquashes       137554                       # Number of outstanding Icache misses that were squashed
system.switch_cpus10.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus10.fetch.Insts            201775864                       # Number of instructions fetch has processed
system.switch_cpus10.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus10.fetch.SquashCycles       1035600                       # Number of cycles fetch has spent squashing
system.switch_cpus10.fetch.branchRate        0.160929                       # Number of branch fetches per cycle
system.switch_cpus10.fetch.icacheStallCycles     28565467                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus10.fetch.predictedBranches     18673370                       # Number of branches that fetch has predicted taken
system.switch_cpus10.fetch.rate              0.813216                       # Number of inst fetches per cycle
system.switch_cpus10.fetch.rateDist::samples    248120386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::mean     0.982864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::stdev     2.330777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::0      200002793     80.61%     80.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::1        5767614      2.32%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::2        7553078      3.04%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::3        3592030      1.45%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::4        4465292      1.80%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::5        4254373      1.71%     90.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::6        2192159      0.88%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::7        2411714      0.97%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::8       17881333      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::total    248120386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.idleCycles                   437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus10.iew.branchMispredicts       472111                       # Number of branch mispredicts detected at execute
system.switch_cpus10.iew.exec_branches       35246758                       # Number of branches executed
system.switch_cpus10.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus10.iew.exec_rate           0.911969                       # Inst execution rate
system.switch_cpus10.iew.exec_refs           91275192                       # number of memory reference insts executed
system.switch_cpus10.iew.exec_stores         35447348                       # Number of stores executed
system.switch_cpus10.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus10.iew.iewBlockCycles       5891461                       # Number of cycles IEW is blocking
system.switch_cpus10.iew.iewDispLoadInsts     49339154                       # Number of dispatched load instructions
system.switch_cpus10.iew.iewDispNonSpecInsts       885712                       # Number of dispatched non-speculative instructions
system.switch_cpus10.iew.iewDispSquashedInsts       143933                       # Number of squashed instructions skipped by dispatch
system.switch_cpus10.iew.iewDispStoreInsts     37914097                       # Number of dispatched store instructions
system.switch_cpus10.iew.iewDispatchedInsts    226659609                       # Number of instructions dispatched to IQ
system.switch_cpus10.iew.iewExecLoadInsts     55827844                       # Number of load instructions executed
system.switch_cpus10.iew.iewExecSquashedInsts       578946                       # Number of squashed instructions skipped in execute
system.switch_cpus10.iew.iewExecutedInsts    226278487                       # Number of executed instructions
system.switch_cpus10.iew.iewIQFullEvents       201449                       # Number of times the IQ has become full, causing a stall
system.switch_cpus10.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus10.iew.iewLSQFullEvents     37962928                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus10.iew.iewSquashCycles       470846                       # Number of cycles IEW is squashing
system.switch_cpus10.iew.iewUnblockCycles     38277417                       # Number of cycles IEW is unblocking
system.switch_cpus10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus10.iew.lsq.thread0.cacheBlocked        39346                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus10.iew.lsq.thread0.forwLoads      4026515                       # Number of loads that had data forwarded from stores
system.switch_cpus10.iew.lsq.thread0.ignoredResponses          847                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus10.iew.lsq.thread0.memOrderViolation         6638                       # Number of memory ordering violations
system.switch_cpus10.iew.lsq.thread0.rescheduledLoads      8532438                       # Number of loads that were rescheduled
system.switch_cpus10.iew.lsq.thread0.squashedLoads      5752604                       # Number of loads squashed
system.switch_cpus10.iew.lsq.thread0.squashedStores      5053173                       # Number of stores squashed
system.switch_cpus10.iew.memOrderViolationEvents         6638                       # Number of memory order violations
system.switch_cpus10.iew.predictedNotTakenIncorrect       279237                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus10.iew.predictedTakenIncorrect       192874                       # Number of branches that were predicted taken incorrectly
system.switch_cpus10.iew.wb_consumers       227053275                       # num instructions consuming a value
system.switch_cpus10.iew.wb_count           217183799                       # cumulative count of insts written-back
system.switch_cpus10.iew.wb_fanout           0.542710                       # average fanout of values written-back
system.switch_cpus10.iew.wb_producers       123224029                       # num instructions producing a value
system.switch_cpus10.iew.wb_rate             0.875315                       # insts written-back per cycle
system.switch_cpus10.iew.wb_sent            217305321                       # cumulative count of insts sent to commit
system.switch_cpus10.int_regfile_reads      273535684                       # number of integer regfile reads
system.switch_cpus10.int_regfile_writes     157644467                       # number of integer regfile writes
system.switch_cpus10.ipc                     0.666360                       # IPC: Instructions Per Cycle
system.switch_cpus10.ipc_total               0.666360                       # IPC: Total IPC of All Threads
system.switch_cpus10.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntAlu    129777454     57.21%     57.21% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntMult      5490829      2.42%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntDiv         3304      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatCvt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMult            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMultAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatDiv            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMisc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatSqrt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAddAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdCvt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMisc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMult            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMultAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShift            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdDiv            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSqrt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMult            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAes            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAesMix            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdPredAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::MemRead     55957494     24.67%     84.29% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::MemWrite     35628352     15.71%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::total    226857433                       # Type of FU issued
system.switch_cpus10.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus10.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus10.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus10.iq.fu_busy_cnt           5216148                       # FU busy when requested
system.switch_cpus10.iq.fu_busy_rate         0.022993                       # FU busy rate (busy events/executed inst)
system.switch_cpus10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntAlu        521324      9.99%      9.99% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntMult        29997      0.58%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntDiv             0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatAdd            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatCmp            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatCvt            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMult            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMultAcc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatDiv            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMisc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatSqrt            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAdd            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAddAcc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAlu            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdCmp            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdCvt            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMisc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMult            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMultAcc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShift            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShiftAcc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdDiv            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSqrt            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatAdd            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatAlu            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatCmp            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatCvt            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatDiv            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMisc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMult            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatSqrt            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceAdd            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceAlu            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceCmp            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAes            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAesMix            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha1Hash            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha1Hash2            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha256Hash            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha256Hash2            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShaSigma2            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShaSigma3            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdPredAlu            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::MemRead      2927902     56.13%     66.70% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::MemWrite      1736925     33.30%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.int_alu_accesses    224210159                       # Number of integer alu accesses
system.switch_cpus10.iq.int_inst_queue_reads    691395424                       # Number of integer instruction queue reads
system.switch_cpus10.iq.int_inst_queue_wakeup_accesses    210629988                       # Number of integer instruction queue wakeup accesses
system.switch_cpus10.iq.int_inst_queue_writes    245032669                       # Number of integer instruction queue writes
system.switch_cpus10.iq.iqInstsAdded        225766131                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus10.iq.iqInstsIssued       226857433                       # Number of instructions issued
system.switch_cpus10.iq.iqNonSpecInstsAdded       893478                       # Number of non-speculative instructions added to the IQ
system.switch_cpus10.iq.iqSquashedInstsExamined     27017728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus10.iq.iqSquashedInstsIssued        64277                       # Number of squashed instructions issued
system.switch_cpus10.iq.iqSquashedNonSpecRemoved        68109                       # Number of squashed non-spec instructions that were removed
system.switch_cpus10.iq.iqSquashedOperandsExamined     17666352                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus10.iq.issued_per_cycle::samples    248120386                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::mean     0.914304                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::stdev     1.808423                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::0    173316259     69.85%     69.85% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::1     24537125      9.89%     79.74% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::2     14059024      5.67%     85.41% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::3     10642894      4.29%     89.70% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::4      7699835      3.10%     92.80% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::5      6309981      2.54%     95.34% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::6      4795716      1.93%     97.28% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::7      2926379      1.18%     98.46% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::8      3833173      1.54%    100.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::total    248120386                       # Number of insts issued each cycle
system.switch_cpus10.iq.rate                 0.914302                       # Inst issue rate
system.switch_cpus10.iq.vec_alu_accesses      7863422                       # Number of vector alu accesses
system.switch_cpus10.iq.vec_inst_queue_reads     15720253                       # Number of vector instruction queue reads
system.switch_cpus10.iq.vec_inst_queue_wakeup_accesses      6553811                       # Number of vector instruction queue wakeup accesses
system.switch_cpus10.iq.vec_inst_queue_writes      8650919                       # Number of vector instruction queue writes
system.switch_cpus10.itb.accesses                   0                       # DTB accesses
system.switch_cpus10.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.hits                       0                       # DTB hits
system.switch_cpus10.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.itb.misses                     0                       # DTB misses
system.switch_cpus10.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.memDep0.conflictingLoads      6093940                       # Number of conflicting loads.
system.switch_cpus10.memDep0.conflictingStores      3990110                       # Number of conflicting stores.
system.switch_cpus10.memDep0.insertedLoads     49339154                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus10.memDep0.insertedStores     37914097                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus10.misc_regfile_reads     262396250                       # number of misc regfile reads
system.switch_cpus10.misc_regfile_writes      3315373                       # number of misc regfile writes
system.switch_cpus10.numCycles              248120823                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.quiesceCycles               6956                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus10.rename.BlockCycles      46979045                       # Number of cycles rename is blocking
system.switch_cpus10.rename.CommittedMaps    204571961                       # Number of HB maps that are committed
system.switch_cpus10.rename.IQFullEvents      5632587                       # Number of times rename has blocked due to IQ full
system.switch_cpus10.rename.IdleCycles       17592986                       # Number of cycles rename is idle
system.switch_cpus10.rename.LQFullEvents     64493038                       # Number of times rename has blocked due to LQ full
system.switch_cpus10.rename.ROBFullEvents        53261                       # Number of times rename has blocked due to ROB full
system.switch_cpus10.rename.RenameLookups    366826134                       # Number of register rename lookups that rename has made
system.switch_cpus10.rename.RenamedInsts    229273662                       # Number of instructions processed by rename
system.switch_cpus10.rename.RenamedOperands    234295671                       # Number of destination operands rename has renamed
system.switch_cpus10.rename.RunCycles        31324565                       # Number of cycles rename is running
system.switch_cpus10.rename.SQFullEvents      9619271                       # Number of times rename has blocked due to SQ full
system.switch_cpus10.rename.SquashCycles       470846                       # Number of cycles rename is squashing
system.switch_cpus10.rename.UnblockCycles     80319566                       # Number of cycles rename is unblocking
system.switch_cpus10.rename.UndoneMaps       29723568                       # Number of HB maps that are undone due to squashing
system.switch_cpus10.rename.int_rename_lookups    279659903                       # Number of integer rename lookups
system.switch_cpus10.rename.serializeStallCycles     71433376                       # count of cycles rename stalled for serializing inst
system.switch_cpus10.rename.serializingInsts       941612                       # count of serializing insts renamed
system.switch_cpus10.rename.skidInsts        48076430                       # count of insts added to the skid buffer
system.switch_cpus10.rename.tempSerializingInsts       914349                       # count of temporary serializing insts renamed
system.switch_cpus10.rename.vec_rename_lookups      5104947                       # Number of vector rename lookups
system.switch_cpus10.rob.rob_reads          456688983                       # The number of ROB reads
system.switch_cpus10.rob.rob_writes         457535677                       # The number of ROB writes
system.switch_cpus10.timesIdled                    73                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus10.vec_regfile_reads        4369532                       # number of vector regfile reads
system.switch_cpus10.vec_regfile_writes       2184708                       # number of vector regfile writes
system.switch_cpus11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus11.branchPred.BTBHitPct    95.629502                       # BTB Hit Percentage
system.switch_cpus11.branchPred.BTBHits      16699604                       # Number of BTB hits
system.switch_cpus11.branchPred.BTBLookups     17462816                       # Number of BTB lookups
system.switch_cpus11.branchPred.RASInCorrect          421                       # Number of incorrect RAS predictions.
system.switch_cpus11.branchPred.condIncorrect       509553                       # Number of conditional branches incorrect
system.switch_cpus11.branchPred.condPredicted     34514865                       # Number of conditional branches predicted
system.switch_cpus11.branchPred.indirectHits       211042                       # Number of indirect target hits.
system.switch_cpus11.branchPred.indirectLookups       391827                       # Number of indirect predictor lookups.
system.switch_cpus11.branchPred.indirectMisses       180785                       # Number of indirect misses.
system.switch_cpus11.branchPred.lookups      39881408                       # Number of BP lookups
system.switch_cpus11.branchPred.usedRAS       1767827                       # Number of times the RAS was used to get a target.
system.switch_cpus11.branchPredindirectMispredicted          159                       # Number of mispredicted indirect branches.
system.switch_cpus11.cc_regfile_reads        62725470                       # number of cc regfile reads
system.switch_cpus11.cc_regfile_writes       61277757                       # number of cc regfile writes
system.switch_cpus11.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus11.commit.branchMispredicts       463842                       # The number of times a branch was mispredicted
system.switch_cpus11.commit.branches         33020547                       # Number of branches committed
system.switch_cpus11.commit.bw_lim_events     14639061                       # number cycles where commit BW limit reached
system.switch_cpus11.commit.commitNonSpecStalls       805551                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus11.commit.commitSquashedInsts     27697726                       # The number of squashed insts skipped by commit
system.switch_cpus11.commit.committedInsts    165034256                       # Number of instructions committed
system.switch_cpus11.commit.committedOps    199346369                       # Number of ops (including micro ops) committed
system.switch_cpus11.commit.committed_per_cycle::samples    244383609                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::mean     0.815711                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::stdev     2.120923                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::0    198338504     81.16%     81.16% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::1     12943126      5.30%     86.45% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::2      6269206      2.57%     89.02% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::3      3230117      1.32%     90.34% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::4      2746318      1.12%     91.47% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::5      3059538      1.25%     92.72% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::6      1325143      0.54%     93.26% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::7      1832596      0.75%     94.01% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::8     14639061      5.99%    100.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::total    244383609                       # Number of insts commited each cycle
system.switch_cpus11.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus11.commit.function_calls      1455174                       # Number of function calls committed.
system.switch_cpus11.commit.int_insts       180800355                       # Number of committed integer instructions.
system.switch_cpus11.commit.loads            43625822                       # Number of loads committed
system.switch_cpus11.commit.membars           1133304                       # Number of memory barriers committed
system.switch_cpus11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntAlu    117840800     59.11%     59.11% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntMult      5038338      2.53%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntDiv         3346      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMult            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMultAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatDiv            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatSqrt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAddAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdCvt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMult            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMultAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShift            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShiftAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdDiv            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSqrt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatCvt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatDiv            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMult            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAes            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAesMix            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha1Hash            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha256Hash            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShaSigma2            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShaSigma3            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdPredAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::MemRead     43625822     21.88%     83.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::MemWrite     32838063     16.47%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::total    199346369                       # Class of committed instruction
system.switch_cpus11.commit.refs             76463885                       # Number of memory references committed
system.switch_cpus11.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus11.commit.vec_insts         6585651                       # Number of committed Vector instructions.
system.switch_cpus11.committedInsts         165034256                       # Number of Instructions Simulated
system.switch_cpus11.committedOps           199346369                       # Number of Ops (including micro ops) Simulated
system.switch_cpus11.cpi                     1.503461                       # CPI: Cycles Per Instruction
system.switch_cpus11.cpi_total               1.503461                       # CPI: Total CPI of All Threads
system.switch_cpus11.decode.BlockedCycles    198500540                       # Number of cycles decode is blocked
system.switch_cpus11.decode.BranchMispred        45736                       # Number of times decode detected a branch misprediction
system.switch_cpus11.decode.BranchResolved     15985279                       # Number of times decode resolved a branch
system.switch_cpus11.decode.DecodedInsts    232321437                       # Number of instructions handled by decode
system.switch_cpus11.decode.IdleCycles       14091637                       # Number of cycles decode is idle
system.switch_cpus11.decode.RunCycles        25700973                       # Number of cycles decode is running
system.switch_cpus11.decode.SquashCycles       469266                       # Number of cycles decode is squashing
system.switch_cpus11.decode.SquashedInsts          607                       # Number of squashed instructions handled by decode
system.switch_cpus11.decode.UnblockCycles      9359533                       # Number of cycles decode is unblocking
system.switch_cpus11.dtb.accesses                   0                       # DTB accesses
system.switch_cpus11.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.hits                       0                       # DTB hits
system.switch_cpus11.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.dtb.misses                     0                       # DTB misses
system.switch_cpus11.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.fetch.Branches          39881408                       # Number of branches that fetch encountered
system.switch_cpus11.fetch.CacheLines        28197091                       # Number of cache lines fetched
system.switch_cpus11.fetch.Cycles           219067988                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus11.fetch.IcacheSquashes       134811                       # Number of outstanding Icache misses that were squashed
system.switch_cpus11.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.switch_cpus11.fetch.Insts            201844010                       # Number of instructions fetch has processed
system.switch_cpus11.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus11.fetch.SquashCycles       1029954                       # Number of cycles fetch has spent squashing
system.switch_cpus11.fetch.branchRate        0.160733                       # Number of branch fetches per cycle
system.switch_cpus11.fetch.icacheStallCycles     28538983                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus11.fetch.predictedBranches     18678473                       # Number of branches that fetch has predicted taken
system.switch_cpus11.fetch.rate              0.813485                       # Number of inst fetches per cycle
system.switch_cpus11.fetch.rateDist::samples    248121951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::mean     0.983509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::stdev     2.331484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::0      199971165     80.59%     80.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::1        5776384      2.33%     82.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::2        7563091      3.05%     85.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::3        3582977      1.44%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::4        4474536      1.80%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::5        4256502      1.72%     90.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::6        2174190      0.88%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::7        2431889      0.98%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::8       17891217      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::total    248121951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.idleCycles                   571                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus11.iew.branchMispredicts       470611                       # Number of branch mispredicts detected at execute
system.switch_cpus11.iew.exec_branches       35178407                       # Number of branches executed
system.switch_cpus11.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus11.iew.exec_rate           0.912264                       # Inst execution rate
system.switch_cpus11.iew.exec_refs           91486533                       # number of memory reference insts executed
system.switch_cpus11.iew.exec_stores         35464721                       # Number of stores executed
system.switch_cpus11.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus11.iew.iewBlockCycles       5996949                       # Number of cycles IEW is blocking
system.switch_cpus11.iew.iewDispLoadInsts     49489869                       # Number of dispatched load instructions
system.switch_cpus11.iew.iewDispNonSpecInsts       865381                       # Number of dispatched non-speculative instructions
system.switch_cpus11.iew.iewDispSquashedInsts       137074                       # Number of squashed instructions skipped by dispatch
system.switch_cpus11.iew.iewDispStoreInsts     37949200                       # Number of dispatched store instructions
system.switch_cpus11.iew.iewDispatchedInsts    226779090                       # Number of instructions dispatched to IQ
system.switch_cpus11.iew.iewExecLoadInsts     56021812                       # Number of load instructions executed
system.switch_cpus11.iew.iewExecSquashedInsts       568896                       # Number of squashed instructions skipped in execute
system.switch_cpus11.iew.iewExecutedInsts    226353184                       # Number of executed instructions
system.switch_cpus11.iew.iewIQFullEvents       201591                       # Number of times the IQ has become full, causing a stall
system.switch_cpus11.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus11.iew.iewLSQFullEvents     38724300                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus11.iew.iewSquashCycles       469266                       # Number of cycles IEW is squashing
system.switch_cpus11.iew.iewUnblockCycles     39040341                       # Number of cycles IEW is unblocking
system.switch_cpus11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus11.iew.lsq.thread0.cacheBlocked        38562                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus11.iew.lsq.thread0.forwLoads      4034942                       # Number of loads that had data forwarded from stores
system.switch_cpus11.iew.lsq.thread0.ignoredResponses          824                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus11.iew.lsq.thread0.memOrderViolation         6772                       # Number of memory ordering violations
system.switch_cpus11.iew.lsq.thread0.rescheduledLoads      8612172                       # Number of loads that were rescheduled
system.switch_cpus11.iew.lsq.thread0.squashedLoads      5864026                       # Number of loads squashed
system.switch_cpus11.iew.lsq.thread0.squashedStores      5111121                       # Number of stores squashed
system.switch_cpus11.iew.memOrderViolationEvents         6772                       # Number of memory order violations
system.switch_cpus11.iew.predictedNotTakenIncorrect       279773                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus11.iew.predictedTakenIncorrect       190838                       # Number of branches that were predicted taken incorrectly
system.switch_cpus11.iew.wb_consumers       227337841                       # num instructions consuming a value
system.switch_cpus11.iew.wb_count           217178966                       # cumulative count of insts written-back
system.switch_cpus11.iew.wb_fanout           0.542563                       # average fanout of values written-back
system.switch_cpus11.iew.wb_producers       123345033                       # num instructions producing a value
system.switch_cpus11.iew.wb_rate             0.875289                       # insts written-back per cycle
system.switch_cpus11.iew.wb_sent            217298199                       # cumulative count of insts sent to commit
system.switch_cpus11.int_regfile_reads      273680304                       # number of integer regfile reads
system.switch_cpus11.int_regfile_writes     157676488                       # number of integer regfile writes
system.switch_cpus11.ipc                     0.665132                       # IPC: Instructions Per Cycle
system.switch_cpus11.ipc_total               0.665132                       # IPC: Total IPC of All Threads
system.switch_cpus11.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntAlu    129592652     57.11%     57.11% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntMult      5531864      2.44%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntDiv         3346      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatCvt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMult            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMultAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatDiv            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMisc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatSqrt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAddAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAlu            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdCvt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMisc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMult            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMultAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShift            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdDiv            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSqrt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMult            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAes            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAesMix            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdPredAlu            0      0.00%     59.55% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::MemRead     56152487     24.75%     84.29% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::MemWrite     35641731     15.71%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::total    226922080                       # Type of FU issued
system.switch_cpus11.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus11.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus11.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus11.iq.fu_busy_cnt           5184984                       # FU busy when requested
system.switch_cpus11.iq.fu_busy_rate         0.022849                       # FU busy rate (busy events/executed inst)
system.switch_cpus11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntAlu        509448      9.83%      9.83% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntMult        30211      0.58%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntDiv             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatAdd            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatCmp            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatCvt            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMult            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMultAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatDiv            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMisc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatSqrt            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAdd            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAddAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAlu            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdCmp            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdCvt            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMisc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMult            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMultAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShift            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShiftAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdDiv            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSqrt            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatAdd            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatAlu            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatCmp            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatCvt            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatDiv            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMisc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMult            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatSqrt            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceAdd            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceAlu            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceCmp            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAes            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAesMix            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha1Hash            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha1Hash2            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha256Hash            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha256Hash2            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShaSigma2            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShaSigma3            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdPredAlu            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::MemRead      2928026     56.47%     66.88% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::MemWrite      1717299     33.12%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.int_alu_accesses    224210801                       # Number of integer alu accesses
system.switch_cpus11.iq.int_inst_queue_reads    691428596                       # Number of integer instruction queue reads
system.switch_cpus11.iq.int_inst_queue_wakeup_accesses    210585107                       # Number of integer instruction queue wakeup accesses
system.switch_cpus11.iq.int_inst_queue_writes    245474821                       # Number of integer instruction queue writes
system.switch_cpus11.iq.iqInstsAdded        225905761                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus11.iq.iqInstsIssued       226922080                       # Number of instructions issued
system.switch_cpus11.iq.iqNonSpecInstsAdded       873329                       # Number of non-speculative instructions added to the IQ
system.switch_cpus11.iq.iqSquashedInstsExamined     27432628                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus11.iq.iqSquashedInstsIssued        63472                       # Number of squashed instructions issued
system.switch_cpus11.iq.iqSquashedNonSpecRemoved        67777                       # Number of squashed non-spec instructions that were removed
system.switch_cpus11.iq.iqSquashedOperandsExamined     17947231                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus11.iq.issued_per_cycle::samples    248121951                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::mean     0.914559                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::stdev     1.807916                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::0    173252771     69.83%     69.83% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::1     24552543      9.90%     79.72% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::2     14104451      5.68%     85.41% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::3     10652918      4.29%     89.70% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::4      7704435      3.11%     92.80% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::5      6326780      2.55%     95.35% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::6      4782501      1.93%     97.28% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::7      2909181      1.17%     98.45% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::8      3836371      1.55%    100.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::total    248121951                       # Number of insts issued each cycle
system.switch_cpus11.iq.rate                 0.914557                       # Inst issue rate
system.switch_cpus11.iq.vec_alu_accesses      7896263                       # Number of vector alu accesses
system.switch_cpus11.iq.vec_inst_queue_reads     15785971                       # Number of vector instruction queue reads
system.switch_cpus11.iq.vec_inst_queue_wakeup_accesses      6593859                       # Number of vector instruction queue wakeup accesses
system.switch_cpus11.iq.vec_inst_queue_writes      8743247                       # Number of vector instruction queue writes
system.switch_cpus11.itb.accesses                   0                       # DTB accesses
system.switch_cpus11.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.hits                       0                       # DTB hits
system.switch_cpus11.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.itb.misses                     0                       # DTB misses
system.switch_cpus11.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.memDep0.conflictingLoads      6156126                       # Number of conflicting loads.
system.switch_cpus11.memDep0.conflictingStores      4024441                       # Number of conflicting stores.
system.switch_cpus11.memDep0.insertedLoads     49489869                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus11.memDep0.insertedStores     37949200                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus11.misc_regfile_reads     262833685                       # number of misc regfile reads
system.switch_cpus11.misc_regfile_writes      3235523                       # number of misc regfile writes
system.switch_cpus11.numCycles              248122522                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.quiesceCycles               5257                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus11.rename.BlockCycles      47853345                       # Number of cycles rename is blocking
system.switch_cpus11.rename.CommittedMaps    204249121                       # Number of HB maps that are committed
system.switch_cpus11.rename.IQFullEvents      5710465                       # Number of times rename has blocked due to IQ full
system.switch_cpus11.rename.IdleCycles       17550177                       # Number of cycles rename is idle
system.switch_cpus11.rename.LQFullEvents     65063368                       # Number of times rename has blocked due to LQ full
system.switch_cpus11.rename.ROBFullEvents        54479                       # Number of times rename has blocked due to ROB full
system.switch_cpus11.rename.RenameLookups    367194030                       # Number of register rename lookups that rename has made
system.switch_cpus11.rename.RenamedInsts    229349494                       # Number of instructions processed by rename
system.switch_cpus11.rename.RenamedOperands    234379833                       # Number of destination operands rename has renamed
system.switch_cpus11.rename.RunCycles        31262994                       # Number of cycles rename is running
system.switch_cpus11.rename.SQFullEvents     10119962                       # Number of times rename has blocked due to SQ full
system.switch_cpus11.rename.SquashCycles       469266                       # Number of cycles rename is squashing
system.switch_cpus11.rename.UnblockCycles     81418137                       # Number of cycles rename is unblocking
system.switch_cpus11.rename.UndoneMaps       30130613                       # Number of HB maps that are undone due to squashing
system.switch_cpus11.rename.int_rename_lookups    279811863                       # Number of integer rename lookups
system.switch_cpus11.rename.serializeStallCycles     69568029                       # count of cycles rename stalled for serializing inst
system.switch_cpus11.rename.serializingInsts       920175                       # count of serializing insts renamed
system.switch_cpus11.rename.skidInsts        48525414                       # count of insts added to the skid buffer
system.switch_cpus11.rename.tempSerializingInsts       893322                       # count of temporary serializing insts renamed
system.switch_cpus11.rename.vec_rename_lookups      5148390                       # Number of vector rename lookups
system.switch_cpus11.rob.rob_reads          456772011                       # The number of ROB reads
system.switch_cpus11.rob.rob_writes         457828503                       # The number of ROB writes
system.switch_cpus11.timesIdled                    71                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus11.vec_regfile_reads        4396203                       # number of vector regfile reads
system.switch_cpus11.vec_regfile_writes       2198066                       # number of vector regfile writes
system.switch_cpus12.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus12.branchPred.BTBHitPct    95.811904                       # BTB Hit Percentage
system.switch_cpus12.branchPred.BTBHits      16680110                       # Number of BTB hits
system.switch_cpus12.branchPred.BTBLookups     17409225                       # Number of BTB lookups
system.switch_cpus12.branchPred.RASInCorrect          443                       # Number of incorrect RAS predictions.
system.switch_cpus12.branchPred.condIncorrect       512344                       # Number of conditional branches incorrect
system.switch_cpus12.branchPred.condPredicted     34466551                       # Number of conditional branches predicted
system.switch_cpus12.branchPred.indirectHits       214658                       # Number of indirect target hits.
system.switch_cpus12.branchPred.indirectLookups       401997                       # Number of indirect predictor lookups.
system.switch_cpus12.branchPred.indirectMisses       187339                       # Number of indirect misses.
system.switch_cpus12.branchPred.lookups      39876465                       # Number of BP lookups
system.switch_cpus12.branchPred.usedRAS       1763608                       # Number of times the RAS was used to get a target.
system.switch_cpus12.branchPredindirectMispredicted          148                       # Number of mispredicted indirect branches.
system.switch_cpus12.cc_regfile_reads        62672568                       # number of cc regfile reads
system.switch_cpus12.cc_regfile_writes       61243248                       # number of cc regfile writes
system.switch_cpus12.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus12.commit.branchMispredicts       465772                       # The number of times a branch was mispredicted
system.switch_cpus12.commit.branches         33071512                       # Number of branches committed
system.switch_cpus12.commit.bw_lim_events     14660695                       # number cycles where commit BW limit reached
system.switch_cpus12.commit.commitNonSpecStalls       823335                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus12.commit.commitSquashedInsts     27253991                       # The number of squashed insts skipped by commit
system.switch_cpus12.commit.committedInsts    165216366                       # Number of instructions committed
system.switch_cpus12.commit.committedOps    199502608                       # Number of ops (including micro ops) committed
system.switch_cpus12.commit.committed_per_cycle::samples    244433293                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::mean     0.816184                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::stdev     2.121696                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::0    198355916     81.15%     81.15% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::1     12963569      5.30%     86.45% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::2      6268639      2.56%     89.02% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::3      3223717      1.32%     90.34% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::4      2748128      1.12%     91.46% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::5      3055916      1.25%     92.71% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::6      1324033      0.54%     93.25% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::7      1832680      0.75%     94.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::8     14660695      6.00%    100.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::total    244433293                       # Number of insts commited each cycle
system.switch_cpus12.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus12.commit.function_calls      1456915                       # Number of function calls committed.
system.switch_cpus12.commit.int_insts       180940913                       # Number of committed integer instructions.
system.switch_cpus12.commit.loads            43581401                       # Number of loads committed
system.switch_cpus12.commit.membars           1163738                       # Number of memory barriers committed
system.switch_cpus12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntAlu    118052447     59.17%     59.17% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntMult      5000302      2.51%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntDiv         3480      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatCvt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMult            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMultAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatDiv            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMisc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatSqrt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAddAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdCvt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMisc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMult            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMultAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShift            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShiftAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdDiv            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSqrt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatCvt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatDiv            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMisc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMult            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAes            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAesMix            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha1Hash            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha256Hash            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShaSigma2            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShaSigma3            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdPredAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::MemRead     43581401     21.85%     83.53% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::MemWrite     32864978     16.47%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::total    199502608                       # Class of committed instruction
system.switch_cpus12.commit.refs             76446379                       # Number of memory references committed
system.switch_cpus12.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus12.commit.vec_insts         6558729                       # Number of committed Vector instructions.
system.switch_cpus12.committedInsts         165216366                       # Number of Instructions Simulated
system.switch_cpus12.committedOps           199502608                       # Number of Ops (including micro ops) Simulated
system.switch_cpus12.cpi                     1.501793                       # CPI: Cycles Per Instruction
system.switch_cpus12.cpi_total               1.501793                       # CPI: Total CPI of All Threads
system.switch_cpus12.decode.BlockedCycles    198511531                       # Number of cycles decode is blocked
system.switch_cpus12.decode.BranchMispred        46595                       # Number of times decode detected a branch misprediction
system.switch_cpus12.decode.BranchResolved     15971489                       # Number of times decode resolved a branch
system.switch_cpus12.decode.DecodedInsts    232070164                       # Number of instructions handled by decode
system.switch_cpus12.decode.IdleCycles       14099511                       # Number of cycles decode is idle
system.switch_cpus12.decode.RunCycles        25733099                       # Number of cycles decode is running
system.switch_cpus12.decode.SquashCycles       471230                       # Number of cycles decode is squashing
system.switch_cpus12.decode.SquashedInsts          637                       # Number of squashed instructions handled by decode
system.switch_cpus12.decode.UnblockCycles      9304939                       # Number of cycles decode is unblocking
system.switch_cpus12.dtb.accesses                   0                       # DTB accesses
system.switch_cpus12.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.hits                       0                       # DTB hits
system.switch_cpus12.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.dtb.misses                     0                       # DTB misses
system.switch_cpus12.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.fetch.Branches          39876465                       # Number of branches that fetch encountered
system.switch_cpus12.fetch.CacheLines        28200205                       # Number of cache lines fetched
system.switch_cpus12.fetch.Cycles           219061346                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus12.fetch.IcacheSquashes       138446                       # Number of outstanding Icache misses that were squashed
system.switch_cpus12.fetch.Insts            201635128                       # Number of instructions fetch has processed
system.switch_cpus12.fetch.SquashCycles       1035604                       # Number of cycles fetch has spent squashing
system.switch_cpus12.fetch.branchRate        0.160714                       # Number of branch fetches per cycle
system.switch_cpus12.fetch.icacheStallCycles     28541163                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus12.fetch.predictedBranches     18658376                       # Number of branches that fetch has predicted taken
system.switch_cpus12.fetch.rate              0.812649                       # Number of inst fetches per cycle
system.switch_cpus12.fetch.rateDist::samples    248120311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::mean     0.982156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::stdev     2.330094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::0      200041671     80.62%     80.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::1        5767980      2.32%     82.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::2        7535119      3.04%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::3        3582173      1.44%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::4        4467949      1.80%     89.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::5        4257519      1.72%     90.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::6        2186012      0.88%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::7        2422425      0.98%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::8       17859463      7.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::total    248120311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.idleCycles                   551                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus12.iew.branchMispredicts       472897                       # Number of branch mispredicts detected at execute
system.switch_cpus12.iew.exec_branches       35202552                       # Number of branches executed
system.switch_cpus12.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus12.iew.exec_rate           0.911710                       # Inst execution rate
system.switch_cpus12.iew.exec_refs           91334908                       # number of memory reference insts executed
system.switch_cpus12.iew.exec_stores         35451703                       # Number of stores executed
system.switch_cpus12.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus12.iew.iewBlockCycles       5865017                       # Number of cycles IEW is blocking
system.switch_cpus12.iew.iewDispLoadInsts     49327659                       # Number of dispatched load instructions
system.switch_cpus12.iew.iewDispNonSpecInsts       884780                       # Number of dispatched non-speculative instructions
system.switch_cpus12.iew.iewDispSquashedInsts       142847                       # Number of squashed instructions skipped by dispatch
system.switch_cpus12.iew.iewDispStoreInsts     37911320                       # Number of dispatched store instructions
system.switch_cpus12.iew.iewDispatchedInsts    226500115                       # Number of instructions dispatched to IQ
system.switch_cpus12.iew.iewExecLoadInsts     55883205                       # Number of load instructions executed
system.switch_cpus12.iew.iewExecSquashedInsts       578455                       # Number of squashed instructions skipped in execute
system.switch_cpus12.iew.iewExecutedInsts    226214187                       # Number of executed instructions
system.switch_cpus12.iew.iewIQFullEvents       195429                       # Number of times the IQ has become full, causing a stall
system.switch_cpus12.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus12.iew.iewLSQFullEvents     38509001                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus12.iew.iewSquashCycles       471230                       # Number of cycles IEW is squashing
system.switch_cpus12.iew.iewUnblockCycles     38821599                       # Number of cycles IEW is unblocking
system.switch_cpus12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus12.iew.lsq.thread0.cacheBlocked        39255                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus12.iew.lsq.thread0.forwLoads      4026898                       # Number of loads that had data forwarded from stores
system.switch_cpus12.iew.lsq.thread0.ignoredResponses          792                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus12.iew.lsq.thread0.memOrderViolation         6700                       # Number of memory ordering violations
system.switch_cpus12.iew.lsq.thread0.rescheduledLoads      8585145                       # Number of loads that were rescheduled
system.switch_cpus12.iew.lsq.thread0.squashedLoads      5746228                       # Number of loads squashed
system.switch_cpus12.iew.lsq.thread0.squashedStores      5046318                       # Number of stores squashed
system.switch_cpus12.iew.memOrderViolationEvents         6700                       # Number of memory order violations
system.switch_cpus12.iew.predictedNotTakenIncorrect       278876                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus12.iew.predictedTakenIncorrect       194021                       # Number of branches that were predicted taken incorrectly
system.switch_cpus12.iew.wb_consumers       227013179                       # num instructions consuming a value
system.switch_cpus12.iew.wb_count           217067778                       # cumulative count of insts written-back
system.switch_cpus12.iew.wb_fanout           0.542613                       # average fanout of values written-back
system.switch_cpus12.iew.wb_producers       123180277                       # num instructions producing a value
system.switch_cpus12.iew.wb_rate             0.874847                       # insts written-back per cycle
system.switch_cpus12.iew.wb_sent            217188721                       # cumulative count of insts sent to commit
system.switch_cpus12.int_regfile_reads      273454628                       # number of integer regfile reads
system.switch_cpus12.int_regfile_writes     157556382                       # number of integer regfile writes
system.switch_cpus12.ipc                     0.665871                       # IPC: Instructions Per Cycle
system.switch_cpus12.ipc_total               0.665871                       # IPC: Total IPC of All Threads
system.switch_cpus12.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntAlu    129665348     57.17%     57.17% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntMult      5478635      2.42%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntDiv         3480      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatCvt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMult            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMultAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatDiv            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMisc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatSqrt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAddAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAlu            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdCvt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMisc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMult            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMultAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShift            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdDiv            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSqrt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMult            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAes            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAesMix            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdPredAlu            0      0.00%     59.59% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::MemRead     56014774     24.70%     84.29% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::MemWrite     35630405     15.71%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::total    226792642                       # Type of FU issued
system.switch_cpus12.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus12.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus12.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus12.iq.fu_busy_cnt           5215992                       # FU busy when requested
system.switch_cpus12.iq.fu_busy_rate         0.022999                       # FU busy rate (busy events/executed inst)
system.switch_cpus12.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntAlu        515475      9.88%      9.88% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntMult        28720      0.55%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntDiv             0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatAdd            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatCmp            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatCvt            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMult            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMultAcc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatDiv            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMisc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatSqrt            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAdd            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAddAcc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAlu            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdCmp            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdCvt            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMisc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMult            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMultAcc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShift            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShiftAcc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdDiv            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSqrt            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatAdd            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatAlu            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatCmp            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatCvt            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatDiv            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMisc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMult            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatSqrt            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceAdd            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceAlu            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceCmp            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAes            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAesMix            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha1Hash            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha1Hash2            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha256Hash            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha256Hash2            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShaSigma2            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShaSigma3            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdPredAlu            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::MemRead      2938927     56.34%     66.78% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::MemWrite      1732870     33.22%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.int_alu_accesses    224134161                       # Number of integer alu accesses
system.switch_cpus12.iq.int_inst_queue_reads    691242834                       # Number of integer instruction queue reads
system.switch_cpus12.iq.int_inst_queue_wakeup_accesses    210500906                       # Number of integer instruction queue wakeup accesses
system.switch_cpus12.iq.int_inst_queue_writes    244847579                       # Number of integer instruction queue writes
system.switch_cpus12.iq.iqInstsAdded        225607361                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus12.iq.iqInstsIssued       226792642                       # Number of instructions issued
system.switch_cpus12.iq.iqNonSpecInstsAdded       892754                       # Number of non-speculative instructions added to the IQ
system.switch_cpus12.iq.iqSquashedInstsExamined     26997377                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus12.iq.iqSquashedInstsIssued        63251                       # Number of squashed instructions issued
system.switch_cpus12.iq.iqSquashedNonSpecRemoved        69419                       # Number of squashed non-spec instructions that were removed
system.switch_cpus12.iq.iqSquashedOperandsExamined     17589277                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus12.iq.issued_per_cycle::samples    248120311                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::mean     0.914043                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::stdev     1.808218                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::0    173338361     69.86%     69.86% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::1     24515956      9.88%     79.74% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::2     14066669      5.67%     85.41% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::3     10646177      4.29%     89.70% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::4      7705853      3.11%     92.81% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::5      6306331      2.54%     95.35% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::6      4781396      1.93%     97.28% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::7      2915170      1.17%     98.45% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::8      3844398      1.55%    100.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::total    248120311                       # Number of insts issued each cycle
system.switch_cpus12.iq.rate                 0.914041                       # Inst issue rate
system.switch_cpus12.iq.vec_alu_accesses      7874473                       # Number of vector alu accesses
system.switch_cpus12.iq.vec_inst_queue_reads     15742004                       # Number of vector instruction queue reads
system.switch_cpus12.iq.vec_inst_queue_wakeup_accesses      6566872                       # Number of vector instruction queue wakeup accesses
system.switch_cpus12.iq.vec_inst_queue_writes      8656155                       # Number of vector instruction queue writes
system.switch_cpus12.itb.accesses                   0                       # DTB accesses
system.switch_cpus12.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.hits                       0                       # DTB hits
system.switch_cpus12.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.itb.misses                     0                       # DTB misses
system.switch_cpus12.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.memDep0.conflictingLoads      6109397                       # Number of conflicting loads.
system.switch_cpus12.memDep0.conflictingStores      4011280                       # Number of conflicting stores.
system.switch_cpus12.memDep0.insertedLoads     49327659                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus12.memDep0.insertedStores     37911320                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus12.misc_regfile_reads     262443545                       # number of misc regfile reads
system.switch_cpus12.misc_regfile_writes      3306623                       # number of misc regfile writes
system.switch_cpus12.numCycles              248120862                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.quiesceCycles               6918                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus12.rename.BlockCycles      47488981                       # Number of cycles rename is blocking
system.switch_cpus12.rename.CommittedMaps    204393807                       # Number of HB maps that are committed
system.switch_cpus12.rename.IQFullEvents      5625316                       # Number of times rename has blocked due to IQ full
system.switch_cpus12.rename.IdleCycles       17547094                       # Number of cycles rename is idle
system.switch_cpus12.rename.LQFullEvents     64326409                       # Number of times rename has blocked due to LQ full
system.switch_cpus12.rename.ROBFullEvents        54752                       # Number of times rename has blocked due to ROB full
system.switch_cpus12.rename.RenameLookups    366567889                       # Number of register rename lookups that rename has made
system.switch_cpus12.rename.RenamedInsts    229098352                       # Number of instructions processed by rename
system.switch_cpus12.rename.RenamedOperands    234091904                       # Number of destination operands rename has renamed
system.switch_cpus12.rename.RunCycles        31257696                       # Number of cycles rename is running
system.switch_cpus12.rename.SQFullEvents      9446864                       # Number of times rename has blocked due to SQ full
system.switch_cpus12.rename.SquashCycles       471230                       # Number of cycles rename is squashing
system.switch_cpus12.rename.UnblockCycles     79993714                       # Number of cycles rename is unblocking
system.switch_cpus12.rename.UndoneMaps       29697960                       # Number of HB maps that are undone due to squashing
system.switch_cpus12.rename.int_rename_lookups    279460694                       # Number of integer rename lookups
system.switch_cpus12.rename.serializeStallCycles     71361594                       # count of cycles rename stalled for serializing inst
system.switch_cpus12.rename.serializingInsts       940745                       # count of serializing insts renamed
system.switch_cpus12.rename.skidInsts        48236006                       # count of insts added to the skid buffer
system.switch_cpus12.rename.tempSerializingInsts       913255                       # count of temporary serializing insts renamed
system.switch_cpus12.rename.vec_rename_lookups      5110395                       # Number of vector rename lookups
system.switch_cpus12.rob.rob_reads          456512068                       # The number of ROB reads
system.switch_cpus12.rob.rob_writes         457202479                       # The number of ROB writes
system.switch_cpus12.timesIdled                    75                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus12.vec_regfile_reads        4378202                       # number of vector regfile reads
system.switch_cpus12.vec_regfile_writes       2189067                       # number of vector regfile writes
system.switch_cpus13.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus13.branchPred.BTBHitPct    95.689631                       # BTB Hit Percentage
system.switch_cpus13.branchPred.BTBHits      16717480                       # Number of BTB hits
system.switch_cpus13.branchPred.BTBLookups     17470524                       # Number of BTB lookups
system.switch_cpus13.branchPred.RASInCorrect          438                       # Number of incorrect RAS predictions.
system.switch_cpus13.branchPred.condIncorrect       513955                       # Number of conditional branches incorrect
system.switch_cpus13.branchPred.condPredicted     34518320                       # Number of conditional branches predicted
system.switch_cpus13.branchPred.indirectHits       211266                       # Number of indirect target hits.
system.switch_cpus13.branchPred.indirectLookups       401763                       # Number of indirect predictor lookups.
system.switch_cpus13.branchPred.indirectMisses       190497                       # Number of indirect misses.
system.switch_cpus13.branchPred.lookups      39913393                       # Number of BP lookups
system.switch_cpus13.branchPred.usedRAS       1766176                       # Number of times the RAS was used to get a target.
system.switch_cpus13.branchPredindirectMispredicted          165                       # Number of mispredicted indirect branches.
system.switch_cpus13.cc_regfile_reads        62667204                       # number of cc regfile reads
system.switch_cpus13.cc_regfile_writes       61240095                       # number of cc regfile writes
system.switch_cpus13.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus13.commit.branchMispredicts       468042                       # The number of times a branch was mispredicted
system.switch_cpus13.commit.branches         33008939                       # Number of branches committed
system.switch_cpus13.commit.bw_lim_events     14646838                       # number cycles where commit BW limit reached
system.switch_cpus13.commit.commitNonSpecStalls       813507                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus13.commit.commitSquashedInsts     27754098                       # The number of squashed insts skipped by commit
system.switch_cpus13.commit.committedInsts    165012463                       # Number of instructions committed
system.switch_cpus13.commit.committedOps    199275752                       # Number of ops (including micro ops) committed
system.switch_cpus13.commit.committed_per_cycle::samples    244372878                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::mean     0.815458                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::stdev     2.120920                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::0    198352869     81.17%     81.17% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::1     12932858      5.29%     86.46% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::2      6275388      2.57%     89.03% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::3      3223921      1.32%     90.35% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::4      2741198      1.12%     91.47% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::5      3049230      1.25%     92.72% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::6      1319323      0.54%     93.26% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::7      1831253      0.75%     94.01% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::8     14646838      5.99%    100.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::total    244372878                       # Number of insts commited each cycle
system.switch_cpus13.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus13.commit.function_calls      1453172                       # Number of function calls committed.
system.switch_cpus13.commit.int_insts       180739968                       # Number of committed integer instructions.
system.switch_cpus13.commit.loads            43593150                       # Number of loads committed
system.switch_cpus13.commit.membars           1154951                       # Number of memory barriers committed
system.switch_cpus13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntAlu    117830788     59.13%     59.13% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntMult      5019985      2.52%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntDiv         3384      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatAdd            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMult            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMultAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatDiv            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMisc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatSqrt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAdd            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAddAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAlu            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdCmp            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdCvt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMisc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMult            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMultAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShift            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShiftAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdDiv            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSqrt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatAdd            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatAlu            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatCmp            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatCvt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatDiv            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMisc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMult            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceAdd            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceAlu            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceCmp            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAes            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAesMix            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha1Hash            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha256Hash            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShaSigma2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShaSigma3            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdPredAlu            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::MemRead     43593150     21.88%     83.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::MemWrite     32828445     16.47%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::total    199275752                       # Class of committed instruction
system.switch_cpus13.commit.refs             76421595                       # Number of memory references committed
system.switch_cpus13.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus13.commit.vec_insts         6572952                       # Number of committed Vector instructions.
system.switch_cpus13.committedInsts         165012463                       # Number of Instructions Simulated
system.switch_cpus13.committedOps           199275752                       # Number of Ops (including micro ops) Simulated
system.switch_cpus13.cpi                     1.503651                       # CPI: Cycles Per Instruction
system.switch_cpus13.cpi_total               1.503651                       # CPI: Total CPI of All Threads
system.switch_cpus13.decode.BlockedCycles    198466792                       # Number of cycles decode is blocked
system.switch_cpus13.decode.BranchMispred        45935                       # Number of times decode detected a branch misprediction
system.switch_cpus13.decode.BranchResolved     15992364                       # Number of times decode resolved a branch
system.switch_cpus13.decode.DecodedInsts    232358483                       # Number of instructions handled by decode
system.switch_cpus13.decode.IdleCycles       14106887                       # Number of cycles decode is idle
system.switch_cpus13.decode.RunCycles        25743045                       # Number of cycles decode is running
system.switch_cpus13.decode.SquashCycles       473424                       # Number of cycles decode is squashing
system.switch_cpus13.decode.SquashedInsts          702                       # Number of squashed instructions handled by decode
system.switch_cpus13.decode.UnblockCycles      9330600                       # Number of cycles decode is unblocking
system.switch_cpus13.dtb.accesses                   0                       # DTB accesses
system.switch_cpus13.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.hits                       0                       # DTB hits
system.switch_cpus13.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.dtb.misses                     0                       # DTB misses
system.switch_cpus13.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.fetch.Branches          39913393                       # Number of branches that fetch encountered
system.switch_cpus13.fetch.CacheLines        28222463                       # Number of cache lines fetched
system.switch_cpus13.fetch.Cycles           219034603                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus13.fetch.IcacheSquashes       136246                       # Number of outstanding Icache misses that were squashed
system.switch_cpus13.fetch.Insts            202003497                       # Number of instructions fetch has processed
system.switch_cpus13.fetch.SquashCycles       1038674                       # Number of cycles fetch has spent squashing
system.switch_cpus13.fetch.branchRate        0.160863                       # Number of branch fetches per cycle
system.switch_cpus13.fetch.icacheStallCycles     28566810                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus13.fetch.predictedBranches     18694922                       # Number of branches that fetch has predicted taken
system.switch_cpus13.fetch.rate              0.814133                       # Number of inst fetches per cycle
system.switch_cpus13.fetch.rateDist::samples    248120750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::mean     0.983960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::stdev     2.331830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::0      199947742     80.58%     80.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::1        5781996      2.33%     82.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::2        7553879      3.04%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::3        3591112      1.45%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::4        4478996      1.81%     89.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::5        4256438      1.72%     90.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::6        2185322      0.88%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::7        2434458      0.98%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::8       17890807      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::total    248120750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.idleCycles                   386                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus13.iew.branchMispredicts       474712                       # Number of branch mispredicts detected at execute
system.switch_cpus13.iew.exec_branches       35169139                       # Number of branches executed
system.switch_cpus13.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus13.iew.exec_rate           0.912136                       # Inst execution rate
system.switch_cpus13.iew.exec_refs           91466312                       # number of memory reference insts executed
system.switch_cpus13.iew.exec_stores         35454655                       # Number of stores executed
system.switch_cpus13.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus13.iew.iewBlockCycles       6001054                       # Number of cycles IEW is blocking
system.switch_cpus13.iew.iewDispLoadInsts     49466277                       # Number of dispatched load instructions
system.switch_cpus13.iew.iewDispNonSpecInsts       873863                       # Number of dispatched non-speculative instructions
system.switch_cpus13.iew.iewDispSquashedInsts       142725                       # Number of squashed instructions skipped by dispatch
system.switch_cpus13.iew.iewDispStoreInsts     37944709                       # Number of dispatched store instructions
system.switch_cpus13.iew.iewDispatchedInsts    226766841                       # Number of instructions dispatched to IQ
system.switch_cpus13.iew.iewExecLoadInsts     56011657                       # Number of load instructions executed
system.switch_cpus13.iew.iewExecSquashedInsts       576878                       # Number of squashed instructions skipped in execute
system.switch_cpus13.iew.iewExecutedInsts    226320282                       # Number of executed instructions
system.switch_cpus13.iew.iewIQFullEvents       196822                       # Number of times the IQ has become full, causing a stall
system.switch_cpus13.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus13.iew.iewLSQFullEvents     38622141                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus13.iew.iewSquashCycles       473424                       # Number of cycles IEW is squashing
system.switch_cpus13.iew.iewUnblockCycles     38938499                       # Number of cycles IEW is unblocking
system.switch_cpus13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus13.iew.lsq.thread0.cacheBlocked        40004                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus13.iew.lsq.thread0.forwLoads      4031246                       # Number of loads that had data forwarded from stores
system.switch_cpus13.iew.lsq.thread0.ignoredResponses          851                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus13.iew.lsq.thread0.memOrderViolation         6661                       # Number of memory ordering violations
system.switch_cpus13.iew.lsq.thread0.rescheduledLoads      8624309                       # Number of loads that were rescheduled
system.switch_cpus13.iew.lsq.thread0.squashedLoads      5873094                       # Number of loads squashed
system.switch_cpus13.iew.lsq.thread0.squashedStores      5116240                       # Number of stores squashed
system.switch_cpus13.iew.memOrderViolationEvents         6661                       # Number of memory order violations
system.switch_cpus13.iew.predictedNotTakenIncorrect       281280                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus13.iew.predictedTakenIncorrect       193432                       # Number of branches that were predicted taken incorrectly
system.switch_cpus13.iew.wb_consumers       227164750                       # num instructions consuming a value
system.switch_cpus13.iew.wb_count           217119996                       # cumulative count of insts written-back
system.switch_cpus13.iew.wb_fanout           0.542719                       # average fanout of values written-back
system.switch_cpus13.iew.wb_producers       123286519                       # num instructions producing a value
system.switch_cpus13.iew.wb_rate             0.875056                       # insts written-back per cycle
system.switch_cpus13.iew.wb_sent            217239753                       # cumulative count of insts sent to commit
system.switch_cpus13.int_regfile_reads      273630712                       # number of integer regfile reads
system.switch_cpus13.int_regfile_writes     157634549                       # number of integer regfile writes
system.switch_cpus13.ipc                     0.665048                       # IPC: Instructions Per Cycle
system.switch_cpus13.ipc_total               0.665048                       # IPC: Total IPC of All Threads
system.switch_cpus13.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntAlu    129604915     57.12%     57.12% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntMult      5512980      2.43%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntDiv         3384      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatCvt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMult            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMultAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatDiv            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMisc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatSqrt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAddAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAlu            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdCvt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMisc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMult            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMultAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShift            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdDiv            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSqrt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMult            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAes            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAesMix            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdPredAlu            0      0.00%     59.55% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::MemRead     56143178     24.74%     84.30% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::MemWrite     35632703     15.70%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::total    226897160                       # Type of FU issued
system.switch_cpus13.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus13.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus13.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus13.iq.fu_busy_cnt           5199432                       # FU busy when requested
system.switch_cpus13.iq.fu_busy_rate         0.022915                       # FU busy rate (busy events/executed inst)
system.switch_cpus13.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntAlu        512019      9.85%      9.85% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntMult        30333      0.58%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntDiv             0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatAdd            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatCmp            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatCvt            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMult            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMultAcc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatDiv            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMisc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatSqrt            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAdd            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAddAcc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAlu            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdCmp            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdCvt            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMisc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMult            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMultAcc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShift            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShiftAcc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdDiv            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSqrt            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatAdd            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatAlu            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatCmp            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatCvt            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatDiv            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMisc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMult            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatSqrt            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceAdd            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceAlu            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceCmp            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAes            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAesMix            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha1Hash            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha1Hash2            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha256Hash            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha256Hash2            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShaSigma2            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShaSigma3            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdPredAlu            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::MemRead      2933353     56.42%     66.85% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::MemWrite      1723727     33.15%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.int_alu_accesses    224200597                       # Number of integer alu accesses
system.switch_cpus13.iq.int_inst_queue_reads    691392975                       # Number of integer instruction queue reads
system.switch_cpus13.iq.int_inst_queue_wakeup_accesses    210538745                       # Number of integer instruction queue wakeup accesses
system.switch_cpus13.iq.int_inst_queue_writes    245534755                       # Number of integer instruction queue writes
system.switch_cpus13.iq.iqInstsAdded        225884916                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus13.iq.iqInstsIssued       226897160                       # Number of instructions issued
system.switch_cpus13.iq.iqNonSpecInstsAdded       881925                       # Number of non-speculative instructions added to the IQ
system.switch_cpus13.iq.iqSquashedInstsExamined     27490950                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus13.iq.iqSquashedInstsIssued        63659                       # Number of squashed instructions issued
system.switch_cpus13.iq.iqSquashedNonSpecRemoved        68418                       # Number of squashed non-spec instructions that were removed
system.switch_cpus13.iq.iqSquashedOperandsExamined     18010155                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus13.iq.issued_per_cycle::samples    248120750                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::mean     0.914463                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::stdev     1.807771                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::0    173267424     69.83%     69.83% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::1     24543457      9.89%     79.72% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::2     14079977      5.67%     85.40% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::3     10667059      4.30%     89.70% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::4      7723321      3.11%     92.81% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::5      6311940      2.54%     95.35% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::6      4783923      1.93%     97.28% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::7      2913142      1.17%     98.46% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::8      3830507      1.54%    100.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::total    248120750                       # Number of insts issued each cycle
system.switch_cpus13.iq.rate                 0.914461                       # Inst issue rate
system.switch_cpus13.iq.vec_alu_accesses      7895995                       # Number of vector alu accesses
system.switch_cpus13.iq.vec_inst_queue_reads     15785186                       # Number of vector instruction queue reads
system.switch_cpus13.iq.vec_inst_queue_wakeup_accesses      6581251                       # Number of vector instruction queue wakeup accesses
system.switch_cpus13.iq.vec_inst_queue_writes      8729248                       # Number of vector instruction queue writes
system.switch_cpus13.itb.accesses                   0                       # DTB accesses
system.switch_cpus13.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.hits                       0                       # DTB hits
system.switch_cpus13.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.itb.misses                     0                       # DTB misses
system.switch_cpus13.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.memDep0.conflictingLoads      6137663                       # Number of conflicting loads.
system.switch_cpus13.memDep0.conflictingStores      4024412                       # Number of conflicting stores.
system.switch_cpus13.memDep0.insertedLoads     49466277                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus13.memDep0.insertedStores     37944709                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus13.misc_regfile_reads     262715381                       # number of misc regfile reads
system.switch_cpus13.misc_regfile_writes      3267481                       # number of misc regfile writes
system.switch_cpus13.numCycles              248121136                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.quiesceCycles               6644                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus13.rename.BlockCycles      47828072                       # Number of cycles rename is blocking
system.switch_cpus13.rename.CommittedMaps    204161990                       # Number of HB maps that are committed
system.switch_cpus13.rename.IQFullEvents      5677915                       # Number of times rename has blocked due to IQ full
system.switch_cpus13.rename.IdleCycles       17560734                       # Number of cycles rename is idle
system.switch_cpus13.rename.LQFullEvents     64873169                       # Number of times rename has blocked due to LQ full
system.switch_cpus13.rename.ROBFullEvents        51082                       # Number of times rename has blocked due to ROB full
system.switch_cpus13.rename.RenameLookups    367135282                       # Number of register rename lookups that rename has made
system.switch_cpus13.rename.RenamedInsts    229360243                       # Number of instructions processed by rename
system.switch_cpus13.rename.RenamedOperands    234389876                       # Number of destination operands rename has renamed
system.switch_cpus13.rename.RunCycles        31284373                       # Number of cycles rename is running
system.switch_cpus13.rename.SQFullEvents      9795048                       # Number of times rename has blocked due to SQ full
system.switch_cpus13.rename.SquashCycles       473424                       # Number of cycles rename is squashing
system.switch_cpus13.rename.UnblockCycles     80892970                       # Number of cycles rename is unblocking
system.switch_cpus13.rename.UndoneMaps       30227747                       # Number of HB maps that are undone due to squashing
system.switch_cpus13.rename.int_rename_lookups    279816166                       # Number of integer rename lookups
system.switch_cpus13.rename.serializeStallCycles     70081164                       # count of cycles rename stalled for serializing inst
system.switch_cpus13.rename.serializingInsts       929267                       # count of serializing insts renamed
system.switch_cpus13.rename.skidInsts        48376303                       # count of insts added to the skid buffer
system.switch_cpus13.rename.tempSerializingInsts       902426                       # count of temporary serializing insts renamed
system.switch_cpus13.rename.vec_rename_lookups      5139880                       # Number of vector rename lookups
system.switch_cpus13.rob.rob_reads          456739034                       # The number of ROB reads
system.switch_cpus13.rob.rob_writes         457809583                       # The number of ROB writes
system.switch_cpus13.timesIdled                    74                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus13.vec_regfile_reads        4387800                       # number of vector regfile reads
system.switch_cpus13.vec_regfile_writes       2193878                       # number of vector regfile writes
system.switch_cpus14.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus14.branchPred.BTBHitPct    95.801842                       # BTB Hit Percentage
system.switch_cpus14.branchPred.BTBHits      16637515                       # Number of BTB hits
system.switch_cpus14.branchPred.BTBLookups     17366592                       # Number of BTB lookups
system.switch_cpus14.branchPred.RASInCorrect          423                       # Number of incorrect RAS predictions.
system.switch_cpus14.branchPred.condIncorrect       504806                       # Number of conditional branches incorrect
system.switch_cpus14.branchPred.condPredicted     34428141                       # Number of conditional branches predicted
system.switch_cpus14.branchPred.indirectHits       209630                       # Number of indirect target hits.
system.switch_cpus14.branchPred.indirectLookups       383107                       # Number of indirect predictor lookups.
system.switch_cpus14.branchPred.indirectMisses       173477                       # Number of indirect misses.
system.switch_cpus14.branchPred.lookups      39757927                       # Number of BP lookups
system.switch_cpus14.branchPred.usedRAS       1766630                       # Number of times the RAS was used to get a target.
system.switch_cpus14.branchPredindirectMispredicted          167                       # Number of mispredicted indirect branches.
system.switch_cpus14.cc_regfile_reads        62473106                       # number of cc regfile reads
system.switch_cpus14.cc_regfile_writes       61099781                       # number of cc regfile writes
system.switch_cpus14.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus14.commit.branchMispredicts       459658                       # The number of times a branch was mispredicted
system.switch_cpus14.commit.branches         32913411                       # Number of branches committed
system.switch_cpus14.commit.bw_lim_events     14609380                       # number cycles where commit BW limit reached
system.switch_cpus14.commit.commitNonSpecStalls       795039                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus14.commit.commitSquashedInsts     27821581                       # The number of squashed insts skipped by commit
system.switch_cpus14.commit.committedInsts    164548696                       # Number of instructions committed
system.switch_cpus14.commit.committedOps    198811541                       # Number of ops (including micro ops) committed
system.switch_cpus14.commit.committed_per_cycle::samples    244372399                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::mean     0.813560                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::stdev     2.118966                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::0    198496701     81.23%     81.23% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::1     12865602      5.26%     86.49% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::2      6247193      2.56%     89.05% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::3      3205564      1.31%     90.36% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::4      2752055      1.13%     91.49% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::5      3050232      1.25%     92.73% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::6      1319263      0.54%     93.27% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::7      1826409      0.75%     94.02% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::8     14609380      5.98%    100.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::total    244372399                       # Number of insts commited each cycle
system.switch_cpus14.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus14.commit.function_calls      1451974                       # Number of function calls committed.
system.switch_cpus14.commit.int_insts       180354707                       # Number of committed integer instructions.
system.switch_cpus14.commit.loads            43558060                       # Number of loads committed
system.switch_cpus14.commit.membars           1112386                       # Number of memory barriers committed
system.switch_cpus14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntAlu    117439099     59.07%     59.07% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntMult      5048029      2.54%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntDiv         3264      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatAdd            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatCvt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMult            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMultAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatDiv            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMisc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatSqrt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAdd            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAddAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAlu            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdCvt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMisc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMult            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMultAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShift            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShiftAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdDiv            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSqrt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatAdd            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatAlu            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatCvt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatDiv            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMisc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMult            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceAdd            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceAlu            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAes            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAesMix            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha1Hash            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha256Hash            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShaSigma2            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShaSigma3            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdPredAlu            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::MemRead     43558060     21.91%     83.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::MemWrite     32763089     16.48%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::total    198811541                       # Class of committed instruction
system.switch_cpus14.commit.refs             76321149                       # Number of memory references committed
system.switch_cpus14.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus14.commit.vec_insts         6584772                       # Number of committed Vector instructions.
system.switch_cpus14.committedInsts         164548696                       # Number of Instructions Simulated
system.switch_cpus14.committedOps           198811541                       # Number of Ops (including micro ops) Simulated
system.switch_cpus14.cpi                     1.507898                       # CPI: Cycles Per Instruction
system.switch_cpus14.cpi_total               1.507898                       # CPI: Total CPI of All Threads
system.switch_cpus14.decode.BlockedCycles    198687665                       # Number of cycles decode is blocked
system.switch_cpus14.decode.BranchMispred        45158                       # Number of times decode detected a branch misprediction
system.switch_cpus14.decode.BranchResolved     15925787                       # Number of times decode resolved a branch
system.switch_cpus14.decode.DecodedInsts    231858332                       # Number of instructions handled by decode
system.switch_cpus14.decode.IdleCycles       14019654                       # Number of cycles decode is idle
system.switch_cpus14.decode.RunCycles        25573031                       # Number of cycles decode is running
system.switch_cpus14.decode.SquashCycles       464989                       # Number of cycles decode is squashing
system.switch_cpus14.decode.SquashedInsts          614                       # Number of squashed instructions handled by decode
system.switch_cpus14.decode.UnblockCycles      9376975                       # Number of cycles decode is unblocking
system.switch_cpus14.dtb.accesses                   0                       # DTB accesses
system.switch_cpus14.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.hits                       0                       # DTB hits
system.switch_cpus14.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.dtb.misses                     0                       # DTB misses
system.switch_cpus14.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.fetch.Branches          39757927                       # Number of branches that fetch encountered
system.switch_cpus14.fetch.CacheLines        28130815                       # Number of cache lines fetched
system.switch_cpus14.fetch.Cycles           219139380                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus14.fetch.IcacheSquashes       130760                       # Number of outstanding Icache misses that were squashed
system.switch_cpus14.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.switch_cpus14.fetch.Insts            201349017                       # Number of instructions fetch has processed
system.switch_cpus14.fetch.MiscStallCycles           33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus14.fetch.SquashCycles       1020274                       # Number of cycles fetch has spent squashing
system.switch_cpus14.fetch.branchRate        0.160235                       # Number of branch fetches per cycle
system.switch_cpus14.fetch.icacheStallCycles     28472748                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus14.fetch.predictedBranches     18613775                       # Number of branches that fetch has predicted taken
system.switch_cpus14.fetch.rate              0.811490                       # Number of inst fetches per cycle
system.switch_cpus14.fetch.rateDist::samples    248122316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::mean     0.981427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::stdev     2.329623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::0      200075331     80.64%     80.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::1        5775138      2.33%     82.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::2        7550675      3.04%     86.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::3        3547418      1.43%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::4        4471883      1.80%     89.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::5        4252262      1.71%     90.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::6        2153545      0.87%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::7        2443312      0.98%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::8       17852752      7.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::total    248122316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.idleCycles                   379                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus14.iew.branchMispredicts       466313                       # Number of branch mispredicts detected at execute
system.switch_cpus14.iew.exec_branches       35079525                       # Number of branches executed
system.switch_cpus14.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus14.iew.exec_rate           0.910535                       # Inst execution rate
system.switch_cpus14.iew.exec_refs           91406307                       # number of memory reference insts executed
system.switch_cpus14.iew.exec_stores         35406008                       # Number of stores executed
system.switch_cpus14.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus14.iew.iewBlockCycles       6187106                       # Number of cycles IEW is blocking
system.switch_cpus14.iew.iewDispLoadInsts     49468028                       # Number of dispatched load instructions
system.switch_cpus14.iew.iewDispNonSpecInsts       852413                       # Number of dispatched non-speculative instructions
system.switch_cpus14.iew.iewDispSquashedInsts       132474                       # Number of squashed instructions skipped by dispatch
system.switch_cpus14.iew.iewDispStoreInsts     37889056                       # Number of dispatched store instructions
system.switch_cpus14.iew.iewDispatchedInsts    226364604                       # Number of instructions dispatched to IQ
system.switch_cpus14.iew.iewExecLoadInsts     56000299                       # Number of load instructions executed
system.switch_cpus14.iew.iewExecSquashedInsts       559743                       # Number of squashed instructions skipped in execute
system.switch_cpus14.iew.iewExecutedInsts    225924304                       # Number of executed instructions
system.switch_cpus14.iew.iewIQFullEvents       206979                       # Number of times the IQ has become full, causing a stall
system.switch_cpus14.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus14.iew.iewLSQFullEvents     38847149                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus14.iew.iewSquashCycles       464989                       # Number of cycles IEW is squashing
system.switch_cpus14.iew.iewUnblockCycles     39174935                       # Number of cycles IEW is unblocking
system.switch_cpus14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus14.iew.lsq.thread0.cacheBlocked        38455                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus14.iew.lsq.thread0.forwLoads      4032585                       # Number of loads that had data forwarded from stores
system.switch_cpus14.iew.lsq.thread0.ignoredResponses          830                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus14.iew.lsq.thread0.memOrderViolation         6807                       # Number of memory ordering violations
system.switch_cpus14.iew.lsq.thread0.rescheduledLoads      8630815                       # Number of loads that were rescheduled
system.switch_cpus14.iew.lsq.thread0.squashedLoads      5909962                       # Number of loads squashed
system.switch_cpus14.iew.lsq.thread0.squashedStores      5125964                       # Number of stores squashed
system.switch_cpus14.iew.memOrderViolationEvents         6807                       # Number of memory order violations
system.switch_cpus14.iew.predictedNotTakenIncorrect       278385                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus14.iew.predictedTakenIncorrect       187928                       # Number of branches that were predicted taken incorrectly
system.switch_cpus14.iew.wb_consumers       226996932                       # num instructions consuming a value
system.switch_cpus14.iew.wb_count           216731387                       # cumulative count of insts written-back
system.switch_cpus14.iew.wb_fanout           0.542504                       # average fanout of values written-back
system.switch_cpus14.iew.wb_producers       123146792                       # num instructions producing a value
system.switch_cpus14.iew.wb_rate             0.873485                       # insts written-back per cycle
system.switch_cpus14.iew.wb_sent            216849936                       # cumulative count of insts sent to commit
system.switch_cpus14.int_regfile_reads      273238260                       # number of integer regfile reads
system.switch_cpus14.int_regfile_writes     157394307                       # number of integer regfile writes
system.switch_cpus14.ipc                     0.663175                       # IPC: Instructions Per Cycle
system.switch_cpus14.ipc_total               0.663175                       # IPC: Total IPC of All Threads
system.switch_cpus14.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntAlu    129221413     57.06%     57.06% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntMult      5548327      2.45%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntDiv         3264      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatAdd            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatCmp            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatCvt            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMult            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMultAcc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatDiv            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMisc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatSqrt            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAdd            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAddAcc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAlu            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdCmp            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdCvt            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMisc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMult            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMultAcc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShift            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdDiv            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSqrt            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMult            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAes            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAesMix            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdPredAlu            0      0.00%     59.51% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::MemRead     56130743     24.78%     84.29% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::MemWrite     35580300     15.71%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::total    226484047                       # Type of FU issued
system.switch_cpus14.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus14.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus14.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus14.iq.fu_busy_cnt           5168788                       # FU busy when requested
system.switch_cpus14.iq.fu_busy_rate         0.022822                       # FU busy rate (busy events/executed inst)
system.switch_cpus14.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntAlu        503390      9.74%      9.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntMult        30830      0.60%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntDiv             0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatAdd            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatCmp            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatCvt            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMult            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMultAcc            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatDiv            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMisc            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatSqrt            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAdd            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAddAcc            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAlu            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdCmp            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdCvt            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMisc            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMult            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMultAcc            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShift            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShiftAcc            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdDiv            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSqrt            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatAdd            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatAlu            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatCmp            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatCvt            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatDiv            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMisc            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMult            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatSqrt            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceAdd            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceAlu            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceCmp            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAes            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAesMix            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha1Hash            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha1Hash2            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha256Hash            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha256Hash2            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShaSigma2            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShaSigma3            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdPredAlu            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::MemRead      2923174     56.55%     66.89% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::MemWrite      1711394     33.11%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.int_alu_accesses    223756968                       # Number of integer alu accesses
system.switch_cpus14.iq.int_inst_queue_reads    690536514                       # Number of integer instruction queue reads
system.switch_cpus14.iq.int_inst_queue_wakeup_accesses    210138197                       # Number of integer instruction queue wakeup accesses
system.switch_cpus14.iq.int_inst_queue_writes    245157363                       # Number of integer instruction queue writes
system.switch_cpus14.iq.iqInstsAdded        225504532                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus14.iq.iqInstsIssued       226484047                       # Number of instructions issued
system.switch_cpus14.iq.iqNonSpecInstsAdded       860072                       # Number of non-speculative instructions added to the IQ
system.switch_cpus14.iq.iqSquashedInstsExamined     27553044                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus14.iq.iqSquashedInstsIssued        62627                       # Number of squashed instructions issued
system.switch_cpus14.iq.iqSquashedNonSpecRemoved        65032                       # Number of squashed non-spec instructions that were removed
system.switch_cpus14.iq.iqSquashedOperandsExamined     18037084                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus14.iq.issued_per_cycle::samples    248122316                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::mean     0.912792                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::stdev     1.806438                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::0    173373698     69.87%     69.87% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::1     24536019      9.89%     79.76% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::2     14076882      5.67%     85.44% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::3     10620280      4.28%     89.72% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::4      7702831      3.10%     92.82% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::5      6309916      2.54%     95.36% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::6      4776807      1.93%     97.29% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::7      2895386      1.17%     98.46% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::8      3830497      1.54%    100.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::total    248122316                       # Number of insts issued each cycle
system.switch_cpus14.iq.rate                 0.912791                       # Inst issue rate
system.switch_cpus14.iq.vec_alu_accesses      7895867                       # Number of vector alu accesses
system.switch_cpus14.iq.vec_inst_queue_reads     15785311                       # Number of vector instruction queue reads
system.switch_cpus14.iq.vec_inst_queue_wakeup_accesses      6593190                       # Number of vector instruction queue wakeup accesses
system.switch_cpus14.iq.vec_inst_queue_writes      8766648                       # Number of vector instruction queue writes
system.switch_cpus14.itb.accesses                   0                       # DTB accesses
system.switch_cpus14.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.hits                       0                       # DTB hits
system.switch_cpus14.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.itb.misses                     0                       # DTB misses
system.switch_cpus14.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.memDep0.conflictingLoads      6163646                       # Number of conflicting loads.
system.switch_cpus14.memDep0.conflictingStores      4028739                       # Number of conflicting stores.
system.switch_cpus14.memDep0.insertedLoads     49468028                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus14.memDep0.insertedStores     37889056                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus14.misc_regfile_reads     262486317                       # number of misc regfile reads
system.switch_cpus14.misc_regfile_writes      3192150                       # number of misc regfile writes
system.switch_cpus14.numCycles              248122695                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.quiesceCycles               5085                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus14.rename.BlockCycles      48157068                       # Number of cycles rename is blocking
system.switch_cpus14.rename.CommittedMaps    203674579                       # Number of HB maps that are committed
system.switch_cpus14.rename.IQFullEvents      5803150                       # Number of times rename has blocked due to IQ full
system.switch_cpus14.rename.IdleCycles       17475232                       # Number of cycles rename is idle
system.switch_cpus14.rename.LQFullEvents     65749130                       # Number of times rename has blocked due to LQ full
system.switch_cpus14.rename.ROBFullEvents        51180                       # Number of times rename has blocked due to ROB full
system.switch_cpus14.rename.RenameLookups    366517253                       # Number of register rename lookups that rename has made
system.switch_cpus14.rename.RenamedInsts    228906909                       # Number of instructions processed by rename
system.switch_cpus14.rename.RenamedOperands    233903788                       # Number of destination operands rename has renamed
system.switch_cpus14.rename.RunCycles        31158702                       # Number of cycles rename is running
system.switch_cpus14.rename.SQFullEvents     10026241                       # Number of times rename has blocked due to SQ full
system.switch_cpus14.rename.SquashCycles       464989                       # Number of cycles rename is squashing
system.switch_cpus14.rename.UnblockCycles     82015859                       # Number of cycles rename is unblocking
system.switch_cpus14.rename.UndoneMaps       30229191                       # Number of HB maps that are undone due to squashing
system.switch_cpus14.rename.int_rename_lookups    279356754                       # Number of integer rename lookups
system.switch_cpus14.rename.serializeStallCycles     68850463                       # count of cycles rename stalled for serializing inst
system.switch_cpus14.rename.serializingInsts       906407                       # count of serializing insts renamed
system.switch_cpus14.rename.skidInsts        48620435                       # count of insts added to the skid buffer
system.switch_cpus14.rename.tempSerializingInsts       879735                       # count of temporary serializing insts renamed
system.switch_cpus14.rename.vec_rename_lookups      5156352                       # Number of vector rename lookups
system.switch_cpus14.rob.rob_reads          456380923                       # The number of ROB reads
system.switch_cpus14.rob.rob_writes         457018093                       # The number of ROB writes
system.switch_cpus14.timesIdled                    57                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus14.vec_regfile_reads        4395758                       # number of vector regfile reads
system.switch_cpus14.vec_regfile_writes       2197869                       # number of vector regfile writes
system.switch_cpus15.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus15.branchPred.BTBHitPct    95.899595                       # BTB Hit Percentage
system.switch_cpus15.branchPred.BTBHits      16702563                       # Number of BTB hits
system.switch_cpus15.branchPred.BTBLookups     17416719                       # Number of BTB lookups
system.switch_cpus15.branchPred.RASInCorrect          435                       # Number of incorrect RAS predictions.
system.switch_cpus15.branchPred.condIncorrect       514463                       # Number of conditional branches incorrect
system.switch_cpus15.branchPred.condPredicted     34529833                       # Number of conditional branches predicted
system.switch_cpus15.branchPred.indirectHits       214318                       # Number of indirect target hits.
system.switch_cpus15.branchPred.indirectLookups       399383                       # Number of indirect predictor lookups.
system.switch_cpus15.branchPred.indirectMisses       185065                       # Number of indirect misses.
system.switch_cpus15.branchPred.lookups      39933557                       # Number of BP lookups
system.switch_cpus15.branchPred.usedRAS       1768320                       # Number of times the RAS was used to get a target.
system.switch_cpus15.branchPredindirectMispredicted          154                       # Number of mispredicted indirect branches.
system.switch_cpus15.cc_regfile_reads        62707029                       # number of cc regfile reads
system.switch_cpus15.cc_regfile_writes       61289022                       # number of cc regfile writes
system.switch_cpus15.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus15.commit.branchMispredicts       467995                       # The number of times a branch was mispredicted
system.switch_cpus15.commit.branches         33072187                       # Number of branches committed
system.switch_cpus15.commit.bw_lim_events     14645269                       # number cycles where commit BW limit reached
system.switch_cpus15.commit.commitNonSpecStalls       818411                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus15.commit.commitSquashedInsts     27576254                       # The number of squashed insts skipped by commit
system.switch_cpus15.commit.committedInsts    165193045                       # Number of instructions committed
system.switch_cpus15.commit.committedOps    199490502                       # Number of ops (including micro ops) committed
system.switch_cpus15.commit.committed_per_cycle::samples    244397468                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::mean     0.816254                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::stdev     2.121277                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::0    198291423     81.13%     81.13% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::1     12975385      5.31%     86.44% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::2      6281198      2.57%     89.01% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::3      3242016      1.33%     90.34% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::4      2743866      1.12%     91.46% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::5      3056368      1.25%     92.71% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::6      1326384      0.54%     93.26% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::7      1835559      0.75%     94.01% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::8     14645269      5.99%    100.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::total    244397468                       # Number of insts commited each cycle
system.switch_cpus15.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus15.commit.function_calls      1457052                       # Number of function calls committed.
system.switch_cpus15.commit.int_insts       180933068                       # Number of committed integer instructions.
system.switch_cpus15.commit.loads            43598662                       # Number of loads committed
system.switch_cpus15.commit.membars           1151141                       # Number of memory barriers committed
system.switch_cpus15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntAlu    118019064     59.16%     59.16% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntMult      5018740      2.52%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntDiv         3402      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatCvt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMult            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMultAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatDiv            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMisc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatSqrt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAddAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdCvt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMisc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMult            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMultAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShift            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShiftAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdDiv            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSqrt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatCvt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatDiv            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMisc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMult            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAes            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAesMix            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha1Hash            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha256Hash            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShaSigma2            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShaSigma3            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdPredAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::MemRead     43598662     21.86%     83.53% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::MemWrite     32850634     16.47%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::total    199490502                       # Class of committed instruction
system.switch_cpus15.commit.refs             76449296                       # Number of memory references committed
system.switch_cpus15.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus15.commit.vec_insts         6561651                       # Number of committed Vector instructions.
system.switch_cpus15.committedInsts         165193045                       # Number of Instructions Simulated
system.switch_cpus15.committedOps           199490502                       # Number of Ops (including micro ops) Simulated
system.switch_cpus15.cpi                     1.502027                       # CPI: Cycles Per Instruction
system.switch_cpus15.cpi_total               1.502027                       # CPI: Total CPI of All Threads
system.switch_cpus15.decode.BlockedCycles    198410540                       # Number of cycles decode is blocked
system.switch_cpus15.decode.BranchMispred        46485                       # Number of times decode detected a branch misprediction
system.switch_cpus15.decode.BranchResolved     15984659                       # Number of times decode resolved a branch
system.switch_cpus15.decode.DecodedInsts    232380993                       # Number of instructions handled by decode
system.switch_cpus15.decode.IdleCycles       14147116                       # Number of cycles decode is idle
system.switch_cpus15.decode.RunCycles        25777821                       # Number of cycles decode is running
system.switch_cpus15.decode.SquashCycles       473302                       # Number of cycles decode is squashing
system.switch_cpus15.decode.SquashedInsts          651                       # Number of squashed instructions handled by decode
system.switch_cpus15.decode.UnblockCycles      9315349                       # Number of cycles decode is unblocking
system.switch_cpus15.dtb.accesses                   0                       # DTB accesses
system.switch_cpus15.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.hits                       0                       # DTB hits
system.switch_cpus15.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.dtb.misses                     0                       # DTB misses
system.switch_cpus15.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.fetch.Branches          39933557                       # Number of branches that fetch encountered
system.switch_cpus15.fetch.CacheLines        28235513                       # Number of cache lines fetched
system.switch_cpus15.fetch.Cycles           219024174                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus15.fetch.IcacheSquashes       136344                       # Number of outstanding Icache misses that were squashed
system.switch_cpus15.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus15.fetch.Insts            201945327                       # Number of instructions fetch has processed
system.switch_cpus15.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus15.fetch.SquashCycles       1039540                       # Number of cycles fetch has spent squashing
system.switch_cpus15.fetch.branchRate        0.160942                       # Number of branch fetches per cycle
system.switch_cpus15.fetch.icacheStallCycles     28580170                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus15.fetch.predictedBranches     18685201                       # Number of branches that fetch has predicted taken
system.switch_cpus15.fetch.rate              0.813887                       # Number of inst fetches per cycle
system.switch_cpus15.fetch.rateDist::samples    248124129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::mean     0.983768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::stdev     2.331687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::0      199959917     80.59%     80.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::1        5782237      2.33%     82.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::2        7553975      3.04%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::3        3590050      1.45%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::4        4472941      1.80%     89.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::5        4258276      1.72%     90.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::6        2186907      0.88%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::7        2426876      0.98%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::8       17892950      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::total    248124129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.idleCycles                   286                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus15.iew.branchMispredicts       474835                       # Number of branch mispredicts detected at execute
system.switch_cpus15.iew.exec_branches       35217014                       # Number of branches executed
system.switch_cpus15.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus15.iew.exec_rate           0.912273                       # Inst execution rate
system.switch_cpus15.iew.exec_refs           91393818                       # number of memory reference insts executed
system.switch_cpus15.iew.exec_stores         35461480                       # Number of stores executed
system.switch_cpus15.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus15.iew.iewBlockCycles       5948854                       # Number of cycles IEW is blocking
system.switch_cpus15.iew.iewDispLoadInsts     49426616                       # Number of dispatched load instructions
system.switch_cpus15.iew.iewDispNonSpecInsts       879774                       # Number of dispatched non-speculative instructions
system.switch_cpus15.iew.iewDispSquashedInsts       140476                       # Number of squashed instructions skipped by dispatch
system.switch_cpus15.iew.iewDispStoreInsts     37942163                       # Number of dispatched store instructions
system.switch_cpus15.iew.iewDispatchedInsts    226801789                       # Number of instructions dispatched to IQ
system.switch_cpus15.iew.iewExecLoadInsts     55932338                       # Number of load instructions executed
system.switch_cpus15.iew.iewExecSquashedInsts       578732                       # Number of squashed instructions skipped in execute
system.switch_cpus15.iew.iewExecutedInsts    226357166                       # Number of executed instructions
system.switch_cpus15.iew.iewIQFullEvents       198009                       # Number of times the IQ has become full, causing a stall
system.switch_cpus15.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus15.iew.iewLSQFullEvents     38289105                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus15.iew.iewSquashCycles       473302                       # Number of cycles IEW is squashing
system.switch_cpus15.iew.iewUnblockCycles     38603201                       # Number of cycles IEW is unblocking
system.switch_cpus15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus15.iew.lsq.thread0.cacheBlocked        38835                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus15.iew.lsq.thread0.forwLoads      4030338                       # Number of loads that had data forwarded from stores
system.switch_cpus15.iew.lsq.thread0.ignoredResponses          860                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus15.iew.lsq.thread0.memOrderViolation         6708                       # Number of memory ordering violations
system.switch_cpus15.iew.lsq.thread0.rescheduledLoads      8581141                       # Number of loads that were rescheduled
system.switch_cpus15.iew.lsq.thread0.squashedLoads      5827948                       # Number of loads squashed
system.switch_cpus15.iew.lsq.thread0.squashedStores      5091529                       # Number of stores squashed
system.switch_cpus15.iew.memOrderViolationEvents         6708                       # Number of memory order violations
system.switch_cpus15.iew.predictedNotTakenIncorrect       280816                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus15.iew.predictedTakenIncorrect       194019                       # Number of branches that were predicted taken incorrectly
system.switch_cpus15.iew.wb_consumers       227169796                       # num instructions consuming a value
system.switch_cpus15.iew.wb_count           217212337                       # cumulative count of insts written-back
system.switch_cpus15.iew.wb_fanout           0.542705                       # average fanout of values written-back
system.switch_cpus15.iew.wb_producers       123286191                       # num instructions producing a value
system.switch_cpus15.iew.wb_rate             0.875417                       # insts written-back per cycle
system.switch_cpus15.iew.wb_sent            217333595                       # cumulative count of insts sent to commit
system.switch_cpus15.int_regfile_reads      273665484                       # number of integer regfile reads
system.switch_cpus15.int_regfile_writes     157689807                       # number of integer regfile writes
system.switch_cpus15.ipc                     0.665767                       # IPC: Instructions Per Cycle
system.switch_cpus15.ipc_total               0.665767                       # IPC: Total IPC of All Threads
system.switch_cpus15.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntAlu    129721759     57.16%     57.16% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntMult      5506825      2.43%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntDiv         3403      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatCvt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMult            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMultAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatDiv            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMisc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatSqrt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAddAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAlu            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdCvt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMisc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMult            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMultAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShift            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdDiv            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSqrt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMult            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAes            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAesMix            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdPredAlu            0      0.00%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::MemRead     56063196     24.70%     84.29% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::MemWrite     35640718     15.71%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::total    226935901                       # Type of FU issued
system.switch_cpus15.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus15.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus15.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus15.iq.fu_busy_cnt           5197503                       # FU busy when requested
system.switch_cpus15.iq.fu_busy_rate         0.022903                       # FU busy rate (busy events/executed inst)
system.switch_cpus15.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntAlu        515611      9.92%      9.92% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntMult        30295      0.58%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntDiv             0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatAdd            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatCmp            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatCvt            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMult            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMultAcc            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatDiv            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMisc            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatSqrt            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAdd            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAddAcc            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAlu            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdCmp            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdCvt            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMisc            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMult            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMultAcc            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShift            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShiftAcc            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdDiv            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSqrt            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatAdd            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatAlu            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatCmp            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatCvt            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatDiv            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMisc            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMult            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatSqrt            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceAdd            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceAlu            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceCmp            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAes            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAesMix            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha1Hash            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha1Hash2            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha256Hash            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha256Hash2            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShaSigma2            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShaSigma3            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdPredAlu            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::MemRead      2925415     56.29%     66.79% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::MemWrite      1726182     33.21%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.int_alu_accesses    224249991                       # Number of integer alu accesses
system.switch_cpus15.iq.int_inst_queue_reads    691498093                       # Number of integer instruction queue reads
system.switch_cpus15.iq.int_inst_queue_wakeup_accesses    210642578                       # Number of integer instruction queue wakeup accesses
system.switch_cpus15.iq.int_inst_queue_writes    245421205                       # Number of integer instruction queue writes
system.switch_cpus15.iq.iqInstsAdded        225914212                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus15.iq.iqInstsIssued       226935901                       # Number of instructions issued
system.switch_cpus15.iq.iqNonSpecInstsAdded       887577                       # Number of non-speculative instructions added to the IQ
system.switch_cpus15.iq.iqSquashedInstsExamined     27311270                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus15.iq.iqSquashedInstsIssued        64760                       # Number of squashed instructions issued
system.switch_cpus15.iq.iqSquashedNonSpecRemoved        69166                       # Number of squashed non-spec instructions that were removed
system.switch_cpus15.iq.iqSquashedOperandsExamined     17888341                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus15.iq.issued_per_cycle::samples    248124129                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::mean     0.914606                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::stdev     1.808203                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::0    173267597     69.83%     69.83% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::1     24550633      9.89%     79.73% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::2     14087797      5.68%     85.40% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::3     10650902      4.29%     89.70% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::4      7708182      3.11%     92.80% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::5      6314182      2.54%     95.35% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::6      4794424      1.93%     97.28% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::7      2916510      1.18%     98.45% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::8      3833902      1.55%    100.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::total    248124129                       # Number of insts issued each cycle
system.switch_cpus15.iq.rate                 0.914605                       # Inst issue rate
system.switch_cpus15.iq.vec_alu_accesses      7883413                       # Number of vector alu accesses
system.switch_cpus15.iq.vec_inst_queue_reads     15760098                       # Number of vector instruction queue reads
system.switch_cpus15.iq.vec_inst_queue_wakeup_accesses      6569759                       # Number of vector instruction queue wakeup accesses
system.switch_cpus15.iq.vec_inst_queue_writes      8698141                       # Number of vector instruction queue writes
system.switch_cpus15.itb.accesses                   0                       # DTB accesses
system.switch_cpus15.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.hits                       0                       # DTB hits
system.switch_cpus15.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.itb.misses                     0                       # DTB misses
system.switch_cpus15.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.memDep0.conflictingLoads      6118691                       # Number of conflicting loads.
system.switch_cpus15.memDep0.conflictingStores      4013111                       # Number of conflicting stores.
system.switch_cpus15.memDep0.insertedLoads     49426616                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus15.memDep0.insertedStores     37942163                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus15.misc_regfile_reads     262635152                       # number of misc regfile reads
system.switch_cpus15.misc_regfile_writes      3286952                       # number of misc regfile writes
system.switch_cpus15.numCycles              248124415                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.quiesceCycles               3365                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus15.rename.BlockCycles      47392641                       # Number of cycles rename is blocking
system.switch_cpus15.rename.CommittedMaps    204398145                       # Number of HB maps that are committed
system.switch_cpus15.rename.IQFullEvents      5678509                       # Number of times rename has blocked due to IQ full
system.switch_cpus15.rename.IdleCycles       17591303                       # Number of cycles rename is idle
system.switch_cpus15.rename.LQFullEvents     64683859                       # Number of times rename has blocked due to LQ full
system.switch_cpus15.rename.ROBFullEvents        55683                       # Number of times rename has blocked due to ROB full
system.switch_cpus15.rename.RenameLookups    367128564                       # Number of register rename lookups that rename has made
system.switch_cpus15.rename.RenamedInsts    229404860                       # Number of instructions processed by rename
system.switch_cpus15.rename.RenamedOperands    234439332                       # Number of destination operands rename has renamed
system.switch_cpus15.rename.RunCycles        31313052                       # Number of cycles rename is running
system.switch_cpus15.rename.SQFullEvents      9563965                       # Number of times rename has blocked due to SQ full
system.switch_cpus15.rename.SquashCycles       473302                       # Number of cycles rename is squashing
system.switch_cpus15.rename.UnblockCycles     80468682                       # Number of cycles rename is unblocking
system.switch_cpus15.rename.UndoneMaps       30041157                       # Number of HB maps that are undone due to squashing
system.switch_cpus15.rename.int_rename_lookups    279855655                       # Number of integer rename lookups
system.switch_cpus15.rename.serializeStallCycles     70885148                       # count of cycles rename stalled for serializing inst
system.switch_cpus15.rename.serializingInsts       935238                       # count of serializing insts renamed
system.switch_cpus15.rename.skidInsts        48268922                       # count of insts added to the skid buffer
system.switch_cpus15.rename.tempSerializingInsts       907975                       # count of temporary serializing insts renamed
system.switch_cpus15.rename.vec_rename_lookups      5126475                       # Number of vector rename lookups
system.switch_cpus15.rob.rob_reads          456803335                       # The number of ROB reads
system.switch_cpus15.rob.rob_writes         457862196                       # The number of ROB writes
system.switch_cpus15.timesIdled                    49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus15.vec_regfile_reads        4380165                       # number of vector regfile reads
system.switch_cpus15.vec_regfile_writes       2190029                       # number of vector regfile writes
system.switch_cpus16.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus16.branchPred.BTBHitPct    95.981745                       # BTB Hit Percentage
system.switch_cpus16.branchPred.BTBHits      16591464                       # Number of BTB hits
system.switch_cpus16.branchPred.BTBLookups     17286062                       # Number of BTB lookups
system.switch_cpus16.branchPred.RASInCorrect          414                       # Number of incorrect RAS predictions.
system.switch_cpus16.branchPred.condIncorrect       504522                       # Number of conditional branches incorrect
system.switch_cpus16.branchPred.condPredicted     34308742                       # Number of conditional branches predicted
system.switch_cpus16.branchPred.indirectHits       205554                       # Number of indirect target hits.
system.switch_cpus16.branchPred.indirectLookups       378650                       # Number of indirect predictor lookups.
system.switch_cpus16.branchPred.indirectMisses       173096                       # Number of indirect misses.
system.switch_cpus16.branchPred.lookups      39604885                       # Number of BP lookups
system.switch_cpus16.branchPred.usedRAS       1761648                       # Number of times the RAS was used to get a target.
system.switch_cpus16.branchPredindirectMispredicted          151                       # Number of mispredicted indirect branches.
system.switch_cpus16.cc_regfile_reads        62240034                       # number of cc regfile reads
system.switch_cpus16.cc_regfile_writes       60880764                       # number of cc regfile writes
system.switch_cpus16.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus16.commit.branchMispredicts       460205                       # The number of times a branch was mispredicted
system.switch_cpus16.commit.branches         32747628                       # Number of branches committed
system.switch_cpus16.commit.bw_lim_events     14559807                       # number cycles where commit BW limit reached
system.switch_cpus16.commit.commitNonSpecStalls       781662                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus16.commit.commitSquashedInsts     27882380                       # The number of squashed insts skipped by commit
system.switch_cpus16.commit.committedInsts    163883020                       # Number of instructions committed
system.switch_cpus16.commit.committedOps    198045082                       # Number of ops (including micro ops) committed
system.switch_cpus16.commit.committed_per_cycle::samples    244364884                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::mean     0.810448                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::stdev     2.115810                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::0    198678093     81.30%     81.30% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::1     12808340      5.24%     86.55% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::2      6226690      2.55%     89.09% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::3      3196710      1.31%     90.40% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::4      2727519      1.12%     91.52% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::5      3035960      1.24%     92.76% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::6      1297455      0.53%     93.29% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::7      1834310      0.75%     94.04% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::8     14559807      5.96%    100.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::total    244364884                       # Number of insts commited each cycle
system.switch_cpus16.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus16.commit.function_calls      1444919                       # Number of function calls committed.
system.switch_cpus16.commit.int_insts       179669969                       # Number of committed integer instructions.
system.switch_cpus16.commit.loads            43448024                       # Number of loads committed
system.switch_cpus16.commit.membars           1100195                       # Number of memory barriers committed
system.switch_cpus16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntAlu    116894403     59.02%     59.02% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntMult      5043128      2.55%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntDiv         3202      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatAdd            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatCmp            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatCvt            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMult            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMultAcc            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatDiv            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMisc            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatSqrt            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAdd            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAddAcc            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAlu            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdCmp            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdCvt            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMisc            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMult            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMultAcc            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShift            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShiftAcc            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdDiv            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSqrt            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatAdd            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatAlu            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatCmp            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatCvt            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatDiv            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMisc            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMult            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceAdd            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceAlu            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceCmp            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAes            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAesMix            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha1Hash            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha256Hash            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShaSigma2            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShaSigma3            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdPredAlu            0      0.00%     61.57% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::MemRead     43448024     21.94%     83.51% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::MemWrite     32656325     16.49%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::total    198045082                       # Class of committed instruction
system.switch_cpus16.commit.refs             76104349                       # Number of memory references committed
system.switch_cpus16.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus16.commit.vec_insts         6588228                       # Number of committed Vector instructions.
system.switch_cpus16.committedInsts         163883020                       # Number of Instructions Simulated
system.switch_cpus16.committedOps           198045082                       # Number of Ops (including micro ops) Simulated
system.switch_cpus16.cpi                     1.514028                       # CPI: Cycles Per Instruction
system.switch_cpus16.cpi_total               1.514028                       # CPI: Total CPI of All Threads
system.switch_cpus16.decode.BlockedCycles    198819024                       # Number of cycles decode is blocked
system.switch_cpus16.decode.BranchMispred        44332                       # Number of times decode detected a branch misprediction
system.switch_cpus16.decode.BranchResolved     15880749                       # Number of times decode resolved a branch
system.switch_cpus16.decode.DecodedInsts    231142238                       # Number of instructions handled by decode
system.switch_cpus16.decode.IdleCycles       13992518                       # Number of cycles decode is idle
system.switch_cpus16.decode.RunCycles        25488991                       # Number of cycles decode is running
system.switch_cpus16.decode.SquashCycles       465480                       # Number of cycles decode is squashing
system.switch_cpus16.decode.SquashedInsts          572                       # Number of squashed instructions handled by decode
system.switch_cpus16.decode.UnblockCycles      9357042                       # Number of cycles decode is unblocking
system.switch_cpus16.dtb.accesses                   0                       # DTB accesses
system.switch_cpus16.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.hits                       0                       # DTB hits
system.switch_cpus16.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.dtb.misses                     0                       # DTB misses
system.switch_cpus16.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus16.dtb.read_misses                0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus16.dtb.write_misses               0                       # DTB write misses
system.switch_cpus16.fetch.Branches          39604885                       # Number of branches that fetch encountered
system.switch_cpus16.fetch.CacheLines        28036744                       # Number of cache lines fetched
system.switch_cpus16.fetch.Cycles           219235361                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus16.fetch.IcacheSquashes       130971                       # Number of outstanding Icache misses that were squashed
system.switch_cpus16.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus16.fetch.Insts            200727891                       # Number of instructions fetch has processed
system.switch_cpus16.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus16.fetch.SquashCycles       1019594                       # Number of cycles fetch has spent squashing
system.switch_cpus16.fetch.branchRate        0.159618                       # Number of branch fetches per cycle
system.switch_cpus16.fetch.icacheStallCycles     28377885                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus16.fetch.predictedBranches     18558666                       # Number of branches that fetch has predicted taken
system.switch_cpus16.fetch.rate              0.808984                       # Number of inst fetches per cycle
system.switch_cpus16.fetch.rateDist::samples    248123058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::mean     0.978501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::stdev     2.326908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::0      200226157     80.70%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::1        5748826      2.32%     83.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::2        7544482      3.04%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::3        3520856      1.42%     87.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::4        4459420      1.80%     89.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::5        4236403      1.71%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::6        2146361      0.87%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::7        2433873      0.98%     92.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::8       17806680      7.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::total    248123058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.idleCycles                   345                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus16.iew.branchMispredicts       466863                       # Number of branch mispredicts detected at execute
system.switch_cpus16.iew.exec_branches       34923406                       # Number of branches executed
system.switch_cpus16.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus16.iew.exec_rate           0.907721                       # Inst execution rate
system.switch_cpus16.iew.exec_refs           91221374                       # number of memory reference insts executed
system.switch_cpus16.iew.exec_stores         35306000                       # Number of stores executed
system.switch_cpus16.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus16.iew.iewBlockCycles       6073439                       # Number of cycles IEW is blocking
system.switch_cpus16.iew.iewDispLoadInsts     49369929                       # Number of dispatched load instructions
system.switch_cpus16.iew.iewDispNonSpecInsts       839902                       # Number of dispatched non-speculative instructions
system.switch_cpus16.iew.iewDispSquashedInsts       134136                       # Number of squashed instructions skipped by dispatch
system.switch_cpus16.iew.iewDispStoreInsts     37794545                       # Number of dispatched store instructions
system.switch_cpus16.iew.iewDispatchedInsts    225668069                       # Number of instructions dispatched to IQ
system.switch_cpus16.iew.iewExecLoadInsts     55915374                       # Number of load instructions executed
system.switch_cpus16.iew.iewExecSquashedInsts       560781                       # Number of squashed instructions skipped in execute
system.switch_cpus16.iew.iewExecutedInsts    225226830                       # Number of executed instructions
system.switch_cpus16.iew.iewIQFullEvents       201147                       # Number of times the IQ has become full, causing a stall
system.switch_cpus16.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus16.iew.iewLSQFullEvents     38782275                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus16.iew.iewSquashCycles       465480                       # Number of cycles IEW is squashing
system.switch_cpus16.iew.iewUnblockCycles     39101318                       # Number of cycles IEW is unblocking
system.switch_cpus16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus16.iew.lsq.thread0.cacheBlocked        38366                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus16.iew.lsq.thread0.forwLoads      4026432                       # Number of loads that had data forwarded from stores
system.switch_cpus16.iew.lsq.thread0.ignoredResponses          774                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus16.iew.lsq.thread0.memOrderViolation         6652                       # Number of memory ordering violations
system.switch_cpus16.iew.lsq.thread0.rescheduledLoads      8636044                       # Number of loads that were rescheduled
system.switch_cpus16.iew.lsq.thread0.squashedLoads      5921872                       # Number of loads squashed
system.switch_cpus16.iew.lsq.thread0.squashedStores      5138196                       # Number of stores squashed
system.switch_cpus16.iew.memOrderViolationEvents         6652                       # Number of memory order violations
system.switch_cpus16.iew.predictedNotTakenIncorrect       277714                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus16.iew.predictedTakenIncorrect       189149                       # Number of branches that were predicted taken incorrectly
system.switch_cpus16.iew.wb_consumers       226331167                       # num instructions consuming a value
system.switch_cpus16.iew.wb_count           216030028                       # cumulative count of insts written-back
system.switch_cpus16.iew.wb_fanout           0.542605                       # average fanout of values written-back
system.switch_cpus16.iew.wb_producers       122808424                       # num instructions producing a value
system.switch_cpus16.iew.wb_rate             0.870656                       # insts written-back per cycle
system.switch_cpus16.iew.wb_sent            216146751                       # cumulative count of insts sent to commit
system.switch_cpus16.int_regfile_reads      272434748                       # number of integer regfile reads
system.switch_cpus16.int_regfile_writes     156907944                       # number of integer regfile writes
system.switch_cpus16.ipc                     0.660490                       # IPC: Instructions Per Cycle
system.switch_cpus16.ipc_total               0.660490                       # IPC: Total IPC of All Threads
system.switch_cpus16.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntAlu    128717627     57.01%     57.01% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntMult      5543732      2.46%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntDiv         3202      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatAdd            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatCmp            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatCvt            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMult            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMultAcc            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatDiv            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMisc            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatSqrt            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAdd            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAddAcc            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAlu            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdCmp            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdCvt            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMisc            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMult            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMultAcc            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShift            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdDiv            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSqrt            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMult            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAes            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAesMix            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdPredAlu            0      0.00%     59.46% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::MemRead     56044732     24.82%     84.29% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::MemWrite     35478318     15.71%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::total    225787611                       # Type of FU issued
system.switch_cpus16.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus16.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus16.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus16.iq.fu_busy_cnt           5141932                       # FU busy when requested
system.switch_cpus16.iq.fu_busy_rate         0.022773                       # FU busy rate (busy events/executed inst)
system.switch_cpus16.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntAlu        498743      9.70%      9.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntMult        30008      0.58%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntDiv             0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatAdd            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatCmp            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatCvt            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMult            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMultAcc            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatDiv            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMisc            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatSqrt            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAdd            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAddAcc            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAlu            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdCmp            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdCvt            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMisc            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMult            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMultAcc            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShift            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShiftAcc            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdDiv            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSqrt            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatAdd            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatAlu            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatCmp            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatCvt            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatDiv            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMisc            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMult            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatSqrt            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceAdd            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceAlu            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceCmp            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAes            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAesMix            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha1Hash            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha1Hash2            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha256Hash            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha256Hash2            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShaSigma2            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShaSigma3            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdPredAlu            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::MemRead      2916502     56.72%     67.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::MemWrite      1696679     33.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.int_alu_accesses    223032840                       # Number of integer alu accesses
system.switch_cpus16.iq.int_inst_queue_reads    689114976                       # Number of integer instruction queue reads
system.switch_cpus16.iq.int_inst_queue_wakeup_accesses    209433416                       # Number of integer instruction queue wakeup accesses
system.switch_cpus16.iq.int_inst_queue_writes    244518182                       # Number of integer instruction queue writes
system.switch_cpus16.iq.iqInstsAdded        224821015                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus16.iq.iqInstsIssued       225787611                       # Number of instructions issued
system.switch_cpus16.iq.iqNonSpecInstsAdded       847054                       # Number of non-speculative instructions added to the IQ
system.switch_cpus16.iq.iqSquashedInstsExamined     27622852                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus16.iq.iqSquashedInstsIssued        61750                       # Number of squashed instructions issued
system.switch_cpus16.iq.iqSquashedNonSpecRemoved        65392                       # Number of squashed non-spec instructions that were removed
system.switch_cpus16.iq.iqSquashedOperandsExamined     18060635                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus16.iq.issued_per_cycle::samples    248123058                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::mean     0.909982                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::stdev     1.803722                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::0    173580731     69.96%     69.96% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::1     24456870      9.86%     79.81% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::2     14048427      5.66%     85.48% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::3     10602588      4.27%     89.75% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::4      7694523      3.10%     92.85% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::5      6284471      2.53%     95.38% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::6      4765756      1.92%     97.30% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::7      2886396      1.16%     98.47% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::8      3803296      1.53%    100.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::total    248123058                       # Number of insts issued each cycle
system.switch_cpus16.iq.rate                 0.909981                       # Inst issue rate
system.switch_cpus16.iq.vec_alu_accesses      7896703                       # Number of vector alu accesses
system.switch_cpus16.iq.vec_inst_queue_reads     15786986                       # Number of vector instruction queue reads
system.switch_cpus16.iq.vec_inst_queue_wakeup_accesses      6596612                       # Number of vector instruction queue wakeup accesses
system.switch_cpus16.iq.vec_inst_queue_writes      8778935                       # Number of vector instruction queue writes
system.switch_cpus16.itb.accesses                   0                       # DTB accesses
system.switch_cpus16.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.hits                       0                       # DTB hits
system.switch_cpus16.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.itb.misses                     0                       # DTB misses
system.switch_cpus16.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.itb.read_hits                  0                       # DTB read hits
system.switch_cpus16.itb.read_misses                0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.itb.write_hits                 0                       # DTB write hits
system.switch_cpus16.itb.write_misses               0                       # DTB write misses
system.switch_cpus16.memDep0.conflictingLoads      6166303                       # Number of conflicting loads.
system.switch_cpus16.memDep0.conflictingStores      4026709                       # Number of conflicting stores.
system.switch_cpus16.memDep0.insertedLoads     49369929                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus16.memDep0.insertedStores     37794545                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus16.misc_regfile_reads     261928069                       # number of misc regfile reads
system.switch_cpus16.misc_regfile_writes      3139794                       # number of misc regfile writes
system.switch_cpus16.numCycles              248123403                       # number of cpu cycles simulated
system.switch_cpus16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus16.quiesceCycles               4377                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus16.rename.BlockCycles      48044563                       # Number of cycles rename is blocking
system.switch_cpus16.rename.CommittedMaps    202876715                       # Number of HB maps that are committed
system.switch_cpus16.rename.IQFullEvents      5727557                       # Number of times rename has blocked due to IQ full
system.switch_cpus16.rename.IdleCycles       17440218                       # Number of cycles rename is idle
system.switch_cpus16.rename.LQFullEvents     65608786                       # Number of times rename has blocked due to LQ full
system.switch_cpus16.rename.ROBFullEvents        49241                       # Number of times rename has blocked due to ROB full
system.switch_cpus16.rename.RenameLookups    365484666                       # Number of register rename lookups that rename has made
system.switch_cpus16.rename.RenamedInsts    228195990                       # Number of instructions processed by rename
system.switch_cpus16.rename.RenamedOperands    233172021                       # Number of destination operands rename has renamed
system.switch_cpus16.rename.RunCycles        31051976                       # Number of cycles rename is running
system.switch_cpus16.rename.SQFullEvents     10495245                       # Number of times rename has blocked due to SQ full
system.switch_cpus16.rename.SquashCycles       465480                       # Number of cycles rename is squashing
system.switch_cpus16.rename.UnblockCycles     82322289                       # Number of cycles rename is unblocking
system.switch_cpus16.rename.UndoneMaps       30295168                       # Number of HB maps that are undone due to squashing
system.switch_cpus16.rename.int_rename_lookups    278534160                       # Number of integer rename lookups
system.switch_cpus16.rename.serializeStallCycles     68798521                       # count of cycles rename stalled for serializing inst
system.switch_cpus16.rename.serializingInsts       892901                       # count of serializing insts renamed
system.switch_cpus16.rename.skidInsts        48558803                       # count of insts added to the skid buffer
system.switch_cpus16.rename.tempSerializingInsts       866691                       # count of temporary serializing insts renamed
system.switch_cpus16.rename.vec_rename_lookups      5159507                       # Number of vector rename lookups
system.switch_cpus16.rob.rob_reads          455717225                       # The number of ROB reads
system.switch_cpus16.rob.rob_writes         455615090                       # The number of ROB writes
system.switch_cpus16.timesIdled                    51                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus16.vec_regfile_reads        4398043                       # number of vector regfile reads
system.switch_cpus16.vec_regfile_writes       2199004                       # number of vector regfile writes
system.switch_cpus17.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus17.branchPred.BTBHitPct    95.886854                       # BTB Hit Percentage
system.switch_cpus17.branchPred.BTBHits      16712534                       # Number of BTB hits
system.switch_cpus17.branchPred.BTBLookups     17429432                       # Number of BTB lookups
system.switch_cpus17.branchPred.RASInCorrect          473                       # Number of incorrect RAS predictions.
system.switch_cpus17.branchPred.condIncorrect       511347                       # Number of conditional branches incorrect
system.switch_cpus17.branchPred.condPredicted     34532759                       # Number of conditional branches predicted
system.switch_cpus17.branchPred.indirectHits       211110                       # Number of indirect target hits.
system.switch_cpus17.branchPred.indirectLookups       398982                       # Number of indirect predictor lookups.
system.switch_cpus17.branchPred.indirectMisses       187872                       # Number of indirect misses.
system.switch_cpus17.branchPred.lookups      39914604                       # Number of BP lookups
system.switch_cpus17.branchPred.usedRAS       1769977                       # Number of times the RAS was used to get a target.
system.switch_cpus17.branchPredindirectMispredicted          147                       # Number of mispredicted indirect branches.
system.switch_cpus17.cc_regfile_reads        62761152                       # number of cc regfile reads
system.switch_cpus17.cc_regfile_writes       61336104                       # number of cc regfile writes
system.switch_cpus17.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus17.commit.branchMispredicts       465589                       # The number of times a branch was mispredicted
system.switch_cpus17.commit.branches         33053131                       # Number of branches committed
system.switch_cpus17.commit.bw_lim_events     14669519                       # number cycles where commit BW limit reached
system.switch_cpus17.commit.commitNonSpecStalls       803043                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus17.commit.commitSquashedInsts     27698458                       # The number of squashed insts skipped by commit
system.switch_cpus17.commit.committedInsts    165219331                       # Number of instructions committed
system.switch_cpus17.commit.committedOps    199582544                       # Number of ops (including micro ops) committed
system.switch_cpus17.commit.committed_per_cycle::samples    244380732                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::mean     0.816687                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::stdev     2.122568                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::0    198322035     81.15%     81.15% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::1     12922086      5.29%     86.44% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::2      6279330      2.57%     89.01% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::3      3229360      1.32%     90.33% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::4      2740644      1.12%     91.45% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::5      3055996      1.25%     92.70% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::6      1317324      0.54%     93.24% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::7      1844438      0.75%     94.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::8     14669519      6.00%    100.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::total    244380732                       # Number of insts commited each cycle
system.switch_cpus17.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus17.commit.function_calls      1457291                       # Number of function calls committed.
system.switch_cpus17.commit.int_insts       181026887                       # Number of committed integer instructions.
system.switch_cpus17.commit.loads            43689322                       # Number of loads committed
system.switch_cpus17.commit.membars           1130281                       # Number of memory barriers committed
system.switch_cpus17.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntAlu    117962519     59.10%     59.10% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntMult      5048600      2.53%     61.63% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntDiv         3150      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMult            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMultAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatDiv            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatSqrt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAddAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdCvt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMult            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMultAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShift            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShiftAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdDiv            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSqrt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatCvt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatDiv            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMult            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAes            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAesMix            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha1Hash            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha256Hash            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShaSigma2            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShaSigma3            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdPredAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::MemRead     43689322     21.89%     83.53% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::MemWrite     32878953     16.47%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::total    199582544                       # Class of committed instruction
system.switch_cpus17.commit.refs             76568275                       # Number of memory references committed
system.switch_cpus17.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus17.commit.vec_insts         6595587                       # Number of committed Vector instructions.
system.switch_cpus17.committedInsts         165219331                       # Number of Instructions Simulated
system.switch_cpus17.committedOps           199582544                       # Number of Ops (including micro ops) Simulated
system.switch_cpus17.cpi                     1.501776                       # CPI: Cycles Per Instruction
system.switch_cpus17.cpi_total               1.501776                       # CPI: Total CPI of All Threads
system.switch_cpus17.decode.BlockedCycles    198442503                       # Number of cycles decode is blocked
system.switch_cpus17.decode.BranchMispred        45774                       # Number of times decode detected a branch misprediction
system.switch_cpus17.decode.BranchResolved     15997066                       # Number of times decode resolved a branch
system.switch_cpus17.decode.DecodedInsts    232583477                       # Number of instructions handled by decode
system.switch_cpus17.decode.IdleCycles       14111542                       # Number of cycles decode is idle
system.switch_cpus17.decode.RunCycles        25724461                       # Number of cycles decode is running
system.switch_cpus17.decode.SquashCycles       470892                       # Number of cycles decode is squashing
system.switch_cpus17.decode.SquashedInsts          654                       # Number of squashed instructions handled by decode
system.switch_cpus17.decode.UnblockCycles      9372761                       # Number of cycles decode is unblocking
system.switch_cpus17.dtb.accesses                   0                       # DTB accesses
system.switch_cpus17.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.hits                       0                       # DTB hits
system.switch_cpus17.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.dtb.misses                     0                       # DTB misses
system.switch_cpus17.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus17.dtb.read_misses                0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus17.dtb.write_misses               0                       # DTB write misses
system.switch_cpus17.fetch.Branches          39914604                       # Number of branches that fetch encountered
system.switch_cpus17.fetch.CacheLines        28234395                       # Number of cache lines fetched
system.switch_cpus17.fetch.Cycles           219027410                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus17.fetch.IcacheSquashes       134670                       # Number of outstanding Icache misses that were squashed
system.switch_cpus17.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus17.fetch.Insts            202028813                       # Number of instructions fetch has processed
system.switch_cpus17.fetch.MiscStallCycles           21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus17.fetch.SquashCycles       1033300                       # Number of cycles fetch has spent squashing
system.switch_cpus17.fetch.branchRate        0.160867                       # Number of branch fetches per cycle
system.switch_cpus17.fetch.icacheStallCycles     28578069                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus17.fetch.predictedBranches     18693621                       # Number of branches that fetch has predicted taken
system.switch_cpus17.fetch.rate              0.814230                       # Number of inst fetches per cycle
system.switch_cpus17.fetch.rateDist::samples    248122164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::mean     0.984465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::stdev     2.332410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::0      199922281     80.57%     80.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::1        5784766      2.33%     82.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::2        7575351      3.05%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::3        3577677      1.44%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::4        4479166      1.81%     89.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::5        4266835      1.72%     90.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::6        2172543      0.88%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::7        2435332      0.98%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::8       17908213      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::total    248122164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.idleCycles                   226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus17.iew.branchMispredicts       472547                       # Number of branch mispredicts detected at execute
system.switch_cpus17.iew.exec_branches       35210479                       # Number of branches executed
system.switch_cpus17.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus17.iew.exec_rate           0.913392                       # Inst execution rate
system.switch_cpus17.iew.exec_refs           91627001                       # number of memory reference insts executed
system.switch_cpus17.iew.exec_stores         35506720                       # Number of stores executed
system.switch_cpus17.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus17.iew.iewBlockCycles       5987721                       # Number of cycles IEW is blocking
system.switch_cpus17.iew.iewDispLoadInsts     49548813                       # Number of dispatched load instructions
system.switch_cpus17.iew.iewDispNonSpecInsts       862871                       # Number of dispatched non-speculative instructions
system.switch_cpus17.iew.iewDispSquashedInsts       140451                       # Number of squashed instructions skipped by dispatch
system.switch_cpus17.iew.iewDispStoreInsts     37995301                       # Number of dispatched store instructions
system.switch_cpus17.iew.iewDispatchedInsts    227018286                       # Number of instructions dispatched to IQ
system.switch_cpus17.iew.iewExecLoadInsts     56120281                       # Number of load instructions executed
system.switch_cpus17.iew.iewExecSquashedInsts       574609                       # Number of squashed instructions skipped in execute
system.switch_cpus17.iew.iewExecutedInsts    226632996                       # Number of executed instructions
system.switch_cpus17.iew.iewIQFullEvents       203275                       # Number of times the IQ has become full, causing a stall
system.switch_cpus17.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus17.iew.iewLSQFullEvents     38543217                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus17.iew.iewSquashCycles       470892                       # Number of cycles IEW is squashing
system.switch_cpus17.iew.iewUnblockCycles     38862424                       # Number of cycles IEW is unblocking
system.switch_cpus17.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus17.iew.lsq.thread0.cacheBlocked        39178                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus17.iew.lsq.thread0.forwLoads      4042526                       # Number of loads that had data forwarded from stores
system.switch_cpus17.iew.lsq.thread0.ignoredResponses          808                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus17.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus17.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus17.iew.lsq.thread0.memOrderViolation         6547                       # Number of memory ordering violations
system.switch_cpus17.iew.lsq.thread0.rescheduledLoads      8643711                       # Number of loads that were rescheduled
system.switch_cpus17.iew.lsq.thread0.squashedLoads      5859474                       # Number of loads squashed
system.switch_cpus17.iew.lsq.thread0.squashedStores      5116335                       # Number of stores squashed
system.switch_cpus17.iew.memOrderViolationEvents         6547                       # Number of memory order violations
system.switch_cpus17.iew.predictedNotTakenIncorrect       280655                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus17.iew.predictedTakenIncorrect       191892                       # Number of branches that were predicted taken incorrectly
system.switch_cpus17.iew.wb_consumers       227612672                       # num instructions consuming a value
system.switch_cpus17.iew.wb_count           217421004                       # cumulative count of insts written-back
system.switch_cpus17.iew.wb_fanout           0.542569                       # average fanout of values written-back
system.switch_cpus17.iew.wb_producers       123495514                       # num instructions producing a value
system.switch_cpus17.iew.wb_rate             0.876265                       # insts written-back per cycle
system.switch_cpus17.iew.wb_sent            217540228                       # cumulative count of insts sent to commit
system.switch_cpus17.int_regfile_reads      274030918                       # number of integer regfile reads
system.switch_cpus17.int_regfile_writes     157865019                       # number of integer regfile writes
system.switch_cpus17.ipc                     0.665878                       # IPC: Instructions Per Cycle
system.switch_cpus17.ipc_total               0.665878                       # IPC: Total IPC of All Threads
system.switch_cpus17.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntAlu    129728368     57.10%     57.10% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntMult      5540612      2.44%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntDiv         3150      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatAdd            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatCmp            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatCvt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMult            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMultAcc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatDiv            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMisc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatSqrt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAdd            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAddAcc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAlu            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdCmp            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdCvt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMisc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMult            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMultAcc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShift            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdDiv            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSqrt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMult            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAes            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAesMix            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdPredAlu            0      0.00%     59.54% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::MemRead     56250866     24.76%     84.29% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::MemWrite     35684609     15.71%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::total    227207605                       # Type of FU issued
system.switch_cpus17.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus17.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus17.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus17.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus17.iq.fu_busy_cnt           5201939                       # FU busy when requested
system.switch_cpus17.iq.fu_busy_rate         0.022895                       # FU busy rate (busy events/executed inst)
system.switch_cpus17.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntAlu        510346      9.81%      9.81% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntMult        30070      0.58%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntDiv             0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatAdd            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatCmp            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatCvt            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMult            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMultAcc            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatDiv            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMisc            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatSqrt            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAdd            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAddAcc            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAlu            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdCmp            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdCvt            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMisc            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMult            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMultAcc            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShift            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShiftAcc            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdDiv            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSqrt            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatAdd            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatAlu            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatCmp            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatCvt            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatDiv            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMisc            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMult            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatSqrt            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceAdd            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceAlu            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceCmp            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAes            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAesMix            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha1Hash            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha1Hash2            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha256Hash            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha256Hash2            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShaSigma2            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShaSigma3            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdPredAlu            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::MemRead      2940086     56.52%     66.91% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::MemWrite      1721437     33.09%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.int_alu_accesses    224489215                       # Number of integer alu accesses
system.switch_cpus17.iq.int_inst_queue_reads    691967302                       # Number of integer instruction queue reads
system.switch_cpus17.iq.int_inst_queue_wakeup_accesses    210817333                       # Number of integer instruction queue wakeup accesses
system.switch_cpus17.iq.int_inst_queue_writes    245706421                       # Number of integer instruction queue writes
system.switch_cpus17.iq.iqInstsAdded        226147776                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus17.iq.iqInstsIssued       227207605                       # Number of instructions issued
system.switch_cpus17.iq.iqNonSpecInstsAdded       870510                       # Number of non-speculative instructions added to the IQ
system.switch_cpus17.iq.iqSquashedInstsExamined     27435666                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus17.iq.iqSquashedInstsIssued        62576                       # Number of squashed instructions issued
system.switch_cpus17.iq.iqSquashedNonSpecRemoved        67467                       # Number of squashed non-spec instructions that were removed
system.switch_cpus17.iq.iqSquashedOperandsExamined     17932558                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus17.iq.issued_per_cycle::samples    248122164                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::mean     0.915709                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::stdev     1.808807                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::0    173174309     69.79%     69.79% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::1     24569864      9.90%     79.70% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::2     14106194      5.69%     85.38% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::3     10671687      4.30%     89.68% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::4      7728007      3.11%     92.80% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::5      6324178      2.55%     95.35% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::6      4794507      1.93%     97.28% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::7      2917012      1.18%     98.45% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::8      3836406      1.55%    100.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::total    248122164                       # Number of insts issued each cycle
system.switch_cpus17.iq.rate                 0.915708                       # Inst issue rate
system.switch_cpus17.iq.vec_alu_accesses      7920329                       # Number of vector alu accesses
system.switch_cpus17.iq.vec_inst_queue_reads     15834587                       # Number of vector instruction queue reads
system.switch_cpus17.iq.vec_inst_queue_wakeup_accesses      6603671                       # Number of vector instruction queue wakeup accesses
system.switch_cpus17.iq.vec_inst_queue_writes      8753667                       # Number of vector instruction queue writes
system.switch_cpus17.itb.accesses                   0                       # DTB accesses
system.switch_cpus17.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.hits                       0                       # DTB hits
system.switch_cpus17.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.itb.misses                     0                       # DTB misses
system.switch_cpus17.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.itb.read_hits                  0                       # DTB read hits
system.switch_cpus17.itb.read_misses                0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.itb.write_hits                 0                       # DTB write hits
system.switch_cpus17.itb.write_misses               0                       # DTB write misses
system.switch_cpus17.memDep0.conflictingLoads      6162005                       # Number of conflicting loads.
system.switch_cpus17.memDep0.conflictingStores      4028500                       # Number of conflicting stores.
system.switch_cpus17.memDep0.insertedLoads     49548813                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus17.memDep0.insertedStores     37995301                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus17.misc_regfile_reads     263222005                       # number of misc regfile reads
system.switch_cpus17.misc_regfile_writes      3226271                       # number of misc regfile writes
system.switch_cpus17.numCycles              248122390                       # number of cpu cycles simulated
system.switch_cpus17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus17.quiesceCycles               5389                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus17.rename.BlockCycles      47690237                       # Number of cycles rename is blocking
system.switch_cpus17.rename.CommittedMaps    204485313                       # Number of HB maps that are committed
system.switch_cpus17.rename.IQFullEvents      5744371                       # Number of times rename has blocked due to IQ full
system.switch_cpus17.rename.IdleCycles       17572603                       # Number of cycles rename is idle
system.switch_cpus17.rename.LQFullEvents     65530206                       # Number of times rename has blocked due to LQ full
system.switch_cpus17.rename.ROBFullEvents        54068                       # Number of times rename has blocked due to ROB full
system.switch_cpus17.rename.RenameLookups    367584850                       # Number of register rename lookups that rename has made
system.switch_cpus17.rename.RenamedInsts    229610454                       # Number of instructions processed by rename
system.switch_cpus17.rename.RenamedOperands    234628152                       # Number of destination operands rename has renamed
system.switch_cpus17.rename.RunCycles        31294134                       # Number of cycles rename is running
system.switch_cpus17.rename.SQFullEvents      9868277                       # Number of times rename has blocked due to SQ full
system.switch_cpus17.rename.SquashCycles       470892                       # Number of cycles rename is squashing
system.switch_cpus17.rename.UnblockCycles     81645344                       # Number of cycles rename is unblocking
system.switch_cpus17.rename.UndoneMaps       30142758                       # Number of HB maps that are undone due to squashing
system.switch_cpus17.rename.int_rename_lookups    280148028                       # Number of integer rename lookups
system.switch_cpus17.rename.serializeStallCycles     69448939                       # count of cycles rename stalled for serializing inst
system.switch_cpus17.rename.serializingInsts       917357                       # count of serializing insts renamed
system.switch_cpus17.rename.skidInsts        48587511                       # count of insts added to the skid buffer
system.switch_cpus17.rename.tempSerializingInsts       890903                       # count of temporary serializing insts renamed
system.switch_cpus17.rename.vec_rename_lookups      5154643                       # Number of vector rename lookups
system.switch_cpus17.rob.rob_reads          456975549                       # The number of ROB reads
system.switch_cpus17.rob.rob_writes         458305367                       # The number of ROB writes
system.switch_cpus17.timesIdled                    55                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus17.vec_regfile_reads        4402733                       # number of vector regfile reads
system.switch_cpus17.vec_regfile_writes       2201356                       # number of vector regfile writes
system.switch_cpus18.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus18.branchPred.BTBHitPct    29.671714                       # BTB Hit Percentage
system.switch_cpus18.branchPred.BTBHits      94722713                       # Number of BTB hits
system.switch_cpus18.branchPred.BTBLookups    319235733                       # Number of BTB lookups
system.switch_cpus18.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus18.branchPred.condIncorrect       367971                       # Number of conditional branches incorrect
system.switch_cpus18.branchPred.condPredicted    280552321                       # Number of conditional branches predicted
system.switch_cpus18.branchPred.indirectHits     11954148                       # Number of indirect target hits.
system.switch_cpus18.branchPred.indirectLookups     11957100                       # Number of indirect predictor lookups.
system.switch_cpus18.branchPred.indirectMisses         2952                       # Number of indirect misses.
system.switch_cpus18.branchPred.lookups     334033567                       # Number of BP lookups
system.switch_cpus18.branchPred.usedRAS      14783736                       # Number of times the RAS was used to get a target.
system.switch_cpus18.branchPredindirectMispredicted           50                       # Number of mispredicted indirect branches.
system.switch_cpus18.cc_regfile_reads       474528369                       # number of cc regfile reads
system.switch_cpus18.cc_regfile_writes      422002542                       # number of cc regfile writes
system.switch_cpus18.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus18.commit.branchMispredicts       367696                       # The number of times a branch was mispredicted
system.switch_cpus18.commit.branches        331113808                       # Number of branches committed
system.switch_cpus18.commit.bw_lim_events     99182990                       # number cycles where commit BW limit reached
system.switch_cpus18.commit.commitNonSpecStalls     26266445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus18.commit.commitSquashedInsts      7334894                       # The number of squashed insts skipped by commit
system.switch_cpus18.commit.committedInsts   1458166787                       # Number of instructions committed
system.switch_cpus18.commit.committedOps   1706116075                       # Number of ops (including micro ops) committed
system.switch_cpus18.commit.committed_per_cycle::samples   1061609620                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::mean     1.607103                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::stdev     2.580880                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::0    579770681     54.61%     54.61% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::1    193541344     18.23%     72.84% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::2     58980550      5.56%     78.40% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::3     36410699      3.43%     81.83% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::4     37717316      3.55%     85.38% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::5     11749175      1.11%     86.49% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::6     27495580      2.59%     89.08% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::7     16761285      1.58%     90.66% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::8     99182990      9.34%    100.00% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::total   1061609620                       # Number of insts commited each cycle
system.switch_cpus18.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus18.commit.function_calls     14689383                       # Number of function calls committed.
system.switch_cpus18.commit.int_insts      1547854710                       # Number of committed integer instructions.
system.switch_cpus18.commit.loads           367854547                       # Number of loads committed
system.switch_cpus18.commit.membars          29184441                       # Number of memory barriers committed
system.switch_cpus18.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IntAlu   1037153457     60.79%     60.79% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IntMult      5837772      0.34%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IntDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAddAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShift            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShiftAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdReduceAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAes            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAesMix            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha1Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha256Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShaSigma2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShaSigma3            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdPredAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::MemRead    367854547     21.56%     82.69% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::MemWrite    295270299     17.31%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::total   1706116075                       # Class of committed instruction
system.switch_cpus18.commit.refs            663124846                       # Number of memory references committed
system.switch_cpus18.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus18.commit.vec_insts        36121568                       # Number of committed Vector instructions.
system.switch_cpus18.committedInsts        1458166787                       # Number of Instructions Simulated
system.switch_cpus18.committedOps          1706116075                       # Number of Ops (including micro ops) Simulated
system.switch_cpus18.cpi                     0.728809                       # CPI: Cycles Per Instruction
system.switch_cpus18.cpi_total               0.728809                       # CPI: Total CPI of All Threads
system.switch_cpus18.decode.BlockedCycles    759083215                       # Number of cycles decode is blocked
system.switch_cpus18.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus18.decode.BranchResolved     94582202                       # Number of times decode resolved a branch
system.switch_cpus18.decode.DecodedInsts   1718268364                       # Number of instructions handled by decode
system.switch_cpus18.decode.IdleCycles       64205760                       # Number of cycles decode is idle
system.switch_cpus18.decode.RunCycles       177221322                       # Number of cycles decode is running
system.switch_cpus18.decode.SquashCycles       376190                       # Number of cycles decode is squashing
system.switch_cpus18.decode.SquashedInsts          460                       # Number of squashed instructions handled by decode
system.switch_cpus18.decode.UnblockCycles     61837736                       # Number of cycles decode is unblocking
system.switch_cpus18.dtb.accesses                   0                       # DTB accesses
system.switch_cpus18.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus18.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.dtb.hits                       0                       # DTB hits
system.switch_cpus18.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus18.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus18.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus18.dtb.misses                     0                       # DTB misses
system.switch_cpus18.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus18.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus18.dtb.read_misses                0                       # DTB read misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus18.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus18.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus18.dtb.write_misses               0                       # DTB write misses
system.switch_cpus18.fetch.Branches         334033567                       # Number of branches that fetch encountered
system.switch_cpus18.fetch.CacheLines       184350113                       # Number of cache lines fetched
system.switch_cpus18.fetch.Cycles           877744804                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus18.fetch.IcacheSquashes        31147                       # Number of outstanding Icache misses that were squashed
system.switch_cpus18.fetch.IcacheWaitRetryStallCycles           91                       # Number of stall cycles due to full MSHR
system.switch_cpus18.fetch.Insts           1471519515                       # Number of instructions fetch has processed
system.switch_cpus18.fetch.MiscStallCycles          172                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus18.fetch.SquashCycles        752930                       # Number of cycles fetch has spent squashing
system.switch_cpus18.fetch.branchRate        0.314318                       # Number of branch fetches per cycle
system.switch_cpus18.fetch.icacheStallCycles    184602699                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus18.fetch.predictedBranches    121460597                       # Number of branches that fetch has predicted taken
system.switch_cpus18.fetch.rate              1.384667                       # Number of inst fetches per cycle
system.switch_cpus18.fetch.rateDist::samples   1062724231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::mean     1.619971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::stdev     2.842740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::0      732641263     68.94%     68.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::1       46167694      4.34%     73.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::2       27214224      2.56%     75.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::3       32813361      3.09%     78.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::4       41236776      3.88%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::5       13934267      1.31%     84.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::6       23845409      2.24%     86.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::7       14114123      1.33%     87.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::8      130757114     12.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::total   1062724231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.idleCycles                   501                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus18.iew.branchMispredicts       367783                       # Number of branch mispredicts detected at execute
system.switch_cpus18.iew.exec_branches      331587693                       # Number of branches executed
system.switch_cpus18.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus18.iew.exec_rate           1.628102                       # Inst execution rate
system.switch_cpus18.iew.exec_refs          684828719                       # number of memory reference insts executed
system.switch_cpus18.iew.exec_stores        295682807                       # Number of stores executed
system.switch_cpus18.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus18.iew.iewBlockCycles        738436                       # Number of cycles IEW is blocking
system.switch_cpus18.iew.iewDispLoadInsts    369455651                       # Number of dispatched load instructions
system.switch_cpus18.iew.iewDispNonSpecInsts     26358013                       # Number of dispatched non-speculative instructions
system.switch_cpus18.iew.iewDispSquashedInsts       124806                       # Number of squashed instructions skipped by dispatch
system.switch_cpus18.iew.iewDispStoreInsts    296624623                       # Number of dispatched store instructions
system.switch_cpus18.iew.iewDispatchedInsts   1713450961                       # Number of instructions dispatched to IQ
system.switch_cpus18.iew.iewExecLoadInsts    389145912                       # Number of load instructions executed
system.switch_cpus18.iew.iewExecSquashedInsts       399645                       # Number of squashed instructions skipped in execute
system.switch_cpus18.iew.iewExecutedInsts   1730224437                       # Number of executed instructions
system.switch_cpus18.iew.iewIQFullEvents            3                       # Number of times the IQ has become full, causing a stall
system.switch_cpus18.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus18.iew.iewLSQFullEvents         4302                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus18.iew.iewSquashCycles       376190                       # Number of cycles IEW is squashing
system.switch_cpus18.iew.iewUnblockCycles         4497                       # Number of cycles IEW is unblocking
system.switch_cpus18.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus18.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus18.iew.lsq.thread0.forwLoads     11948804                       # Number of loads that had data forwarded from stores
system.switch_cpus18.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus18.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus18.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus18.iew.lsq.thread0.memOrderViolation        11330                       # Number of memory ordering violations
system.switch_cpus18.iew.lsq.thread0.rescheduledLoads     20524880                       # Number of loads that were rescheduled
system.switch_cpus18.iew.lsq.thread0.squashedLoads      1601104                       # Number of loads squashed
system.switch_cpus18.iew.lsq.thread0.squashedStores      1354323                       # Number of stores squashed
system.switch_cpus18.iew.memOrderViolationEvents        11330                       # Number of memory order violations
system.switch_cpus18.iew.predictedNotTakenIncorrect         1531                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus18.iew.predictedTakenIncorrect       366252                       # Number of branches that were predicted taken incorrectly
system.switch_cpus18.iew.wb_consumers      1567936090                       # num instructions consuming a value
system.switch_cpus18.iew.wb_count          1709223926                       # cumulative count of insts written-back
system.switch_cpus18.iew.wb_fanout           0.572286                       # average fanout of values written-back
system.switch_cpus18.iew.wb_producers       897307558                       # num instructions producing a value
system.switch_cpus18.iew.wb_rate             1.608341                       # insts written-back per cycle
system.switch_cpus18.iew.wb_sent           1709417380                       # cumulative count of insts sent to commit
system.switch_cpus18.int_regfile_reads     1980874275                       # number of integer regfile reads
system.switch_cpus18.int_regfile_writes    1173375538                       # number of integer regfile writes
system.switch_cpus18.ipc                     1.372102                       # IPC: Instructions Per Cycle
system.switch_cpus18.ipc_total               1.372102                       # IPC: Total IPC of All Threads
system.switch_cpus18.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IntAlu   1039679791     60.08%     60.08% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IntMult      5837772      0.34%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IntDiv            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatAdd            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatCmp            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatCvt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMult            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMultAcc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatDiv            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMisc            2      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatSqrt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAdd            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAddAcc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAlu            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdCmp            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdCvt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdMisc            1      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdMult            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdMultAcc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShift            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdDiv            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSqrt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatMult            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAes            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAesMix            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdPredAlu            0      0.00%     60.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::MemRead    389238582     22.49%     82.90% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::MemWrite    295867935     17.10%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::total   1730624083                       # Type of FU issued
system.switch_cpus18.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus18.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus18.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus18.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus18.iq.fu_busy_cnt          29830507                       # FU busy when requested
system.switch_cpus18.iq.fu_busy_rate         0.017237                       # FU busy rate (busy events/executed inst)
system.switch_cpus18.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IntAlu       1016129      3.41%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IntMult            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IntDiv             0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatAdd            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatCmp            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatCvt            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMult            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMultAcc            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatDiv            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMisc            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatSqrt            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAdd            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAddAcc            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAlu            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdCmp            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdCvt            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdMisc            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdMult            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdMultAcc            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShift            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShiftAcc            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdDiv            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSqrt            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatAdd            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatAlu            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatCmp            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatCvt            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatDiv            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatMisc            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatMult            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatSqrt            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdReduceAdd            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdReduceAlu            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdReduceCmp            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAes            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAesMix            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha1Hash            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha1Hash2            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha256Hash            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha256Hash2            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShaSigma2            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShaSigma3            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdPredAlu            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::MemRead      8798237     29.49%     32.90% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::MemWrite     20016141     67.10%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.int_alu_accesses   1706730139                       # Number of integer alu accesses
system.switch_cpus18.iq.int_inst_queue_reads   4446448146                       # Number of integer instruction queue reads
system.switch_cpus18.iq.int_inst_queue_wakeup_accesses   1673101808                       # Number of integer instruction queue wakeup accesses
system.switch_cpus18.iq.int_inst_queue_writes   1684660120                       # Number of integer instruction queue writes
system.switch_cpus18.iq.iqInstsAdded       1687092947                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus18.iq.iqInstsIssued      1730624083                       # Number of instructions issued
system.switch_cpus18.iq.iqNonSpecInstsAdded     26358014                       # Number of non-speculative instructions added to the IQ
system.switch_cpus18.iq.iqSquashedInstsExamined      7334885                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus18.iq.iqSquashedInstsIssued         2582                       # Number of squashed instructions issued
system.switch_cpus18.iq.iqSquashedNonSpecRemoved        91569                       # Number of squashed non-spec instructions that were removed
system.switch_cpus18.iq.iqSquashedOperandsExamined      5888148                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus18.iq.issued_per_cycle::samples   1062724231                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::mean     1.628479                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::stdev     2.217692                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::0    537361216     50.56%     50.56% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::1    148919422     14.01%     64.58% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::2     89703713      8.44%     73.02% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::3     64498855      6.07%     79.09% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::4     70887283      6.67%     85.76% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::5     54273663      5.11%     90.86% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::6     46953018      4.42%     95.28% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::7     28851373      2.71%     98.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::8     21275688      2.00%    100.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::total   1062724231                       # Number of insts issued each cycle
system.switch_cpus18.iq.rate                 1.628478                       # Inst issue rate
system.switch_cpus18.iq.vec_alu_accesses     53724451                       # Number of vector alu accesses
system.switch_cpus18.iq.vec_inst_queue_reads    107357339                       # Number of vector instruction queue reads
system.switch_cpus18.iq.vec_inst_queue_wakeup_accesses     36122118                       # Number of vector instruction queue wakeup accesses
system.switch_cpus18.iq.vec_inst_queue_writes     36136998                       # Number of vector instruction queue writes
system.switch_cpus18.itb.accesses                   0                       # DTB accesses
system.switch_cpus18.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus18.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.itb.hits                       0                       # DTB hits
system.switch_cpus18.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus18.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus18.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus18.itb.misses                     0                       # DTB misses
system.switch_cpus18.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus18.itb.read_hits                  0                       # DTB read hits
system.switch_cpus18.itb.read_misses                0                       # DTB read misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus18.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus18.itb.write_hits                 0                       # DTB write hits
system.switch_cpus18.itb.write_misses               0                       # DTB write misses
system.switch_cpus18.memDep0.conflictingLoads      9987918                       # Number of conflicting loads.
system.switch_cpus18.memDep0.conflictingStores     17721408                       # Number of conflicting stores.
system.switch_cpus18.memDep0.insertedLoads    369455651                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus18.memDep0.insertedStores    296624623                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus18.misc_regfile_reads    2043693446                       # number of misc regfile reads
system.switch_cpus18.misc_regfile_writes    105065066                       # number of misc regfile writes
system.switch_cpus18.numCycles             1062724732                       # number of cpu cycles simulated
system.switch_cpus18.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus18.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus18.rename.BlockCycles        743128                       # Number of cycles rename is blocking
system.switch_cpus18.rename.CommittedMaps   1657035661                       # Number of HB maps that are committed
system.switch_cpus18.rename.IQFullEvents      3601667                       # Number of times rename has blocked due to IQ full
system.switch_cpus18.rename.IdleCycles       90510726                       # Number of cycles rename is idle
system.switch_cpus18.rename.LQFullEvents     49805772                       # Number of times rename has blocked due to LQ full
system.switch_cpus18.rename.RenameLookups   2558660283                       # Number of register rename lookups that rename has made
system.switch_cpus18.rename.RenamedInsts   1715753884                       # Number of instructions processed by rename
system.switch_cpus18.rename.RenamedOperands   1665488064                       # Number of destination operands rename has renamed
system.switch_cpus18.rename.RunCycles       215579500                       # Number of cycles rename is running
system.switch_cpus18.rename.SQFullEvents         7672                       # Number of times rename has blocked due to SQ full
system.switch_cpus18.rename.SquashCycles       376190                       # Number of cycles rename is squashing
system.switch_cpus18.rename.UnblockCycles    100093070                       # Number of cycles rename is unblocking
system.switch_cpus18.rename.UndoneMaps        8452400                       # Number of HB maps that are undone due to squashing
system.switch_cpus18.rename.int_rename_lookups   1968469010                       # Number of integer rename lookups
system.switch_cpus18.rename.serializeStallCycles    655421610                       # count of cycles rename stalled for serializing inst
system.switch_cpus18.rename.serializingInsts     32287168                       # count of serializing insts renamed
system.switch_cpus18.rename.skidInsts       337139470                       # count of insts added to the skid buffer
system.switch_cpus18.rename.tempSerializingInsts     26358016                       # count of temporary serializing insts renamed
system.switch_cpus18.rename.vec_rename_lookups     24090882                       # Number of vector rename lookups
system.switch_cpus18.rob.rob_reads         2675875285                       # The number of ROB reads
system.switch_cpus18.rob.rob_writes        3428016916                       # The number of ROB writes
system.switch_cpus18.timesIdled                     8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus18.vec_regfile_reads       24081352                       # number of vector regfile reads
system.switch_cpus18.vec_regfile_writes      12040767                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          122                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10956796                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6579896                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     21586386                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6579896                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           53959961                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate         1817                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10389832                       # Transaction distribution
system.membus.trans_dist::CleanEvict         46586833                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           993936                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq        1062756                       # Transaction distribution
system.membus.trans_dist::UpgradeResp         1640378                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq        49644                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp        49644                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6366010                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6366010                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            923                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      53960867                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           123                       # Transaction distribution
system.membus.trans_dist::InvalidateResp            4                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1330439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1861412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3191851                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls0.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls1.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::total          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls0.port      5105679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls1.port      5511067                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::total     10616746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls0.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::total          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls0.port      5398718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls1.port      5226074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::total     10624792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls1.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::total          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls0.port      5438766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls1.port      5243902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::total     10682668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls0.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls1.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::total          120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls0.port      5435959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls1.port      5259065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::total     10695024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls0.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls1.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::total          120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls0.port      5260954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls1.port      5433173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::total     10694127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls0.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::total          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls0.port      5244536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls1.port      5412796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::total     10657332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls0.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls1.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::total          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls0.port      5256913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls1.port      5428983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::total     10685896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls0.port           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls1.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::total          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls0.port      5291576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls1.port      5342599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::total     10634175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls0.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls1.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::total          120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls0.port      5294174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls1.port      5332980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::total     10627154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls0.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls1.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::total          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls0.port      5302519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls1.port      5344275                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::total     10646794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls1.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::total          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls0.port      5222082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls1.port      5391294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::total     10613376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls0.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls1.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::total          118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls0.port      5244733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls1.port      5408823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::total     10653556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls0.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls1.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::total          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls0.port      5243348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls1.port      5414395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::total     10657743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls0.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls1.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::total          122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls0.port      5292423                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls1.port      5336834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::total     10629257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::total          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls0.port      5272741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls1.port      5339900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::total     10612641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.icache.mem_side::system.mem_ctrls0.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.icache.mem_side::system.mem_ctrls1.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.icache.mem_side::total          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::system.mem_ctrls0.port      5304844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::system.mem_ctrls1.port      5357861                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::total     10662705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              173587683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     68949376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     68340736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    137290112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls0.port         4224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls1.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::total         8064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls0.port    237059968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls1.port    268690176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::total    505750144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls0.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::total         6784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls0.port    256681344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls1.port    249227136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::total    505908480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls1.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::total         7424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls0.port    259528960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls1.port    250446208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::total    509975168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls0.port         4096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls1.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::total         7680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls0.port    259329792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls1.port    251400576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::total    510730368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls0.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls1.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::total         7680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls0.port    252839168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls1.port    257483776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::total    510322944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls0.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::total         7296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls0.port    251982720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls1.port    256558336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::total    508541056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls0.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls1.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::total         7424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls0.port    252624512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls1.port    257227264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::total    509851776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls0.port         4352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls1.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::total         8064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls0.port    243794176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls1.port    263260160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::total    507054336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls0.port         4096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls1.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::total         7680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls0.port    243816064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls1.port    262966912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::total    506782976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls0.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls1.port         2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::total         6528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls0.port    244569344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls1.port    263419264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::total    507988608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls1.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::total         6784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls0.port    251046272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls1.port    254676992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::total    505723264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls0.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls1.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::total         7552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls0.port    252355072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls1.port    255995392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::total    508350464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls0.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls1.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::total         6912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls0.port    252214400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls1.port    256912768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::total    509127168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls0.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls1.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::total         7808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls0.port    243771520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls1.port    263059072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::total    506830592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::total         7040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls0.port    243034624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls1.port    262920960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::total    505955584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.icache.mem_side::system.mem_ctrls0.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.icache.mem_side::system.mem_ctrls1.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.icache.mem_side::total         7424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::system.mem_ctrls0.port    244396288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::system.mem_ctrls1.port    263826176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::total    508222464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              8264523648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                          7841055                       # Total snoops (count)
system.membus.snoopTraffic                  793686144                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          62449565                       # Request fanout histogram
system.membus.snoop_fanout::mean             3.966550                       # Request fanout histogram
system.membus.snoop_fanout::stdev            4.991111                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                23196953     37.15%     37.15% # Request fanout histogram
system.membus.snoop_fanout::1                 9092128     14.56%     51.70% # Request fanout histogram
system.membus.snoop_fanout::2                 4847119      7.76%     59.47% # Request fanout histogram
system.membus.snoop_fanout::3                 3135318      5.02%     64.49% # Request fanout histogram
system.membus.snoop_fanout::4                 2304329      3.69%     68.18% # Request fanout histogram
system.membus.snoop_fanout::5                 1810811      2.90%     71.08% # Request fanout histogram
system.membus.snoop_fanout::6                 1542373      2.47%     73.55% # Request fanout histogram
system.membus.snoop_fanout::7                 1392896      2.23%     75.78% # Request fanout histogram
system.membus.snoop_fanout::8                 1261151      2.02%     77.80% # Request fanout histogram
system.membus.snoop_fanout::9                 1308210      2.09%     79.89% # Request fanout histogram
system.membus.snoop_fanout::10                1555392      2.49%     82.38% # Request fanout histogram
system.membus.snoop_fanout::11                1927913      3.09%     85.47% # Request fanout histogram
system.membus.snoop_fanout::12                2231209      3.57%     89.04% # Request fanout histogram
system.membus.snoop_fanout::13                2302468      3.69%     92.73% # Request fanout histogram
system.membus.snoop_fanout::14                2185838      3.50%     96.23% # Request fanout histogram
system.membus.snoop_fanout::15                1705596      2.73%     98.96% # Request fanout histogram
system.membus.snoop_fanout::16                 455621      0.73%     99.69% # Request fanout histogram
system.membus.snoop_fanout::17                 105520      0.17%     99.86% # Request fanout histogram
system.membus.snoop_fanout::18                  56457      0.09%     99.95% # Request fanout histogram
system.membus.snoop_fanout::19                  23069      0.04%     99.99% # Request fanout histogram
system.membus.snoop_fanout::20                   7086      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::21                   1714      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::22                    330      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::23                     54      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::24                      7      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::25                      3      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value              25                       # Request fanout histogram
system.membus.snoop_fanout::total            62449565                       # Request fanout histogram
system.membus.respLayer19.occupancy       35132938006                       # Layer occupancy (ticks)
system.membus.respLayer19.utilization             7.9                       # Layer utilization (%)
system.membus.respLayer18.occupancy            567743                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer62.occupancy            548312                       # Layer occupancy (ticks)
system.membus.respLayer62.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer11.occupancy       35136936093                       # Layer occupancy (ticks)
system.membus.respLayer11.utilization             7.9                       # Layer utilization (%)
system.membus.respLayer10.occupancy            550254                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer15.occupancy       35150301453                       # Layer occupancy (ticks)
system.membus.respLayer15.utilization             7.9                       # Layer utilization (%)
system.membus.respLayer14.occupancy            570642                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer35.occupancy       34953149728                       # Layer occupancy (ticks)
system.membus.respLayer35.utilization             7.9                       # Layer utilization (%)
system.membus.respLayer34.occupancy            566673                       # Layer occupancy (ticks)
system.membus.respLayer34.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer31.occupancy       34982197061                       # Layer occupancy (ticks)
system.membus.respLayer31.utilization             7.9                       # Layer utilization (%)
system.membus.respLayer30.occupancy            596960                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer55.occupancy       34970008328                       # Layer occupancy (ticks)
system.membus.respLayer55.utilization             7.9                       # Layer utilization (%)
system.membus.respLayer54.occupancy            576456                       # Layer occupancy (ticks)
system.membus.respLayer54.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer50.occupancy            512511                       # Layer occupancy (ticks)
system.membus.respLayer50.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer39.occupancy       35002468534                       # Layer occupancy (ticks)
system.membus.respLayer39.utilization             7.9                       # Layer utilization (%)
system.membus.respLayer38.occupancy            482650                       # Layer occupancy (ticks)
system.membus.respLayer38.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer63.occupancy       35059233494                       # Layer occupancy (ticks)
system.membus.respLayer63.utilization             7.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        124515332754                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              28.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy        124184021534                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              28.0                       # Layer utilization (%)
system.membus.respLayer51.occupancy       35008044681                       # Layer occupancy (ticks)
system.membus.respLayer51.utilization             7.9                       # Layer utilization (%)
system.membus.respLayer59.occupancy       34881922737                       # Layer occupancy (ticks)
system.membus.respLayer59.utilization             7.9                       # Layer utilization (%)
system.membus.respLayer26.occupancy            550016                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer27.occupancy       35109142824                       # Layer occupancy (ticks)
system.membus.respLayer27.utilization             7.9                       # Layer utilization (%)
system.membus.respLayer22.occupancy            537742                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer23.occupancy       35022829331                       # Layer occupancy (ticks)
system.membus.respLayer23.utilization             7.9                       # Layer utilization (%)
system.membus.respLayer42.occupancy            504309                       # Layer occupancy (ticks)
system.membus.respLayer42.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer58.occupancy            520099                       # Layer occupancy (ticks)
system.membus.respLayer58.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer43.occupancy       34935775615                       # Layer occupancy (ticks)
system.membus.respLayer43.utilization             7.9                       # Layer utilization (%)
system.membus.respLayer7.occupancy        34949052308                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.9                       # Layer utilization (%)
system.membus.respLayer6.occupancy             500226                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        12413754163                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy        34897735093                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              7.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy             599306                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer46.occupancy            556969                       # Layer occupancy (ticks)
system.membus.respLayer46.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer47.occupancy       35044529388                       # Layer occupancy (ticks)
system.membus.respLayer47.utilization             7.9                       # Layer utilization (%)
system.cpu14.numPwrStateTransitions               138                       # Number of power state transitions
system.cpu14.pwrStateClkGateDist::samples           68                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean   186099.779412                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::stdev  238026.620844                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10           68    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value         4588                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value       767623                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total            68                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  957943756221                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED     12654785                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::OFF 443156213515                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.demand_hits::.cpu14.inst    350952118                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::.switch_cpus14.inst     28130750                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total      379082868                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::.cpu14.inst    350952118                       # number of overall hits
system.cpu14.icache.overall_hits::.switch_cpus14.inst     28130750                       # number of overall hits
system.cpu14.icache.overall_hits::total     379082868                       # number of overall hits
system.cpu14.icache.demand_misses::.cpu14.inst          187                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::.switch_cpus14.inst           64                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          251                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::.cpu14.inst          187                       # number of overall misses
system.cpu14.icache.overall_misses::.switch_cpus14.inst           64                       # number of overall misses
system.cpu14.icache.overall_misses::total          251                       # number of overall misses
system.cpu14.icache.demand_miss_latency::.switch_cpus14.inst      9640828                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      9640828                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::.switch_cpus14.inst      9640828                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      9640828                       # number of overall miss cycles
system.cpu14.icache.demand_accesses::.cpu14.inst    350952305                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::.switch_cpus14.inst     28130814                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total    379083119                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::.cpu14.inst    350952305                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::.switch_cpus14.inst     28130814                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total    379083119                       # number of overall (read+write) accesses
system.cpu14.icache.demand_miss_rate::.cpu14.inst     0.000001                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::.switch_cpus14.inst     0.000002                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::.cpu14.inst     0.000001                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::.switch_cpus14.inst     0.000002                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu14.icache.demand_avg_miss_latency::.switch_cpus14.inst 150637.937500                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 38409.673307                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::.switch_cpus14.inst 150637.937500                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 38409.673307                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs           67                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs    33.500000                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.demand_mshr_hits::.switch_cpus14.inst           10                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::.switch_cpus14.inst           10                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu14.icache.demand_mshr_misses::.switch_cpus14.inst           54                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::.switch_cpus14.inst           54                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu14.icache.demand_mshr_miss_latency::.switch_cpus14.inst      8074876                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      8074876                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::.switch_cpus14.inst      8074876                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      8074876                       # number of overall MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::.switch_cpus14.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::.switch_cpus14.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu14.icache.demand_avg_mshr_miss_latency::.switch_cpus14.inst 149534.740741                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 149534.740741                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::.switch_cpus14.inst 149534.740741                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 149534.740741                       # average overall mshr miss latency
system.cpu14.icache.replacements                    0                       # number of replacements
system.cpu14.icache.ReadReq_hits::.cpu14.inst    350952118                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::.switch_cpus14.inst     28130750                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total     379082868                       # number of ReadReq hits
system.cpu14.icache.ReadReq_misses::.cpu14.inst          187                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::.switch_cpus14.inst           64                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          251                       # number of ReadReq misses
system.cpu14.icache.ReadReq_miss_latency::.switch_cpus14.inst      9640828                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      9640828                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_accesses::.cpu14.inst    350952305                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::.switch_cpus14.inst     28130814                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total    379083119                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_miss_rate::.cpu14.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::.switch_cpus14.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_avg_miss_latency::.switch_cpus14.inst 150637.937500                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 38409.673307                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_mshr_hits::.switch_cpus14.inst           10                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::.switch_cpus14.inst           54                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::.switch_cpus14.inst      8074876                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      8074876                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::.switch_cpus14.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.inst 149534.740741                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 149534.740741                       # average ReadReq mshr miss latency
system.cpu14.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.tags.tagsinuse         167.334271                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         379083109                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             241                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        1572958.958506                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    206952676774                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::.cpu14.inst   151.432790                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::.switch_cpus14.inst    15.901481                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::.cpu14.inst     0.242681                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::.switch_cpus14.inst     0.025483                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.268164                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          241                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          241                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.386218                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses     14784241882                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses    14784241882                       # Number of data accesses
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.demand_hits::.cpu14.data    143177363                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::.switch_cpus14.data     67072915                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      210250278                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::.cpu14.data    143177363                       # number of overall hits
system.cpu14.dcache.overall_hits::.switch_cpus14.data     67072915                       # number of overall hits
system.cpu14.dcache.overall_hits::total     210250278                       # number of overall hits
system.cpu14.dcache.demand_misses::.cpu14.data      6660234                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::.switch_cpus14.data      7314475                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total     13974709                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::.cpu14.data      6660234                       # number of overall misses
system.cpu14.dcache.overall_misses::.switch_cpus14.data      7314475                       # number of overall misses
system.cpu14.dcache.overall_misses::total     13974709                       # number of overall misses
system.cpu14.dcache.demand_miss_latency::.switch_cpus14.data 782210518407                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total 782210518407                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::.switch_cpus14.data 782210518407                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total 782210518407                       # number of overall miss cycles
system.cpu14.dcache.demand_accesses::.cpu14.data    149837597                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::.switch_cpus14.data     74387390                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total    224224987                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::.cpu14.data    149837597                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::.switch_cpus14.data     74387390                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total    224224987                       # number of overall (read+write) accesses
system.cpu14.dcache.demand_miss_rate::.cpu14.data     0.044450                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::.switch_cpus14.data     0.098330                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.062324                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::.cpu14.data     0.044450                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::.switch_cpus14.data     0.098330                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.062324                       # miss rate for overall accesses
system.cpu14.dcache.demand_avg_miss_latency::.switch_cpus14.data 106940.076821                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 55973.295645                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::.switch_cpus14.data 106940.076821                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 55973.295645                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs      1109799                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets         5366                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs           65680                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets           193                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    16.897062                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    27.803109                       # average number of cycles each access was blocked
system.cpu14.dcache.writebacks::.writebacks      1679547                       # number of writebacks
system.cpu14.dcache.writebacks::total         1679547                       # number of writebacks
system.cpu14.dcache.demand_mshr_hits::.switch_cpus14.data      3618365                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total      3618365                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::.switch_cpus14.data      3618365                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total      3618365                       # number of overall MSHR hits
system.cpu14.dcache.demand_mshr_misses::.switch_cpus14.data      3696110                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total      3696110                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::.switch_cpus14.data      3696110                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total      3696110                       # number of overall MSHR misses
system.cpu14.dcache.demand_mshr_miss_latency::.switch_cpus14.data 397839004468                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total 397839004468                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::.switch_cpus14.data 397839004468                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total 397839004468                       # number of overall MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::.switch_cpus14.data     0.049687                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.016484                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::.switch_cpus14.data     0.049687                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.016484                       # mshr miss rate for overall accesses
system.cpu14.dcache.demand_avg_mshr_miss_latency::.switch_cpus14.data 107637.219798                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 107637.219798                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::.switch_cpus14.data 107637.219798                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 107637.219798                       # average overall mshr miss latency
system.cpu14.dcache.replacements              9966786                       # number of replacements
system.cpu14.dcache.ReadReq_hits::.cpu14.data     76669691                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::.switch_cpus14.data     36340397                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total     113010088                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_misses::.cpu14.data      6068446                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::.switch_cpus14.data      6073281                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total     12141727                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_miss_latency::.switch_cpus14.data 679747678274                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total 679747678274                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_accesses::.cpu14.data     82738137                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::.switch_cpus14.data     42413678                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total    125151815                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_miss_rate::.cpu14.data     0.073345                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::.switch_cpus14.data     0.143192                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.097016                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::.switch_cpus14.data 111924.292368                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 55984.431068                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_mshr_hits::.switch_cpus14.data      2779863                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total      2779863                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::.switch_cpus14.data      3293418                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total      3293418                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::.switch_cpus14.data 364938525199                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total 364938525199                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::.switch_cpus14.data     0.077650                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.026315                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.data 110808.444358                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 110808.444358                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_hits::.cpu14.data     66507672                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::.switch_cpus14.data     30732518                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total     97240190                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_misses::.cpu14.data       591788                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::.switch_cpus14.data      1241194                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total      1832982                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_miss_latency::.switch_cpus14.data 102462840133                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total 102462840133                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_accesses::.cpu14.data     67099460                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::.switch_cpus14.data     31973712                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total     99073172                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_miss_rate::.cpu14.data     0.008820                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::.switch_cpus14.data     0.038819                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.018501                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_miss_latency::.switch_cpus14.data 82551.833261                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 55899.534274                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_mshr_hits::.switch_cpus14.data       838502                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total       838502                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_misses::.switch_cpus14.data       402692                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total       402692                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_miss_latency::.switch_cpus14.data  32900479269                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total  32900479269                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::.switch_cpus14.data     0.012594                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.004065                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus14.data 81701.348100                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 81701.348100                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::.cpu14.data      3155016                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::.switch_cpus14.data       750764                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total      3905780                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_misses::.cpu14.data        13673                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::.switch_cpus14.data        93540                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total       107213                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_miss_latency::.switch_cpus14.data   4798691798                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total   4798691798                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_accesses::.cpu14.data      3168689                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::.switch_cpus14.data       844304                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total      4012993                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_miss_rate::.cpu14.data     0.004315                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::.switch_cpus14.data     0.110789                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.026716                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus14.data 51300.959996                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 44758.488224                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_mshr_hits::.switch_cpus14.data        61480                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total        61480                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_misses::.switch_cpus14.data        32060                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total        32060                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus14.data   1024888598                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total   1024888598                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus14.data     0.037972                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.007989                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus14.data 31967.829008                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31967.829008                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::.cpu14.data      3104033                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::.switch_cpus14.data       721938                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total      3825971                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_misses::.cpu14.data        57852                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::.switch_cpus14.data        51083                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total       108935                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_miss_latency::.switch_cpus14.data    833742306                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total    833742306                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_accesses::.cpu14.data      3161885                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::.switch_cpus14.data       773021                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total      3934906                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_miss_rate::.cpu14.data     0.018297                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::.switch_cpus14.data     0.066082                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.027684                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_miss_latency::.switch_cpus14.data 16321.326195                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  7653.576041                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_mshr_misses::.switch_cpus14.data        38054                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total        38054                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus14.data    661892263                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total    661892263                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus14.data     0.049228                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.009671                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus14.data 17393.500368                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 17393.500368                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_miss_latency::.switch_cpus14.data     49975852                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total     49975852                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus14.data     44355724                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total     44355724                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.tags.tagsinuse          48.705189                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs         228515657                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs        10320401                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           22.142130                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    206952689276                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::.cpu14.data    29.559353                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::.switch_cpus14.data    19.145836                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::.cpu14.data     0.461865                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::.switch_cpus14.data     0.299154                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.761019                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses       242493287                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses      242493287                       # Number of data accesses
system.cpu15.numPwrStateTransitions               176                       # Number of power state transitions
system.cpu15.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean   168525.919540                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::stdev  234447.936714                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10           87    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value         3905                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value       863485                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total            87                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON  957941749251                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED     14661755                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::OFF 443156213515                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.demand_hits::.cpu15.inst    350887559                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::.switch_cpus15.inst     28235447                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total      379123006                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::.cpu15.inst    350887559                       # number of overall hits
system.cpu15.icache.overall_hits::.switch_cpus15.inst     28235447                       # number of overall hits
system.cpu15.icache.overall_hits::total     379123006                       # number of overall hits
system.cpu15.icache.demand_misses::.cpu15.inst          187                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::.switch_cpus15.inst           66                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          253                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::.cpu15.inst          187                       # number of overall misses
system.cpu15.icache.overall_misses::.switch_cpus15.inst           66                       # number of overall misses
system.cpu15.icache.overall_misses::total          253                       # number of overall misses
system.cpu15.icache.demand_miss_latency::.switch_cpus15.inst      9331850                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      9331850                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::.switch_cpus15.inst      9331850                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      9331850                       # number of overall miss cycles
system.cpu15.icache.demand_accesses::.cpu15.inst    350887746                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::.switch_cpus15.inst     28235513                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total    379123259                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::.cpu15.inst    350887746                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::.switch_cpus15.inst     28235513                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total    379123259                       # number of overall (read+write) accesses
system.cpu15.icache.demand_miss_rate::.cpu15.inst     0.000001                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::.switch_cpus15.inst     0.000002                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::.cpu15.inst     0.000001                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::.switch_cpus15.inst     0.000002                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu15.icache.demand_avg_miss_latency::.switch_cpus15.inst 141391.666667                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 36884.782609                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::.switch_cpus15.inst 141391.666667                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 36884.782609                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           96                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           96                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.demand_mshr_hits::.switch_cpus15.inst            5                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::.switch_cpus15.inst            5                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu15.icache.demand_mshr_misses::.switch_cpus15.inst           61                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::.switch_cpus15.inst           61                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu15.icache.demand_mshr_miss_latency::.switch_cpus15.inst      8685034                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      8685034                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::.switch_cpus15.inst      8685034                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      8685034                       # number of overall MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::.switch_cpus15.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::.switch_cpus15.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu15.icache.demand_avg_mshr_miss_latency::.switch_cpus15.inst 142377.606557                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 142377.606557                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::.switch_cpus15.inst 142377.606557                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 142377.606557                       # average overall mshr miss latency
system.cpu15.icache.replacements                    0                       # number of replacements
system.cpu15.icache.ReadReq_hits::.cpu15.inst    350887559                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::.switch_cpus15.inst     28235447                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total     379123006                       # number of ReadReq hits
system.cpu15.icache.ReadReq_misses::.cpu15.inst          187                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::.switch_cpus15.inst           66                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          253                       # number of ReadReq misses
system.cpu15.icache.ReadReq_miss_latency::.switch_cpus15.inst      9331850                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      9331850                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_accesses::.cpu15.inst    350887746                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::.switch_cpus15.inst     28235513                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total    379123259                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_miss_rate::.cpu15.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::.switch_cpus15.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_avg_miss_latency::.switch_cpus15.inst 141391.666667                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 36884.782609                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_mshr_hits::.switch_cpus15.inst            5                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::.switch_cpus15.inst           61                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::.switch_cpus15.inst      8685034                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      8685034                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::.switch_cpus15.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.inst 142377.606557                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 142377.606557                       # average ReadReq mshr miss latency
system.cpu15.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.tags.tagsinuse         169.772887                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         379123254                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             248                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        1528722.798387                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    206954637802                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::.cpu15.inst   151.349266                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::.switch_cpus15.inst    18.423621                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::.cpu15.inst     0.242547                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::.switch_cpus15.inst     0.029525                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.272072                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          248                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          248                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.397436                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses     14785807349                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses    14785807349                       # Number of data accesses
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.demand_hits::.cpu15.data    143272692                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::.switch_cpus15.data     67120655                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      210393347                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::.cpu15.data    143272692                       # number of overall hits
system.cpu15.dcache.overall_hits::.switch_cpus15.data     67120655                       # number of overall hits
system.cpu15.dcache.overall_hits::total     210393347                       # number of overall hits
system.cpu15.dcache.demand_misses::.cpu15.data      6647292                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::.switch_cpus15.data      7287785                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total     13935077                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::.cpu15.data      6647292                       # number of overall misses
system.cpu15.dcache.overall_misses::.switch_cpus15.data      7287785                       # number of overall misses
system.cpu15.dcache.overall_misses::total     13935077                       # number of overall misses
system.cpu15.dcache.demand_miss_latency::.switch_cpus15.data 779164812445                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total 779164812445                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::.switch_cpus15.data 779164812445                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total 779164812445                       # number of overall miss cycles
system.cpu15.dcache.demand_accesses::.cpu15.data    149919984                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::.switch_cpus15.data     74408440                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    224328424                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::.cpu15.data    149919984                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::.switch_cpus15.data     74408440                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    224328424                       # number of overall (read+write) accesses
system.cpu15.dcache.demand_miss_rate::.cpu15.data     0.044339                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::.switch_cpus15.data     0.097943                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.062119                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::.cpu15.data     0.044339                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::.switch_cpus15.data     0.097943                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.062119                       # miss rate for overall accesses
system.cpu15.dcache.demand_avg_miss_latency::.switch_cpus15.data 106913.803363                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 55913.922287                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::.switch_cpus15.data 106913.803363                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 55913.922287                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs      1185297                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets         4816                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs           67276                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets           190                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    17.618423                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets    25.347368                       # average number of cycles each access was blocked
system.cpu15.dcache.writebacks::.writebacks      1664087                       # number of writebacks
system.cpu15.dcache.writebacks::total         1664087                       # number of writebacks
system.cpu15.dcache.demand_mshr_hits::.switch_cpus15.data      3596536                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total      3596536                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::.switch_cpus15.data      3596536                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total      3596536                       # number of overall MSHR hits
system.cpu15.dcache.demand_mshr_misses::.switch_cpus15.data      3691249                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total      3691249                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::.switch_cpus15.data      3691249                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total      3691249                       # number of overall MSHR misses
system.cpu15.dcache.demand_mshr_miss_latency::.switch_cpus15.data 396237798751                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total 396237798751                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::.switch_cpus15.data 396237798751                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total 396237798751                       # number of overall MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::.switch_cpus15.data     0.049608                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.016455                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::.switch_cpus15.data     0.049608                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.016455                       # mshr miss rate for overall accesses
system.cpu15.dcache.demand_avg_mshr_miss_latency::.switch_cpus15.data 107345.182823                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 107345.182823                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::.switch_cpus15.data 107345.182823                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 107345.182823                       # average overall mshr miss latency
system.cpu15.dcache.replacements              9945718                       # number of replacements
system.cpu15.dcache.ReadReq_hits::.cpu15.data     76731422                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::.switch_cpus15.data     36295528                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total     113026950                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_misses::.cpu15.data      6057847                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::.switch_cpus15.data      6074806                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total     12132653                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_miss_latency::.switch_cpus15.data 679595304786                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total 679595304786                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_accesses::.cpu15.data     82789269                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::.switch_cpus15.data     42370334                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total    125159603                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_miss_rate::.cpu15.data     0.073172                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::.switch_cpus15.data     0.143374                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.096937                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::.switch_cpus15.data 111871.112392                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 56013.742813                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_mshr_hits::.switch_cpus15.data      2777486                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total      2777486                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::.switch_cpus15.data      3297320                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total      3297320                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::.switch_cpus15.data 364185774494                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total 364185774494                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::.switch_cpus15.data     0.077821                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.026345                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.data 110449.023599                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 110449.023599                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_hits::.cpu15.data     66541270                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::.switch_cpus15.data     30825127                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total     97366397                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_misses::.cpu15.data       589445                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::.switch_cpus15.data      1212979                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total      1802424                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_miss_latency::.switch_cpus15.data  99569507659                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total  99569507659                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_accesses::.cpu15.data     67130715                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::.switch_cpus15.data     32038106                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total     99168821                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_miss_rate::.cpu15.data     0.008781                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::.switch_cpus15.data     0.037861                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.018175                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_miss_latency::.switch_cpus15.data 82086.753076                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 55242.000583                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_mshr_hits::.switch_cpus15.data       819050                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total       819050                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_misses::.switch_cpus15.data       393929                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total       393929                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_miss_latency::.switch_cpus15.data  32052024257                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total  32052024257                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::.switch_cpus15.data     0.012296                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.003972                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus15.data 81364.977590                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 81364.977590                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::.cpu15.data      3141979                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::.switch_cpus15.data       773089                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total      3915068                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_misses::.cpu15.data        13157                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::.switch_cpus15.data        97955                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total       111112                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_miss_latency::.switch_cpus15.data   5101692110                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total   5101692110                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_accesses::.cpu15.data      3155136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::.switch_cpus15.data       871044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total      4026180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_miss_rate::.cpu15.data     0.004170                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::.switch_cpus15.data     0.112457                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.027597                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus15.data 52081.997958                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 45914.861671                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_mshr_hits::.switch_cpus15.data        64595                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total        64595                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_misses::.switch_cpus15.data        33360                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total        33360                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus15.data   1115047380                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total   1115047380                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus15.data     0.038299                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.008286                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus15.data 33424.681655                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33424.681655                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::.cpu15.data      3092551                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::.switch_cpus15.data       742519                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total      3835070                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_misses::.cpu15.data        56109                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::.switch_cpus15.data        52557                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total       108666                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_miss_latency::.switch_cpus15.data    876926000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total    876926000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_accesses::.cpu15.data      3148660                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::.switch_cpus15.data       795076                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total      3943736                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_miss_rate::.cpu15.data     0.017820                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::.switch_cpus15.data     0.066103                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.027554                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_miss_latency::.switch_cpus15.data 16685.236981                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  8069.920674                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_mshr_misses::.switch_cpus15.data        39938                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total        39938                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus15.data    695996762                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total    695996762                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus15.data     0.050232                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.010127                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus15.data 17426.930793                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 17426.930793                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_miss_latency::.switch_cpus15.data     47866586                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total     47866586                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus15.data     42504542                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total     42504542                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.tags.tagsinuse          48.348756                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         228661973                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs        10302675                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           22.194427                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    206954650304                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::.cpu15.data    29.212286                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::.switch_cpus15.data    19.136470                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::.cpu15.data     0.456442                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::.switch_cpus15.data     0.299007                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.755449                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       242601015                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      242601015                       # Number of data accesses
system.cpu16.numPwrStateTransitions               180                       # Number of power state transitions
system.cpu16.pwrStateClkGateDist::samples           89                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::mean   159314.786517                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::stdev  205722.915388                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::1000-5e+10           89    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::min_value         3949                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::max_value       753712                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::total            89                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateResidencyTicks::ON  957942231990                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::CLK_GATED     14179016                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::OFF 443156213515                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.demand_hits::.cpu16.inst    350951159                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::.switch_cpus16.inst     28036682                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total      378987841                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::.cpu16.inst    350951159                       # number of overall hits
system.cpu16.icache.overall_hits::.switch_cpus16.inst     28036682                       # number of overall hits
system.cpu16.icache.overall_hits::total     378987841                       # number of overall hits
system.cpu16.icache.demand_misses::.cpu16.inst          189                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::.switch_cpus16.inst           62                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total          251                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::.cpu16.inst          189                       # number of overall misses
system.cpu16.icache.overall_misses::.switch_cpus16.inst           62                       # number of overall misses
system.cpu16.icache.overall_misses::total          251                       # number of overall misses
system.cpu16.icache.demand_miss_latency::.switch_cpus16.inst      9633684                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total      9633684                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::.switch_cpus16.inst      9633684                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total      9633684                       # number of overall miss cycles
system.cpu16.icache.demand_accesses::.cpu16.inst    350951348                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::.switch_cpus16.inst     28036744                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total    378988092                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::.cpu16.inst    350951348                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::.switch_cpus16.inst     28036744                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total    378988092                       # number of overall (read+write) accesses
system.cpu16.icache.demand_miss_rate::.cpu16.inst     0.000001                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::.switch_cpus16.inst     0.000002                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::.cpu16.inst     0.000001                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::.switch_cpus16.inst     0.000002                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu16.icache.demand_avg_miss_latency::.switch_cpus16.inst       155382                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total 38381.211155                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::.switch_cpus16.inst       155382                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total 38381.211155                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs           52                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.demand_mshr_hits::.switch_cpus16.inst            7                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::.switch_cpus16.inst            7                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu16.icache.demand_mshr_misses::.switch_cpus16.inst           55                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::.switch_cpus16.inst           55                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu16.icache.demand_mshr_miss_latency::.switch_cpus16.inst      8495976                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total      8495976                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::.switch_cpus16.inst      8495976                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total      8495976                       # number of overall MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_rate::.switch_cpus16.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::.switch_cpus16.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu16.icache.demand_avg_mshr_miss_latency::.switch_cpus16.inst 154472.290909                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total 154472.290909                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::.switch_cpus16.inst 154472.290909                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total 154472.290909                       # average overall mshr miss latency
system.cpu16.icache.replacements                    0                       # number of replacements
system.cpu16.icache.ReadReq_hits::.cpu16.inst    350951159                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::.switch_cpus16.inst     28036682                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total     378987841                       # number of ReadReq hits
system.cpu16.icache.ReadReq_misses::.cpu16.inst          189                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::.switch_cpus16.inst           62                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total          251                       # number of ReadReq misses
system.cpu16.icache.ReadReq_miss_latency::.switch_cpus16.inst      9633684                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total      9633684                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_accesses::.cpu16.inst    350951348                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::.switch_cpus16.inst     28036744                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total    378988092                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_miss_rate::.cpu16.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::.switch_cpus16.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_avg_miss_latency::.switch_cpus16.inst       155382                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total 38381.211155                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_mshr_hits::.switch_cpus16.inst            7                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::.switch_cpus16.inst           55                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::.switch_cpus16.inst      8495976                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total      8495976                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::.switch_cpus16.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.inst 154472.290909                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total 154472.290909                       # average ReadReq mshr miss latency
system.cpu16.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.tags.tagsinuse         169.664937                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs         378988085                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs             244                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs        1553229.856557                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle    206956598830                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::.cpu16.inst   152.791707                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_blocks::.switch_cpus16.inst    16.873230                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::.cpu16.inst     0.244859                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::.switch_cpus16.inst     0.027040                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.271899                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          244                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          244                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.391026                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses     14780535832                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses    14780535832                       # Number of data accesses
system.cpu16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.demand_hits::.cpu16.data    143118605                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::.switch_cpus16.data     66936660                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total      210055265                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::.cpu16.data    143118605                       # number of overall hits
system.cpu16.dcache.overall_hits::.switch_cpus16.data     66936660                       # number of overall hits
system.cpu16.dcache.overall_hits::total     210055265                       # number of overall hits
system.cpu16.dcache.demand_misses::.cpu16.data      6650405                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::.switch_cpus16.data      7286162                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total     13936567                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::.cpu16.data      6650405                       # number of overall misses
system.cpu16.dcache.overall_misses::.switch_cpus16.data      7286162                       # number of overall misses
system.cpu16.dcache.overall_misses::total     13936567                       # number of overall misses
system.cpu16.dcache.demand_miss_latency::.switch_cpus16.data 786483454875                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total 786483454875                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::.switch_cpus16.data 786483454875                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total 786483454875                       # number of overall miss cycles
system.cpu16.dcache.demand_accesses::.cpu16.data    149769010                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::.switch_cpus16.data     74222822                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total    223991832                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::.cpu16.data    149769010                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::.switch_cpus16.data     74222822                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total    223991832                       # number of overall (read+write) accesses
system.cpu16.dcache.demand_miss_rate::.cpu16.data     0.044404                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::.switch_cpus16.data     0.098166                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.062219                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::.cpu16.data     0.044404                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::.switch_cpus16.data     0.098166                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.062219                       # miss rate for overall accesses
system.cpu16.dcache.demand_avg_miss_latency::.switch_cpus16.data 107942.076346                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 56433.083906                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::.switch_cpus16.data 107942.076346                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 56433.083906                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs      1153424                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets         5551                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs           65733                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets           190                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs    17.547107                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets    29.215789                       # average number of cycles each access was blocked
system.cpu16.dcache.writebacks::.writebacks      1662424                       # number of writebacks
system.cpu16.dcache.writebacks::total         1662424                       # number of writebacks
system.cpu16.dcache.demand_mshr_hits::.switch_cpus16.data      3603790                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total      3603790                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::.switch_cpus16.data      3603790                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total      3603790                       # number of overall MSHR hits
system.cpu16.dcache.demand_mshr_misses::.switch_cpus16.data      3682372                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total      3682372                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::.switch_cpus16.data      3682372                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total      3682372                       # number of overall MSHR misses
system.cpu16.dcache.demand_mshr_miss_latency::.switch_cpus16.data 398722381771                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total 398722381771                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::.switch_cpus16.data 398722381771                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total 398722381771                       # number of overall MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_rate::.switch_cpus16.data     0.049612                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.016440                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::.switch_cpus16.data     0.049612                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.016440                       # mshr miss rate for overall accesses
system.cpu16.dcache.demand_avg_mshr_miss_latency::.switch_cpus16.data 108278.680636                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 108278.680636                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::.switch_cpus16.data 108278.680636                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 108278.680636                       # average overall mshr miss latency
system.cpu16.dcache.replacements              9944364                       # number of replacements
system.cpu16.dcache.ReadReq_hits::.cpu16.data     76610198                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::.switch_cpus16.data     36287807                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total     112898005                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_misses::.cpu16.data      6065074                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::.switch_cpus16.data      6054744                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total     12119818                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_miss_latency::.switch_cpus16.data 679584787482                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total 679584787482                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_accesses::.cpu16.data     82675272                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::.switch_cpus16.data     42342551                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total    125017823                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_miss_rate::.cpu16.data     0.073360                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::.switch_cpus16.data     0.142994                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.096945                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::.switch_cpus16.data 112240.053003                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 56072.194111                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_mshr_hits::.switch_cpus16.data      2771957                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total      2771957                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::.switch_cpus16.data      3282787                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total      3282787                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::.switch_cpus16.data 363995783956                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total 363995783956                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::.switch_cpus16.data     0.077529                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.026259                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.data 110880.110088                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 110880.110088                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_hits::.cpu16.data     66508407                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::.switch_cpus16.data     30648853                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total     97157260                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_misses::.cpu16.data       585331                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::.switch_cpus16.data      1231418                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total      1816749                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_miss_latency::.switch_cpus16.data 106898667393                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total 106898667393                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_accesses::.cpu16.data     67093738                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::.switch_cpus16.data     31880271                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total     98974009                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_miss_rate::.cpu16.data     0.008724                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::.switch_cpus16.data     0.038626                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.018356                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_miss_latency::.switch_cpus16.data 86809.407848                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 58840.636430                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_mshr_hits::.switch_cpus16.data       831833                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total       831833                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_misses::.switch_cpus16.data       399585                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total       399585                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_miss_latency::.switch_cpus16.data  34726597815                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total  34726597815                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_rate::.switch_cpus16.data     0.012534                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.004037                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus16.data 86906.660197                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 86906.660197                       # average WriteReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_hits::.cpu16.data      3161765                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::.switch_cpus16.data       738784                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total      3900549                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_misses::.cpu16.data        13101                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::.switch_cpus16.data        92964                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total       106065                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_miss_latency::.switch_cpus16.data   4881476496                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total   4881476496                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_accesses::.cpu16.data      3174866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::.switch_cpus16.data       831748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total      4006614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_miss_rate::.cpu16.data     0.004126                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::.switch_cpus16.data     0.111769                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.026472                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus16.data 52509.320769                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 46023.443134                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_mshr_hits::.switch_cpus16.data        61268                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::total        61268                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_misses::.switch_cpus16.data        31696                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total        31696                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus16.data   1025331736                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total   1025331736                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus16.data     0.038108                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.007911                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus16.data 32348.931600                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32348.931600                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_hits::.cpu16.data      3111464                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::.switch_cpus16.data       708790                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total      3820254                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_misses::.cpu16.data        57048                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::.switch_cpus16.data        50584                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total       107632                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_miss_latency::.switch_cpus16.data    840884520                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total    840884520                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_accesses::.cpu16.data      3168512                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::.switch_cpus16.data       759374                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total      3927886                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_miss_rate::.cpu16.data     0.018005                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::.switch_cpus16.data     0.066613                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.027402                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_miss_latency::.switch_cpus16.data 16623.527598                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total  7812.588450                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_mshr_misses::.switch_cpus16.data        38375                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total        38375                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus16.data    667496310                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total    667496310                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus16.data     0.050535                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total     0.009770                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus16.data 17394.040651                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total 17394.040651                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_miss_latency::.switch_cpus16.data     50027646                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total     50027646                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus16.data     44410594                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total     44410594                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.tags.tagsinuse          48.395894                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs         228284934                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs        10296510                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs           22.171098                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle    206956611332                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::.cpu16.data    29.208649                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_blocks::.switch_cpus16.data    19.187245                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::.cpu16.data     0.456385                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::.switch_cpus16.data     0.299801                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.756186                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses       242222842                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses      242222842                       # Number of data accesses
system.cpu17.numPwrStateTransitions               158                       # Number of power state transitions
system.cpu17.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::mean   141570.153846                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::stdev  187684.906131                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::1000-5e+10           78    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::min_value         3794                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::max_value       720216                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::total            78                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateResidencyTicks::ON  957945368534                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::CLK_GATED     11042472                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::OFF 443156213515                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.demand_hits::.cpu17.inst    350848569                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::.switch_cpus17.inst     28234329                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::total      379082898                       # number of demand (read+write) hits
system.cpu17.icache.overall_hits::.cpu17.inst    350848569                       # number of overall hits
system.cpu17.icache.overall_hits::.switch_cpus17.inst     28234329                       # number of overall hits
system.cpu17.icache.overall_hits::total     379082898                       # number of overall hits
system.cpu17.icache.demand_misses::.cpu17.inst          187                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::.switch_cpus17.inst           65                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::total          252                       # number of demand (read+write) misses
system.cpu17.icache.overall_misses::.cpu17.inst          187                       # number of overall misses
system.cpu17.icache.overall_misses::.switch_cpus17.inst           65                       # number of overall misses
system.cpu17.icache.overall_misses::total          252                       # number of overall misses
system.cpu17.icache.demand_miss_latency::.switch_cpus17.inst      9187184                       # number of demand (read+write) miss cycles
system.cpu17.icache.demand_miss_latency::total      9187184                       # number of demand (read+write) miss cycles
system.cpu17.icache.overall_miss_latency::.switch_cpus17.inst      9187184                       # number of overall miss cycles
system.cpu17.icache.overall_miss_latency::total      9187184                       # number of overall miss cycles
system.cpu17.icache.demand_accesses::.cpu17.inst    350848756                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::.switch_cpus17.inst     28234394                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::total    379083150                       # number of demand (read+write) accesses
system.cpu17.icache.overall_accesses::.cpu17.inst    350848756                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::.switch_cpus17.inst     28234394                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::total    379083150                       # number of overall (read+write) accesses
system.cpu17.icache.demand_miss_rate::.cpu17.inst     0.000001                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::.switch_cpus17.inst     0.000002                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu17.icache.overall_miss_rate::.cpu17.inst     0.000001                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::.switch_cpus17.inst     0.000002                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu17.icache.demand_avg_miss_latency::.switch_cpus17.inst 141341.292308                       # average overall miss latency
system.cpu17.icache.demand_avg_miss_latency::total 36457.079365                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::.switch_cpus17.inst 141341.292308                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::total 36457.079365                       # average overall miss latency
system.cpu17.icache.blocked_cycles::no_mshrs           76                       # number of cycles access was blocked
system.cpu17.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.icache.avg_blocked_cycles::no_mshrs    25.333333                       # average number of cycles each access was blocked
system.cpu17.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.icache.demand_mshr_hits::.switch_cpus17.inst            7                       # number of demand (read+write) MSHR hits
system.cpu17.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu17.icache.overall_mshr_hits::.switch_cpus17.inst            7                       # number of overall MSHR hits
system.cpu17.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu17.icache.demand_mshr_misses::.switch_cpus17.inst           58                       # number of demand (read+write) MSHR misses
system.cpu17.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu17.icache.overall_mshr_misses::.switch_cpus17.inst           58                       # number of overall MSHR misses
system.cpu17.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu17.icache.demand_mshr_miss_latency::.switch_cpus17.inst      8312238                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_latency::total      8312238                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::.switch_cpus17.inst      8312238                       # number of overall MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::total      8312238                       # number of overall MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_rate::.switch_cpus17.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu17.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu17.icache.overall_mshr_miss_rate::.switch_cpus17.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu17.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu17.icache.demand_avg_mshr_miss_latency::.switch_cpus17.inst 143314.448276                       # average overall mshr miss latency
system.cpu17.icache.demand_avg_mshr_miss_latency::total 143314.448276                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::.switch_cpus17.inst 143314.448276                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::total 143314.448276                       # average overall mshr miss latency
system.cpu17.icache.replacements                    0                       # number of replacements
system.cpu17.icache.ReadReq_hits::.cpu17.inst    350848569                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::.switch_cpus17.inst     28234329                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::total     379082898                       # number of ReadReq hits
system.cpu17.icache.ReadReq_misses::.cpu17.inst          187                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::.switch_cpus17.inst           65                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::total          252                       # number of ReadReq misses
system.cpu17.icache.ReadReq_miss_latency::.switch_cpus17.inst      9187184                       # number of ReadReq miss cycles
system.cpu17.icache.ReadReq_miss_latency::total      9187184                       # number of ReadReq miss cycles
system.cpu17.icache.ReadReq_accesses::.cpu17.inst    350848756                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::.switch_cpus17.inst     28234394                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::total    379083150                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_miss_rate::.cpu17.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::.switch_cpus17.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_avg_miss_latency::.switch_cpus17.inst 141341.292308                       # average ReadReq miss latency
system.cpu17.icache.ReadReq_avg_miss_latency::total 36457.079365                       # average ReadReq miss latency
system.cpu17.icache.ReadReq_mshr_hits::.switch_cpus17.inst            7                       # number of ReadReq MSHR hits
system.cpu17.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu17.icache.ReadReq_mshr_misses::.switch_cpus17.inst           58                       # number of ReadReq MSHR misses
system.cpu17.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu17.icache.ReadReq_mshr_miss_latency::.switch_cpus17.inst      8312238                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_latency::total      8312238                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_rate::.switch_cpus17.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus17.inst 143314.448276                       # average ReadReq mshr miss latency
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::total 143314.448276                       # average ReadReq mshr miss latency
system.cpu17.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.tags.tagsinuse         168.648197                       # Cycle average of tags in use
system.cpu17.icache.tags.total_refs         379083143                       # Total number of references to valid blocks.
system.cpu17.icache.tags.sampled_refs             245                       # Sample count of references to valid blocks.
system.cpu17.icache.tags.avg_refs        1547278.134694                       # Average number of references to valid blocks.
system.cpu17.icache.tags.warmup_cycle    206958561644                       # Cycle when the warmup percentage was hit.
system.cpu17.icache.tags.occ_blocks::.cpu17.inst   151.391044                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_blocks::.switch_cpus17.inst    17.257154                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_percent::.cpu17.inst     0.242614                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::.switch_cpus17.inst     0.027656                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::total     0.270270                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::4          245                       # Occupied blocks per task id
system.cpu17.icache.tags.occ_task_id_percent::1024     0.392628                       # Percentage of cache occupancy per task id
system.cpu17.icache.tags.tag_accesses     14784243095                       # Number of tag accesses
system.cpu17.icache.tags.data_accesses    14784243095                       # Number of data accesses
system.cpu17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.demand_hits::.cpu17.data    143348960                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::.switch_cpus17.data     67265183                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::total      210614143                       # number of demand (read+write) hits
system.cpu17.dcache.overall_hits::.cpu17.data    143348960                       # number of overall hits
system.cpu17.dcache.overall_hits::.switch_cpus17.data     67265183                       # number of overall hits
system.cpu17.dcache.overall_hits::total     210614143                       # number of overall hits
system.cpu17.dcache.demand_misses::.cpu17.data      6646257                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::.switch_cpus17.data      7313462                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::total     13959719                       # number of demand (read+write) misses
system.cpu17.dcache.overall_misses::.cpu17.data      6646257                       # number of overall misses
system.cpu17.dcache.overall_misses::.switch_cpus17.data      7313462                       # number of overall misses
system.cpu17.dcache.overall_misses::total     13959719                       # number of overall misses
system.cpu17.dcache.demand_miss_latency::.switch_cpus17.data 783436001658                       # number of demand (read+write) miss cycles
system.cpu17.dcache.demand_miss_latency::total 783436001658                       # number of demand (read+write) miss cycles
system.cpu17.dcache.overall_miss_latency::.switch_cpus17.data 783436001658                       # number of overall miss cycles
system.cpu17.dcache.overall_miss_latency::total 783436001658                       # number of overall miss cycles
system.cpu17.dcache.demand_accesses::.cpu17.data    149995217                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::.switch_cpus17.data     74578645                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::total    224573862                       # number of demand (read+write) accesses
system.cpu17.dcache.overall_accesses::.cpu17.data    149995217                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::.switch_cpus17.data     74578645                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::total    224573862                       # number of overall (read+write) accesses
system.cpu17.dcache.demand_miss_rate::.cpu17.data     0.044310                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::.switch_cpus17.data     0.098064                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::total     0.062161                       # miss rate for demand accesses
system.cpu17.dcache.overall_miss_rate::.cpu17.data     0.044310                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::.switch_cpus17.data     0.098064                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::total     0.062161                       # miss rate for overall accesses
system.cpu17.dcache.demand_avg_miss_latency::.switch_cpus17.data 107122.454681                       # average overall miss latency
system.cpu17.dcache.demand_avg_miss_latency::total 56121.187085                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::.switch_cpus17.data 107122.454681                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::total 56121.187085                       # average overall miss latency
system.cpu17.dcache.blocked_cycles::no_mshrs      1147025                       # number of cycles access was blocked
system.cpu17.dcache.blocked_cycles::no_targets         6076                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_mshrs           66700                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_targets           268                       # number of cycles access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_mshrs    17.196777                       # average number of cycles each access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_targets    22.671642                       # average number of cycles each access was blocked
system.cpu17.dcache.writebacks::.writebacks      1661712                       # number of writebacks
system.cpu17.dcache.writebacks::total         1661712                       # number of writebacks
system.cpu17.dcache.demand_mshr_hits::.switch_cpus17.data      3612116                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.demand_mshr_hits::total      3612116                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.overall_mshr_hits::.switch_cpus17.data      3612116                       # number of overall MSHR hits
system.cpu17.dcache.overall_mshr_hits::total      3612116                       # number of overall MSHR hits
system.cpu17.dcache.demand_mshr_misses::.switch_cpus17.data      3701346                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.demand_mshr_misses::total      3701346                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.overall_mshr_misses::.switch_cpus17.data      3701346                       # number of overall MSHR misses
system.cpu17.dcache.overall_mshr_misses::total      3701346                       # number of overall MSHR misses
system.cpu17.dcache.demand_mshr_miss_latency::.switch_cpus17.data 396969156096                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::total 396969156096                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::.switch_cpus17.data 396969156096                       # number of overall MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::total 396969156096                       # number of overall MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_rate::.switch_cpus17.data     0.049630                       # mshr miss rate for demand accesses
system.cpu17.dcache.demand_mshr_miss_rate::total     0.016482                       # mshr miss rate for demand accesses
system.cpu17.dcache.overall_mshr_miss_rate::.switch_cpus17.data     0.049630                       # mshr miss rate for overall accesses
system.cpu17.dcache.overall_mshr_miss_rate::total     0.016482                       # mshr miss rate for overall accesses
system.cpu17.dcache.demand_avg_mshr_miss_latency::.switch_cpus17.data 107249.945316                       # average overall mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::total 107249.945316                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::.switch_cpus17.data 107249.945316                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::total 107249.945316                       # average overall mshr miss latency
system.cpu17.dcache.replacements              9960949                       # number of replacements
system.cpu17.dcache.ReadReq_hits::.cpu17.data     76786639                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::.switch_cpus17.data     36405162                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::total     113191801                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_misses::.cpu17.data      6055048                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::.switch_cpus17.data      6091872                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::total     12146920                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_miss_latency::.switch_cpus17.data 680687710244                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_miss_latency::total 680687710244                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_accesses::.cpu17.data     82841687                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::.switch_cpus17.data     42497034                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::total    125338721                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_miss_rate::.cpu17.data     0.073092                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::.switch_cpus17.data     0.143348                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::total     0.096913                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_miss_latency::.switch_cpus17.data 111737.034239                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_avg_miss_latency::total 56037.885344                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_mshr_hits::.switch_cpus17.data      2787895                       # number of ReadReq MSHR hits
system.cpu17.dcache.ReadReq_mshr_hits::total      2787895                       # number of ReadReq MSHR hits
system.cpu17.dcache.ReadReq_mshr_misses::.switch_cpus17.data      3303977                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_misses::total      3303977                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_miss_latency::.switch_cpus17.data 364092086554                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_latency::total 364092086554                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_rate::.switch_cpus17.data     0.077746                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_mshr_miss_rate::total     0.026360                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus17.data 110198.129876                       # average ReadReq mshr miss latency
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::total 110198.129876                       # average ReadReq mshr miss latency
system.cpu17.dcache.WriteReq_hits::.cpu17.data     66562321                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::.switch_cpus17.data     30860021                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::total     97422342                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_misses::.cpu17.data       591209                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::.switch_cpus17.data      1221590                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::total      1812799                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_miss_latency::.switch_cpus17.data 102748291414                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::total 102748291414                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_accesses::.cpu17.data     67153530                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::.switch_cpus17.data     32081611                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::total     99235141                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_miss_rate::.cpu17.data     0.008804                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::.switch_cpus17.data     0.038078                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::total     0.018268                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_miss_latency::.switch_cpus17.data 84110.291844                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::total 56679.362364                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_mshr_hits::.switch_cpus17.data       824221                       # number of WriteReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_hits::total       824221                       # number of WriteReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_misses::.switch_cpus17.data       397369                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::total       397369                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_miss_latency::.switch_cpus17.data  32877069542                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::total  32877069542                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_rate::.switch_cpus17.data     0.012386                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::total     0.004004                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus17.data 82736.875655                       # average WriteReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::total 82736.875655                       # average WriteReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_hits::.cpu17.data      3133797                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::.switch_cpus17.data       757626                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::total      3891423                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_misses::.cpu17.data        13129                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::.switch_cpus17.data        96372                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::total       109501                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_miss_latency::.switch_cpus17.data   4882332424                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::total   4882332424                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_accesses::.cpu17.data      3146926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::.switch_cpus17.data       853998                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::total      4000924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_miss_rate::.cpu17.data     0.004172                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::.switch_cpus17.data     0.112848                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::total     0.027369                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus17.data 50661.316814                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::total 44587.103533                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_mshr_hits::.switch_cpus17.data        63143                       # number of LoadLockedReq MSHR hits
system.cpu17.dcache.LoadLockedReq_mshr_hits::total        63143                       # number of LoadLockedReq MSHR hits
system.cpu17.dcache.LoadLockedReq_mshr_misses::.switch_cpus17.data        33229                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::total        33229                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus17.data   1014872674                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::total   1014872674                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus17.data     0.038910                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::total     0.008305                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus17.data 30541.775979                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30541.775979                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.StoreCondReq_hits::.cpu17.data      3085176                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::.switch_cpus17.data       727670                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::total      3812846                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_misses::.cpu17.data        55206                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::.switch_cpus17.data        52299                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::total       107505                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_miss_latency::.switch_cpus17.data    861394944                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondReq_miss_latency::total    861394944                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondReq_accesses::.cpu17.data      3140382                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::.switch_cpus17.data       779969                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::total      3920351                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_miss_rate::.cpu17.data     0.017579                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::.switch_cpus17.data     0.067053                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::total     0.027422                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_avg_miss_latency::.switch_cpus17.data 16470.581541                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondReq_avg_miss_latency::total  8012.603544                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondReq_mshr_misses::.switch_cpus17.data        39361                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_misses::total        39361                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus17.data    683775497                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::total    683775497                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus17.data     0.050465                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::total     0.010040                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus17.data 17371.903585                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::total 17371.903585                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_miss_latency::.switch_cpus17.data     52888818                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.StoreCondFailReq_miss_latency::total     52888818                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus17.data          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus17.data     46940320                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::total     46940320                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus17.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.tags.tagsinuse          48.751758                       # Cycle average of tags in use
system.cpu17.dcache.tags.total_refs         228843958                       # Total number of references to valid blocks.
system.cpu17.dcache.tags.sampled_refs        10313396                       # Sample count of references to valid blocks.
system.cpu17.dcache.tags.avg_refs           22.189001                       # Average number of references to valid blocks.
system.cpu17.dcache.tags.warmup_cycle    206958574146                       # Cycle when the warmup percentage was hit.
system.cpu17.dcache.tags.occ_blocks::.cpu17.data    29.607970                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_blocks::.switch_cpus17.data    19.143788                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_percent::.cpu17.data     0.462625                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::.switch_cpus17.data     0.299122                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::total     0.761746                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu17.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu17.dcache.tags.tag_accesses       242808533                       # Number of tag accesses
system.cpu17.dcache.tags.data_accesses      242808533                       # Number of data accesses
system.cpu10.numPwrStateTransitions               162                       # Number of power state transitions
system.cpu10.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean   183716.850000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::stdev  230119.371766                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10           80    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value         4109                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value       802843                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total            80                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  957941713658                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     14697348                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::OFF 443156213515                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.demand_hits::.cpu10.inst    350862845                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::.switch_cpus10.inst     28223697                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total      379086542                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::.cpu10.inst    350862845                       # number of overall hits
system.cpu10.icache.overall_hits::.switch_cpus10.inst     28223697                       # number of overall hits
system.cpu10.icache.overall_hits::total     379086542                       # number of overall hits
system.cpu10.icache.demand_misses::.cpu10.inst          214                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::.switch_cpus10.inst           67                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          281                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::.cpu10.inst          214                       # number of overall misses
system.cpu10.icache.overall_misses::.switch_cpus10.inst           67                       # number of overall misses
system.cpu10.icache.overall_misses::total          281                       # number of overall misses
system.cpu10.icache.demand_miss_latency::.switch_cpus10.inst      9719412                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      9719412                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::.switch_cpus10.inst      9719412                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      9719412                       # number of overall miss cycles
system.cpu10.icache.demand_accesses::.cpu10.inst    350863059                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::.switch_cpus10.inst     28223764                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total    379086823                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::.cpu10.inst    350863059                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::.switch_cpus10.inst     28223764                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total    379086823                       # number of overall (read+write) accesses
system.cpu10.icache.demand_miss_rate::.cpu10.inst     0.000001                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::.switch_cpus10.inst     0.000002                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::.cpu10.inst     0.000001                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::.switch_cpus10.inst     0.000002                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu10.icache.demand_avg_miss_latency::.switch_cpus10.inst 145065.850746                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 34588.654804                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::.switch_cpus10.inst 145065.850746                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 34588.654804                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           96                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           48                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.demand_mshr_hits::.switch_cpus10.inst            7                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::.switch_cpus10.inst            7                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu10.icache.demand_mshr_misses::.switch_cpus10.inst           60                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           60                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::.switch_cpus10.inst           60                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           60                       # number of overall MSHR misses
system.cpu10.icache.demand_mshr_miss_latency::.switch_cpus10.inst      8839246                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      8839246                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::.switch_cpus10.inst      8839246                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      8839246                       # number of overall MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::.switch_cpus10.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::.switch_cpus10.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu10.icache.demand_avg_mshr_miss_latency::.switch_cpus10.inst 147320.766667                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 147320.766667                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::.switch_cpus10.inst 147320.766667                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 147320.766667                       # average overall mshr miss latency
system.cpu10.icache.replacements                    0                       # number of replacements
system.cpu10.icache.ReadReq_hits::.cpu10.inst    350862845                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::.switch_cpus10.inst     28223697                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total     379086542                       # number of ReadReq hits
system.cpu10.icache.ReadReq_misses::.cpu10.inst          214                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::.switch_cpus10.inst           67                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          281                       # number of ReadReq misses
system.cpu10.icache.ReadReq_miss_latency::.switch_cpus10.inst      9719412                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      9719412                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_accesses::.cpu10.inst    350863059                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::.switch_cpus10.inst     28223764                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total    379086823                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_miss_rate::.cpu10.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::.switch_cpus10.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_avg_miss_latency::.switch_cpus10.inst 145065.850746                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 34588.654804                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_mshr_hits::.switch_cpus10.inst            7                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::.switch_cpus10.inst           60                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           60                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::.switch_cpus10.inst      8839246                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      8839246                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::.switch_cpus10.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.inst 147320.766667                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 147320.766667                       # average ReadReq mshr miss latency
system.cpu10.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.tags.tagsinuse         191.696222                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         379086816                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             274                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        1383528.525547                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    206944673708                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::.cpu10.inst   174.079754                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::.switch_cpus10.inst    17.616468                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::.cpu10.inst     0.278974                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::.switch_cpus10.inst     0.028232                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.307205                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          274                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.439103                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses     14784386371                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses    14784386371                       # Number of data accesses
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.demand_hits::.cpu10.data    143326863                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::.switch_cpus10.data     67060253                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      210387116                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::.cpu10.data    143326863                       # number of overall hits
system.cpu10.dcache.overall_hits::.switch_cpus10.data     67060253                       # number of overall hits
system.cpu10.dcache.overall_hits::total     210387116                       # number of overall hits
system.cpu10.dcache.demand_misses::.cpu10.data      6659382                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::.switch_cpus10.data      7290701                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total     13950083                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::.cpu10.data      6659382                       # number of overall misses
system.cpu10.dcache.overall_misses::.switch_cpus10.data      7290701                       # number of overall misses
system.cpu10.dcache.overall_misses::total     13950083                       # number of overall misses
system.cpu10.dcache.demand_miss_latency::.switch_cpus10.data 780180679844                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total 780180679844                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::.switch_cpus10.data 780180679844                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total 780180679844                       # number of overall miss cycles
system.cpu10.dcache.demand_accesses::.cpu10.data    149986245                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::.switch_cpus10.data     74350954                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    224337199                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::.cpu10.data    149986245                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::.switch_cpus10.data     74350954                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    224337199                       # number of overall (read+write) accesses
system.cpu10.dcache.demand_miss_rate::.cpu10.data     0.044400                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::.switch_cpus10.data     0.098058                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.062184                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::.cpu10.data     0.044400                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::.switch_cpus10.data     0.098058                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.062184                       # miss rate for overall accesses
system.cpu10.dcache.demand_avg_miss_latency::.switch_cpus10.data 107010.379365                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 55926.597702                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::.switch_cpus10.data 107010.379365                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 55926.597702                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs      1144565                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets         5987                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs           67407                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets           247                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    16.979913                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    24.238866                       # average number of cycles each access was blocked
system.cpu10.dcache.writebacks::.writebacks      1666798                       # number of writebacks
system.cpu10.dcache.writebacks::total         1666798                       # number of writebacks
system.cpu10.dcache.demand_mshr_hits::.switch_cpus10.data      3600923                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total      3600923                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::.switch_cpus10.data      3600923                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total      3600923                       # number of overall MSHR hits
system.cpu10.dcache.demand_mshr_misses::.switch_cpus10.data      3689778                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total      3689778                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::.switch_cpus10.data      3689778                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total      3689778                       # number of overall MSHR misses
system.cpu10.dcache.demand_mshr_miss_latency::.switch_cpus10.data 395719781501                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total 395719781501                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::.switch_cpus10.data 395719781501                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total 395719781501                       # number of overall MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::.switch_cpus10.data     0.049627                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.016447                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::.switch_cpus10.data     0.049627                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.016447                       # mshr miss rate for overall accesses
system.cpu10.dcache.demand_avg_mshr_miss_latency::.switch_cpus10.data 107247.585492                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 107247.585492                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::.switch_cpus10.data 107247.585492                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 107247.585492                       # average overall mshr miss latency
system.cpu10.dcache.replacements              9960030                       # number of replacements
system.cpu10.dcache.ReadReq_hits::.cpu10.data     76776371                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::.switch_cpus10.data     36232388                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total     113008759                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_misses::.cpu10.data      6066588                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::.switch_cpus10.data      6077227                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total     12143815                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_miss_latency::.switch_cpus10.data 678257342602                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total 678257342602                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_accesses::.cpu10.data     82842959                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::.switch_cpus10.data     42309615                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total    125152574                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_miss_rate::.cpu10.data     0.073230                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::.switch_cpus10.data     0.143637                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.097032                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::.switch_cpus10.data 111606.386038                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 55852.081294                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_mshr_hits::.switch_cpus10.data      2780182                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total      2780182                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::.switch_cpus10.data      3297045                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total      3297045                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::.switch_cpus10.data 363063250282                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total 363063250282                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::.switch_cpus10.data     0.077927                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.026344                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.data 110117.772212                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 110117.772212                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_hits::.cpu10.data     66550492                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::.switch_cpus10.data     30827865                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total     97378357                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_misses::.cpu10.data       592794                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::.switch_cpus10.data      1213474                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total      1806268                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_miss_latency::.switch_cpus10.data 101923337242                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total 101923337242                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_accesses::.cpu10.data     67143286                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::.switch_cpus10.data     32041339                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total     99184625                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_miss_rate::.cpu10.data     0.008829                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::.switch_cpus10.data     0.037872                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.018211                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_miss_latency::.switch_cpus10.data 83993.012823                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 56427.582863                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_mshr_hits::.switch_cpus10.data       820741                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total       820741                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_misses::.switch_cpus10.data       392733                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total       392733                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_miss_latency::.switch_cpus10.data  32656531219                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total  32656531219                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::.switch_cpus10.data     0.012257                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.003960                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus10.data 83151.991860                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 83151.991860                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::.cpu10.data      3134442                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::.switch_cpus10.data       778476                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total      3912918                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_misses::.cpu10.data        13055                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::.switch_cpus10.data        98446                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total       111501                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_miss_latency::.switch_cpus10.data   5010822732                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total   5010822732                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_accesses::.cpu10.data      3147497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::.switch_cpus10.data       876922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total      4024419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_miss_rate::.cpu10.data     0.004148                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::.switch_cpus10.data     0.112263                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.027706                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus10.data 50899.200902                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 44939.711142                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_mshr_hits::.switch_cpus10.data        64513                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total        64513                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_misses::.switch_cpus10.data        33933                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total        33933                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus10.data   1032377620                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total   1032377620                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus10.data     0.038696                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.008432                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus10.data 30424.000825                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30424.000825                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::.cpu10.data      3085538                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::.switch_cpus10.data       748949                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total      3834487                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_misses::.cpu10.data        55444                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::.switch_cpus10.data        53154                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total       108598                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_miss_latency::.switch_cpus10.data    872244894                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total    872244894                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_accesses::.cpu10.data      3140982                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::.switch_cpus10.data       802103                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total      3943085                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_miss_rate::.cpu10.data     0.017652                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::.switch_cpus10.data     0.066268                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.027541                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_miss_latency::.switch_cpus10.data 16409.769613                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  8031.868856                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_mshr_misses::.switch_cpus10.data        39874                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total        39874                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus10.data    692381179                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total    692381179                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus10.data     0.049712                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.010112                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus10.data 17364.226789                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 17364.226789                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_miss_latency::.switch_cpus10.data     54294400                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total     54294400                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus10.data     48185558                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total     48185558                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.tags.tagsinuse          49.243620                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         228663411                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs        10314987                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           22.168076                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    206944686210                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::.cpu10.data    30.113103                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::.switch_cpus10.data    19.130518                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::.cpu10.data     0.470517                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::.switch_cpus10.data     0.298914                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.769432                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses       242619690                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses      242619690                       # Number of data accesses
system.cpu11.numPwrStateTransitions               158                       # Number of power state transitions
system.cpu11.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean   167714.282051                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::stdev  201616.723241                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10           78    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value         4065                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value       730238                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total            78                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  957943329292                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     13081714                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::OFF 443156213515                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.demand_hits::.cpu11.inst    350976513                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::.switch_cpus11.inst     28197035                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total      379173548                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::.cpu11.inst    350976513                       # number of overall hits
system.cpu11.icache.overall_hits::.switch_cpus11.inst     28197035                       # number of overall hits
system.cpu11.icache.overall_hits::total     379173548                       # number of overall hits
system.cpu11.icache.demand_misses::.cpu11.inst          187                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::.switch_cpus11.inst           56                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          243                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::.cpu11.inst          187                       # number of overall misses
system.cpu11.icache.overall_misses::.switch_cpus11.inst           56                       # number of overall misses
system.cpu11.icache.overall_misses::total          243                       # number of overall misses
system.cpu11.icache.demand_miss_latency::.switch_cpus11.inst      9144320                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      9144320                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::.switch_cpus11.inst      9144320                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      9144320                       # number of overall miss cycles
system.cpu11.icache.demand_accesses::.cpu11.inst    350976700                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::.switch_cpus11.inst     28197091                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total    379173791                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::.cpu11.inst    350976700                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::.switch_cpus11.inst     28197091                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total    379173791                       # number of overall (read+write) accesses
system.cpu11.icache.demand_miss_rate::.cpu11.inst     0.000001                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::.switch_cpus11.inst     0.000002                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::.cpu11.inst     0.000001                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::.switch_cpus11.inst     0.000002                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu11.icache.demand_avg_miss_latency::.switch_cpus11.inst 163291.428571                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 37630.946502                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::.switch_cpus11.inst 163291.428571                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 37630.946502                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.demand_mshr_hits::.switch_cpus11.inst            5                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::.switch_cpus11.inst            5                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu11.icache.demand_mshr_misses::.switch_cpus11.inst           51                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::.switch_cpus11.inst           51                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu11.icache.demand_mshr_miss_latency::.switch_cpus11.inst      8172458                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      8172458                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::.switch_cpus11.inst      8172458                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      8172458                       # number of overall MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::.switch_cpus11.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::.switch_cpus11.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu11.icache.demand_avg_mshr_miss_latency::.switch_cpus11.inst 160244.274510                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 160244.274510                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::.switch_cpus11.inst 160244.274510                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 160244.274510                       # average overall mshr miss latency
system.cpu11.icache.replacements                    0                       # number of replacements
system.cpu11.icache.ReadReq_hits::.cpu11.inst    350976513                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::.switch_cpus11.inst     28197035                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total     379173548                       # number of ReadReq hits
system.cpu11.icache.ReadReq_misses::.cpu11.inst          187                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::.switch_cpus11.inst           56                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          243                       # number of ReadReq misses
system.cpu11.icache.ReadReq_miss_latency::.switch_cpus11.inst      9144320                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      9144320                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_accesses::.cpu11.inst    350976700                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::.switch_cpus11.inst     28197091                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total    379173791                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_miss_rate::.cpu11.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::.switch_cpus11.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_avg_miss_latency::.switch_cpus11.inst 163291.428571                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 37630.946502                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_mshr_hits::.switch_cpus11.inst            5                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::.switch_cpus11.inst           51                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::.switch_cpus11.inst      8172458                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      8172458                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::.switch_cpus11.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.inst 160244.274510                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 160244.274510                       # average ReadReq mshr miss latency
system.cpu11.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.tags.tagsinuse         167.081110                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         379173786                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             238                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        1593167.168067                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    206946832982                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::.cpu11.inst   151.392216                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::.switch_cpus11.inst    15.688893                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::.cpu11.inst     0.242616                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::.switch_cpus11.inst     0.025142                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.267758                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          238                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.381410                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses     14787778087                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses    14787778087                       # Number of data accesses
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.demand_hits::.cpu11.data    143096831                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::.switch_cpus11.data     67165521                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      210262352                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::.cpu11.data    143096831                       # number of overall hits
system.cpu11.dcache.overall_hits::.switch_cpus11.data     67165521                       # number of overall hits
system.cpu11.dcache.overall_hits::total     210262352                       # number of overall hits
system.cpu11.dcache.demand_misses::.cpu11.data      6631376                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::.switch_cpus11.data      7310802                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total     13942178                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::.cpu11.data      6631376                       # number of overall misses
system.cpu11.dcache.overall_misses::.switch_cpus11.data      7310802                       # number of overall misses
system.cpu11.dcache.overall_misses::total     13942178                       # number of overall misses
system.cpu11.dcache.demand_miss_latency::.switch_cpus11.data 781850931045                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total 781850931045                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::.switch_cpus11.data 781850931045                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total 781850931045                       # number of overall miss cycles
system.cpu11.dcache.demand_accesses::.cpu11.data    149728207                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::.switch_cpus11.data     74476323                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    224204530                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::.cpu11.data    149728207                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::.switch_cpus11.data     74476323                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    224204530                       # number of overall (read+write) accesses
system.cpu11.dcache.demand_miss_rate::.cpu11.data     0.044289                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::.switch_cpus11.data     0.098163                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.062185                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::.cpu11.data     0.044289                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::.switch_cpus11.data     0.098163                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.062185                       # miss rate for overall accesses
system.cpu11.dcache.demand_avg_miss_latency::.switch_cpus11.data 106944.618531                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 56078.105662                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::.switch_cpus11.data 106944.618531                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 56078.105662                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs      1122783                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets         4884                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs           66069                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets           184                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    16.994097                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    26.543478                       # average number of cycles each access was blocked
system.cpu11.dcache.writebacks::.writebacks      1664067                       # number of writebacks
system.cpu11.dcache.writebacks::total         1664067                       # number of writebacks
system.cpu11.dcache.demand_mshr_hits::.switch_cpus11.data      3615420                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total      3615420                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::.switch_cpus11.data      3615420                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total      3615420                       # number of overall MSHR hits
system.cpu11.dcache.demand_mshr_misses::.switch_cpus11.data      3695382                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total      3695382                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::.switch_cpus11.data      3695382                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total      3695382                       # number of overall MSHR misses
system.cpu11.dcache.demand_mshr_miss_latency::.switch_cpus11.data 396879843866                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total 396879843866                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::.switch_cpus11.data 396879843866                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total 396879843866                       # number of overall MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::.switch_cpus11.data     0.049618                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.016482                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::.switch_cpus11.data     0.049618                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.016482                       # mshr miss rate for overall accesses
system.cpu11.dcache.demand_avg_mshr_miss_latency::.switch_cpus11.data 107398.868065                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 107398.868065                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::.switch_cpus11.data 107398.868065                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 107398.868065                       # average overall mshr miss latency
system.cpu11.dcache.replacements              9932954                       # number of replacements
system.cpu11.dcache.ReadReq_hits::.cpu11.data     76596154                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::.switch_cpus11.data     36361171                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total     112957325                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_misses::.cpu11.data      6049340                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::.switch_cpus11.data      6076741                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total     12126081                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_miss_latency::.switch_cpus11.data 678646374986                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total 678646374986                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_accesses::.cpu11.data     82645494                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::.switch_cpus11.data     42437912                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total    125083406                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_miss_rate::.cpu11.data     0.073196                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::.switch_cpus11.data     0.143191                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.096944                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::.switch_cpus11.data 111679.331896                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 55965.845436                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_mshr_hits::.switch_cpus11.data      2780870                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total      2780870                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::.switch_cpus11.data      3295871                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total      3295871                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::.switch_cpus11.data 363596175813                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total 363596175813                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::.switch_cpus11.data     0.077663                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.026349                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.data 110318.691421                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 110318.691421                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_hits::.cpu11.data     66500677                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::.switch_cpus11.data     30804350                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total     97305027                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_misses::.cpu11.data       582036                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::.switch_cpus11.data      1234061                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total      1816097                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_miss_latency::.switch_cpus11.data 103204556059                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total 103204556059                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_accesses::.cpu11.data     67082713                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::.switch_cpus11.data     32038411                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total     99121124                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_miss_rate::.cpu11.data     0.008676                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::.switch_cpus11.data     0.038518                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.018322                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_miss_latency::.switch_cpus11.data 83630.028061                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 56827.667277                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_mshr_hits::.switch_cpus11.data       834550                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total       834550                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_misses::.switch_cpus11.data       399511                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total       399511                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_miss_latency::.switch_cpus11.data  33283668053                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total  33283668053                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::.switch_cpus11.data     0.012470                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.004031                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus11.data 83311.017852                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 83311.017852                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::.cpu11.data      3167499                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::.switch_cpus11.data       760255                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total      3927754                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_misses::.cpu11.data        13393                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::.switch_cpus11.data        96575                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total       109968                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_miss_latency::.switch_cpus11.data   4862519578                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total   4862519578                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_accesses::.cpu11.data      3180892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::.switch_cpus11.data       856830                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total      4037722                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_miss_rate::.cpu11.data     0.004210                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::.switch_cpus11.data     0.112712                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.027235                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus11.data 50349.672048                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 44217.586734                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_mshr_hits::.switch_cpus11.data        63317                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total        63317                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_misses::.switch_cpus11.data        33258                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total        33258                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus11.data   1012163250                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total   1012163250                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus11.data     0.038815                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.008237                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus11.data 30433.677611                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30433.677611                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::.cpu11.data      3117042                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::.switch_cpus11.data       729993                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total      3847035                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_misses::.cpu11.data        57344                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::.switch_cpus11.data        52242                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total       109586                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_miss_latency::.switch_cpus11.data    859521430                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total    859521430                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_accesses::.cpu11.data      3174386                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::.switch_cpus11.data       782235                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total      3956621                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_miss_rate::.cpu11.data     0.018065                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::.switch_cpus11.data     0.066786                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.027697                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_miss_latency::.switch_cpus11.data 16452.689981                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  7843.350702                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_mshr_misses::.switch_cpus11.data        39333                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total        39333                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus11.data    682179172                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total    682179172                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus11.data     0.050283                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.009941                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus11.data 17343.685252                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 17343.685252                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_miss_latency::.switch_cpus11.data     53067418                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total     53067418                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus11.data     47097920                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total     47097920                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.tags.tagsinuse          48.341233                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         228544114                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs        10291143                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           22.207846                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    206946845484                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::.cpu11.data    29.198003                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::.switch_cpus11.data    19.143229                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::.cpu11.data     0.456219                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::.switch_cpus11.data     0.299113                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.755332                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses       242490016                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses      242490016                       # Number of data accesses
system.cpu12.numPwrStateTransitions               132                       # Number of power state transitions
system.cpu12.pwrStateClkGateDist::samples           65                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean   185329.430769                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::stdev  222906.620750                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10           65    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value         7213                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value       851600                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total            65                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  957944364593                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     12046413                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::OFF 443156213515                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.demand_hits::.cpu12.inst    350880255                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::.switch_cpus12.inst     28200144                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total      379080399                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::.cpu12.inst    350880255                       # number of overall hits
system.cpu12.icache.overall_hits::.switch_cpus12.inst     28200144                       # number of overall hits
system.cpu12.icache.overall_hits::total     379080399                       # number of overall hits
system.cpu12.icache.demand_misses::.cpu12.inst          187                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::.switch_cpus12.inst           61                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          248                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::.cpu12.inst          187                       # number of overall misses
system.cpu12.icache.overall_misses::.switch_cpus12.inst           61                       # number of overall misses
system.cpu12.icache.overall_misses::total          248                       # number of overall misses
system.cpu12.icache.demand_miss_latency::.switch_cpus12.inst      9347924                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      9347924                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::.switch_cpus12.inst      9347924                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      9347924                       # number of overall miss cycles
system.cpu12.icache.demand_accesses::.cpu12.inst    350880442                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::.switch_cpus12.inst     28200205                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total    379080647                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::.cpu12.inst    350880442                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::.switch_cpus12.inst     28200205                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total    379080647                       # number of overall (read+write) accesses
system.cpu12.icache.demand_miss_rate::.cpu12.inst     0.000001                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::.switch_cpus12.inst     0.000002                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::.cpu12.inst     0.000001                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::.switch_cpus12.inst     0.000002                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu12.icache.demand_avg_miss_latency::.switch_cpus12.inst 153244.655738                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 37693.241935                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::.switch_cpus12.inst 153244.655738                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 37693.241935                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.demand_mshr_hits::.switch_cpus12.inst            8                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::.switch_cpus12.inst            8                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu12.icache.demand_mshr_misses::.switch_cpus12.inst           53                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::.switch_cpus12.inst           53                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu12.icache.demand_mshr_miss_latency::.switch_cpus12.inst      8157034                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      8157034                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::.switch_cpus12.inst      8157034                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      8157034                       # number of overall MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::.switch_cpus12.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::.switch_cpus12.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu12.icache.demand_avg_mshr_miss_latency::.switch_cpus12.inst 153906.301887                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 153906.301887                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::.switch_cpus12.inst 153906.301887                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 153906.301887                       # average overall mshr miss latency
system.cpu12.icache.replacements                    0                       # number of replacements
system.cpu12.icache.ReadReq_hits::.cpu12.inst    350880255                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::.switch_cpus12.inst     28200144                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total     379080399                       # number of ReadReq hits
system.cpu12.icache.ReadReq_misses::.cpu12.inst          187                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::.switch_cpus12.inst           61                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          248                       # number of ReadReq misses
system.cpu12.icache.ReadReq_miss_latency::.switch_cpus12.inst      9347924                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      9347924                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_accesses::.cpu12.inst    350880442                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::.switch_cpus12.inst     28200205                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total    379080647                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_miss_rate::.cpu12.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::.switch_cpus12.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_avg_miss_latency::.switch_cpus12.inst 153244.655738                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 37693.241935                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_mshr_hits::.switch_cpus12.inst            8                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::.switch_cpus12.inst           53                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::.switch_cpus12.inst      8157034                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      8157034                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::.switch_cpus12.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.inst 153906.301887                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 153906.301887                       # average ReadReq mshr miss latency
system.cpu12.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.tags.tagsinuse         167.863059                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         379080639                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             240                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        1579502.662500                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    206948754718                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::.cpu12.inst   151.117000                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::.switch_cpus12.inst    16.746059                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::.cpu12.inst     0.242175                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::.switch_cpus12.inst     0.026837                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.269011                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          240                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          240                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.384615                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses     14784145473                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses    14784145473                       # Number of data accesses
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.demand_hits::.cpu12.data    143233957                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::.switch_cpus12.data     67078364                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      210312321                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::.cpu12.data    143233957                       # number of overall hits
system.cpu12.dcache.overall_hits::.switch_cpus12.data     67078364                       # number of overall hits
system.cpu12.dcache.overall_hits::total     210312321                       # number of overall hits
system.cpu12.dcache.demand_misses::.cpu12.data      6658299                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::.switch_cpus12.data      7283611                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total     13941910                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::.cpu12.data      6658299                       # number of overall misses
system.cpu12.dcache.overall_misses::.switch_cpus12.data      7283611                       # number of overall misses
system.cpu12.dcache.overall_misses::total     13941910                       # number of overall misses
system.cpu12.dcache.demand_miss_latency::.switch_cpus12.data 776569291177                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total 776569291177                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::.switch_cpus12.data 776569291177                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total 776569291177                       # number of overall miss cycles
system.cpu12.dcache.demand_accesses::.cpu12.data    149892256                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::.switch_cpus12.data     74361975                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    224254231                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::.cpu12.data    149892256                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::.switch_cpus12.data     74361975                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    224254231                       # number of overall (read+write) accesses
system.cpu12.dcache.demand_miss_rate::.cpu12.data     0.044421                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::.switch_cpus12.data     0.097948                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.062170                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::.cpu12.data     0.044421                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::.switch_cpus12.data     0.097948                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.062170                       # miss rate for overall accesses
system.cpu12.dcache.demand_avg_miss_latency::.switch_cpus12.data 106618.721288                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 55700.351758                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::.switch_cpus12.data 106618.721288                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 55700.351758                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs      1149653                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets         3267                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs           67138                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets           136                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    17.123730                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    24.022059                       # average number of cycles each access was blocked
system.cpu12.dcache.writebacks::.writebacks      1663466                       # number of writebacks
system.cpu12.dcache.writebacks::total         1663466                       # number of writebacks
system.cpu12.dcache.demand_mshr_hits::.switch_cpus12.data      3595886                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total      3595886                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::.switch_cpus12.data      3595886                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total      3595886                       # number of overall MSHR hits
system.cpu12.dcache.demand_mshr_misses::.switch_cpus12.data      3687725                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total      3687725                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::.switch_cpus12.data      3687725                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total      3687725                       # number of overall MSHR misses
system.cpu12.dcache.demand_mshr_miss_latency::.switch_cpus12.data 395255920690                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total 395255920690                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::.switch_cpus12.data 395255920690                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total 395255920690                       # number of overall MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::.switch_cpus12.data     0.049592                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.016444                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::.switch_cpus12.data     0.049592                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.016444                       # mshr miss rate for overall accesses
system.cpu12.dcache.demand_avg_mshr_miss_latency::.switch_cpus12.data 107181.506400                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 107181.506400                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::.switch_cpus12.data 107181.506400                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 107181.506400                       # average overall mshr miss latency
system.cpu12.dcache.replacements              9954071                       # number of replacements
system.cpu12.dcache.ReadReq_hits::.cpu12.data     76703155                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::.switch_cpus12.data     36241569                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total     112944724                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_misses::.cpu12.data      6069302                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::.switch_cpus12.data      6072633                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total     12141935                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_miss_latency::.switch_cpus12.data 677496595858                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total 677496595858                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_accesses::.cpu12.data     82772457                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::.switch_cpus12.data     42314202                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total    125086659                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_miss_rate::.cpu12.data     0.073325                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::.switch_cpus12.data     0.143513                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.097068                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::.switch_cpus12.data 111565.542633                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 55798.074677                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_mshr_hits::.switch_cpus12.data      2778706                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total      2778706                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::.switch_cpus12.data      3293927                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total      3293927                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::.switch_cpus12.data 363285846166                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total 363285846166                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::.switch_cpus12.data     0.077844                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.026333                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.data 110289.586310                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 110289.586310                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_hits::.cpu12.data     66530802                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::.switch_cpus12.data     30836795                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total     97367597                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_misses::.cpu12.data       588997                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::.switch_cpus12.data      1210978                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total      1799975                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_miss_latency::.switch_cpus12.data  99072695319                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total  99072695319                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_accesses::.cpu12.data     67119799                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::.switch_cpus12.data     32047773                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total     99167572                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_miss_rate::.cpu12.data     0.008775                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::.switch_cpus12.data     0.037787                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.018151                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_miss_latency::.switch_cpus12.data 81812.134753                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 55041.150749                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_mshr_hits::.switch_cpus12.data       817180                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total       817180                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_misses::.switch_cpus12.data       393798                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total       393798                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_miss_latency::.switch_cpus12.data  31970074524                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total  31970074524                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::.switch_cpus12.data     0.012288                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.003971                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus12.data 81183.943352                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 81183.943352                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::.cpu12.data      3142072                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::.switch_cpus12.data       777174                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total      3919246                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_misses::.cpu12.data        12775                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::.switch_cpus12.data        98617                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total       111392                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_miss_latency::.switch_cpus12.data   5165440990                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total   5165440990                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_accesses::.cpu12.data      3154847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::.switch_cpus12.data       875791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total      4030638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_miss_rate::.cpu12.data     0.004049                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::.switch_cpus12.data     0.112603                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.027636                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus12.data 52378.808826                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 46371.741148                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_mshr_hits::.switch_cpus12.data        65048                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total        65048                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_misses::.switch_cpus12.data        33569                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total        33569                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus12.data   1114916046                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total   1114916046                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus12.data     0.038330                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.008328                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus12.data 33212.667819                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33212.667819                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::.cpu12.data      3093846                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::.switch_cpus12.data       745906                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total      3839752                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_misses::.cpu12.data        54691                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::.switch_cpus12.data        53544                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total       108235                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_miss_latency::.switch_cpus12.data    894552034                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total    894552034                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_accesses::.cpu12.data      3148537                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::.switch_cpus12.data       799450                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total      3947987                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_miss_rate::.cpu12.data     0.017370                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::.switch_cpus12.data     0.066976                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.027415                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_miss_latency::.switch_cpus12.data 16706.858546                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  8264.905382                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_mshr_misses::.switch_cpus12.data        40844                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total        40844                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus12.data    710214701                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total    710214701                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus12.data     0.051090                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.010346                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus12.data 17388.470791                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 17388.470791                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_miss_latency::.switch_cpus12.data     53647868                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total     53647868                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus12.data     47617090                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total     47617090                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.tags.tagsinuse          48.540783                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         228597453                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs        10310879                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           22.170511                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    206948767220                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::.cpu12.data    29.421456                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::.switch_cpus12.data    19.119327                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::.cpu12.data     0.459710                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::.switch_cpus12.data     0.298739                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.758450                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses       242543735                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses      242543735                       # Number of data accesses
system.cpu13.numPwrStateTransitions               148                       # Number of power state transitions
system.cpu13.pwrStateClkGateDist::samples           73                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean   166145.643836                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::stdev  225560.309937                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10           73    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value         4123                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value       852766                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total            73                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  957944282374                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     12128632                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::OFF 443156213515                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.demand_hits::.cpu13.inst    350900452                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::.switch_cpus13.inst     28222393                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total      379122845                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::.cpu13.inst    350900452                       # number of overall hits
system.cpu13.icache.overall_hits::.switch_cpus13.inst     28222393                       # number of overall hits
system.cpu13.icache.overall_hits::total     379122845                       # number of overall hits
system.cpu13.icache.demand_misses::.cpu13.inst          187                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::.switch_cpus13.inst           70                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          257                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::.cpu13.inst          187                       # number of overall misses
system.cpu13.icache.overall_misses::.switch_cpus13.inst           70                       # number of overall misses
system.cpu13.icache.overall_misses::total          257                       # number of overall misses
system.cpu13.icache.demand_miss_latency::.switch_cpus13.inst     10538256                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     10538256                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::.switch_cpus13.inst     10538256                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     10538256                       # number of overall miss cycles
system.cpu13.icache.demand_accesses::.cpu13.inst    350900639                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::.switch_cpus13.inst     28222463                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total    379123102                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::.cpu13.inst    350900639                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::.switch_cpus13.inst     28222463                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total    379123102                       # number of overall (read+write) accesses
system.cpu13.icache.demand_miss_rate::.cpu13.inst     0.000001                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::.switch_cpus13.inst     0.000002                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::.cpu13.inst     0.000001                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::.switch_cpus13.inst     0.000002                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu13.icache.demand_avg_miss_latency::.switch_cpus13.inst 150546.514286                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 41004.887160                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::.switch_cpus13.inst 150546.514286                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 41004.887160                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           46                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs           46                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.demand_mshr_hits::.switch_cpus13.inst           11                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::.switch_cpus13.inst           11                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu13.icache.demand_mshr_misses::.switch_cpus13.inst           59                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::.switch_cpus13.inst           59                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu13.icache.demand_mshr_miss_latency::.switch_cpus13.inst      8911204                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      8911204                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::.switch_cpus13.inst      8911204                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      8911204                       # number of overall MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::.switch_cpus13.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::.switch_cpus13.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu13.icache.demand_avg_mshr_miss_latency::.switch_cpus13.inst 151037.355932                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 151037.355932                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::.switch_cpus13.inst 151037.355932                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 151037.355932                       # average overall mshr miss latency
system.cpu13.icache.replacements                    0                       # number of replacements
system.cpu13.icache.ReadReq_hits::.cpu13.inst    350900452                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::.switch_cpus13.inst     28222393                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total     379122845                       # number of ReadReq hits
system.cpu13.icache.ReadReq_misses::.cpu13.inst          187                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::.switch_cpus13.inst           70                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          257                       # number of ReadReq misses
system.cpu13.icache.ReadReq_miss_latency::.switch_cpus13.inst     10538256                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     10538256                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_accesses::.cpu13.inst    350900639                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::.switch_cpus13.inst     28222463                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total    379123102                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_miss_rate::.cpu13.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::.switch_cpus13.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_avg_miss_latency::.switch_cpus13.inst 150546.514286                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 41004.887160                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_mshr_hits::.switch_cpus13.inst           11                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::.switch_cpus13.inst           59                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::.switch_cpus13.inst      8911204                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      8911204                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::.switch_cpus13.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.inst 151037.355932                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 151037.355932                       # average ReadReq mshr miss latency
system.cpu13.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.tags.tagsinuse         168.567789                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         379123091                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             246                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        1541150.776423                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    206950715746                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::.cpu13.inst   150.851620                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::.switch_cpus13.inst    17.716169                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::.cpu13.inst     0.241749                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::.switch_cpus13.inst     0.028391                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.270141                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          246                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.394231                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses     14785801224                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses    14785801224                       # Number of data accesses
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.demand_hits::.cpu13.data    143236924                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::.switch_cpus13.data     67104558                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      210341482                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::.cpu13.data    143236924                       # number of overall hits
system.cpu13.dcache.overall_hits::.switch_cpus13.data     67104558                       # number of overall hits
system.cpu13.dcache.overall_hits::total     210341482                       # number of overall hits
system.cpu13.dcache.demand_misses::.cpu13.data      6641513                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::.switch_cpus13.data      7321646                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total     13963159                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::.cpu13.data      6641513                       # number of overall misses
system.cpu13.dcache.overall_misses::.switch_cpus13.data      7321646                       # number of overall misses
system.cpu13.dcache.overall_misses::total     13963159                       # number of overall misses
system.cpu13.dcache.demand_miss_latency::.switch_cpus13.data 781974998690                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total 781974998690                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::.switch_cpus13.data 781974998690                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total 781974998690                       # number of overall miss cycles
system.cpu13.dcache.demand_accesses::.cpu13.data    149878437                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::.switch_cpus13.data     74426204                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    224304641                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::.cpu13.data    149878437                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::.switch_cpus13.data     74426204                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    224304641                       # number of overall (read+write) accesses
system.cpu13.dcache.demand_miss_rate::.cpu13.data     0.044313                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::.switch_cpus13.data     0.098375                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.062251                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::.cpu13.data     0.044313                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::.switch_cpus13.data     0.098375                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.062251                       # miss rate for overall accesses
system.cpu13.dcache.demand_avg_miss_latency::.switch_cpus13.data 106803.169491                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 56002.728229                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::.switch_cpus13.data 106803.169491                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 56002.728229                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs      1149523                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets         5169                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs           67744                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets           221                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    16.968632                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    23.389140                       # average number of cycles each access was blocked
system.cpu13.dcache.writebacks::.writebacks      1663673                       # number of writebacks
system.cpu13.dcache.writebacks::total         1663673                       # number of writebacks
system.cpu13.dcache.demand_mshr_hits::.switch_cpus13.data      3622522                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total      3622522                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::.switch_cpus13.data      3622522                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total      3622522                       # number of overall MSHR hits
system.cpu13.dcache.demand_mshr_misses::.switch_cpus13.data      3699124                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total      3699124                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::.switch_cpus13.data      3699124                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total      3699124                       # number of overall MSHR misses
system.cpu13.dcache.demand_mshr_miss_latency::.switch_cpus13.data 396489601175                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total 396489601175                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::.switch_cpus13.data 396489601175                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total 396489601175                       # number of overall MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::.switch_cpus13.data     0.049702                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.016492                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::.switch_cpus13.data     0.049702                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.016492                       # mshr miss rate for overall accesses
system.cpu13.dcache.demand_avg_mshr_miss_latency::.switch_cpus13.data 107184.728378                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 107184.728378                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::.switch_cpus13.data 107184.728378                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 107184.728378                       # average overall mshr miss latency
system.cpu13.dcache.replacements              9947902                       # number of replacements
system.cpu13.dcache.ReadReq_hits::.cpu13.data     76696378                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::.switch_cpus13.data     36319392                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total     113015770                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_misses::.cpu13.data      6055706                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::.switch_cpus13.data      6085858                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total     12141564                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_miss_latency::.switch_cpus13.data 679105380138                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total 679105380138                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_accesses::.cpu13.data     82752084                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::.switch_cpus13.data     42405250                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total    125157334                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_miss_rate::.cpu13.data     0.073179                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::.switch_cpus13.data     0.143517                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.097010                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::.switch_cpus13.data 111587.450798                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 55932.281882                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_mshr_hits::.switch_cpus13.data      2786902                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total      2786902                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::.switch_cpus13.data      3298956                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total      3298956                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::.switch_cpus13.data 363736961292                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total 363736961292                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::.switch_cpus13.data     0.077796                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.026358                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.data 110258.203290                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 110258.203290                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_hits::.cpu13.data     66540546                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::.switch_cpus13.data     30785166                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total     97325712                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_misses::.cpu13.data       585807                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::.switch_cpus13.data      1235788                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total      1821595                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_miss_latency::.switch_cpus13.data 102869618552                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total 102869618552                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_accesses::.cpu13.data     67126353                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::.switch_cpus13.data     32020954                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total     99147307                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_miss_rate::.cpu13.data     0.008727                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::.switch_cpus13.data     0.038593                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.018373                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_miss_latency::.switch_cpus13.data 83242.124500                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 56472.277620                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_mshr_hits::.switch_cpus13.data       835620                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total       835620                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_misses::.switch_cpus13.data       400168                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total       400168                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_miss_latency::.switch_cpus13.data  32752639883                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total  32752639883                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::.switch_cpus13.data     0.012497                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.004036                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus13.data 81847.223873                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 81847.223873                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::.cpu13.data      3148192                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::.switch_cpus13.data       766597                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total      3914789                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_misses::.cpu13.data        13288                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::.switch_cpus13.data        98141                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total       111429                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_miss_latency::.switch_cpus13.data   5022256328                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total   5022256328                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_accesses::.cpu13.data      3161480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::.switch_cpus13.data       864738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total      4026218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_miss_rate::.cpu13.data     0.004203                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::.switch_cpus13.data     0.113492                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.027676                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus13.data 51173.885817                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 45071.357797                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_mshr_hits::.switch_cpus13.data        64134                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total        64134                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_misses::.switch_cpus13.data        34007                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total        34007                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus13.data   1112459941                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total   1112459941                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus13.data     0.039326                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.008446                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus13.data 32712.675067                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32712.675067                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::.cpu13.data      3098722                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::.switch_cpus13.data       736096                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total      3834818                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_misses::.cpu13.data        56119                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::.switch_cpus13.data        53577                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total       109696                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_miss_latency::.switch_cpus13.data    890585328                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total    890585328                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_accesses::.cpu13.data      3154841                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::.switch_cpus13.data       789673                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total      3944514                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_miss_rate::.cpu13.data     0.017788                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::.switch_cpus13.data     0.067847                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.027810                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_miss_latency::.switch_cpus13.data 16622.530713                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  8118.667299                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_mshr_misses::.switch_cpus13.data        40594                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total        40594                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus13.data    707252635                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total    707252635                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus13.data     0.051406                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.010291                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus13.data 17422.590407                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 17422.590407                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_miss_latency::.switch_cpus13.data     51952954                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total     51952954                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus13.data     46076528                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total     46076528                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.tags.tagsinuse          48.864260                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         228613692                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs        10305636                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           22.183366                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    206950728248                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::.cpu13.data    29.734131                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::.switch_cpus13.data    19.130129                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::.cpu13.data     0.464596                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::.switch_cpus13.data     0.298908                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.763504                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses       242581009                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses      242581009                       # Number of data accesses
system.switch_cpus18.pwrStateResidencyTicks::OFF 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu18.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu18.pwrStateResidencyTicks::ON  957956411006                       # Cumulative time (in ticks) in various power states
system.cpu18.pwrStateResidencyTicks::OFF 443156213515                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.demand_hits::.cpu18.inst   2002099828                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::.switch_cpus18.inst    184350066                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::total     2186449894                       # number of demand (read+write) hits
system.cpu18.icache.overall_hits::.cpu18.inst   2002099828                       # number of overall hits
system.cpu18.icache.overall_hits::.switch_cpus18.inst    184350066                       # number of overall hits
system.cpu18.icache.overall_hits::total    2186449894                       # number of overall hits
system.cpu18.icache.demand_misses::.cpu18.inst          798                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::.switch_cpus18.inst           44                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::total          842                       # number of demand (read+write) misses
system.cpu18.icache.overall_misses::.cpu18.inst          798                       # number of overall misses
system.cpu18.icache.overall_misses::.switch_cpus18.inst           44                       # number of overall misses
system.cpu18.icache.overall_misses::total          842                       # number of overall misses
system.cpu18.icache.demand_miss_latency::.switch_cpus18.inst      7055223                       # number of demand (read+write) miss cycles
system.cpu18.icache.demand_miss_latency::total      7055223                       # number of demand (read+write) miss cycles
system.cpu18.icache.overall_miss_latency::.switch_cpus18.inst      7055223                       # number of overall miss cycles
system.cpu18.icache.overall_miss_latency::total      7055223                       # number of overall miss cycles
system.cpu18.icache.demand_accesses::.cpu18.inst   2002100626                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::.switch_cpus18.inst    184350110                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::total   2186450736                       # number of demand (read+write) accesses
system.cpu18.icache.overall_accesses::.cpu18.inst   2002100626                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::.switch_cpus18.inst    184350110                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::total   2186450736                       # number of overall (read+write) accesses
system.cpu18.icache.demand_miss_rate::.cpu18.inst     0.000000                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::.switch_cpus18.inst     0.000000                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu18.icache.overall_miss_rate::.cpu18.inst     0.000000                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::.switch_cpus18.inst     0.000000                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu18.icache.demand_avg_miss_latency::.switch_cpus18.inst 160345.977273                       # average overall miss latency
system.cpu18.icache.demand_avg_miss_latency::total  8379.124703                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::.switch_cpus18.inst 160345.977273                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::total  8379.124703                       # average overall miss latency
system.cpu18.icache.blocked_cycles::no_mshrs          590                       # number of cycles access was blocked
system.cpu18.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_mshrs               7                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu18.icache.avg_blocked_cycles::no_mshrs    84.285714                       # average number of cycles each access was blocked
system.cpu18.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu18.icache.writebacks::.writebacks          205                       # number of writebacks
system.cpu18.icache.writebacks::total             205                       # number of writebacks
system.cpu18.icache.demand_mshr_hits::.switch_cpus18.inst           13                       # number of demand (read+write) MSHR hits
system.cpu18.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu18.icache.overall_mshr_hits::.switch_cpus18.inst           13                       # number of overall MSHR hits
system.cpu18.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu18.icache.demand_mshr_misses::.switch_cpus18.inst           31                       # number of demand (read+write) MSHR misses
system.cpu18.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu18.icache.overall_mshr_misses::.switch_cpus18.inst           31                       # number of overall MSHR misses
system.cpu18.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu18.icache.demand_mshr_miss_latency::.switch_cpus18.inst      5371377                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_latency::total      5371377                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::.switch_cpus18.inst      5371377                       # number of overall MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::total      5371377                       # number of overall MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_rate::.switch_cpus18.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu18.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu18.icache.overall_mshr_miss_rate::.switch_cpus18.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu18.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu18.icache.demand_avg_mshr_miss_latency::.switch_cpus18.inst 173270.225806                       # average overall mshr miss latency
system.cpu18.icache.demand_avg_mshr_miss_latency::total 173270.225806                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::.switch_cpus18.inst 173270.225806                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::total 173270.225806                       # average overall mshr miss latency
system.cpu18.icache.replacements                  205                       # number of replacements
system.cpu18.icache.ReadReq_hits::.cpu18.inst   2002099828                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::.switch_cpus18.inst    184350066                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::total    2186449894                       # number of ReadReq hits
system.cpu18.icache.ReadReq_misses::.cpu18.inst          798                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::.switch_cpus18.inst           44                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::total          842                       # number of ReadReq misses
system.cpu18.icache.ReadReq_miss_latency::.switch_cpus18.inst      7055223                       # number of ReadReq miss cycles
system.cpu18.icache.ReadReq_miss_latency::total      7055223                       # number of ReadReq miss cycles
system.cpu18.icache.ReadReq_accesses::.cpu18.inst   2002100626                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::.switch_cpus18.inst    184350110                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::total   2186450736                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_miss_rate::.cpu18.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::.switch_cpus18.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_avg_miss_latency::.switch_cpus18.inst 160345.977273                       # average ReadReq miss latency
system.cpu18.icache.ReadReq_avg_miss_latency::total  8379.124703                       # average ReadReq miss latency
system.cpu18.icache.ReadReq_mshr_hits::.switch_cpus18.inst           13                       # number of ReadReq MSHR hits
system.cpu18.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu18.icache.ReadReq_mshr_misses::.switch_cpus18.inst           31                       # number of ReadReq MSHR misses
system.cpu18.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu18.icache.ReadReq_mshr_miss_latency::.switch_cpus18.inst      5371377                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_latency::total      5371377                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_rate::.switch_cpus18.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus18.inst 173270.225806                       # average ReadReq mshr miss latency
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::total 173270.225806                       # average ReadReq mshr miss latency
system.cpu18.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.tags.tagsinuse         623.594786                       # Cycle average of tags in use
system.cpu18.icache.tags.total_refs        2186450723                       # Total number of references to valid blocks.
system.cpu18.icache.tags.sampled_refs             829                       # Sample count of references to valid blocks.
system.cpu18.icache.tags.avg_refs        2637455.636912                       # Average number of references to valid blocks.
system.cpu18.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu18.icache.tags.occ_blocks::.cpu18.inst   613.817137                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_blocks::.switch_cpus18.inst     9.777649                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_percent::.cpu18.inst     0.983681                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::.switch_cpus18.inst     0.015669                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::total     0.999351                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu18.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu18.icache.tags.tag_accesses     85271579533                       # Number of tag accesses
system.cpu18.icache.tags.data_accesses    85271579533                       # Number of data accesses
system.cpu18.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.demand_hits::.cpu18.data    756092170                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::.switch_cpus18.data    590892934                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::total     1346985104                       # number of demand (read+write) hits
system.cpu18.dcache.overall_hits::.cpu18.data    756092170                       # number of overall hits
system.cpu18.dcache.overall_hits::.switch_cpus18.data    590892934                       # number of overall hits
system.cpu18.dcache.overall_hits::total    1346985104                       # number of overall hits
system.cpu18.dcache.demand_misses::.cpu18.data      6830761                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::.switch_cpus18.data     11437476                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::total     18268237                       # number of demand (read+write) misses
system.cpu18.dcache.overall_misses::.cpu18.data      6830761                       # number of overall misses
system.cpu18.dcache.overall_misses::.switch_cpus18.data     11437476                       # number of overall misses
system.cpu18.dcache.overall_misses::total     18268237                       # number of overall misses
system.cpu18.dcache.demand_miss_latency::.switch_cpus18.data 134183415924                       # number of demand (read+write) miss cycles
system.cpu18.dcache.demand_miss_latency::total 134183415924                       # number of demand (read+write) miss cycles
system.cpu18.dcache.overall_miss_latency::.switch_cpus18.data 134183415924                       # number of overall miss cycles
system.cpu18.dcache.overall_miss_latency::total 134183415924                       # number of overall miss cycles
system.cpu18.dcache.demand_accesses::.cpu18.data    762922931                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::.switch_cpus18.data    602330410                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::total   1365253341                       # number of demand (read+write) accesses
system.cpu18.dcache.overall_accesses::.cpu18.data    762922931                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::.switch_cpus18.data    602330410                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::total   1365253341                       # number of overall (read+write) accesses
system.cpu18.dcache.demand_miss_rate::.cpu18.data     0.008953                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::.switch_cpus18.data     0.018989                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::total     0.013381                       # miss rate for demand accesses
system.cpu18.dcache.overall_miss_rate::.cpu18.data     0.008953                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::.switch_cpus18.data     0.018989                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::total     0.013381                       # miss rate for overall accesses
system.cpu18.dcache.demand_avg_miss_latency::.switch_cpus18.data 11731.907977                       # average overall miss latency
system.cpu18.dcache.demand_avg_miss_latency::total  7345.175997                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::.switch_cpus18.data 11731.907977                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::total  7345.175997                       # average overall miss latency
system.cpu18.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu18.dcache.blocked_cycles::no_targets          278                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_targets          278                       # average number of cycles each access was blocked
system.cpu18.dcache.writebacks::.writebacks      8410904                       # number of writebacks
system.cpu18.dcache.writebacks::total         8410904                       # number of writebacks
system.cpu18.dcache.demand_mshr_hits::.switch_cpus18.data      8712777                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.demand_mshr_hits::total      8712777                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.overall_mshr_hits::.switch_cpus18.data      8712777                       # number of overall MSHR hits
system.cpu18.dcache.overall_mshr_hits::total      8712777                       # number of overall MSHR hits
system.cpu18.dcache.demand_mshr_misses::.switch_cpus18.data      2724699                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.demand_mshr_misses::total      2724699                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.overall_mshr_misses::.switch_cpus18.data      2724699                       # number of overall MSHR misses
system.cpu18.dcache.overall_mshr_misses::total      2724699                       # number of overall MSHR misses
system.cpu18.dcache.demand_mshr_miss_latency::.switch_cpus18.data  27319576941                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_latency::total  27319576941                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::.switch_cpus18.data  27319576941                       # number of overall MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::total  27319576941                       # number of overall MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_rate::.switch_cpus18.data     0.004524                       # mshr miss rate for demand accesses
system.cpu18.dcache.demand_mshr_miss_rate::total     0.001996                       # mshr miss rate for demand accesses
system.cpu18.dcache.overall_mshr_miss_rate::.switch_cpus18.data     0.004524                       # mshr miss rate for overall accesses
system.cpu18.dcache.overall_mshr_miss_rate::total     0.001996                       # mshr miss rate for overall accesses
system.cpu18.dcache.demand_avg_mshr_miss_latency::.switch_cpus18.data 10026.640352                       # average overall mshr miss latency
system.cpu18.dcache.demand_avg_mshr_miss_latency::total 10026.640352                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::.switch_cpus18.data 10026.640352                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::total 10026.640352                       # average overall mshr miss latency
system.cpu18.dcache.replacements              9555574                       # number of replacements
system.cpu18.dcache.ReadReq_hits::.cpu18.data    393183677                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::.switch_cpus18.data    321892461                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::total     715076138                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_misses::.cpu18.data      2772796                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::.switch_cpus18.data     11433916                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::total     14206712                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_miss_latency::.switch_cpus18.data 134140739310                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_miss_latency::total 134140739310                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_accesses::.cpu18.data    395956473                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::.switch_cpus18.data    333326377                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::total    729282850                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_miss_rate::.cpu18.data     0.007003                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::.switch_cpus18.data     0.034302                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::total     0.019480                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_avg_miss_latency::.switch_cpus18.data 11731.828300                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_avg_miss_latency::total  9442.067898                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_mshr_hits::.switch_cpus18.data      8709751                       # number of ReadReq MSHR hits
system.cpu18.dcache.ReadReq_mshr_hits::total      8709751                       # number of ReadReq MSHR hits
system.cpu18.dcache.ReadReq_mshr_misses::.switch_cpus18.data      2724165                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_misses::total      2724165                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_miss_latency::.switch_cpus18.data  27314222244                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_latency::total  27314222244                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_rate::.switch_cpus18.data     0.008173                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_mshr_miss_rate::total     0.003735                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus18.data 10026.640179                       # average ReadReq mshr miss latency
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::total 10026.640179                       # average ReadReq mshr miss latency
system.cpu18.dcache.WriteReq_hits::.cpu18.data    362908493                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::.switch_cpus18.data    269000473                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::total    631908966                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_misses::.cpu18.data      4057965                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::.switch_cpus18.data         3560                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::total      4061525                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_miss_latency::.switch_cpus18.data     42676614                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_miss_latency::total     42676614                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_accesses::.cpu18.data    366966458                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::.switch_cpus18.data    269004033                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::total    635970491                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_miss_rate::.cpu18.data     0.011058                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::.switch_cpus18.data     0.000013                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::total     0.006386                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_avg_miss_latency::.switch_cpus18.data 11987.812921                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_avg_miss_latency::total    10.507534                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_mshr_hits::.switch_cpus18.data         3026                       # number of WriteReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_hits::total         3026                       # number of WriteReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_misses::.switch_cpus18.data          534                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_misses::total          534                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_miss_latency::.switch_cpus18.data      5354697                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_latency::total      5354697                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_rate::.switch_cpus18.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus18.data 10027.522472                       # average WriteReq mshr miss latency
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::total 10027.522472                       # average WriteReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_hits::.cpu18.data     28387151                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::.switch_cpus18.data     26266102                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::total     54653253                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_misses::.cpu18.data          192                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::.switch_cpus18.data          354                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::total          546                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_miss_latency::.switch_cpus18.data      4504851                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_miss_latency::total      4504851                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_accesses::.cpu18.data     28387343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::.switch_cpus18.data     26266456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::total     54653799                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_miss_rate::.cpu18.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::.switch_cpus18.data     0.000013                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::total     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus18.data 12725.567797                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::total  8250.642857                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_mshr_hits::.switch_cpus18.data          176                       # number of LoadLockedReq MSHR hits
system.cpu18.dcache.LoadLockedReq_mshr_hits::total          176                       # number of LoadLockedReq MSHR hits
system.cpu18.dcache.LoadLockedReq_mshr_misses::.switch_cpus18.data          178                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_misses::total          178                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus18.data      1933629                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::total      1933629                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus18.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus18.data 10863.084270                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10863.084270                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.StoreCondReq_hits::.cpu18.data     28387343                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_hits::.switch_cpus18.data     26266266                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_hits::total     54653609                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_accesses::.cpu18.data     28387343                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::.switch_cpus18.data     26266266                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::total     54653609                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.tags.tagsinuse         255.999017                       # Cycle average of tags in use
system.cpu18.dcache.tags.total_refs        1465847796                       # Total number of references to valid blocks.
system.cpu18.dcache.tags.sampled_refs         9555830                       # Sample count of references to valid blocks.
system.cpu18.dcache.tags.avg_refs          153.398271                       # Average number of references to valid blocks.
system.cpu18.dcache.tags.warmup_cycle            1668                       # Cycle when the warmup percentage was hit.
system.cpu18.dcache.tags.occ_blocks::.cpu18.data   191.794550                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_blocks::.switch_cpus18.data    64.204467                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_percent::.cpu18.data     0.749197                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::.switch_cpus18.data     0.250799                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu18.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu18.dcache.tags.tag_accesses     47195499798                       # Number of tag accesses
system.cpu18.dcache.tags.data_accesses    47195499798                       # Number of data accesses
system.switch_cpus7.numPwrStateTransitions           86                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples           43                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean 195006.046512                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::stdev 171094.362137                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10           43    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value        13375                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value       653187                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total           43                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::ON 429253366211                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED      8385260                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF 971850873050                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus6.numPwrStateTransitions           90                       # Number of power state transitions
system.switch_cpus6.pwrStateClkGateDist::samples           45                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::mean 218867.577778                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::stdev 182488.605975                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::1000-5e+10           45    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::min_value        12057                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::max_value       620191                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::total           45                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateResidencyTicks::ON 442644887822                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::CLK_GATED      9849041                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::OFF 958457887658                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.numPwrStateTransitions           78                       # Number of power state transitions
system.switch_cpus14.pwrStateClkGateDist::samples           39                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::mean 233880.205128                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::stdev 187320.870062                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::1000-5e+10           39    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::min_value        12415                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::max_value       687383                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::total           39                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateResidencyTicks::ON 426625343773                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::CLK_GATED      9121328                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::OFF 974478159420                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numPwrStateTransitions          126                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples           63                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean 227126.174603                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::stdev 187663.664070                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10           63    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value         8023                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value       794274                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total           63                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::ON 428567858806                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED     14308949                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF 972530456766                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numPwrStateTransitions           86                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples           43                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean 180471.651163                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::stdev 156416.832665                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10           43    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value        14881                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value       575463                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total           43                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::ON 429296567644                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED      7760281                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF 971808296596                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numPwrStateTransitions          102                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples           51                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 183699.803922                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 158743.093479                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value        12322                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value       521532                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total           51                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 430262948017                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED      9368690                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 970840307814                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions           88                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples           44                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 242724.840909                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 186245.814294                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10           44    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value        20619                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value       592687                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total           44                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 440353610200                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED     10679893                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 960748334428                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         7282                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         3641                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 235575.705301                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 87664.261220                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         3641    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value        31794                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value       760914                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         3641                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 442251257268                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED    857731143                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 958003636110                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.numPwrStateTransitions           74                       # Number of power state transitions
system.switch_cpus15.pwrStateClkGateDist::samples           37                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::mean 163255.648649                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::stdev 161547.307286                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::1000-5e+10           37    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::min_value        13095                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::max_value       593378                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::total           37                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateResidencyTicks::ON 440120743782                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::CLK_GATED      6040459                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::OFF 960985840280                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.numPwrStateTransitions           74                       # Number of power state transitions
system.switch_cpus16.pwrStateClkGateDist::samples           37                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::mean 212132.486486                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::stdev 197668.772132                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::1000-5e+10           37    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::min_value        24496                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::max_value       726166                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::total           37                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateResidencyTicks::ON 440500233837                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::CLK_GATED      7848902                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::OFF 960604541782                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.numPwrStateTransitions           78                       # Number of power state transitions
system.switch_cpus8.pwrStateClkGateDist::samples           39                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::mean       226078                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::stdev 176966.433018                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::1000-5e+10           39    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::min_value        12631                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::max_value       722253                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::total           39                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateResidencyTicks::ON 441890886535                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::CLK_GATED      8817042                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::OFF 959212920944                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.numPwrStateTransitions           98                       # Number of power state transitions
system.switch_cpus9.pwrStateClkGateDist::samples           49                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::mean 197000.755102                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::stdev 177189.805919                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::1000-5e+10           49    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::min_value        15416                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::max_value       603656                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::total           49                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateResidencyTicks::ON 432398810756                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::CLK_GATED      9653037                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::OFF 968704160728                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.numPwrStateTransitions           90                       # Number of power state transitions
system.switch_cpus17.pwrStateClkGateDist::samples           45                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::mean 214782.444444                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::stdev 169635.928116                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::1000-5e+10           45    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::min_value        27485                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::max_value       655496                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::total           45                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateResidencyTicks::ON 434604958655                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.pwrStateResidencyTicks::CLK_GATED      9665210                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.pwrStateResidencyTicks::OFF 966498000656                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.numPwrStateTransitions          120                       # Number of power state transitions
system.switch_cpus10.pwrStateClkGateDist::samples           60                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::mean 207868.900000                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::stdev 196711.247830                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::1000-5e+10           60    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::min_value        21340                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::max_value       765252                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::total           60                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateResidencyTicks::ON 435117034099                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::CLK_GATED     12472134                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::OFF 965983118288                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu8.numPwrStateTransitions                144                       # Number of power state transitions
system.cpu8.pwrStateClkGateDist::samples           71                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::mean    102129.140845                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::stdev   142420.148454                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::1000-5e+10           71    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::min_value         4894                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::max_value       587716                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::total             71                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateResidencyTicks::ON   957949159837                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::CLK_GATED      7251169                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::OFF  443156213515                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.demand_hits::.cpu08.inst    350952913                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::.switch_cpus08.inst     28235070                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total       379187983                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::.cpu08.inst    350952913                       # number of overall hits
system.cpu8.icache.overall_hits::.switch_cpus08.inst     28235070                       # number of overall hits
system.cpu8.icache.overall_hits::total      379187983                       # number of overall hits
system.cpu8.icache.demand_misses::.cpu08.inst          186                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::.switch_cpus08.inst           63                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total           249                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::.cpu08.inst          186                       # number of overall misses
system.cpu8.icache.overall_misses::.switch_cpus08.inst           63                       # number of overall misses
system.cpu8.icache.overall_misses::total          249                       # number of overall misses
system.cpu8.icache.demand_miss_latency::.switch_cpus08.inst      9960522                       # number of demand (read+write) miss cycles
system.cpu8.icache.demand_miss_latency::total      9960522                       # number of demand (read+write) miss cycles
system.cpu8.icache.overall_miss_latency::.switch_cpus08.inst      9960522                       # number of overall miss cycles
system.cpu8.icache.overall_miss_latency::total      9960522                       # number of overall miss cycles
system.cpu8.icache.demand_accesses::.cpu08.inst    350953099                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::.switch_cpus08.inst     28235133                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total    379188232                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::.cpu08.inst    350953099                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::.switch_cpus08.inst     28235133                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total    379188232                       # number of overall (read+write) accesses
system.cpu8.icache.demand_miss_rate::.cpu08.inst     0.000001                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::.switch_cpus08.inst     0.000002                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::.cpu08.inst     0.000001                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::.switch_cpus08.inst     0.000002                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu8.icache.demand_avg_miss_latency::.switch_cpus08.inst 158103.523810                       # average overall miss latency
system.cpu8.icache.demand_avg_miss_latency::total 40002.096386                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::.switch_cpus08.inst 158103.523810                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::total 40002.096386                       # average overall miss latency
system.cpu8.icache.blocked_cycles::no_mshrs           57                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs           57                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.demand_mshr_hits::.switch_cpus08.inst            5                       # number of demand (read+write) MSHR hits
system.cpu8.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu8.icache.overall_mshr_hits::.switch_cpus08.inst            5                       # number of overall MSHR hits
system.cpu8.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu8.icache.demand_mshr_misses::.switch_cpus08.inst           58                       # number of demand (read+write) MSHR misses
system.cpu8.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu8.icache.overall_mshr_misses::.switch_cpus08.inst           58                       # number of overall MSHR misses
system.cpu8.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu8.icache.demand_mshr_miss_latency::.switch_cpus08.inst      9118880                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::total      9118880                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::.switch_cpus08.inst      9118880                       # number of overall MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::total      9118880                       # number of overall MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_rate::.switch_cpus08.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu8.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu8.icache.overall_mshr_miss_rate::.switch_cpus08.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu8.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu8.icache.demand_avg_mshr_miss_latency::.switch_cpus08.inst 157222.068966                       # average overall mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::total 157222.068966                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::.switch_cpus08.inst 157222.068966                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::total 157222.068966                       # average overall mshr miss latency
system.cpu8.icache.replacements                     0                       # number of replacements
system.cpu8.icache.ReadReq_hits::.cpu08.inst    350952913                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::.switch_cpus08.inst     28235070                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total      379187983                       # number of ReadReq hits
system.cpu8.icache.ReadReq_misses::.cpu08.inst          186                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::.switch_cpus08.inst           63                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total          249                       # number of ReadReq misses
system.cpu8.icache.ReadReq_miss_latency::.switch_cpus08.inst      9960522                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_miss_latency::total      9960522                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_accesses::.cpu08.inst    350953099                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::.switch_cpus08.inst     28235133                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total    379188232                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_miss_rate::.cpu08.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::.switch_cpus08.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_avg_miss_latency::.switch_cpus08.inst 158103.523810                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_avg_miss_latency::total 40002.096386                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_mshr_hits::.switch_cpus08.inst            5                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_misses::.switch_cpus08.inst           58                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_miss_latency::.switch_cpus08.inst      9118880                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_latency::total      9118880                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_rate::.switch_cpus08.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.inst 157222.068966                       # average ReadReq mshr miss latency
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::total 157222.068966                       # average ReadReq mshr miss latency
system.cpu8.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.tags.tagsinuse          168.735335                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs          379188227                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs              244                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs         1554050.110656                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle     206940751652                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::.cpu08.inst   150.971682                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_blocks::.switch_cpus08.inst    17.763653                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::.cpu08.inst     0.241942                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::.switch_cpus08.inst     0.028467                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.270409                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          244                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4          244                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024     0.391026                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses      14788341292                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses     14788341292                       # Number of data accesses
system.cpu8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.demand_hits::.cpu08.data    143138077                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::.switch_cpus08.data     67322357                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total       210460434                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::.cpu08.data    143138077                       # number of overall hits
system.cpu8.dcache.overall_hits::.switch_cpus08.data     67322357                       # number of overall hits
system.cpu8.dcache.overall_hits::total      210460434                       # number of overall hits
system.cpu8.dcache.demand_misses::.cpu08.data      6640292                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::.switch_cpus08.data      7325430                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total      13965722                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::.cpu08.data      6640292                       # number of overall misses
system.cpu8.dcache.overall_misses::.switch_cpus08.data      7325430                       # number of overall misses
system.cpu8.dcache.overall_misses::total     13965722                       # number of overall misses
system.cpu8.dcache.demand_miss_latency::.switch_cpus08.data 779429603543                       # number of demand (read+write) miss cycles
system.cpu8.dcache.demand_miss_latency::total 779429603543                       # number of demand (read+write) miss cycles
system.cpu8.dcache.overall_miss_latency::.switch_cpus08.data 779429603543                       # number of overall miss cycles
system.cpu8.dcache.overall_miss_latency::total 779429603543                       # number of overall miss cycles
system.cpu8.dcache.demand_accesses::.cpu08.data    149778369                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::.switch_cpus08.data     74647787                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total    224426156                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::.cpu08.data    149778369                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::.switch_cpus08.data     74647787                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total    224426156                       # number of overall (read+write) accesses
system.cpu8.dcache.demand_miss_rate::.cpu08.data     0.044334                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::.switch_cpus08.data     0.098133                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.062229                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::.cpu08.data     0.044334                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::.switch_cpus08.data     0.098133                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.062229                       # miss rate for overall accesses
system.cpu8.dcache.demand_avg_miss_latency::.switch_cpus08.data 106400.525777                       # average overall miss latency
system.cpu8.dcache.demand_avg_miss_latency::total 55810.190375                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::.switch_cpus08.data 106400.525777                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::total 55810.190375                       # average overall miss latency
system.cpu8.dcache.blocked_cycles::no_mshrs      1127727                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets         3533                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs            66190                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets            141                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs    17.037725                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets    25.056738                       # average number of cycles each access was blocked
system.cpu8.dcache.writebacks::.writebacks      1660887                       # number of writebacks
system.cpu8.dcache.writebacks::total          1660887                       # number of writebacks
system.cpu8.dcache.demand_mshr_hits::.switch_cpus08.data      3618378                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.demand_mshr_hits::total      3618378                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.overall_mshr_hits::.switch_cpus08.data      3618378                       # number of overall MSHR hits
system.cpu8.dcache.overall_mshr_hits::total      3618378                       # number of overall MSHR hits
system.cpu8.dcache.demand_mshr_misses::.switch_cpus08.data      3707052                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.demand_mshr_misses::total      3707052                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.overall_mshr_misses::.switch_cpus08.data      3707052                       # number of overall MSHR misses
system.cpu8.dcache.overall_mshr_misses::total      3707052                       # number of overall MSHR misses
system.cpu8.dcache.demand_mshr_miss_latency::.switch_cpus08.data 397360438711                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::total 397360438711                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::.switch_cpus08.data 397360438711                       # number of overall MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::total 397360438711                       # number of overall MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_rate::.switch_cpus08.data     0.049661                       # mshr miss rate for demand accesses
system.cpu8.dcache.demand_mshr_miss_rate::total     0.016518                       # mshr miss rate for demand accesses
system.cpu8.dcache.overall_mshr_miss_rate::.switch_cpus08.data     0.049661                       # mshr miss rate for overall accesses
system.cpu8.dcache.overall_mshr_miss_rate::total     0.016518                       # mshr miss rate for overall accesses
system.cpu8.dcache.demand_avg_mshr_miss_latency::.switch_cpus08.data 107190.414030                       # average overall mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::total 107190.414030                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::.switch_cpus08.data 107190.414030                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::total 107190.414030                       # average overall mshr miss latency
system.cpu8.dcache.replacements               9958682                       # number of replacements
system.cpu8.dcache.ReadReq_hits::.cpu08.data     76626685                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::.switch_cpus08.data     36470566                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total      113097251                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_misses::.cpu08.data      6057308                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::.switch_cpus08.data      6093614                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total     12150922                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_miss_latency::.switch_cpus08.data 680075171142                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_miss_latency::total 680075171142                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_accesses::.cpu08.data     82683993                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::.switch_cpus08.data     42564180                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total    125248173                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_miss_rate::.cpu08.data     0.073259                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::.switch_cpus08.data     0.143163                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.097015                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_miss_latency::.switch_cpus08.data 111604.570152                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_avg_miss_latency::total 55969.017918                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_mshr_hits::.switch_cpus08.data      2787628                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_hits::total      2787628                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_misses::.switch_cpus08.data      3305986                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_misses::total      3305986                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_miss_latency::.switch_cpus08.data 365379840412                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_latency::total 365379840412                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_rate::.switch_cpus08.data     0.077671                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_mshr_miss_rate::total     0.026395                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.data 110520.685935                       # average ReadReq mshr miss latency
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::total 110520.685935                       # average ReadReq mshr miss latency
system.cpu8.dcache.WriteReq_hits::.cpu08.data     66511392                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::.switch_cpus08.data     30851791                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total      97363183                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_misses::.cpu08.data       582984                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::.switch_cpus08.data      1231816                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total      1814800                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_miss_latency::.switch_cpus08.data  99354432401                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::total  99354432401                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_accesses::.cpu08.data     67094376                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::.switch_cpus08.data     32083607                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total     99177983                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_miss_rate::.cpu08.data     0.008689                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::.switch_cpus08.data     0.038394                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.018298                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_miss_latency::.switch_cpus08.data 80656.877651                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::total 54746.766807                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_mshr_hits::.switch_cpus08.data       830750                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::total       830750                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_misses::.switch_cpus08.data       401066                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::total       401066                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_miss_latency::.switch_cpus08.data  31980598299                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::total  31980598299                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_rate::.switch_cpus08.data     0.012501                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::total     0.004044                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus08.data 79738.991336                       # average WriteReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::total 79738.991336                       # average WriteReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_hits::.cpu08.data      3159006                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::.switch_cpus08.data       749496                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total      3908502                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_misses::.cpu08.data        13094                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::.switch_cpus08.data        94022                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total       107116                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_miss_latency::.switch_cpus08.data   4920701392                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::total   4920701392                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_accesses::.cpu08.data      3172100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::.switch_cpus08.data       843518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total      4015618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_miss_rate::.cpu08.data     0.004128                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::.switch_cpus08.data     0.111464                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.026675                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus08.data 52335.638383                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::total 45938.061466                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_mshr_hits::.switch_cpus08.data        62109                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::total        62109                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_misses::.switch_cpus08.data        31913                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::total        31913                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus08.data   1125075356                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::total   1125075356                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus08.data     0.037833                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::total     0.007947                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus08.data 35254.452919                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35254.452919                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.StoreCondReq_hits::.cpu08.data      3108739                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::.switch_cpus08.data       721023                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total      3829762                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_misses::.cpu08.data        56608                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::.switch_cpus08.data        50986                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total       107594                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_miss_latency::.switch_cpus08.data    839766484                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::total    839766484                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_accesses::.cpu08.data      3165347                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::.switch_cpus08.data       772009                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total      3937356                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_miss_rate::.cpu08.data     0.017884                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::.switch_cpus08.data     0.066043                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.027326                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_miss_latency::.switch_cpus08.data 16470.530812                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::total  7804.956447                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_mshr_misses::.switch_cpus08.data        38382                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::total        38382                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus08.data    666618720                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::total    666618720                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus08.data     0.049717                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::total     0.009748                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus08.data 17368.003752                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::total 17368.003752                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_miss_latency::.switch_cpus08.data     51333212                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::total     51333212                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus08.data     45546940                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::total     45546940                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.tags.tagsinuse           48.381288                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs          228722168                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs         10311256                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs            22.181795                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle     206940764154                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::.cpu08.data    29.203522                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_blocks::.switch_cpus08.data    19.177766                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::.cpu08.data     0.456305                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::.switch_cpus08.data     0.299653                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.755958                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses        242690386                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses       242690386                       # Number of data accesses
system.cpu9.numPwrStateTransitions                126                       # Number of power state transitions
system.cpu9.pwrStateClkGateDist::samples           62                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::mean    189583.241935                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::stdev   223852.222855                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::1000-5e+10           62    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::min_value         3856                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::max_value       779910                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::total             62                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateResidencyTicks::ON   957944656845                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::CLK_GATED     11754161                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::OFF  443156213515                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.demand_hits::.cpu09.inst    350937330                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::.switch_cpus09.inst     28240318                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::total       379177648                       # number of demand (read+write) hits
system.cpu9.icache.overall_hits::.cpu09.inst    350937330                       # number of overall hits
system.cpu9.icache.overall_hits::.switch_cpus09.inst     28240318                       # number of overall hits
system.cpu9.icache.overall_hits::total      379177648                       # number of overall hits
system.cpu9.icache.demand_misses::.cpu09.inst          187                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::.switch_cpus09.inst           71                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::total           258                       # number of demand (read+write) misses
system.cpu9.icache.overall_misses::.cpu09.inst          187                       # number of overall misses
system.cpu9.icache.overall_misses::.switch_cpus09.inst           71                       # number of overall misses
system.cpu9.icache.overall_misses::total          258                       # number of overall misses
system.cpu9.icache.demand_miss_latency::.switch_cpus09.inst     11342886                       # number of demand (read+write) miss cycles
system.cpu9.icache.demand_miss_latency::total     11342886                       # number of demand (read+write) miss cycles
system.cpu9.icache.overall_miss_latency::.switch_cpus09.inst     11342886                       # number of overall miss cycles
system.cpu9.icache.overall_miss_latency::total     11342886                       # number of overall miss cycles
system.cpu9.icache.demand_accesses::.cpu09.inst    350937517                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::.switch_cpus09.inst     28240389                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::total    379177906                       # number of demand (read+write) accesses
system.cpu9.icache.overall_accesses::.cpu09.inst    350937517                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::.switch_cpus09.inst     28240389                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::total    379177906                       # number of overall (read+write) accesses
system.cpu9.icache.demand_miss_rate::.cpu09.inst     0.000001                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::.switch_cpus09.inst     0.000003                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu9.icache.overall_miss_rate::.cpu09.inst     0.000001                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::.switch_cpus09.inst     0.000003                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu9.icache.demand_avg_miss_latency::.switch_cpus09.inst 159758.957746                       # average overall miss latency
system.cpu9.icache.demand_avg_miss_latency::total 43964.674419                       # average overall miss latency
system.cpu9.icache.overall_avg_miss_latency::.switch_cpus09.inst 159758.957746                       # average overall miss latency
system.cpu9.icache.overall_avg_miss_latency::total 43964.674419                       # average overall miss latency
system.cpu9.icache.blocked_cycles::no_mshrs           81                       # number of cycles access was blocked
system.cpu9.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.icache.avg_blocked_cycles::no_mshrs           81                       # average number of cycles each access was blocked
system.cpu9.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.icache.demand_mshr_hits::.switch_cpus09.inst            8                       # number of demand (read+write) MSHR hits
system.cpu9.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu9.icache.overall_mshr_hits::.switch_cpus09.inst            8                       # number of overall MSHR hits
system.cpu9.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu9.icache.demand_mshr_misses::.switch_cpus09.inst           63                       # number of demand (read+write) MSHR misses
system.cpu9.icache.demand_mshr_misses::total           63                       # number of demand (read+write) MSHR misses
system.cpu9.icache.overall_mshr_misses::.switch_cpus09.inst           63                       # number of overall MSHR misses
system.cpu9.icache.overall_mshr_misses::total           63                       # number of overall MSHR misses
system.cpu9.icache.demand_mshr_miss_latency::.switch_cpus09.inst     10174842                       # number of demand (read+write) MSHR miss cycles
system.cpu9.icache.demand_mshr_miss_latency::total     10174842                       # number of demand (read+write) MSHR miss cycles
system.cpu9.icache.overall_mshr_miss_latency::.switch_cpus09.inst     10174842                       # number of overall MSHR miss cycles
system.cpu9.icache.overall_mshr_miss_latency::total     10174842                       # number of overall MSHR miss cycles
system.cpu9.icache.demand_mshr_miss_rate::.switch_cpus09.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu9.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu9.icache.overall_mshr_miss_rate::.switch_cpus09.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu9.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu9.icache.demand_avg_mshr_miss_latency::.switch_cpus09.inst 161505.428571                       # average overall mshr miss latency
system.cpu9.icache.demand_avg_mshr_miss_latency::total 161505.428571                       # average overall mshr miss latency
system.cpu9.icache.overall_avg_mshr_miss_latency::.switch_cpus09.inst 161505.428571                       # average overall mshr miss latency
system.cpu9.icache.overall_avg_mshr_miss_latency::total 161505.428571                       # average overall mshr miss latency
system.cpu9.icache.replacements                     0                       # number of replacements
system.cpu9.icache.ReadReq_hits::.cpu09.inst    350937330                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::.switch_cpus09.inst     28240318                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::total      379177648                       # number of ReadReq hits
system.cpu9.icache.ReadReq_misses::.cpu09.inst          187                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::.switch_cpus09.inst           71                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::total          258                       # number of ReadReq misses
system.cpu9.icache.ReadReq_miss_latency::.switch_cpus09.inst     11342886                       # number of ReadReq miss cycles
system.cpu9.icache.ReadReq_miss_latency::total     11342886                       # number of ReadReq miss cycles
system.cpu9.icache.ReadReq_accesses::.cpu09.inst    350937517                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::.switch_cpus09.inst     28240389                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::total    379177906                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_miss_rate::.cpu09.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::.switch_cpus09.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_avg_miss_latency::.switch_cpus09.inst 159758.957746                       # average ReadReq miss latency
system.cpu9.icache.ReadReq_avg_miss_latency::total 43964.674419                       # average ReadReq miss latency
system.cpu9.icache.ReadReq_mshr_hits::.switch_cpus09.inst            8                       # number of ReadReq MSHR hits
system.cpu9.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu9.icache.ReadReq_mshr_misses::.switch_cpus09.inst           63                       # number of ReadReq MSHR misses
system.cpu9.icache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu9.icache.ReadReq_mshr_miss_latency::.switch_cpus09.inst     10174842                       # number of ReadReq MSHR miss cycles
system.cpu9.icache.ReadReq_mshr_miss_latency::total     10174842                       # number of ReadReq MSHR miss cycles
system.cpu9.icache.ReadReq_mshr_miss_rate::.switch_cpus09.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.inst 161505.428571                       # average ReadReq mshr miss latency
system.cpu9.icache.ReadReq_avg_mshr_miss_latency::total 161505.428571                       # average ReadReq mshr miss latency
system.cpu9.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.tags.tagsinuse          171.489335                       # Cycle average of tags in use
system.cpu9.icache.tags.total_refs          379177898                       # Total number of references to valid blocks.
system.cpu9.icache.tags.sampled_refs              250                       # Sample count of references to valid blocks.
system.cpu9.icache.tags.avg_refs         1516711.592000                       # Average number of references to valid blocks.
system.cpu9.icache.tags.warmup_cycle     206942712680                       # Cycle when the warmup percentage was hit.
system.cpu9.icache.tags.occ_blocks::.cpu09.inst   151.647777                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_blocks::.switch_cpus09.inst    19.841558                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_percent::.cpu09.inst     0.243025                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::.switch_cpus09.inst     0.031797                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::total     0.274823                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_task_id_blocks::1024          250                       # Occupied blocks per task id
system.cpu9.icache.tags.age_task_id_blocks_1024::4          250                       # Occupied blocks per task id
system.cpu9.icache.tags.occ_task_id_percent::1024     0.400641                       # Percentage of cache occupancy per task id
system.cpu9.icache.tags.tag_accesses      14787938584                       # Number of tag accesses
system.cpu9.icache.tags.data_accesses     14787938584                       # Number of data accesses
system.cpu9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.demand_hits::.cpu09.data    143146174                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::.switch_cpus09.data     67181332                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::total       210327506                       # number of demand (read+write) hits
system.cpu9.dcache.overall_hits::.cpu09.data    143146174                       # number of overall hits
system.cpu9.dcache.overall_hits::.switch_cpus09.data     67181332                       # number of overall hits
system.cpu9.dcache.overall_hits::total      210327506                       # number of overall hits
system.cpu9.dcache.demand_misses::.cpu09.data      6634029                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::.switch_cpus09.data      7296981                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::total      13931010                       # number of demand (read+write) misses
system.cpu9.dcache.overall_misses::.cpu09.data      6634029                       # number of overall misses
system.cpu9.dcache.overall_misses::.switch_cpus09.data      7296981                       # number of overall misses
system.cpu9.dcache.overall_misses::total     13931010                       # number of overall misses
system.cpu9.dcache.demand_miss_latency::.switch_cpus09.data 779052730324                       # number of demand (read+write) miss cycles
system.cpu9.dcache.demand_miss_latency::total 779052730324                       # number of demand (read+write) miss cycles
system.cpu9.dcache.overall_miss_latency::.switch_cpus09.data 779052730324                       # number of overall miss cycles
system.cpu9.dcache.overall_miss_latency::total 779052730324                       # number of overall miss cycles
system.cpu9.dcache.demand_accesses::.cpu09.data    149780203                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::.switch_cpus09.data     74478313                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::total    224258516                       # number of demand (read+write) accesses
system.cpu9.dcache.overall_accesses::.cpu09.data    149780203                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::.switch_cpus09.data     74478313                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::total    224258516                       # number of overall (read+write) accesses
system.cpu9.dcache.demand_miss_rate::.cpu09.data     0.044292                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::.switch_cpus09.data     0.097975                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::total     0.062120                       # miss rate for demand accesses
system.cpu9.dcache.overall_miss_rate::.cpu09.data     0.044292                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::.switch_cpus09.data     0.097975                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::total     0.062120                       # miss rate for overall accesses
system.cpu9.dcache.demand_avg_miss_latency::.switch_cpus09.data 106763.705473                       # average overall miss latency
system.cpu9.dcache.demand_avg_miss_latency::total 55922.200208                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::.switch_cpus09.data 106763.705473                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::total 55922.200208                       # average overall miss latency
system.cpu9.dcache.blocked_cycles::no_mshrs      1172962                       # number of cycles access was blocked
system.cpu9.dcache.blocked_cycles::no_targets         6654                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_mshrs            67214                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_targets            232                       # number of cycles access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_mshrs    17.451156                       # average number of cycles each access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_targets    28.681034                       # average number of cycles each access was blocked
system.cpu9.dcache.writebacks::.writebacks      1658944                       # number of writebacks
system.cpu9.dcache.writebacks::total          1658944                       # number of writebacks
system.cpu9.dcache.demand_mshr_hits::.switch_cpus09.data      3604058                       # number of demand (read+write) MSHR hits
system.cpu9.dcache.demand_mshr_hits::total      3604058                       # number of demand (read+write) MSHR hits
system.cpu9.dcache.overall_mshr_hits::.switch_cpus09.data      3604058                       # number of overall MSHR hits
system.cpu9.dcache.overall_mshr_hits::total      3604058                       # number of overall MSHR hits
system.cpu9.dcache.demand_mshr_misses::.switch_cpus09.data      3692923                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.demand_mshr_misses::total      3692923                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.overall_mshr_misses::.switch_cpus09.data      3692923                       # number of overall MSHR misses
system.cpu9.dcache.overall_mshr_misses::total      3692923                       # number of overall MSHR misses
system.cpu9.dcache.demand_mshr_miss_latency::.switch_cpus09.data 396000287295                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_latency::total 396000287295                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::.switch_cpus09.data 396000287295                       # number of overall MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::total 396000287295                       # number of overall MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_rate::.switch_cpus09.data     0.049584                       # mshr miss rate for demand accesses
system.cpu9.dcache.demand_mshr_miss_rate::total     0.016467                       # mshr miss rate for demand accesses
system.cpu9.dcache.overall_mshr_miss_rate::.switch_cpus09.data     0.049584                       # mshr miss rate for overall accesses
system.cpu9.dcache.overall_mshr_miss_rate::total     0.016467                       # mshr miss rate for overall accesses
system.cpu9.dcache.demand_avg_mshr_miss_latency::.switch_cpus09.data 107232.208008                       # average overall mshr miss latency
system.cpu9.dcache.demand_avg_mshr_miss_latency::total 107232.208008                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::.switch_cpus09.data 107232.208008                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::total 107232.208008                       # average overall mshr miss latency
system.cpu9.dcache.replacements               9933143                       # number of replacements
system.cpu9.dcache.ReadReq_hits::.cpu09.data     76627743                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::.switch_cpus09.data     36324408                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::total      112952151                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_misses::.cpu09.data      6051218                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::.switch_cpus09.data      6079231                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::total     12130449                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_miss_latency::.switch_cpus09.data 678211369852                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_miss_latency::total 678211369852                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_accesses::.cpu09.data     82678961                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::.switch_cpus09.data     42403639                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::total    125082600                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_miss_rate::.cpu09.data     0.073189                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::.switch_cpus09.data     0.143366                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::total     0.096980                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_miss_latency::.switch_cpus09.data 111562.033068                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_avg_miss_latency::total 55909.832344                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_mshr_hits::.switch_cpus09.data      2781398                       # number of ReadReq MSHR hits
system.cpu9.dcache.ReadReq_mshr_hits::total      2781398                       # number of ReadReq MSHR hits
system.cpu9.dcache.ReadReq_mshr_misses::.switch_cpus09.data      3297833                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_misses::total      3297833                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_miss_latency::.switch_cpus09.data 363654975658                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_latency::total 363654975658                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_rate::.switch_cpus09.data     0.077772                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_mshr_miss_rate::total     0.026365                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.data 110270.888689                       # average ReadReq mshr miss latency
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::total 110270.888689                       # average ReadReq mshr miss latency
system.cpu9.dcache.WriteReq_hits::.cpu09.data     66518431                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::.switch_cpus09.data     30856924                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::total      97375355                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_misses::.cpu09.data       582811                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::.switch_cpus09.data      1217750                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::total      1800561                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_miss_latency::.switch_cpus09.data 100841360472                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_miss_latency::total 100841360472                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_accesses::.cpu09.data     67101242                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::.switch_cpus09.data     32074674                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::total     99175916                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_miss_rate::.cpu09.data     0.008686                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::.switch_cpus09.data     0.037966                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::total     0.018155                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_miss_latency::.switch_cpus09.data 82809.575424                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_avg_miss_latency::total 56005.522985                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_mshr_hits::.switch_cpus09.data       822660                       # number of WriteReq MSHR hits
system.cpu9.dcache.WriteReq_mshr_hits::total       822660                       # number of WriteReq MSHR hits
system.cpu9.dcache.WriteReq_mshr_misses::.switch_cpus09.data       395090                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_misses::total       395090                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_miss_latency::.switch_cpus09.data  32345311637                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_latency::total  32345311637                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_rate::.switch_cpus09.data     0.012318                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_mshr_miss_rate::total     0.003984                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus09.data 81868.211387                       # average WriteReq mshr miss latency
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::total 81868.211387                       # average WriteReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_hits::.cpu09.data      3158056                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::.switch_cpus09.data       774782                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::total      3932838                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_misses::.cpu09.data        13189                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::.switch_cpus09.data        97767                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::total       110956                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_miss_latency::.switch_cpus09.data   5023764756                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_miss_latency::total   5023764756                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_accesses::.cpu09.data      3171245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::.switch_cpus09.data       872549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::total      4043794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_miss_rate::.cpu09.data     0.004159                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::.switch_cpus09.data     0.112048                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::total     0.027439                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus09.data 51385.076314                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::total 45277.089621                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_mshr_hits::.switch_cpus09.data        64246                       # number of LoadLockedReq MSHR hits
system.cpu9.dcache.LoadLockedReq_mshr_hits::total        64246                       # number of LoadLockedReq MSHR hits
system.cpu9.dcache.LoadLockedReq_mshr_misses::.switch_cpus09.data        33521                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_misses::total        33521                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus09.data   1069444376                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::total   1069444376                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus09.data     0.038417                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::total     0.008289                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus09.data 31903.713374                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31903.713374                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.StoreCondReq_hits::.cpu09.data      3108412                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::.switch_cpus09.data       743962                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::total      3852374                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_misses::.cpu09.data        56403                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::.switch_cpus09.data        53208                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::total       109611                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_miss_latency::.switch_cpus09.data    881776776                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_miss_latency::total    881776776                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_accesses::.cpu09.data      3164815                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::.switch_cpus09.data       797170                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::total      3961985                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_miss_rate::.cpu09.data     0.017822                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::.switch_cpus09.data     0.066746                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::total     0.027666                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_miss_latency::.switch_cpus09.data 16572.259359                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_avg_miss_latency::total  8044.601144                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_mshr_misses::.switch_cpus09.data        40268                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_misses::total        40268                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus09.data    699976864                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::total    699976864                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus09.data     0.050514                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::total     0.010164                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus09.data 17382.955796                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::total 17382.955796                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_miss_latency::.switch_cpus09.data     53624650                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_miss_latency::total     53624650                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus09.data     47583878                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::total     47583878                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.tags.tagsinuse           48.331035                       # Cycle average of tags in use
system.cpu9.dcache.tags.total_refs          228620849                       # Total number of references to valid blocks.
system.cpu9.dcache.tags.sampled_refs         10291609                       # Sample count of references to valid blocks.
system.cpu9.dcache.tags.avg_refs            22.214296                       # Average number of references to valid blocks.
system.cpu9.dcache.tags.warmup_cycle     206942725182                       # Cycle when the warmup percentage was hit.
system.cpu9.dcache.tags.occ_blocks::.cpu09.data    29.186453                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_blocks::.switch_cpus09.data    19.144582                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_percent::.cpu09.data     0.456038                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::.switch_cpus09.data     0.299134                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::total     0.755172                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu9.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu9.dcache.tags.tag_accesses        242555904                       # Number of tag accesses
system.cpu9.dcache.tags.data_accesses       242555904                       # Number of data accesses
system.cpu6.numPwrStateTransitions                172                       # Number of power state transitions
system.cpu6.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::mean    173459.494118                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::stdev   221747.470102                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::1000-5e+10           85    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::min_value         3883                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::max_value       807122                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateResidencyTicks::ON   957941666949                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::CLK_GATED     14744057                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::OFF  443156213515                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.demand_hits::.cpu06.inst    350962071                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::.switch_cpus06.inst     28238030                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       379200101                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::.cpu06.inst    350962071                       # number of overall hits
system.cpu6.icache.overall_hits::.switch_cpus06.inst     28238030                       # number of overall hits
system.cpu6.icache.overall_hits::total      379200101                       # number of overall hits
system.cpu6.icache.demand_misses::.cpu06.inst          215                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::.switch_cpus06.inst           66                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           281                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::.cpu06.inst          215                       # number of overall misses
system.cpu6.icache.overall_misses::.switch_cpus06.inst           66                       # number of overall misses
system.cpu6.icache.overall_misses::total          281                       # number of overall misses
system.cpu6.icache.demand_miss_latency::.switch_cpus06.inst      9555100                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      9555100                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::.switch_cpus06.inst      9555100                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      9555100                       # number of overall miss cycles
system.cpu6.icache.demand_accesses::.cpu06.inst    350962286                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::.switch_cpus06.inst     28238096                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    379200382                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::.cpu06.inst    350962286                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::.switch_cpus06.inst     28238096                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    379200382                       # number of overall (read+write) accesses
system.cpu6.icache.demand_miss_rate::.cpu06.inst     0.000001                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::.switch_cpus06.inst     0.000002                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::.cpu06.inst     0.000001                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::.switch_cpus06.inst     0.000002                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu6.icache.demand_avg_miss_latency::.switch_cpus06.inst 144774.242424                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 34003.914591                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::.switch_cpus06.inst 144774.242424                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 34003.914591                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs           80                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs           40                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.demand_mshr_hits::.switch_cpus06.inst            6                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::.switch_cpus06.inst            6                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu6.icache.demand_mshr_misses::.switch_cpus06.inst           60                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           60                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::.switch_cpus06.inst           60                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           60                       # number of overall MSHR misses
system.cpu6.icache.demand_mshr_miss_latency::.switch_cpus06.inst      8869952                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      8869952                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::.switch_cpus06.inst      8869952                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      8869952                       # number of overall MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_rate::.switch_cpus06.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::.switch_cpus06.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu6.icache.demand_avg_mshr_miss_latency::.switch_cpus06.inst 147832.533333                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 147832.533333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::.switch_cpus06.inst 147832.533333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 147832.533333                       # average overall mshr miss latency
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.ReadReq_hits::.cpu06.inst    350962071                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::.switch_cpus06.inst     28238030                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      379200101                       # number of ReadReq hits
system.cpu6.icache.ReadReq_misses::.cpu06.inst          215                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::.switch_cpus06.inst           66                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          281                       # number of ReadReq misses
system.cpu6.icache.ReadReq_miss_latency::.switch_cpus06.inst      9555100                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      9555100                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_accesses::.cpu06.inst    350962286                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::.switch_cpus06.inst     28238096                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    379200382                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_miss_rate::.cpu06.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::.switch_cpus06.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_miss_latency::.switch_cpus06.inst 144774.242424                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 34003.914591                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_mshr_hits::.switch_cpus06.inst            6                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::.switch_cpus06.inst           60                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           60                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::.switch_cpus06.inst      8869952                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      8869952                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::.switch_cpus06.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.inst 147832.533333                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 147832.533333                       # average ReadReq mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.tagsinuse          193.613001                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          379200376                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              275                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         1378910.458182                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     206936668856                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::.cpu06.inst   174.874757                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::.switch_cpus06.inst    18.738243                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::.cpu06.inst     0.280248                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::.switch_cpus06.inst     0.030029                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.310277                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          275                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.440705                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses      14788815173                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses     14788815173                       # Number of data accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.demand_hits::.cpu06.data    143118066                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::.switch_cpus06.data     67299543                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       210417609                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::.cpu06.data    143118066                       # number of overall hits
system.cpu6.dcache.overall_hits::.switch_cpus06.data     67299543                       # number of overall hits
system.cpu6.dcache.overall_hits::total      210417609                       # number of overall hits
system.cpu6.dcache.demand_misses::.cpu06.data      6640771                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::.switch_cpus06.data      7342748                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total      13983519                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::.cpu06.data      6640771                       # number of overall misses
system.cpu6.dcache.overall_misses::.switch_cpus06.data      7342748                       # number of overall misses
system.cpu6.dcache.overall_misses::total     13983519                       # number of overall misses
system.cpu6.dcache.demand_miss_latency::.switch_cpus06.data 779929699316                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total 779929699316                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::.switch_cpus06.data 779929699316                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total 779929699316                       # number of overall miss cycles
system.cpu6.dcache.demand_accesses::.cpu06.data    149758837                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::.switch_cpus06.data     74642291                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    224401128                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::.cpu06.data    149758837                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::.switch_cpus06.data     74642291                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    224401128                       # number of overall (read+write) accesses
system.cpu6.dcache.demand_miss_rate::.cpu06.data     0.044343                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::.switch_cpus06.data     0.098372                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.062315                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::.cpu06.data     0.044343                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::.switch_cpus06.data     0.098372                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.062315                       # miss rate for overall accesses
system.cpu6.dcache.demand_avg_miss_latency::.switch_cpus06.data 106217.685711                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 55774.923273                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::.switch_cpus06.data 106217.685711                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 55774.923273                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs      1045771                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets         5150                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs            65849                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets            190                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    15.881350                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    27.105263                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::.writebacks      1665555                       # number of writebacks
system.cpu6.dcache.writebacks::total          1665555                       # number of writebacks
system.cpu6.dcache.demand_mshr_hits::.switch_cpus06.data      3633175                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total      3633175                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::.switch_cpus06.data      3633175                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total      3633175                       # number of overall MSHR hits
system.cpu6.dcache.demand_mshr_misses::.switch_cpus06.data      3709573                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total      3709573                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::.switch_cpus06.data      3709573                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total      3709573                       # number of overall MSHR misses
system.cpu6.dcache.demand_mshr_miss_latency::.switch_cpus06.data 395567529171                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total 395567529171                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::.switch_cpus06.data 395567529171                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total 395567529171                       # number of overall MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_rate::.switch_cpus06.data     0.049698                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.016531                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::.switch_cpus06.data     0.049698                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.016531                       # mshr miss rate for overall accesses
system.cpu6.dcache.demand_avg_mshr_miss_latency::.switch_cpus06.data 106634.248516                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 106634.248516                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::.switch_cpus06.data 106634.248516                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 106634.248516                       # average overall mshr miss latency
system.cpu6.dcache.replacements               9961092                       # number of replacements
system.cpu6.dcache.ReadReq_hits::.cpu06.data     76614879                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::.switch_cpus06.data     36458415                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      113073294                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_misses::.cpu06.data      6057844                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::.switch_cpus06.data      6100242                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total     12158086                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_miss_latency::.switch_cpus06.data 677850331016                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total 677850331016                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_accesses::.cpu06.data     82672723                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::.switch_cpus06.data     42558657                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    125231380                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_miss_rate::.cpu06.data     0.073275                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::.switch_cpus06.data     0.143337                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.097085                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::.switch_cpus06.data 111118.596773                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 55753.046246                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_mshr_hits::.switch_cpus06.data      2793545                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total      2793545                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::.switch_cpus06.data      3306697                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total      3306697                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::.switch_cpus06.data 362870514910                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total 362870514910                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::.switch_cpus06.data     0.077697                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.026405                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.data 109738.060339                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 109738.060339                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_hits::.cpu06.data     66503187                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::.switch_cpus06.data     30841128                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      97344315                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_misses::.cpu06.data       582927                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::.switch_cpus06.data      1242506                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total      1825433                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_miss_latency::.switch_cpus06.data 102079368300                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total 102079368300                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_accesses::.cpu06.data     67086114                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::.switch_cpus06.data     32083634                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     99169748                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_miss_rate::.cpu06.data     0.008689                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::.switch_cpus06.data     0.038727                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.018407                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_miss_latency::.switch_cpus06.data 82156.036510                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 55920.632694                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_mshr_hits::.switch_cpus06.data       839630                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total       839630                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_misses::.switch_cpus06.data       402876                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total       402876                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_miss_latency::.switch_cpus06.data  32697014261                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total  32697014261                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_rate::.switch_cpus06.data     0.012557                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.004062                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus06.data 81159.002425                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 81159.002425                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_hits::.cpu06.data      3161589                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::.switch_cpus06.data       751834                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total      3913423                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_misses::.cpu06.data        13401                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::.switch_cpus06.data        95673                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total       109074                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_miss_latency::.switch_cpus06.data   4697999748                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total   4697999748                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_accesses::.cpu06.data      3174990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::.switch_cpus06.data       847507                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total      4022497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_miss_rate::.cpu06.data     0.004221                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::.switch_cpus06.data     0.112888                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.027116                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus06.data 49104.760465                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 43071.673799                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_mshr_hits::.switch_cpus06.data        62378                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total        62378                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_misses::.switch_cpus06.data        33295                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total        33295                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus06.data    910199014                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total    910199014                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus06.data     0.039286                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.008277                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus06.data 27337.408440                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27337.408440                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_hits::.cpu06.data      3111495                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::.switch_cpus06.data       721938                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total      3833433                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_misses::.cpu06.data        56735                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::.switch_cpus06.data        52237                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total       108972                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_miss_latency::.switch_cpus06.data    849944898                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    849944898                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_accesses::.cpu06.data      3168230                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::.switch_cpus06.data       774175                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total      3942405                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_miss_rate::.cpu06.data     0.017907                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::.switch_cpus06.data     0.067474                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.027641                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_miss_latency::.switch_cpus06.data 16270.936271                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  7799.663198                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_mshr_misses::.switch_cpus06.data        38799                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total        38799                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus06.data    674937082                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    674937082                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus06.data     0.050117                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.009841                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus06.data 17395.733962                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 17395.733962                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_miss_latency::.switch_cpus06.data     51088530                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total     51088530                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus06.data     45341474                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total     45341474                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.tagsinuse           50.117892                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          228693399                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs         10315480                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            22.169923                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     206936681358                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::.cpu06.data    30.961870                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::.switch_cpus06.data    19.156022                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::.cpu06.data     0.483779                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::.switch_cpus06.data     0.299313                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.783092                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        242681510                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       242681510                       # Number of data accesses
system.cpu7.numPwrStateTransitions                166                       # Number of power state transitions
system.cpu7.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::mean    154755.060976                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::stdev   211051.742353                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::1000-5e+10           82    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::min_value         3768                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::max_value       852387                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::total             82                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateResidencyTicks::ON   957943721091                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::CLK_GATED     12689915                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::OFF  443156213515                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.demand_hits::.cpu07.inst    350989141                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::.switch_cpus07.inst     28162009                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       379151150                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::.cpu07.inst    350989141                       # number of overall hits
system.cpu7.icache.overall_hits::.switch_cpus07.inst     28162009                       # number of overall hits
system.cpu7.icache.overall_hits::total      379151150                       # number of overall hits
system.cpu7.icache.demand_misses::.cpu07.inst          189                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::.switch_cpus07.inst           65                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           254                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::.cpu07.inst          189                       # number of overall misses
system.cpu7.icache.overall_misses::.switch_cpus07.inst           65                       # number of overall misses
system.cpu7.icache.overall_misses::total          254                       # number of overall misses
system.cpu7.icache.demand_miss_latency::.switch_cpus07.inst      8963934                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8963934                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::.switch_cpus07.inst      8963934                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8963934                       # number of overall miss cycles
system.cpu7.icache.demand_accesses::.cpu07.inst    350989330                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::.switch_cpus07.inst     28162074                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    379151404                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::.cpu07.inst    350989330                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::.switch_cpus07.inst     28162074                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    379151404                       # number of overall (read+write) accesses
system.cpu7.icache.demand_miss_rate::.cpu07.inst     0.000001                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::.switch_cpus07.inst     0.000002                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::.cpu07.inst     0.000001                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::.switch_cpus07.inst     0.000002                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu7.icache.demand_avg_miss_latency::.switch_cpus07.inst 137906.676923                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 35291.078740                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::.switch_cpus07.inst 137906.676923                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 35291.078740                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs           14                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.demand_mshr_hits::.switch_cpus07.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::.switch_cpus07.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.demand_mshr_misses::.switch_cpus07.inst           57                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::.switch_cpus07.inst           57                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu7.icache.demand_mshr_miss_latency::.switch_cpus07.inst      8126192                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      8126192                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::.switch_cpus07.inst      8126192                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      8126192                       # number of overall MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_rate::.switch_cpus07.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::.switch_cpus07.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu7.icache.demand_avg_mshr_miss_latency::.switch_cpus07.inst 142564.771930                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 142564.771930                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::.switch_cpus07.inst 142564.771930                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 142564.771930                       # average overall mshr miss latency
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.ReadReq_hits::.cpu07.inst    350989141                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::.switch_cpus07.inst     28162009                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      379151150                       # number of ReadReq hits
system.cpu7.icache.ReadReq_misses::.cpu07.inst          189                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::.switch_cpus07.inst           65                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          254                       # number of ReadReq misses
system.cpu7.icache.ReadReq_miss_latency::.switch_cpus07.inst      8963934                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8963934                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_accesses::.cpu07.inst    350989330                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::.switch_cpus07.inst     28162074                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    379151404                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_miss_rate::.cpu07.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::.switch_cpus07.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_avg_miss_latency::.switch_cpus07.inst 137906.676923                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 35291.078740                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_mshr_hits::.switch_cpus07.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::.switch_cpus07.inst           57                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::.switch_cpus07.inst      8126192                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      8126192                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::.switch_cpus07.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.inst 142564.771930                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 142564.771930                       # average ReadReq mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.tagsinuse          170.378558                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          379151396                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              246                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         1541265.837398                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     206938790624                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::.cpu07.inst   152.778855                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::.switch_cpus07.inst    17.599702                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::.cpu07.inst     0.244838                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::.switch_cpus07.inst     0.028205                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.273043                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          246                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.394231                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses      14786905002                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses     14786905002                       # Number of data accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.demand_hits::.cpu07.data    143091308                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::.switch_cpus07.data     67202561                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       210293869                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::.cpu07.data    143091308                       # number of overall hits
system.cpu7.dcache.overall_hits::.switch_cpus07.data     67202561                       # number of overall hits
system.cpu7.dcache.overall_hits::total      210293869                       # number of overall hits
system.cpu7.dcache.demand_misses::.cpu07.data      6649481                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::.switch_cpus07.data      7316579                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total      13966060                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::.cpu07.data      6649481                       # number of overall misses
system.cpu7.dcache.overall_misses::.switch_cpus07.data      7316579                       # number of overall misses
system.cpu7.dcache.overall_misses::total     13966060                       # number of overall misses
system.cpu7.dcache.demand_miss_latency::.switch_cpus07.data 782577236084                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total 782577236084                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::.switch_cpus07.data 782577236084                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total 782577236084                       # number of overall miss cycles
system.cpu7.dcache.demand_accesses::.cpu07.data    149740789                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::.switch_cpus07.data     74519140                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    224259929                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::.cpu07.data    149740789                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::.switch_cpus07.data     74519140                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    224259929                       # number of overall (read+write) accesses
system.cpu7.dcache.demand_miss_rate::.cpu07.data     0.044407                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::.switch_cpus07.data     0.098184                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.062276                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::.cpu07.data     0.044407                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::.switch_cpus07.data     0.098184                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.062276                       # miss rate for overall accesses
system.cpu7.dcache.demand_avg_miss_latency::.switch_cpus07.data 106959.445949                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 56034.216958                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::.switch_cpus07.data 106959.445949                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 56034.216958                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs      1108539                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets         3914                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs            65860                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets            136                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs    16.831749                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets    28.779412                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::.writebacks      1671162                       # number of writebacks
system.cpu7.dcache.writebacks::total          1671162                       # number of writebacks
system.cpu7.dcache.demand_mshr_hits::.switch_cpus07.data      3619615                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total      3619615                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::.switch_cpus07.data      3619615                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total      3619615                       # number of overall MSHR hits
system.cpu7.dcache.demand_mshr_misses::.switch_cpus07.data      3696964                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total      3696964                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::.switch_cpus07.data      3696964                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total      3696964                       # number of overall MSHR misses
system.cpu7.dcache.demand_mshr_miss_latency::.switch_cpus07.data 397512995471                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total 397512995471                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::.switch_cpus07.data 397512995471                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total 397512995471                       # number of overall MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_rate::.switch_cpus07.data     0.049611                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.016485                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::.switch_cpus07.data     0.049611                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.016485                       # mshr miss rate for overall accesses
system.cpu7.dcache.demand_avg_mshr_miss_latency::.switch_cpus07.data 107524.172665                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 107524.172665                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::.switch_cpus07.data 107524.172665                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 107524.172665                       # average overall mshr miss latency
system.cpu7.dcache.replacements               9954863                       # number of replacements
system.cpu7.dcache.ReadReq_hits::.cpu07.data     76597247                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::.switch_cpus07.data     36411122                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total      113008369                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_misses::.cpu07.data      6063674                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::.switch_cpus07.data      6078056                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total     12141730                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_miss_latency::.switch_cpus07.data 679207586902                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total 679207586902                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_accesses::.cpu07.data     82660921                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::.switch_cpus07.data     42489178                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total    125150099                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_miss_rate::.cpu07.data     0.073356                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::.switch_cpus07.data     0.143050                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.097017                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::.switch_cpus07.data 111747.503956                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 55939.934993                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_mshr_hits::.switch_cpus07.data      2782860                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total      2782860                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::.switch_cpus07.data      3295196                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total      3295196                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::.switch_cpus07.data 364181528737                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total 364181528737                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::.switch_cpus07.data     0.077554                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.026330                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.data 110518.927778                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 110518.927778                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_hits::.cpu07.data     66494061                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::.switch_cpus07.data     30791439                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      97285500                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_misses::.cpu07.data       585807                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::.switch_cpus07.data      1238523                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total      1824330                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_miss_latency::.switch_cpus07.data 103369649182                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total 103369649182                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_accesses::.cpu07.data     67079868                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::.switch_cpus07.data     32029962                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     99109830                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_miss_rate::.cpu07.data     0.008733                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::.switch_cpus07.data     0.038668                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.018407                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_miss_latency::.switch_cpus07.data 83462.034360                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 56661.705493                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_mshr_hits::.switch_cpus07.data       836755                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total       836755                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_misses::.switch_cpus07.data       401768                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total       401768                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_miss_latency::.switch_cpus07.data  33331466734                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total  33331466734                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_rate::.switch_cpus07.data     0.012544                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.004054                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus07.data 82961.974906                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 82961.974906                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_hits::.cpu07.data      3165609                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::.switch_cpus07.data       747104                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total      3912713                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_misses::.cpu07.data        13751                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::.switch_cpus07.data        94688                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total       108439                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_miss_latency::.switch_cpus07.data   4840408066                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total   4840408066                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_accesses::.cpu07.data      3179360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::.switch_cpus07.data       841792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total      4021152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_miss_rate::.cpu07.data     0.004325                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::.switch_cpus07.data     0.112484                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.026967                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus07.data 51119.551221                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 44637.151449                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_mshr_hits::.switch_cpus07.data        61920                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total        61920                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_misses::.switch_cpus07.data        32768                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total        32768                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus07.data   1034716698                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total   1034716698                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus07.data     0.038926                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.008149                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus07.data 31577.047668                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31577.047668                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_hits::.cpu07.data      3114749                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::.switch_cpus07.data       717937                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total      3832686                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_misses::.cpu07.data        57838                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::.switch_cpus07.data        51669                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total       109507                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_miss_latency::.switch_cpus07.data    847237322                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    847237322                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_accesses::.cpu07.data      3172587                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::.switch_cpus07.data       769606                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total      3942193                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_miss_rate::.cpu07.data     0.018231                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::.switch_cpus07.data     0.067137                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.027778                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_miss_latency::.switch_cpus07.data 16397.401188                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  7736.832550                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_mshr_misses::.switch_cpus07.data        38789                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total        38789                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus07.data    672137982                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    672137982                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus07.data     0.050401                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.009839                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus07.data 17328.056459                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 17328.056459                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_miss_latency::.switch_cpus07.data     54158664                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total     54158664                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus07.data     48062086                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total     48062086                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.tagsinuse           48.376890                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          228565236                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs         10310773                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            22.167614                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     206938803126                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::.cpu07.data    29.207478                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::.switch_cpus07.data    19.169412                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::.cpu07.data     0.456367                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::.switch_cpus07.data     0.299522                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.755889                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        242534047                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       242534047                       # Number of data accesses
system.cpu4.numPwrStateTransitions                144                       # Number of power state transitions
system.cpu4.pwrStateClkGateDist::samples           71                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::mean    180569.169014                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::stdev   229253.777060                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1000-5e+10           71    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::min_value         4246                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::max_value       820401                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::total             71                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateResidencyTicks::ON   957943590595                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::CLK_GATED     12820411                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::OFF  443156213515                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.demand_hits::.cpu04.inst    350948975                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::.switch_cpus04.inst     28373075                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       379322050                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::.cpu04.inst    350948975                       # number of overall hits
system.cpu4.icache.overall_hits::.switch_cpus04.inst     28373075                       # number of overall hits
system.cpu4.icache.overall_hits::total      379322050                       # number of overall hits
system.cpu4.icache.demand_misses::.cpu04.inst          215                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::.switch_cpus04.inst           63                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           278                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::.cpu04.inst          215                       # number of overall misses
system.cpu4.icache.overall_misses::.switch_cpus04.inst           63                       # number of overall misses
system.cpu4.icache.overall_misses::total          278                       # number of overall misses
system.cpu4.icache.demand_miss_latency::.switch_cpus04.inst      8242390                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8242390                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::.switch_cpus04.inst      8242390                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8242390                       # number of overall miss cycles
system.cpu4.icache.demand_accesses::.cpu04.inst    350949190                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::.switch_cpus04.inst     28373138                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    379322328                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::.cpu04.inst    350949190                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::.switch_cpus04.inst     28373138                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    379322328                       # number of overall (read+write) accesses
system.cpu4.icache.demand_miss_rate::.cpu04.inst     0.000001                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::.switch_cpus04.inst     0.000002                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::.cpu04.inst     0.000001                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::.switch_cpus04.inst     0.000002                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu4.icache.demand_avg_miss_latency::.switch_cpus04.inst 130831.587302                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 29648.884892                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::.switch_cpus04.inst 130831.587302                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 29648.884892                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.demand_mshr_hits::.switch_cpus04.inst            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::.switch_cpus04.inst            5                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu4.icache.demand_mshr_misses::.switch_cpus04.inst           58                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::.switch_cpus04.inst           58                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu4.icache.demand_mshr_miss_latency::.switch_cpus04.inst      7375974                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      7375974                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::.switch_cpus04.inst      7375974                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      7375974                       # number of overall MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_rate::.switch_cpus04.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::.switch_cpus04.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu4.icache.demand_avg_mshr_miss_latency::.switch_cpus04.inst 127171.965517                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 127171.965517                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::.switch_cpus04.inst 127171.965517                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 127171.965517                       # average overall mshr miss latency
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.ReadReq_hits::.cpu04.inst    350948975                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::.switch_cpus04.inst     28373075                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      379322050                       # number of ReadReq hits
system.cpu4.icache.ReadReq_misses::.cpu04.inst          215                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::.switch_cpus04.inst           63                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          278                       # number of ReadReq misses
system.cpu4.icache.ReadReq_miss_latency::.switch_cpus04.inst      8242390                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8242390                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_accesses::.cpu04.inst    350949190                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::.switch_cpus04.inst     28373138                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    379322328                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_miss_rate::.cpu04.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::.switch_cpus04.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_miss_latency::.switch_cpus04.inst 130831.587302                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 29648.884892                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_mshr_hits::.switch_cpus04.inst            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::.switch_cpus04.inst           58                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::.switch_cpus04.inst      7375974                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      7375974                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::.switch_cpus04.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.inst 127171.965517                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 127171.965517                       # average ReadReq mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.tagsinuse          193.496005                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          379322323                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              273                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         1389459.058608                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     206932589632                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::.cpu04.inst   175.682754                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::.switch_cpus04.inst    17.813251                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::.cpu04.inst     0.281543                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::.switch_cpus04.inst     0.028547                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.310090                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          273                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses      14793571065                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses     14793571065                       # Number of data accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.demand_hits::.cpu04.data    143165302                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::.switch_cpus04.data     67264472                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       210429774                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::.cpu04.data    143165302                       # number of overall hits
system.cpu4.dcache.overall_hits::.switch_cpus04.data     67264472                       # number of overall hits
system.cpu4.dcache.overall_hits::total      210429774                       # number of overall hits
system.cpu4.dcache.demand_misses::.cpu04.data      6648944                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::.switch_cpus04.data      7332577                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total      13981521                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::.cpu04.data      6648944                       # number of overall misses
system.cpu4.dcache.overall_misses::.switch_cpus04.data      7332577                       # number of overall misses
system.cpu4.dcache.overall_misses::total     13981521                       # number of overall misses
system.cpu4.dcache.demand_miss_latency::.switch_cpus04.data 766906654266                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total 766906654266                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::.switch_cpus04.data 766906654266                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total 766906654266                       # number of overall miss cycles
system.cpu4.dcache.demand_accesses::.cpu04.data    149814246                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::.switch_cpus04.data     74597049                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    224411295                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::.cpu04.data    149814246                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::.switch_cpus04.data     74597049                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    224411295                       # number of overall (read+write) accesses
system.cpu4.dcache.demand_miss_rate::.cpu04.data     0.044381                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::.switch_cpus04.data     0.098296                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.062303                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::.cpu04.data     0.044381                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::.switch_cpus04.data     0.098296                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.062303                       # miss rate for overall accesses
system.cpu4.dcache.demand_avg_miss_latency::.switch_cpus04.data 104588.967053                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 54851.446725                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::.switch_cpus04.data 104588.967053                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 54851.446725                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs      1047969                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets         1910                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs            66649                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets             88                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    15.723702                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets    21.704545                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::.writebacks      1673837                       # number of writebacks
system.cpu4.dcache.writebacks::total          1673837                       # number of writebacks
system.cpu4.dcache.demand_mshr_hits::.switch_cpus04.data      3621823                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total      3621823                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::.switch_cpus04.data      3621823                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total      3621823                       # number of overall MSHR hits
system.cpu4.dcache.demand_mshr_misses::.switch_cpus04.data      3710754                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total      3710754                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::.switch_cpus04.data      3710754                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total      3710754                       # number of overall MSHR misses
system.cpu4.dcache.demand_mshr_miss_latency::.switch_cpus04.data 393156721043                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total 393156721043                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::.switch_cpus04.data 393156721043                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total 393156721043                       # number of overall MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_rate::.switch_cpus04.data     0.049744                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.016536                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::.switch_cpus04.data     0.049744                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.016536                       # mshr miss rate for overall accesses
system.cpu4.dcache.demand_avg_mshr_miss_latency::.switch_cpus04.data 105950.629183                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 105950.629183                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::.switch_cpus04.data 105950.629183                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 105950.629183                       # average overall mshr miss latency
system.cpu4.dcache.replacements               9959199                       # number of replacements
system.cpu4.dcache.ReadReq_hits::.cpu04.data     76645031                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::.switch_cpus04.data     36364951                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      113009982                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_misses::.cpu04.data      6062974                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::.switch_cpus04.data      6099247                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total     12162221                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_miss_latency::.switch_cpus04.data 673746544332                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total 673746544332                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_accesses::.cpu04.data     82708005                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::.switch_cpus04.data     42464198                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    125172203                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_miss_rate::.cpu04.data     0.073306                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::.switch_cpus04.data     0.143633                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.097164                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::.switch_cpus04.data 110463.889121                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 55396.670093                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_mshr_hits::.switch_cpus04.data      2787452                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total      2787452                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::.switch_cpus04.data      3311795                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total      3311795                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::.switch_cpus04.data 362543175672                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total 362543175672                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::.switch_cpus04.data     0.077990                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.026458                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.data 109470.295013                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 109470.295013                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_hits::.cpu04.data     66520271                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::.switch_cpus04.data     30899521                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      97419792                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_misses::.cpu04.data       585970                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::.switch_cpus04.data      1233330                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total      1819300                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_miss_latency::.switch_cpus04.data  93160109934                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total  93160109934                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_accesses::.cpu04.data     67106241                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::.switch_cpus04.data     32132851                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     99239092                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_miss_rate::.cpu04.data     0.008732                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::.switch_cpus04.data     0.038382                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.018332                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_miss_latency::.switch_cpus04.data 75535.428421                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 51206.568424                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_mshr_hits::.switch_cpus04.data       834371                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total       834371                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_misses::.switch_cpus04.data       398959                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total       398959                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_miss_latency::.switch_cpus04.data  30613545371                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total  30613545371                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_rate::.switch_cpus04.data     0.012416                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.004020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus04.data 76733.562524                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 76733.562524                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_hits::.cpu04.data      3156915                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::.switch_cpus04.data       786991                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total      3943906                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_misses::.cpu04.data        13329                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::.switch_cpus04.data       102619                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       115948                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_miss_latency::.switch_cpus04.data   5024849234                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   5024849234                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_accesses::.cpu04.data      3170244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::.switch_cpus04.data       889610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total      4059854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_miss_rate::.cpu04.data     0.004204                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::.switch_cpus04.data     0.115353                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.028560                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus04.data 48966.070942                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 43337.092783                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_mshr_hits::.switch_cpus04.data        66737                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total        66737                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_misses::.switch_cpus04.data        35882                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total        35882                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus04.data    992041810                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total    992041810                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus04.data     0.040335                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.008838                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus04.data 27647.338777                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27647.338777                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_hits::.cpu04.data      3106686                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::.switch_cpus04.data       756239                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total      3862925                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_misses::.cpu04.data        56962                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::.switch_cpus04.data        56311                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total       113273                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_miss_latency::.switch_cpus04.data    921751028                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    921751028                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_accesses::.cpu04.data      3163648                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::.switch_cpus04.data       812550                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total      3976198                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_miss_rate::.cpu04.data     0.018005                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::.switch_cpus04.data     0.069302                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.028488                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_miss_latency::.switch_cpus04.data 16368.933743                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  8137.429290                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_mshr_misses::.switch_cpus04.data        42071                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total        42071                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus04.data    731672287                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    731672287                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus04.data     0.051777                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.010581                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus04.data 17391.369043                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 17391.369043                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_miss_latency::.switch_cpus04.data     54915928                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total     54915928                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus04.data     48726032                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total     48726032                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.tagsinuse           50.059441                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          228783970                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs         10324518                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            22.159288                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     206932602134                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::.cpu04.data    30.955113                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::.switch_cpus04.data    19.104328                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::.cpu04.data     0.483674                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::.switch_cpus04.data     0.298505                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.782179                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        242771865                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       242771865                       # Number of data accesses
system.cpu5.numPwrStateTransitions                152                       # Number of power state transitions
system.cpu5.pwrStateClkGateDist::samples           75                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::mean    143795.546667                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::stdev   196743.883441                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::min_value         3869                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::max_value       715290                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::total             75                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateResidencyTicks::ON   957945626340                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::CLK_GATED     10784666                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::OFF  443156213515                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.demand_hits::.cpu05.inst    350946589                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::.switch_cpus05.inst     28249193                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       379195782                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::.cpu05.inst    350946589                       # number of overall hits
system.cpu5.icache.overall_hits::.switch_cpus05.inst     28249193                       # number of overall hits
system.cpu5.icache.overall_hits::total      379195782                       # number of overall hits
system.cpu5.icache.demand_misses::.cpu05.inst          217                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::.switch_cpus05.inst           71                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           288                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::.cpu05.inst          217                       # number of overall misses
system.cpu5.icache.overall_misses::.switch_cpus05.inst           71                       # number of overall misses
system.cpu5.icache.overall_misses::total          288                       # number of overall misses
system.cpu5.icache.demand_miss_latency::.switch_cpus05.inst     10448100                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     10448100                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::.switch_cpus05.inst     10448100                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     10448100                       # number of overall miss cycles
system.cpu5.icache.demand_accesses::.cpu05.inst    350946806                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::.switch_cpus05.inst     28249264                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    379196070                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::.cpu05.inst    350946806                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::.switch_cpus05.inst     28249264                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    379196070                       # number of overall (read+write) accesses
system.cpu5.icache.demand_miss_rate::.cpu05.inst     0.000001                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::.switch_cpus05.inst     0.000003                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::.cpu05.inst     0.000001                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::.switch_cpus05.inst     0.000003                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu5.icache.demand_avg_miss_latency::.switch_cpus05.inst 147156.338028                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 36278.125000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::.switch_cpus05.inst 147156.338028                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 36278.125000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs           49                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs           49                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.demand_mshr_hits::.switch_cpus05.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::.switch_cpus05.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.demand_mshr_misses::.switch_cpus05.inst           60                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           60                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::.switch_cpus05.inst           60                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           60                       # number of overall MSHR misses
system.cpu5.icache.demand_mshr_miss_latency::.switch_cpus05.inst      8881776                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      8881776                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::.switch_cpus05.inst      8881776                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      8881776                       # number of overall MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_rate::.switch_cpus05.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::.switch_cpus05.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu5.icache.demand_avg_mshr_miss_latency::.switch_cpus05.inst 148029.600000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 148029.600000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::.switch_cpus05.inst 148029.600000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 148029.600000                       # average overall mshr miss latency
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.ReadReq_hits::.cpu05.inst    350946589                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::.switch_cpus05.inst     28249193                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      379195782                       # number of ReadReq hits
system.cpu5.icache.ReadReq_misses::.cpu05.inst          217                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::.switch_cpus05.inst           71                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          288                       # number of ReadReq misses
system.cpu5.icache.ReadReq_miss_latency::.switch_cpus05.inst     10448100                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     10448100                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_accesses::.cpu05.inst    350946806                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::.switch_cpus05.inst     28249264                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    379196070                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_miss_rate::.cpu05.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::.switch_cpus05.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_avg_miss_latency::.switch_cpus05.inst 147156.338028                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 36278.125000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_mshr_hits::.switch_cpus05.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::.switch_cpus05.inst           60                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           60                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::.switch_cpus05.inst      8881776                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      8881776                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::.switch_cpus05.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.inst 148029.600000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 148029.600000                       # average ReadReq mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.tagsinuse          193.982540                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          379196059                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         1368938.841155                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     206934707828                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::.cpu05.inst   177.023345                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::.switch_cpus05.inst    16.959195                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::.cpu05.inst     0.283691                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::.switch_cpus05.inst     0.027178                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.310869                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.443910                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses      14788647007                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses     14788647007                       # Number of data accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.demand_hits::.cpu05.data    143181274                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::.switch_cpus05.data     67209442                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       210390716                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::.cpu05.data    143181274                       # number of overall hits
system.cpu5.dcache.overall_hits::.switch_cpus05.data     67209442                       # number of overall hits
system.cpu5.dcache.overall_hits::total      210390716                       # number of overall hits
system.cpu5.dcache.demand_misses::.cpu05.data      6649107                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::.switch_cpus05.data      7362975                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total      14012082                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::.cpu05.data      6649107                       # number of overall misses
system.cpu5.dcache.overall_misses::.switch_cpus05.data      7362975                       # number of overall misses
system.cpu5.dcache.overall_misses::total     14012082                       # number of overall misses
system.cpu5.dcache.demand_miss_latency::.switch_cpus05.data 778418381062                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total 778418381062                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::.switch_cpus05.data 778418381062                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total 778418381062                       # number of overall miss cycles
system.cpu5.dcache.demand_accesses::.cpu05.data    149830381                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::.switch_cpus05.data     74572417                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    224402798                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::.cpu05.data    149830381                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::.switch_cpus05.data     74572417                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    224402798                       # number of overall (read+write) accesses
system.cpu5.dcache.demand_miss_rate::.cpu05.data     0.044378                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::.switch_cpus05.data     0.098736                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.062442                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::.cpu05.data     0.044378                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::.switch_cpus05.data     0.098736                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.062442                       # miss rate for overall accesses
system.cpu5.dcache.demand_avg_miss_latency::.switch_cpus05.data 105720.633448                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 55553.370374                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::.switch_cpus05.data 105720.633448                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 55553.370374                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs      1074108                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets         5225                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs            66873                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets            223                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs    16.061908                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    23.430493                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::.writebacks      1675590                       # number of writebacks
system.cpu5.dcache.writebacks::total          1675590                       # number of writebacks
system.cpu5.dcache.demand_mshr_hits::.switch_cpus05.data      3651077                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total      3651077                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::.switch_cpus05.data      3651077                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total      3651077                       # number of overall MSHR hits
system.cpu5.dcache.demand_mshr_misses::.switch_cpus05.data      3711898                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total      3711898                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::.switch_cpus05.data      3711898                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total      3711898                       # number of overall MSHR misses
system.cpu5.dcache.demand_mshr_miss_latency::.switch_cpus05.data 395122976782                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total 395122976782                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::.switch_cpus05.data 395122976782                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total 395122976782                       # number of overall MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_rate::.switch_cpus05.data     0.049776                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.016541                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::.switch_cpus05.data     0.049776                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.016541                       # mshr miss rate for overall accesses
system.cpu5.dcache.demand_avg_mshr_miss_latency::.switch_cpus05.data 106447.692469                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 106447.692469                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::.switch_cpus05.data 106447.692469                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 106447.692469                       # average overall mshr miss latency
system.cpu5.dcache.replacements               9967946                       # number of replacements
system.cpu5.dcache.ReadReq_hits::.cpu05.data     76667243                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::.switch_cpus05.data     36383406                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      113050649                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_misses::.cpu05.data      6061170                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::.switch_cpus05.data      6105027                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total     12166197                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_miss_latency::.switch_cpus05.data 676611617646                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total 676611617646                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_accesses::.cpu05.data     82728413                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::.switch_cpus05.data     42488433                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    125216846                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_miss_rate::.cpu05.data     0.073266                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::.switch_cpus05.data     0.143687                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.097161                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::.switch_cpus05.data 110828.603648                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 55614.060634                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_mshr_hits::.switch_cpus05.data      2798199                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total      2798199                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::.switch_cpus05.data      3306828                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total      3306828                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::.switch_cpus05.data 362597167200                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total 362597167200                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::.switch_cpus05.data     0.077829                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.026409                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.data 109651.051461                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 109651.051461                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_hits::.cpu05.data     66514031                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::.switch_cpus05.data     30826036                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      97340067                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_misses::.cpu05.data       587937                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::.switch_cpus05.data      1257948                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total      1845885                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_miss_latency::.switch_cpus05.data 101806763416                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total 101806763416                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_accesses::.cpu05.data     67101968                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::.switch_cpus05.data     32083984                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     99185952                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_miss_rate::.cpu05.data     0.008762                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::.switch_cpus05.data     0.039208                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.018610                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_miss_latency::.switch_cpus05.data 80930.820206                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 55153.361892                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_mshr_hits::.switch_cpus05.data       852878                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total       852878                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_misses::.switch_cpus05.data       405070                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total       405070                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_miss_latency::.switch_cpus05.data  32525809582                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total  32525809582                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_rate::.switch_cpus05.data     0.012625                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.004084                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus05.data 80296.762490                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 80296.762490                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_hits::.cpu05.data      3153815                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::.switch_cpus05.data       763701                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total      3917516                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_misses::.cpu05.data        13354                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::.switch_cpus05.data        98377                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total       111731                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_miss_latency::.switch_cpus05.data   4836853350                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total   4836853350                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_accesses::.cpu05.data      3167169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::.switch_cpus05.data       862078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total      4029247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_miss_rate::.cpu05.data     0.004216                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::.switch_cpus05.data     0.114116                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.027730                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus05.data 49166.505891                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 43290.164323                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_mshr_hits::.switch_cpus05.data        64095                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total        64095                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_misses::.switch_cpus05.data        34282                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total        34282                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus05.data    942775586                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total    942775586                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus05.data     0.039767                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.008508                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus05.data 27500.600490                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27500.600490                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_hits::.cpu05.data      3103788                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::.switch_cpus05.data       733328                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total      3837116                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_misses::.cpu05.data        56765                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::.switch_cpus05.data        54027                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total       110792                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_miss_latency::.switch_cpus05.data    883457402                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    883457402                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_accesses::.cpu05.data      3160553                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::.switch_cpus05.data       787355                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total      3947908                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_miss_rate::.cpu05.data     0.017960                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::.switch_cpus05.data     0.068618                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.028063                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_miss_latency::.switch_cpus05.data 16352.146186                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  7974.017998                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_mshr_misses::.switch_cpus05.data        40380                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total        40380                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus05.data    701383629                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    701383629                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus05.data     0.051286                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.010228                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus05.data 17369.579718                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 17369.579718                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_miss_latency::.switch_cpus05.data     55624970                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total     55624970                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus05.data     49373326                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total     49373326                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.tagsinuse           50.290247                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          228688983                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs         10325850                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            22.147231                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     206934720330                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::.cpu05.data    31.135761                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::.switch_cpus05.data    19.154486                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::.cpu05.data     0.486496                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::.switch_cpus05.data     0.299289                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.785785                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        242705803                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       242705803                       # Number of data accesses
system.cpu2.numPwrStateTransitions                194                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           96                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    153402.781250                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   212174.538384                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         4032                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value       849841                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             96                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   957941684339                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED     14726667                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  443156213515                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu02.inst    350978960                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus02.inst     28068861                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       379047821                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu02.inst    350978960                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus02.inst     28068861                       # number of overall hits
system.cpu2.icache.overall_hits::total      379047821                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu02.inst          214                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus02.inst           68                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           282                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu02.inst          214                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus02.inst           68                       # number of overall misses
system.cpu2.icache.overall_misses::total          282                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus02.inst      9914086                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      9914086                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus02.inst      9914086                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      9914086                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu02.inst    350979174                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus02.inst     28068929                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    379048103                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu02.inst    350979174                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus02.inst     28068929                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    379048103                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu02.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus02.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu02.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus02.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus02.inst 145795.382353                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 35156.333333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus02.inst 145795.382353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 35156.333333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus02.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus02.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus02.inst           63                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           63                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus02.inst           63                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           63                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus02.inst      9152588                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      9152588                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus02.inst      9152588                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      9152588                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus02.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus02.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus02.inst 145279.174603                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 145279.174603                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus02.inst 145279.174603                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 145279.174603                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu02.inst    350978960                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus02.inst     28068861                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      379047821                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu02.inst          214                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus02.inst           68                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          282                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus02.inst      9914086                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      9914086                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu02.inst    350979174                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus02.inst     28068929                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    379048103                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu02.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus02.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus02.inst 145795.382353                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 35156.333333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus02.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus02.inst           63                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus02.inst      9152588                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      9152588                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus02.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.inst 145279.174603                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 145279.174603                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          194.550950                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          379048098                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         1368404.685921                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     206928496120                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu02.inst   174.866495                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus02.inst    19.684455                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu02.inst     0.280235                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus02.inst     0.031546                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.311780                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.443910                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      14782876294                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     14782876294                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu2.clk_domain.clock                     1786                       # Clock period in ticks
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu02.data    143133136                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus02.data     67055336                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       210188472                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu02.data    143133136                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus02.data     67055336                       # number of overall hits
system.cpu2.dcache.overall_hits::total      210188472                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu02.data      6640624                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus02.data      7291976                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      13932600                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu02.data      6640624                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus02.data      7291976                       # number of overall misses
system.cpu2.dcache.overall_misses::total     13932600                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus02.data 789714563025                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 789714563025                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus02.data 789714563025                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 789714563025                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu02.data    149773760                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus02.data     74347312                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    224121072                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu02.data    149773760                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus02.data     74347312                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    224121072                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu02.data     0.044338                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus02.data     0.098080                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.062166                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu02.data     0.044338                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus02.data     0.098080                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.062166                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus02.data 108299.117143                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 56681.061900                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus02.data 108299.117143                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 56681.061900                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1170360                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         8515                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            65731                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            317                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    17.805297                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    26.861199                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1652994                       # number of writebacks
system.cpu2.dcache.writebacks::total          1652994                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus02.data      3607161                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3607161                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus02.data      3607161                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3607161                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus02.data      3684815                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      3684815                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus02.data      3684815                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      3684815                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus02.data 398407550817                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 398407550817                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus02.data 398407550817                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 398407550817                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus02.data     0.049562                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.016441                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus02.data     0.049562                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.016441                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus02.data 108121.452723                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 108121.452723                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus02.data 108121.452723                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 108121.452723                       # average overall mshr miss latency
system.cpu2.dcache.replacements               9931323                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu02.data     76613429                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus02.data     36336126                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      112949555                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu02.data      6058051                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus02.data      6062640                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     12120691                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus02.data 681531786102                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 681531786102                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu02.data     82671480                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus02.data     42398766                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    125070246                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu02.data     0.073279                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus02.data     0.142991                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.096911                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus02.data 112415.018227                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 56228.789770                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus02.data      2777202                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2777202                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus02.data      3285438                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      3285438                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus02.data 364114851048                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 364114851048                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus02.data     0.077489                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.026269                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.data 110826.882458                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110826.882458                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu02.data     66519707                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus02.data     30719210                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      97238917                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu02.data       582573                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus02.data      1229336                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1811909                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus02.data 108182776923                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 108182776923                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu02.data     67102280                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus02.data     31948546                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     99050826                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu02.data     0.008682                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus02.data     0.038479                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.018293                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus02.data 88000.983395                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 59706.517779                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus02.data       829959                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       829959                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus02.data       399377                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       399377                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus02.data  34292699769                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  34292699769                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus02.data     0.012501                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.004032                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus02.data 85865.484915                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 85865.484915                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu02.data      3163772                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus02.data       740384                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      3904156                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu02.data        13748                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus02.data        93276                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       107024                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus02.data   4737369512                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   4737369512                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu02.data      3177520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus02.data       833660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      4011180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu02.data     0.004327                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus02.data     0.111887                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.026681                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus02.data 50788.729277                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 44264.552923                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus02.data        61630                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        61630                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus02.data        31646                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        31646                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus02.data    981871176                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    981871176                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus02.data     0.037960                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.007889                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus02.data 31026.707198                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31026.707198                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu02.data      3112279                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus02.data       710620                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      3822899                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu02.data        58269                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus02.data        50601                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       108870                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus02.data    845129842                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    845129842                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu02.data      3170548                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus02.data       761221                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      3931769                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu02.data     0.018378                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus02.data     0.066473                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.027690                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus02.data 16701.840715                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7762.743106                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus02.data        38601                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        38601                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus02.data    670722319                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    670722319                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus02.data     0.050709                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.009818                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus02.data 17375.775731                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 17375.775731                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus02.data     50211604                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total     50211604                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus02.data     44585938                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total     44585938                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           50.648666                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          228419568                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         10288073                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            22.202367                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     206928508622                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu02.data    31.471885                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus02.data    19.176781                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu02.data     0.491748                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus02.data     0.299637                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.791385                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        242352094                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       242352094                       # Number of data accesses
system.cpu3.numPwrStateTransitions                132                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           65                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    217020.292308                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   236752.506757                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           65    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         4615                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value       830601                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             65                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   957942304687                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED     14106319                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  443156213515                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu03.inst    351003844                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus03.inst     28239458                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       379243302                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu03.inst    351003844                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus03.inst     28239458                       # number of overall hits
system.cpu3.icache.overall_hits::total      379243302                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu03.inst          214                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus03.inst           61                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           275                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu03.inst          214                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus03.inst           61                       # number of overall misses
system.cpu3.icache.overall_misses::total          275                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus03.inst      8133444                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8133444                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus03.inst      8133444                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8133444                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu03.inst    351004058                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus03.inst     28239519                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    379243577                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu03.inst    351004058                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus03.inst     28239519                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    379243577                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu03.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus03.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu03.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus03.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus03.inst 133335.147541                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 29576.160000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus03.inst 133335.147541                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 29576.160000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus03.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus03.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus03.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus03.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus03.inst      6914294                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6914294                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus03.inst      6914294                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6914294                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus03.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus03.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus03.inst 130458.377358                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 130458.377358                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus03.inst 130458.377358                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 130458.377358                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu03.inst    351003844                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus03.inst     28239458                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      379243302                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu03.inst          214                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus03.inst           61                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          275                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus03.inst      8133444                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8133444                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu03.inst    351004058                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus03.inst     28239519                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    379243577                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu03.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus03.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus03.inst 133335.147541                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 29576.160000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus03.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus03.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus03.inst      6914294                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6914294                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus03.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.inst 130458.377358                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 130458.377358                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          191.570066                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          379243569                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              267                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         1420387.898876                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     206930558950                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu03.inst   174.839878                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus03.inst    16.730188                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu03.inst     0.280192                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus03.inst     0.026811                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.307003                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          267                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.427885                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      14790499770                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     14790499770                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu03.data    143036161                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus03.data     67198051                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       210234212                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu03.data    143036161                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus03.data     67198051                       # number of overall hits
system.cpu3.dcache.overall_hits::total      210234212                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu03.data      6632253                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus03.data      7286581                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      13918834                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu03.data      6632253                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus03.data      7286581                       # number of overall misses
system.cpu3.dcache.overall_misses::total     13918834                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus03.data 775959403947                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 775959403947                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus03.data 775959403947                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 775959403947                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu03.data    149668414                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus03.data     74484632                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    224153046                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu03.data    149668414                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus03.data     74484632                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    224153046                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu03.data     0.044313                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus03.data     0.097827                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.062095                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu03.data     0.044313                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus03.data     0.097827                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.062095                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus03.data 106491.563594                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 55748.879823                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus03.data 106491.563594                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 55748.879823                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1075418                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         5843                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            66565                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            238                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    16.155908                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    24.550420                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1655360                       # number of writebacks
system.cpu3.dcache.writebacks::total          1655360                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus03.data      3596412                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3596412                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus03.data      3596412                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3596412                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus03.data      3690169                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      3690169                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus03.data      3690169                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      3690169                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus03.data 393644079130                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 393644079130                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus03.data 393644079130                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 393644079130                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus03.data     0.049543                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.016463                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus03.data     0.049543                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.016463                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus03.data 106673.726631                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 106673.726631                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus03.data 106673.726631                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 106673.726631                       # average overall mshr miss latency
system.cpu3.dcache.replacements               9924099                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu03.data     76549875                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus03.data     36286563                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      112836438                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu03.data      6052242                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus03.data      6084953                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     12137195                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus03.data 676097192484                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 676097192484                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu03.data     82602117                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus03.data     42371516                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    124973633                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu03.data     0.073270                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus03.data     0.143610                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.097118                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus03.data 111109.681946                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 55704.567034                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus03.data      2785452                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2785452                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus03.data      3299501                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      3299501                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus03.data 361649409054                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 361649409054                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus03.data     0.077871                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.026402                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.data 109607.303969                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 109607.303969                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu03.data     66486286                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus03.data     30911488                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      97397774                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu03.data       580011                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus03.data      1201628                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1781639                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus03.data  99862211463                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  99862211463                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu03.data     67066297                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus03.data     32113116                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     99179413                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu03.data     0.008648                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus03.data     0.037419                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.017964                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus03.data 83105.762734                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 56050.755211                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus03.data       810960                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       810960                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus03.data       390668                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       390668                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus03.data  31994670076                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  31994670076                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus03.data     0.012165                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003939                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus03.data 81897.340135                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 81897.340135                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu03.data      3172453                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus03.data       779989                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      3952442                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu03.data        13395                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus03.data        98286                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       111681                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus03.data   4888746366                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   4888746366                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu03.data      3185848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus03.data       878275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      4064123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu03.data     0.004205                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus03.data     0.111908                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.027480                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus03.data 49740.007387                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 43774.199425                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.switch_cpus03.data        64522                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        64522                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus03.data        33764                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        33764                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus03.data    929485574                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    929485574                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus03.data     0.038444                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.008308                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus03.data 27528.893911                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27528.893911                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu03.data      3121554                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus03.data       749142                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      3870696                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu03.data        57547                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus03.data        53585                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       111132                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus03.data    879322812                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    879322812                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu03.data      3179101                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus03.data       802727                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      3981828                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu03.data     0.018102                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus03.data     0.066754                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.027910                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus03.data 16409.868657                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7912.417773                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus03.data        40105                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        40105                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus03.data    698046631                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    698046631                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus03.data     0.049961                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.010072                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus03.data 17405.476399                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 17405.476399                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus03.data     51540388                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total     51540388                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus03.data     45744398                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total     45744398                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           50.208569                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          228562167                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         10286314                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            22.220026                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     206930571452                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu03.data    31.113827                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus03.data    19.094742                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu03.data     0.486154                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus03.data     0.298355                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.784509                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        242485311                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       242485311                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   957956411006                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  443156213515                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu00.inst   1982951410                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus00.inst    203811162                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2186762572                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu00.inst   1982951410                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus00.inst    203811162                       # number of overall hits
system.cpu0.icache.overall_hits::total     2186762572                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu00.inst          837                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus00.inst           50                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           887                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu00.inst          837                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus00.inst           50                       # number of overall misses
system.cpu0.icache.overall_misses::total          887                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus00.inst     11125977                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     11125977                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus00.inst     11125977                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     11125977                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu00.inst   1982952247                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus00.inst    203811212                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2186763459                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu00.inst   1982952247                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus00.inst    203811212                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2186763459                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu00.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu00.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus00.inst 222519.540000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12543.378805                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus00.inst 222519.540000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12543.378805                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          735                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          105                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          245                       # number of writebacks
system.cpu0.icache.writebacks::total              245                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus00.inst           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus00.inst           18                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus00.inst           32                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus00.inst           32                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus00.inst      6384270                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6384270                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus00.inst      6384270                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6384270                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus00.inst 199508.437500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 199508.437500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus00.inst 199508.437500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 199508.437500                       # average overall mshr miss latency
system.cpu0.icache.replacements                   245                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu00.inst   1982951410                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus00.inst    203811162                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2186762572                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu00.inst          837                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus00.inst           50                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          887                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus00.inst     11125977                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     11125977                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu00.inst   1982952247                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus00.inst    203811212                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2186763459                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu00.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus00.inst 222519.540000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12543.378805                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus00.inst           18                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus00.inst           32                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus00.inst      6384270                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6384270                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.inst 199508.437500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 199508.437500                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.718755                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2186763441                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              869                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2516413.626007                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu00.inst   613.599121                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus00.inst    10.119634                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu00.inst     0.983332                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus00.inst     0.016217                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999549                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      85283775770                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     85283775770                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu00.data    706648633                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus00.data    505234360                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1211882993                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu00.data    706648633                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus00.data    505234360                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1211882993                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu00.data      9687633                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus00.data     23360137                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      33047770                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu00.data      9687633                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus00.data     23360137                       # number of overall misses
system.cpu0.dcache.overall_misses::total     33047770                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus00.data 275320819341                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 275320819341                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus00.data 275320819341                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 275320819341                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu00.data    716336266                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus00.data    528594497                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1244930763                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu00.data    716336266                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus00.data    528594497                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1244930763                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu00.data     0.013524                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus00.data     0.044193                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.026546                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu00.data     0.013524                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus00.data     0.044193                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.026546                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus00.data 11785.924857                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  8330.995385                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus00.data 11785.924857                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  8330.995385                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         4428                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              286                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    15.482517                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      6651179                       # number of writebacks
system.cpu0.dcache.writebacks::total          6651179                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus00.data     17083735                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17083735                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus00.data     17083735                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17083735                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus00.data      6276402                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6276402                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus00.data      6276402                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6276402                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus00.data  64298012709                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  64298012709                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus00.data  64298012709                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  64298012709                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus00.data     0.011874                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005042                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus00.data     0.011874                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005042                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus00.data 10244.406383                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10244.406383                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus00.data 10244.406383                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10244.406383                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15964056                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu00.data    391569551                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus00.data    250507598                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      642077149                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu00.data      6143746                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus00.data     23359177                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     29502923                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus00.data 275309401881                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 275309401881                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu00.data    397713297                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus00.data    273866775                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    671580072                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu00.data     0.015448                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus00.data     0.085294                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.043931                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus00.data 11785.920449                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  9331.597479                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus00.data     17083015                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     17083015                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus00.data      6276162                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6276162                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus00.data  64295607870                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  64295607870                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus00.data     0.022917                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009345                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.data 10244.414958                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10244.414958                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu00.data    315079082                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus00.data    254726762                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     569805844                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu00.data      3543887                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus00.data          960                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3544847                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus00.data     11417460                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11417460                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu00.data    318622969                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus00.data    254727722                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    573350691                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu00.data     0.011123                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus00.data     0.000004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.006183                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus00.data 11893.187500                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total     3.220861                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus00.data          720                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          720                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus00.data          240                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          240                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus00.data      2404839                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2404839                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus00.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus00.data 10020.162500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 10020.162500                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu00.data     18627678                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus00.data     17586241                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     36213919                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu00.data          157                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus00.data          239                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          396                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus00.data      2740524                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2740524                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu00.data     18627835                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus00.data     17586480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     36214315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu00.data     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus00.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus00.data 11466.627615                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6920.515152                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus00.data          119                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          119                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus00.data          120                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          120                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus00.data      1200960                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1200960                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus00.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus00.data        10008                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10008                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu00.data     18627835                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus00.data     17586352                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     36214187                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu00.data     18627835                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus00.data     17586352                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     36214187                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999019                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1300275411                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15964312                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            81.448885                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu00.data   191.477007                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus00.data    64.522012                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu00.data     0.747957                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus00.data     0.252039                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      42171460792                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     42171460792                       # Number of data accesses
system.cpu1.numPwrStateTransitions              15358                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         7678                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    80501.596770                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   47687.083601                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         7678    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17133                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value      2472405                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           7678                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   957338319746                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED    618091260                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  443156213515                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu01.inst   2001704107                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus01.inst    144614224                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2146318331                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu01.inst   2001704107                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus01.inst    144614224                       # number of overall hits
system.cpu1.icache.overall_hits::total     2146318331                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu01.inst          929                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus01.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           980                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu01.inst          929                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus01.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total          980                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus01.inst      8475525                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8475525                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus01.inst      8475525                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8475525                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu01.inst   2001705036                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus01.inst    144614275                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2146319311                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu01.inst   2001705036                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus01.inst    144614275                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2146319311                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu01.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus01.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu01.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus01.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus01.inst 166186.764706                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  8648.494898                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus01.inst 166186.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  8648.494898                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          111                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          111                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          340                       # number of writebacks
system.cpu1.icache.writebacks::total              340                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus01.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus01.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus01.inst           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus01.inst           35                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus01.inst      5738754                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5738754                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus01.inst      5738754                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5738754                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus01.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus01.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus01.inst 163964.400000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 163964.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus01.inst 163964.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 163964.400000                       # average overall mshr miss latency
system.cpu1.icache.replacements                   340                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu01.inst   2001704107                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus01.inst    144614224                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2146318331                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu01.inst          929                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus01.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          980                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus01.inst      8475525                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8475525                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu01.inst   2001705036                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus01.inst    144614275                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2146319311                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu01.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus01.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus01.inst 166186.764706                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  8648.494898                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus01.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus01.inst           35                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus01.inst      5738754                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5738754                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus01.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.inst 163964.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 163964.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.655952                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2146319295                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              964                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2226472.297718                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu01.inst   613.020177                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus01.inst    10.635775                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu01.inst     0.982404                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus01.inst     0.017045                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999449                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      83706454093                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     83706454093                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu01.data    725655019                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus01.data    404824560                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1130479579                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu01.data    725655019                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus01.data    404824560                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1130479579                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu01.data     10536322                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus01.data      9668064                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      20204386                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu01.data     10536322                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus01.data      9668064                       # number of overall misses
system.cpu1.dcache.overall_misses::total     20204386                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus01.data 853501511367                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 853501511367                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus01.data 853501511367                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 853501511367                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu01.data    736191341                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus01.data    414492624                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1150683965                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu01.data    736191341                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus01.data    414492624                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1150683965                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu01.data     0.014312                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus01.data     0.023325                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017559                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu01.data     0.014312                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus01.data     0.023325                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017559                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus01.data 88280.498698                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 42243.377817                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus01.data 88280.498698                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 42243.377817                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        65917                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             2224                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    29.638939                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      6506691                       # number of writebacks
system.cpu1.dcache.writebacks::total          6506691                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus01.data      7644932                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7644932                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus01.data      7644932                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7644932                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus01.data      2023132                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2023132                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus01.data      2023132                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2023132                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus01.data 118924714544                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 118924714544                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus01.data 118924714544                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 118924714544                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus01.data     0.004881                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001758                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus01.data     0.004881                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001758                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus01.data 58782.479119                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 58782.479119                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus01.data 58782.479119                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 58782.479119                       # average overall mshr miss latency
system.cpu1.dcache.replacements              10282576                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu01.data    387098426                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus01.data    227655547                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      614753973                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu01.data      5084306                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus01.data      1709163                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6793469                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus01.data  42655244001                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  42655244001                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu01.data    392182732                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus01.data    229364710                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    621547442                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu01.data     0.012964                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus01.data     0.007452                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010930                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus01.data 24956.802833                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  6278.860476                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus01.data       669496                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       669496                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus01.data      1039667                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1039667                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus01.data  28195546323                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  28195546323                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus01.data     0.004533                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001673                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.data 27119.785780                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27119.785780                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu01.data    338556593                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus01.data    177169013                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     515725606                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu01.data      5452016                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus01.data      7958901                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     13410917                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus01.data 810846267366                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 810846267366                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu01.data    344008609                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus01.data    185127914                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    529136523                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu01.data     0.015848                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus01.data     0.042991                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.025345                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus01.data 101879.174947                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 60461.657273                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus01.data      6975436                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      6975436                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus01.data       983465                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       983465                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus01.data  90729168221                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  90729168221                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus01.data     0.005312                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001859                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus01.data 92254.597999                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 92254.597999                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu01.data     31825977                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus01.data     23321287                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     55147264                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu01.data        30549                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus01.data       225296                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       255845                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus01.data   8188946337                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   8188946337                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu01.data     31856526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus01.data     23546583                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     55403109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu01.data     0.000959                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus01.data     0.009568                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.004618                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus01.data 36347.499898                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32007.451140                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus01.data       173683                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total       173683                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus01.data        51613                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        51613                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus01.data   2143598091                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2143598091                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus01.data     0.002192                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000932                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus01.data 41532.135140                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41532.135140                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu01.data     31317998                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus01.data     22592550                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     53910548                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu01.data       524359                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus01.data       478632                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total      1002991                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus01.data  15623143524                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total  15623143524                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu01.data     31842357                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus01.data     23071182                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     54913539                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu01.data     0.016467                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus01.data     0.020746                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.018265                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus01.data 32641.243218                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 15576.554051                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus01.data       478632                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       478632                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus01.data  15247928592                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total  15247928592                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus01.data     0.020746                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.008716                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus01.data 31857.311237                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 31857.311237                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus01.data   1288643424                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total   1288643424                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus01.data   1264679268                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total   1264679268                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.430852                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1253547190                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         11691841                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           107.215552                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu01.data   189.335401                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus01.data    66.095451                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu01.data     0.739591                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus01.data     0.258185                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997777                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      40363711457                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     40363711457                       # Number of data accesses
system.switch_cpus12.numPwrStateTransitions          118                       # Number of power state transitions
system.switch_cpus12.pwrStateClkGateDist::samples           59                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::mean 210310.728814                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::stdev 195081.813431                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::1000-5e+10           59    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::min_value         9374                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::max_value       679721                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::total           59                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateResidencyTicks::ON 428787190634                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::CLK_GATED     12408333                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::OFF 972313025554                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.numPwrStateTransitions          118                       # Number of power state transitions
system.switch_cpus13.pwrStateClkGateDist::samples           59                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::mean 202083.949153                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::stdev 158888.761378                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::1000-5e+10           59    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::min_value        15460                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::max_value       539126                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::total           59                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateResidencyTicks::ON 439762367398                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::CLK_GATED     11922953                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::OFF 961338334170                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12434393                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         6398                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4868850                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           98                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5676441                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          756457                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        847803                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1459346                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq        19279                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        40558                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           558557                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          555320                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           454                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     19584336                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          123                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          123                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side     18829566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side      9078028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.icache.mem_side::system.l2.cpu_side           93                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.dcache.mem_side::system.l2.cpu_side      8174631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              36082519                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side         8192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side   1004720000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side         8960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side    595958272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.icache.mem_side::system.l2.cpu_side         7936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.dcache.mem_side::system.l2.cpu_side    625047808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2225751168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13662212                       # Total snoops (count)
system.tol2bus.snoopTraffic                 369394560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         22285961                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.295254                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.456157                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15705943     70.47%     70.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6580018     29.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           22285961                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16262983191                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             65051                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13086643216                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             66720                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        3856623789                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.9                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy       5771952641                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            1.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             72975                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        5685181971                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.3                       # Layer utilization (%)
system.switch_cpus11.numPwrStateTransitions          108                       # Number of power state transitions
system.switch_cpus11.pwrStateClkGateDist::samples           54                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::mean 174772.648148                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::stdev 183501.401288                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::1000-5e+10           54    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::min_value         8368                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::max_value       803089                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::total           54                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateResidencyTicks::ON 438259826148                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::CLK_GATED      9437723                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::OFF 962843360650                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus00.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus00.data        64384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.data     35785216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.inst         4224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.data    201509248                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.data    214005248                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.data    215844352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.data    215695872                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.data    208178560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.data    207489536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.data    208051840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.data    209503104                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.data    209676160                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.data    210031744                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.data    206505088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.data    207538048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.data    207608960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.data    209582848                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.data    208713344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus17.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus17.data    210041216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus18.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus18.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total        3385894400                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus00.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus01.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus02.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus03.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus04.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus05.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus06.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus07.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus08.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus09.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus10.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus11.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus12.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus13.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus14.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus15.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus16.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus17.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus18.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        69504                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    672162048                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      672162048                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus00.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus00.data          503                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.data       279572                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.data      1574291                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.data      1671916                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.data      1686284                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.data      1685124                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.data      1626395                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.data      1621012                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.data      1625405                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.data      1636743                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.data      1638095                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.data      1640873                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.data      1613321                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.data      1621391                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.data      1621945                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.data      1637366                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.data      1630573                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus17.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus17.data      1640947                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus18.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus18.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total           26452300                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      5251266                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           5251266                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus00.inst         6354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus00.data       145285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.inst         5488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.data     80750794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.inst         9532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.data    454713805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.inst         7799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.data    482911537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.inst         8376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.data    487061549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.inst         9243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.data    486726498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.inst         8954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.data    469763378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.inst         8954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.data    468208568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.inst         8954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.data    469477430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.inst         9820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.data    472752266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.inst         9243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.data    473142774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.inst         8087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.data    473945163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.inst         8376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.data    465987121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.inst         8665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.data    468318037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.inst         8665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.data    468478053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.inst         8954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.data    472932211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.inst         8376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.data    470970140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus17.inst         8954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus17.data    473966537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus18.inst         4044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus18.data          289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           7640408273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus00.inst         6354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus01.inst         5488                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus02.inst         9532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus03.inst         7799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus04.inst         8376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus05.inst         9243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus06.inst         8954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus07.inst         8954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus08.inst         8954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus09.inst         9820                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus10.inst         9243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus11.inst         8087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus12.inst         8376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus13.inst         8665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus14.inst         8665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus15.inst         8954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus16.inst         8376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus17.inst         8954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus18.inst         4044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total          156839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks    1516760969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total          1516760969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks    1516760969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.inst         6354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.data       145285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.inst         5488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.data     80750794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.inst         9532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.data    454713805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.inst         7799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.data    482911537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.inst         8376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.data    487061549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.inst         9243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.data    486726498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.inst         8954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.data    469763378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.inst         8954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.data    468208568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.inst         8954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.data    469477430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.inst         9820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.data    472752266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.inst         9243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.data    473142774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.inst         8087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.data    473945163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.inst         8376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.data    465987121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.inst         8665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.data    468318037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.inst         8665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.data    468478053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.inst         8954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.data    472932211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.inst         8376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.data    470970140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus17.inst         8954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus17.data    473966537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus18.inst         4044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus18.data          289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          9157169242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   9209670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.data::samples      1006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.data::samples    528195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.inst::samples        66.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.data::samples   2946130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.data::samples   3026452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.data::samples   3028417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.data::samples   3034507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.data::samples   2970207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.data::samples   2996142.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.data::samples   3020224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.inst::samples        68.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.data::samples   3023382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.data::samples   3027379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.data::samples   3029516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.data::samples   2992559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.data::samples   3000057.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.data::samples   2996145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.data::samples   3027752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.data::samples   3009474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus17.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus17.data::samples   3039605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus18.inst::samples        28.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus18.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000023217202                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       574911                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       574911                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           55242386                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           8691174                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                   26452305                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   5251266                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 52904610                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                10502532                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ               4206373                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts              1292862                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          3384787                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          3755518                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2          2390942                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3          2910339                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          2855913                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5          1676614                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6          4323899                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7          2729819                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8          2669411                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9          3553216                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10         8179155                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11         2389129                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12         1762535                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13         2542938                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          716645                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         2857375                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           229782                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           479599                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           578864                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           505475                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4          1623174                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           307511                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           558327                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           663392                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           586828                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           655399                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          264452                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          476249                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          698533                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          499646                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          631573                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          450832                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                     11.08                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     29.09                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                3106697302918                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat              243491175000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           4019789209168                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    63794.86                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               82544.86                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                     4541                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                30103196                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                6443542                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                61.82                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               69.96                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             52904610                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6            10502532                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 496828                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 688069                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                1715323                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                2129685                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                3218876                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                3660660                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                4250593                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                4475324                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                4365399                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                4295271                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10               3696232                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11               3428876                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12               2688811                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13               2382835                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14               1743133                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15               1489749                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16               1034841                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                864228                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                574266                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                473123                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                300785                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                243680                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                149240                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                119819                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                 69729                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                 54690                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                 30298                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                 23508                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                 12516                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                  9273                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                  7254                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                  5323                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                  1007                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                  1526                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 23942                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                165562                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                203160                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                363158                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                393515                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                498456                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                515800                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                571427                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                579508                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                608967                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                612471                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                627477                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                627488                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                634903                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                633416                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                635195                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                581075                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                222014                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                190906                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                114465                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                102557                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                 64166                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                 57794                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                 37250                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                 33856                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                 22373                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                 20353                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                 13679                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                 12429                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                  8432                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                  7675                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                  5340                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                  4913                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                  3358                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                  3072                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                  2079                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                  1894                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                  1294                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                  1179                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                   311                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                   140                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                    30                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                    22                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                    14                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples     21361117                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   173.497531                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   156.703038                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   104.206433                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       105604      0.49%      0.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255     16175882     75.73%     76.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383      3612190     16.91%     93.13% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       926832      4.34%     97.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       288359      1.35%     98.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767       117048      0.55%     99.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        52777      0.25%     99.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        28254      0.13%     99.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        54171      0.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total     21361117                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       574911                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     84.705593                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    76.698883                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    36.122039                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-15          2473      0.43%      0.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-31        20870      3.63%      4.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-47        55964      9.73%     13.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-63        91952     15.99%     29.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-79       107700     18.73%     48.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-95        97369     16.94%     65.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-111        74905     13.03%     78.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-127        51479      8.95%     87.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-143        32805      5.71%     93.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-159        19149      3.33%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-175        10398      1.81%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-191         5316      0.92%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-207         2492      0.43%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::208-223         1163      0.20%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-239          513      0.09%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::240-255          218      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-271           72      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::272-287           49      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::288-303           17      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::304-319            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::320-335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::336-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       574911                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       574911                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.019238                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.017397                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.264528                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16          570646     99.26%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            1367      0.24%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             969      0.17%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1006      0.17%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             361      0.06%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             333      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              92      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23              81      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24              29      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25              13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26               5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::27               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::28               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::29               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::30               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       574911                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM            3116687040                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ              269207872                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              589416704                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys             3385895040                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           672162048                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                     7032.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                     1330.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                  7640.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                  1516.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                       65.34                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                   54.94                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                  10.39                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 443156191862                       # Total gap between requests
system.mem_ctrls0.avgGap                     13978.12                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus00.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus00.data        64384                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.data     33804480                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.inst         4224                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.data    188552320                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.data    193692928                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.data    193818688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.data    194208448                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.data    190093248                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.data    191753088                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.data    193294336                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.inst         4352                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.data    193496448                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.data    193752256                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.data    193889024                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.data    191523648                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.data    192003648                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.data    191753280                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.data    193776128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.data    192606336                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus17.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus17.data    194534720                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus18.inst         1792                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus18.data          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    589416704                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus00.inst 6354.418406241491                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus00.data 145285.111742703157                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.inst 5487.906805390378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.data 76281182.501925542951                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.inst 9531.627609362236                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.data 425475970.435914576054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.inst 7798.604407660011                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.data 437075961.236508429050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.inst 8376.278808227420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.data 437359743.785787165165                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.inst 9242.790409078532                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.data 438239253.060651063919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.inst 8953.953208794828                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.data 428953137.071529984474                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.inst 8953.953208794828                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.data 432698633.466208875179                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.inst 8953.953208794828                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.data 436176522.194824993610                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.inst 9820.464809645940                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.data 436632596.134072959423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.inst 9242.790409078532                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.data 437209837.278839945793                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.inst 8087.441607943715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.data 437518459.827343046665                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.inst 8376.278808227420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.data 432180892.784700334072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.inst 8665.116008511124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.data 433264032.285764276981                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.inst 8665.116008511124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.data 432699066.722009301186                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.inst 8953.953208794828                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.data 437263705.416692852974                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.inst 8376.278808227420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.data 434624022.243300080299                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus17.inst 8953.953208794828                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus17.data 438975499.084174215794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus18.inst 4043.720803971858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus18.data 288.837200283704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 1330042738.936005830765                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.data         1006                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.data       559144                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.inst           66                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.data      3148584                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.data      3343832                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.data      3372568                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.data      3370248                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.data      3252790                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.data      3242024                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.data      3250810                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.inst           68                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.data      3273486                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.data      3276190                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.data      3281748                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.data      3226644                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.data      3242782                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.data      3243892                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.data      3274732                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.data      3261146                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus17.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus17.data      3281896                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus18.inst           28                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus18.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks     10502532                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.inst      5452736                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.data     93121668                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.inst      4716016                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.data  49363574563                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.inst      6670894                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.data 244224686286                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.inst      5673732                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.data 249677612937                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.inst      4965668                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.data 251378793901                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.inst      6429794                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.data 250739239669                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.inst      6667140                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.data 244340946990                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.inst      6097252                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.data 247787905860                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.inst      5895312                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.data 245948861658                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.inst      7892074                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.data 249045947751                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.inst      5692920                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.data 248948285563                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.inst      7046576                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.data 249851009575                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.inst      5438444                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.data 245546842582                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.inst      6455020                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.data 247558492106                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.inst      6129232                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.data 245941694793                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.inst      5625488                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.data 251055941127                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.inst      7267148                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.data 248976330013                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus17.inst      6179028                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus17.data 249195745174                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus18.inst      3763966                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus18.data       118512                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 12401306424969                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.inst    123925.82                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.data     92566.27                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.inst    124105.68                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.data     88284.19                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.inst    101074.15                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.data     77566.51                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.inst    105069.11                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.data     74668.11                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.inst     85614.97                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.data     74536.32                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.inst    100465.53                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.data     74397.86                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.inst    107534.52                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.data     75117.34                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.inst     98342.77                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.data     76430.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.inst     95085.68                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.data     75657.72                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.inst    116059.91                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.data     76079.74                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.inst     88951.88                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.data     75987.13                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.inst    125831.71                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.data     76133.51                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.inst     93766.28                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.data     76099.76                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.inst    107583.67                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.data     76341.39                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.inst    102153.87                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.data     75816.86                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.inst     90733.68                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.data     76664.58                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.inst    125295.66                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.data     76346.27                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus17.inst     99661.74                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus17.data     75930.42                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus18.inst    134427.36                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus18.data     59256.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   1180792.06                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   63.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         79758905100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy         42392836860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy       176146670280                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy       22255532640                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    34982235600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    201129837480                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy       799488000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      557465505960                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower      1257.943562                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE    475080818                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  14797900000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 427883232697                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         72759577380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy         38672602155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy       171558691920                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       25818767280                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    34982235600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    201134753730                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy       795312960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      545721941025                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower      1231.443731                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE    489793266                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  14797900000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 427868520249                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus00.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus00.data        80768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus01.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus01.data     35177984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.data    226171904                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.data    213652096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.data    214097152                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.data    215116416                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.data    222792704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.data    222007424                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.data    222692096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.data    218683776                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.data    218273280                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.data    218899712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.data    220617216                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.data    221446400                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.data    222163200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.data    218419328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.data    218932096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus17.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus17.data    219445248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus18.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus18.data         1408                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        3548731264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus00.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus01.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus02.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus03.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus04.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus05.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus06.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus07.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus08.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus09.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus10.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus11.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus12.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus13.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus14.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus15.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus16.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus17.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus18.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        61056                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    657736448                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      657736448                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus00.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus00.data          631                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus01.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus01.data       274828                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.data      1766968                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.data      1669157                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.data      1672634                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.data      1680597                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.data      1740568                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.data      1734433                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.data      1739782                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.data      1708467                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.data      1705260                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.data      1710154                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.data      1723572                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.data      1730050                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.data      1735650                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.data      1706401                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.data      1710407                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus17.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus17.data      1714416                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus18.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus18.data           11                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           27724463                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      5138566                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           5138566                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus00.inst         2888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus00.data       182256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus01.inst         4621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus01.data     79380550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.inst         8665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.data    510366090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.inst         7510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.data    482114635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.inst         8376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.data    483118922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.inst         8087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.data    485418932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.inst         8376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.data    502740788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.inst         7510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.data    500968772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.inst         7799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.data    502513762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.inst         8376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.data    493468825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.inst         8087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.data    492542524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.inst         6643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.data    493956093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.inst         6932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.data    497831711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.inst         8376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.data    499702798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.inst         6932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.data    501320287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.inst         8665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.data    492872087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.inst         7510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.data    494029169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus17.inst         7799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus17.data    495187118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus18.inst         4621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus18.data         3177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           8007856272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus00.inst         2888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus01.inst         4621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus02.inst         8665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus03.inst         7510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus04.inst         8376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus05.inst         8087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus06.inst         8376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus07.inst         7510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus08.inst         7799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus09.inst         8376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus10.inst         8087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus11.inst         6643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus12.inst         6932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus13.inst         8376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus14.inst         6932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus15.inst         8665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus16.inst         7510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus17.inst         7799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus18.inst         4621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          137775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks    1484209017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1484209017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks    1484209017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.inst         2888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.data       182256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.inst         4621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.data     79380550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.inst         8665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.data    510366090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.inst         7510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.data    482114635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.inst         8376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.data    483118922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.inst         8087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.data    485418932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.inst         8376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.data    502740788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.inst         7510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.data    500968772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.inst         7799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.data    502513762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.inst         8376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.data    493468825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.inst         8087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.data    492542524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.inst         6643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.data    493956093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.inst         6932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.data    497831711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.inst         8376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.data    499702798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.inst         6932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.data    501320287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.inst         8665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.data    492872087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.inst         7510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.data    494029169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus17.inst         7799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus17.data    495187118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus18.inst         4621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus18.data         3177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          9492065289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   9026896.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.inst::samples        20.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.data::samples      1262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.data::samples    518942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.data::samples   3251422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.data::samples   3109577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.data::samples   3078788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.data::samples   3123839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.data::samples   3208901.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.data::samples   3214392.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.data::samples   3230354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.data::samples   3168936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.data::samples   3159239.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.data::samples   3166980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.data::samples   3198403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.data::samples   3209013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.data::samples   3214359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.data::samples   3176604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.data::samples   3182372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus17.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus17.data::samples   3189000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus18.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus18.data::samples        22.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000029147266                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       563534                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       563534                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           58021937                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           8524801                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                   27724466                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   5138566                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 55448932                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                10277132                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ               4045573                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts              1250236                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          3652044                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          1323438                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2          3675522                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3          2830516                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          2340839                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5          1580393                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6         12187673                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7          2312758                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8          2817782                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9          1718810                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10         5145502                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11         2435760                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12         1535839                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13         3441855                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14         1196710                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         3207918                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           263009                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           571255                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           490022                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           592818                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4          1188067                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           335032                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           636680                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           571237                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           668667                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           574100                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          222353                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          647114                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          530367                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          660627                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          462157                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          613363                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                     11.72                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     29.11                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                3319489511350                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat              257016795000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           4283302492600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    64577.29                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               83327.29                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                    10765                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                34456516                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                6319763                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                67.03                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               70.01                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             55448932                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6            10277132                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 474387                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 664010                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                1592289                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                1990970                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                3004452                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                3445264                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                4088569                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                4357844                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                4404073                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                4404399                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10               3958585                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11               3743293                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12               3076013                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13               2772438                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14               2125634                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15               1843708                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16               1336035                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17               1127659                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                782753                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                649341                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                431755                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                354193                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                226535                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                182864                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                112478                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                 89901                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                 53021                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                 41547                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                 23573                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                 18193                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                 15942                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                 11641                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   872                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                  1338                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 23028                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                162869                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                198573                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                356805                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                385323                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                487263                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                503756                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                557933                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                565652                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                594943                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                599142                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                613801                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                613734                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                620615                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                618568                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                621202                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                570024                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                220760                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                191556                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                114646                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                103060                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                 64480                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                 58107                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                 37318                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                 34070                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                 22436                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                 20252                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                 13629                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                 12444                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                  8372                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                  7684                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                  5197                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                  4698                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                  3120                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                  2859                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                  1999                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                  1846                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                  1279                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                  1187                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                   295                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                   110                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                    16                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples     19653933                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   196.781553                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   167.996823                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   152.122350                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        97311      0.50%      0.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255     13966703     71.06%     71.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383      3425548     17.43%     88.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511      1056293      5.37%     94.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       432303      2.20%     96.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       218590      1.11%     97.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895       126673      0.64%     98.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        80967      0.41%     98.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       249545      1.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total     19653933                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       563534                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     91.215960                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    82.007010                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    40.121039                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-15          2521      0.45%      0.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-31        19136      3.40%      3.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-47        45714      8.11%     11.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-63        77344     13.72%     25.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-79        94653     16.80%     42.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-95        91088     16.16%     58.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-111        75932     13.47%     72.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-127        57529     10.21%     82.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-143        39195      6.96%     89.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-159        26214      4.65%     93.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-175        15581      2.76%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-191         8668      1.54%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-207         4812      0.85%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-223         2517      0.45%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-239         1317      0.23%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-255          684      0.12%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-271          337      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::272-287          157      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::288-303           71      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::304-319           39      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-335           16      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::336-351            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::352-367            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::368-383            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       563534                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       563534                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.018320                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.016529                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.262277                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          559598     99.30%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            1203      0.21%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             997      0.18%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             884      0.16%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             325      0.06%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             294      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              80      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23              94      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24              21      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25              24      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::29               4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::31               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::33               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::35               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       563534                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM            3289814976                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ              258916672                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              577719552                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys             3548731648                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           657736448                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                     7423.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                     1303.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  8007.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                  1484.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                       68.18                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   58.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                  10.18                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 443156190076                       # Total gap between requests
system.mem_ctrls1.avgGap                     13484.95                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus00.inst         1280                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus00.data        80768                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus01.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus01.data     33212288                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.data    208091008                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.data    199012928                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.data    197042432                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.data    199925696                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.data    205369664                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.data    205721088                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.data    206742656                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.data    202811904                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.data    202191296                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.data    202686720                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.data    204697792                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.data    205376832                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.data    205718976                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.data    203302656                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.data    203671808                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus17.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus17.data    204096000                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus18.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus18.data         1408                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    577719552                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus00.inst 2888.372002837041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus00.data 182256.273379017308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus01.inst 4621.395204539266                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus01.data 74944877.194812983274                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.inst 8665.116008511124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.data 469565813.710420906544                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.inst 7509.767207376307                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.data 449080757.373299896717                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.inst 8376.278808227420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.data 444634253.093532383442                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.inst 8087.441607943715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.data 451140455.448522984982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.inst 8376.278808227420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.data 463424990.413789212704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.inst 7509.767207376307                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.data 464217992.947168111801                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.inst 7798.604407660011                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.data 466523202.642632365227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.inst 8376.278808227420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.data 457653301.059120059013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.inst 8087.441607943715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.data 456252873.893544554710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.inst 6643.255606525195                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.data 457370818.277242600918                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.inst 6932.092806808899                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.data 461908883.949500024319                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.inst 8376.278808227420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.data 463441165.297005116940                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.inst 6932.092806808899                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.data 464213227.133363425732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.inst 8665.116008511124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.data 458760702.885007798672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.inst 7509.767207376307                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.data 459593709.370626032352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus17.inst 7798.604407660011                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus17.data 460550915.852366209030                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus18.inst 4621.395204539266                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus18.data 3177.209203120745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 1303647640.225279808044                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.inst           20                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.data         1262                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.data       549656                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.data      3533936                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.data      3338314                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.data      3345268                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.data      3361196                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.data      3481136                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.data      3468866                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.data      3479566                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.data      3416934                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.data      3410520                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.data      3420308                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.data      3447144                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.data      3460100                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.data      3471300                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.data      3412802                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.data      3420814                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus17.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus17.data      3428834                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus18.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus18.data           22                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks     10277132                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.inst      2198754                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.data    114505244                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.inst      2622286                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.data  49551767496                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.inst      6037700                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.data 273320696605                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.inst      3581138                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.data 258394394157                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.inst      4696738                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.data 255200535321                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.inst      4967012                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.data 258944754785                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.inst      4366190                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.data 266034102436                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.inst      4941968                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.data 267108465246                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.inst      7122088                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.data 267778186537                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.inst      5940786                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.data 263473884294                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.inst      5098806                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.data 262971929001                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.inst      4433868                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.data 264029468613                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.inst      5200018                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.data 265702639303                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.inst      5051030                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.data 265304510734                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.inst      4067868                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.data 269656355365                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.inst      4904202                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.data 261969385612                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.inst      4639920                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.data 269585574944                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus17.inst      5054096                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus17.data 264071769149                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus18.inst      2856306                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus18.data      1786984                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 12401020705551                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.inst    109937.70                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.data     90733.16                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.inst     81946.44                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.data     90150.51                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.inst    100628.33                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.data     77341.72                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.inst     68868.04                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.data     77402.66                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.inst     80978.24                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.data     76287.02                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.inst     88696.64                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.data     77039.47                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.inst     75279.14                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.data     76421.63                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.inst     95037.85                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.data     77001.67                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.inst    131890.52                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.data     76957.35                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.inst    102427.34                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.data     77108.27                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.inst     91050.11                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.data     77106.11                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.inst     96388.43                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.data     77194.65                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.inst    108333.71                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.data     77079.07                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.inst     87086.72                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.data     76675.39                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.inst     84747.25                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.data     77681.66                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.inst     81736.70                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.data     76760.79                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.inst     89229.23                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.data     78807.43                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus17.inst     93594.37                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus17.data     77015.03                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus18.inst     89259.56                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus18.data     81226.55                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   1206661.62                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   67.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         67267932060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy         35753727240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy       153511242360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy       22857064560                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    34982235600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    201029671380                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy       883836000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      516285709200                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower      1165.019678                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE    712335570                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  14797900000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 427645977945                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         73061249520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy         38832948495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy       213508726620                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       24263186400                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    34982235600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    201158994120                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy       774924960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      586582265715                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower      1323.646714                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE    434946826                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  14797900000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 427923366689                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.l2.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus00.data      6275388                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus01.data       442297                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus18.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus18.data      2724865                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9442551                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus00.data      6275388                       # number of overall hits
system.l2.overall_hits::.switch_cpus01.data       442297                       # number of overall hits
system.l2.overall_hits::.switch_cpus18.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus18.data      2724865                       # number of overall hits
system.l2.overall_hits::total                 9442551                       # number of overall hits
system.l2.demand_misses::.switch_cpus00.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus00.data         1134                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus01.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus01.data      1194178                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus18.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus18.data           12                       # number of demand (read+write) misses
system.l2.demand_misses::total                1195421                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus00.inst           32                       # number of overall misses
system.l2.overall_misses::.switch_cpus00.data         1134                       # number of overall misses
system.l2.overall_misses::.switch_cpus01.inst           35                       # number of overall misses
system.l2.overall_misses::.switch_cpus01.data      1194178                       # number of overall misses
system.l2.overall_misses::.switch_cpus18.inst           30                       # number of overall misses
system.l2.overall_misses::.switch_cpus18.data           12                       # number of overall misses
system.l2.overall_misses::total               1195421                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus00.inst      6299802                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus00.data    163613703                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus01.inst      5689965                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus01.data 100135278468                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus18.inst      5222091                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus18.data      2217606                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     100318321635                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus00.inst      6299802                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus00.data    163613703                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus01.inst      5689965                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus01.data 100135278468                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus18.inst      5222091                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus18.data      2217606                       # number of overall miss cycles
system.l2.overall_miss_latency::total    100318321635                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus00.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus00.data      6276522                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus01.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus01.data      1636475                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus18.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus18.data      2724877                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10637972                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.data      6276522                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus01.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus01.data      1636475                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus18.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus18.data      2724877                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10637972                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus00.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus00.data     0.000181                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus01.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus01.data     0.729726                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus18.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus18.data     0.000004                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112373                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus00.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus00.data     0.000181                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus01.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus01.data     0.729726                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus18.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus18.data     0.000004                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112373                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus00.inst 196868.812500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus00.data 144280.161376                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus01.inst 162570.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus01.data 83852.891669                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus18.inst 174069.700000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus18.data 184800.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83918.821599                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.inst 196868.812500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.data 144280.161376                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus01.inst 162570.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus01.data 83852.891669                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus18.inst 174069.700000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus18.data 184800.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83918.821599                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              516936                       # number of writebacks
system.l2.writebacks::total                    516936                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus00.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus00.data         1134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus01.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus01.data      1194178                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus18.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus18.data           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1195421                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.data         1134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus01.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus01.data      1194178                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus18.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus18.data           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1195421                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus00.inst      6026533                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus00.data    153925435                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus01.inst      5391211                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus01.data  89918680076                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus18.inst      4966411                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus18.data      2115223                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  90091104889                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.inst      6026533                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.data    153925435                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus01.inst      5391211                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus01.data  89918680076                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus18.inst      4966411                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus18.data      2115223                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  90091104889                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus00.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus00.data     0.000181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus01.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus01.data     0.729726                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus18.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus18.data     0.000004                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.112373                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.data     0.000181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus01.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus01.data     0.729726                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus18.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus18.data     0.000004                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112373                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.inst 188329.156250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.data 135736.715168                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus01.inst 154034.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus01.data 75297.552020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus18.inst 165547.033333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus18.data 176268.583333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75363.495278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.inst 188329.156250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.data 135736.715168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus01.inst 154034.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus01.data 75297.552020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus18.inst 165547.033333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus18.data 176268.583333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75363.495278                       # average overall mshr miss latency
system.l2.replacements                         518951                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4351914                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4351914                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4351914                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4351914                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           98                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               98                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           98                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           98                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_misses::.switch_cpus01.data       443216                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             443216                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus01.data  14172267296                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total  14172267296                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus01.data       443216                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           443216                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus01.data 31975.983033                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 31975.983033                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus01.data       443216                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        443216                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus01.data  10392011766                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  10392011766                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus01.data 23446.833521                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23446.833521                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.switch_cpus01.data       476067                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           476067                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus01.data  14673277820                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total  14673277820                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus01.data       476067                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         476067                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus01.data 30821.875534                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 30821.875534                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus01.data       476067                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       476067                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus01.data  10827338950                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total  10827338950                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus01.data 22743.309135                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22743.309135                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeFailReq_misses::.switch_cpus01.data         2565                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_misses::total         2565                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_miss_latency::.switch_cpus01.data   1226010261                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_miss_latency::total   1226010261                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_accesses::.switch_cpus01.data         2565                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_accesses::total         2565                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_miss_rate::.switch_cpus01.data            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_miss_latency::.switch_cpus01.data 477976.709942                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_avg_miss_latency::total 477976.709942                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_mshr_misses::.switch_cpus01.data         2565                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_misses::total         2565                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_miss_latency::.switch_cpus01.data    980416684                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_latency::total    980416684                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::.switch_cpus01.data 382228.726706                       # average SCUpgradeFailReq mshr miss latency
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::total 382228.726706                       # average SCUpgradeFailReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus00.data          240                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus01.data          528                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus18.data          534                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1302                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus01.data       540645                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              540645                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus01.data  75220495625                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   75220495625                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus00.data          240                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus01.data       541173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus18.data          534                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            541947                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus01.data     0.999024                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus01.data 139131.029835                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 139131.029835                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus01.data       540645                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         540645                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus01.data  70590770187                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  70590770187                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus01.data     0.999024                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus01.data 130567.692639                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 130567.692639                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus18.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus00.inst           32                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus01.inst           35                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus18.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               97                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus00.inst      6299802                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus01.inst      5689965                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus18.inst      5222091                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     17211858                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus00.inst           32                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus01.inst           35                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus18.inst           31                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             98                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus00.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus01.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus18.inst     0.967742                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.989796                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus00.inst 196868.812500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus01.inst 162570.428571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus18.inst 174069.700000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 177441.835052                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus00.inst           32                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus01.inst           35                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus18.inst           30                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           97                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus00.inst      6026533                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus01.inst      5391211                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus18.inst      4966411                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     16384155                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus00.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus01.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus18.inst     0.967742                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.989796                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus00.inst 188329.156250                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus01.inst 154034.600000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus18.inst 165547.033333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 168908.814433                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus00.data      6275148                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus01.data       441769                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus18.data      2724331                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9441248                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus00.data         1134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus01.data       653533                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus18.data           12                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          654679                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus00.data    163613703                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus01.data  24914782843                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus18.data      2217606                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  25080614152                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus00.data      6276282                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus01.data      1095302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus18.data      2724343                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10095927                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus00.data     0.000181                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus01.data     0.596669                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus18.data     0.000004                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.064846                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus00.data 144280.161376                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus01.data 38123.220775                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus18.data 184800.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 38309.788693                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus00.data         1134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus01.data       653533                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus18.data           12                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       654679                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus00.data    153925435                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus01.data  19327909889                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus18.data      2115223                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19483950547                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus00.data     0.000181                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus01.data     0.596669                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus18.data     0.000004                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.064846                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus00.data 135736.715168                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus01.data 29574.497216                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus18.data 176268.583333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 29761.074583                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.switch_cpus01.data          123                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             123                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus01.data          123                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           123                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus01.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus01.data          123                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          123                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus01.data      2337969                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2337969                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus01.data 19007.878049                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19007.878049                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1401112624521                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32761.631684                       # Cycle average of tags in use
system.l2.tags.total_refs                    39977832                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1257634                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     31.788129                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.980739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.data    2093.139474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu01.data    1044.819675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu18.data     971.023165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.inst     2.623853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.data    68.576456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus01.inst     1.887523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus01.data 28558.163713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus18.inst     1.635761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus18.data     1.781323                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.data      0.063878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu01.data      0.031885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu18.data      0.029633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.inst     0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.data     0.002093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus01.inst     0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus01.data     0.871526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus18.inst     0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus18.data     0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999806                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32764                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10528                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        20922                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999878                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 346605011                       # Number of tag accesses
system.l2.tags.data_accesses                346605011                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
