\doxysubsubsubsection{DMA Peripheral burst}
\hypertarget{group___d_m_a___peripheral__burst}{}\label{group___d_m_a___peripheral__burst}\index{DMA Peripheral burst@{DMA Peripheral burst}}


DMA peripheral burst.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___d_m_a___peripheral__burst_ga1ee9cf4dc1c8bfc5ab6dfb95a00f81ff}{DMA\+\_\+\+PBURST\+\_\+\+SINGLE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___d_m_a___peripheral__burst_gacc54efc746528ed9e0173dad956f7caf}{DMA\+\_\+\+PBURST\+\_\+\+INC4}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0eee1ad1788868a194f95107057a16}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___d_m_a___peripheral__burst_gaf76dd9b208c8606e8c5ae7abf8c26532}{DMA\+\_\+\+PBURST\+\_\+\+INC8}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga061207b2c654a0dd62e40187c9557eda}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___d_m_a___peripheral__burst_ga705a631ea96b34aa5afa7fed06a487e0}{DMA\+\_\+\+PBURST\+\_\+\+INC16}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502380abb155eb3b37a2ca9359e2da2e}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
DMA peripheral burst. 



\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___d_m_a___peripheral__burst_ga705a631ea96b34aa5afa7fed06a487e0}\index{DMA Peripheral burst@{DMA Peripheral burst}!DMA\_PBURST\_INC16@{DMA\_PBURST\_INC16}}
\index{DMA\_PBURST\_INC16@{DMA\_PBURST\_INC16}!DMA Peripheral burst@{DMA Peripheral burst}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_PBURST\_INC16}{DMA\_PBURST\_INC16}}
{\footnotesize\ttfamily \label{group___d_m_a___peripheral__burst_ga705a631ea96b34aa5afa7fed06a487e0} 
\#define DMA\+\_\+\+PBURST\+\_\+\+INC16~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502380abb155eb3b37a2ca9359e2da2e}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST}})}

\Hypertarget{group___d_m_a___peripheral__burst_gacc54efc746528ed9e0173dad956f7caf}\index{DMA Peripheral burst@{DMA Peripheral burst}!DMA\_PBURST\_INC4@{DMA\_PBURST\_INC4}}
\index{DMA\_PBURST\_INC4@{DMA\_PBURST\_INC4}!DMA Peripheral burst@{DMA Peripheral burst}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_PBURST\_INC4}{DMA\_PBURST\_INC4}}
{\footnotesize\ttfamily \label{group___d_m_a___peripheral__burst_gacc54efc746528ed9e0173dad956f7caf} 
\#define DMA\+\_\+\+PBURST\+\_\+\+INC4~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0eee1ad1788868a194f95107057a16}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+0}})}

\Hypertarget{group___d_m_a___peripheral__burst_gaf76dd9b208c8606e8c5ae7abf8c26532}\index{DMA Peripheral burst@{DMA Peripheral burst}!DMA\_PBURST\_INC8@{DMA\_PBURST\_INC8}}
\index{DMA\_PBURST\_INC8@{DMA\_PBURST\_INC8}!DMA Peripheral burst@{DMA Peripheral burst}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_PBURST\_INC8}{DMA\_PBURST\_INC8}}
{\footnotesize\ttfamily \label{group___d_m_a___peripheral__burst_gaf76dd9b208c8606e8c5ae7abf8c26532} 
\#define DMA\+\_\+\+PBURST\+\_\+\+INC8~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga061207b2c654a0dd62e40187c9557eda}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+1}})}

\Hypertarget{group___d_m_a___peripheral__burst_ga1ee9cf4dc1c8bfc5ab6dfb95a00f81ff}\index{DMA Peripheral burst@{DMA Peripheral burst}!DMA\_PBURST\_SINGLE@{DMA\_PBURST\_SINGLE}}
\index{DMA\_PBURST\_SINGLE@{DMA\_PBURST\_SINGLE}!DMA Peripheral burst@{DMA Peripheral burst}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_PBURST\_SINGLE}{DMA\_PBURST\_SINGLE}}
{\footnotesize\ttfamily \label{group___d_m_a___peripheral__burst_ga1ee9cf4dc1c8bfc5ab6dfb95a00f81ff} 
\#define DMA\+\_\+\+PBURST\+\_\+\+SINGLE~0x00000000U}

