

================================================================
== Vivado HLS Report for 'openhab_controls_bram'
================================================================
* Date:           Wed Mar 24 11:09:54 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        openhab_controls_bram
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.691 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21| 0.210 us | 0.210 us |   21|   21|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       20|       20|         2|          -|          -|    10|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %inputData_V), !map !13"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %thresholds_V), !map !19"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %outData), !map !23"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([22 x i8]* @openhab_controls_bra) nounwind"   --->   Operation 7 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x i32]* %thresholds_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [core.cpp:10]   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x i32]* %outData, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [core.cpp:11]   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x i32]* %inputData_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [core.cpp:12]   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.75ns)   --->   "br label %1" [core.cpp:16]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.88ns)   --->   "%icmp_ln16 = icmp eq i4 %i_0, -6" [core.cpp:16]   --->   Operation 13 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.86ns)   --->   "%i = add i4 %i_0, 1" [core.cpp:16]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %3, label %2" [core.cpp:16]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i4 %i_0 to i64" [core.cpp:18]   --->   Operation 17 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%inputData_V_addr = getelementptr [10 x i32]* %inputData_V, i64 0, i64 %zext_ln18_1" [core.cpp:18]   --->   Operation 18 'getelementptr' 'inputData_V_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (0.79ns)   --->   "%inputData_V_load = load i32* %inputData_V_addr, align 4" [core.cpp:18]   --->   Operation 19 'load' 'inputData_V_load' <Predicate = (!icmp_ln16)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%thresholds_V_addr = getelementptr [10 x i32]* %thresholds_V, i64 0, i64 %zext_ln18_1" [core.cpp:18]   --->   Operation 20 'getelementptr' 'thresholds_V_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.79ns)   --->   "%thresholds_V_load = load i32* %thresholds_V_addr, align 4" [core.cpp:18]   --->   Operation 21 'load' 'thresholds_V_load' <Predicate = (!icmp_ln16)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [core.cpp:20]   --->   Operation 22 'ret' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.69>
ST_3 : Operation 23 [1/2] (0.79ns)   --->   "%inputData_V_load = load i32* %inputData_V_addr, align 4" [core.cpp:18]   --->   Operation 23 'load' 'inputData_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 24 [1/2] (0.79ns)   --->   "%thresholds_V_load = load i32* %thresholds_V_addr, align 4" [core.cpp:18]   --->   Operation 24 'load' 'thresholds_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 25 [1/1] (1.11ns)   --->   "%icmp_ln1495 = icmp slt i32 %inputData_V_load, %thresholds_V_load" [core.cpp:18]   --->   Operation 25 'icmp' 'icmp_ln1495' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i1 %icmp_ln1495 to i32" [core.cpp:18]   --->   Operation 26 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%outData_addr = getelementptr [10 x i32]* %outData, i64 0, i64 %zext_ln18_1" [core.cpp:18]   --->   Operation 27 'getelementptr' 'outData_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.79ns)   --->   "store i32 %zext_ln18, i32* %outData_addr, align 4" [core.cpp:18]   --->   Operation 28 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br label %1" [core.cpp:16]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputData_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ thresholds_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ outData]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
spectopmodule_ln0  (spectopmodule    ) [ 0000]
specinterface_ln10 (specinterface    ) [ 0000]
specinterface_ln11 (specinterface    ) [ 0000]
specinterface_ln12 (specinterface    ) [ 0000]
br_ln16            (br               ) [ 0111]
i_0                (phi              ) [ 0010]
icmp_ln16          (icmp             ) [ 0011]
empty              (speclooptripcount) [ 0000]
i                  (add              ) [ 0111]
br_ln16            (br               ) [ 0000]
zext_ln18_1        (zext             ) [ 0001]
inputData_V_addr   (getelementptr    ) [ 0001]
thresholds_V_addr  (getelementptr    ) [ 0001]
ret_ln20           (ret              ) [ 0000]
inputData_V_load   (load             ) [ 0000]
thresholds_V_load  (load             ) [ 0000]
icmp_ln1495        (icmp             ) [ 0000]
zext_ln18          (zext             ) [ 0000]
outData_addr       (getelementptr    ) [ 0000]
store_ln18         (store            ) [ 0000]
br_ln16            (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputData_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputData_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="thresholds_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="thresholds_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outData">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outData"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="openhab_controls_bra"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="inputData_V_addr_gep_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="0" index="2" bw="4" slack="0"/>
<pin id="36" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputData_V_addr/2 "/>
</bind>
</comp>

<comp id="39" class="1004" name="grp_access_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="4" slack="0"/>
<pin id="41" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="42" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="43" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputData_V_load/2 "/>
</bind>
</comp>

<comp id="45" class="1004" name="thresholds_V_addr_gep_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="32" slack="0"/>
<pin id="47" dir="0" index="1" bw="1" slack="0"/>
<pin id="48" dir="0" index="2" bw="4" slack="0"/>
<pin id="49" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresholds_V_addr/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_access_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="4" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="55" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="56" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="thresholds_V_load/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="outData_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="4" slack="1"/>
<pin id="62" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outData_addr/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="store_ln18_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="4" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="0"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/3 "/>
</bind>
</comp>

<comp id="71" class="1005" name="i_0_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="4" slack="1"/>
<pin id="73" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="i_0_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="1"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="4" slack="0"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln16_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="0" index="1" bw="4" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="zext_ln18_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln1495_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1495/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln18_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/3 "/>
</bind>
</comp>

<comp id="114" class="1005" name="i_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="119" class="1005" name="zext_ln18_1_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="1"/>
<pin id="121" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_1 "/>
</bind>
</comp>

<comp id="124" class="1005" name="inputData_V_addr_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="1"/>
<pin id="126" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inputData_V_addr "/>
</bind>
</comp>

<comp id="129" class="1005" name="thresholds_V_addr_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="1"/>
<pin id="131" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="thresholds_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="30" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="44"><net_src comp="32" pin="3"/><net_sink comp="39" pin=0"/></net>

<net id="50"><net_src comp="2" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="30" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="57"><net_src comp="45" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="75" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="75" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="75" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="99"><net_src comp="94" pin="1"/><net_sink comp="45" pin=2"/></net>

<net id="104"><net_src comp="39" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="52" pin="3"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="100" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="117"><net_src comp="88" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="122"><net_src comp="94" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="127"><net_src comp="32" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="39" pin=0"/></net>

<net id="132"><net_src comp="45" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="52" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outData | {3 }
 - Input state : 
	Port: openhab_controls_bram : inputData_V | {2 3 }
	Port: openhab_controls_bram : thresholds_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln16 : 1
		i : 1
		br_ln16 : 2
		zext_ln18_1 : 1
		inputData_V_addr : 2
		inputData_V_load : 3
		thresholds_V_addr : 2
		thresholds_V_load : 3
	State 3
		icmp_ln1495 : 1
		zext_ln18 : 2
		store_ln18 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|   icmp   |   icmp_ln16_fu_82  |    0    |    9    |
|          | icmp_ln1495_fu_100 |    0    |    20   |
|----------|--------------------|---------|---------|
|    add   |       i_fu_88      |    0    |    12   |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln18_1_fu_94 |    0    |    0    |
|          |  zext_ln18_fu_106  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    41   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        i_0_reg_71       |    4   |
|        i_reg_114        |    4   |
| inputData_V_addr_reg_124|    4   |
|thresholds_V_addr_reg_129|    4   |
|   zext_ln18_1_reg_119   |   64   |
+-------------------------+--------+
|          Total          |   80   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_39 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_52 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||   1.51  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   41   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   80   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   80   |   59   |
+-----------+--------+--------+--------+
