{"&cites=4726322980850296196&as_sdt=2005&sciodt=0,5&hl=en":[{"title":"Comparative study on performance of single precision floating point multiplier using Vedic multiplier and different types of adders","url":"https://ieeexplore.ieee.org/abstract/document/7987995/","authors":["KV Gowreesrinivas…"],"year":2016,"numCitations":8,"citationUrl":"http://scholar.google.com/scholar?cites=6816768379647269269&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:lZn9eLkGml4J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org","p":1,"exp":1596876834505},{"title":"Novel high speed vedic multiplier proposal incorporating adder based on quaternary signed digit number system","url":"https://ieeexplore.ieee.org/abstract/document/8326941/","authors":["P Dalmia","P Dalmia A Parashar","P Dalmia A Parashar A Tomar…"],"year":2018,"numCitations":3,"pdf":"http://www.kresttechnology.com/krest-academic-projects/krest-mtech-projects/ECE/M-TECH%20VLSI%202018-19/basepapers/9.pdf","citationUrl":"http://scholar.google.com/scholar?cites=13782884182734316377&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:WaM6rCOkRr8J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13782884182734316377&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Comparative Performance Analysis of Karatsuba Vedic Multiplier with Butterfly Unit","url":"https://ieeexplore.ieee.org/abstract/document/8821955/","authors":["V Harish","V Harish S Kamatchi"],"year":2019,"numCitations":2,"citationUrl":"http://scholar.google.com/scholar?cites=9036416617647952235&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:a9FXaQnNZ30J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Design and analysis of single precision floating point multiplication using Karatsuba algorithm and parallel prefix adders","url":"https://ieeexplore.ieee.org/abstract/document/8085729/","authors":["KV Gowreesrinivas…"],"year":2017,"numCitations":2,"citationUrl":"http://scholar.google.com/scholar?cites=3423872377750301532&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:XCsUgMkJhC8J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"16 Bit Power Efficient Carry Select Adder","url":"https://ieeexplore.ieee.org/abstract/document/8711565/","authors":["N Gaur","N Gaur A Mehra","N Gaur A Mehra P Kumar…"],"year":2019,"numCitations":2,"citationUrl":"http://scholar.google.com/scholar?cites=12484116377846688825&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:OSwwtLN9QK0J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Area efficient modified booth adder based on sklansky adder","url":"https://ieeexplore.ieee.org/abstract/document/8226142/","authors":["A Garg","A Garg D Agrawal","A Garg D Agrawal P Kularia","A Garg D Agrawal P Kularia N Gaur…"],"year":2017,"numCitations":2,"citationUrl":"http://scholar.google.com/scholar?cites=743137020376418391&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:V4j6xi4nUAoJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Comparative analysis of single precision floating point multiplication using compressor techniques","url":"https://ieeexplore.ieee.org/abstract/document/8300196/","authors":["KV Gowreesrinivas…"],"year":2017,"numCitations":2,"citationUrl":"http://scholar.google.com/scholar?cites=14625581664804477715&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:Exsj1AiB-MoJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Design and implementation of 16 tap FIR filter for DSP applications","url":"https://ieeexplore.ieee.org/abstract/document/8479480/","authors":["NS Rai","NS Rai P Shree","NS Rai P Shree YP Meghana…"],"year":2018,"numCitations":2,"citationUrl":"http://scholar.google.com/scholar?cites=1565514591035010958&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:ji9V4TnTuRUJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"VHDL implementation of novel squaring circuit based on Vedic mathematics","url":"https://ieeexplore.ieee.org/abstract/document/8256858/","authors":["TK Haripriya","TK Haripriya KU Sajesh"],"year":2017,"numCitations":1,"citationUrl":"http://scholar.google.com/scholar?cites=15746471468715200950&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:ttGXVl-0htoJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Implementation and comparison of VLSI architectures of 16 bit carry select adder using Brent Kung adder","url":"https://ieeexplore.ieee.org/abstract/document/8244982/","authors":["NU Kumar","NU Kumar KB Sindhuri","NU Kumar KB Sindhuri KD Teja…"],"year":2017,"numCitations":1,"citationUrl":"http://scholar.google.com/scholar?cites=12359391398746718807&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:VwJRiv5ghasJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"}]}