<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OPTIGA™ Trust M  Host Library Documentation: PPB_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="DoxygenLogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPTIGA™ Trust M  Host Library Documentation
   &#160;<span id="projectnumber">v3.00.2490</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structPPB__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">PPB_Type Struct Reference<div class="ingroups"><a class="el" href="group__Infineon.html">Infineon</a> &raquo; <a class="el" href="group__XMC4800.html">XMC4800</a> &raquo; <a class="el" href="group__Device__Peripheral__Registers.html">Device_Peripheral_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Cortex-M4 Private Peripheral Block (PPB)  
 <a href="structPPB__Type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a2aff700576f10a2beffc6dc42193d73b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a2aff700576f10a2beffc6dc42193d73b">RESERVED</a> [2]</td></tr>
<tr class="separator:a2aff700576f10a2beffc6dc42193d73b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b7238a2ab53125b58236b8a1fdaf397"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a3b7238a2ab53125b58236b8a1fdaf397">ACTLR</a></td></tr>
<tr class="separator:a3b7238a2ab53125b58236b8a1fdaf397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02c1b18de5c9a67212cfa51a57ef4b0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a02c1b18de5c9a67212cfa51a57ef4b0b">RESERVED1</a></td></tr>
<tr class="separator:a02c1b18de5c9a67212cfa51a57ef4b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec080f82335017710eba55c28d1a7245"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#aec080f82335017710eba55c28d1a7245">SYST_CSR</a></td></tr>
<tr class="separator:aec080f82335017710eba55c28d1a7245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa63ed02091b0d64a998b334f7567fbcf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#aa63ed02091b0d64a998b334f7567fbcf">SYST_RVR</a></td></tr>
<tr class="separator:aa63ed02091b0d64a998b334f7567fbcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae79e1380067c7b64cdd8745c86573323"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#ae79e1380067c7b64cdd8745c86573323">SYST_CVR</a></td></tr>
<tr class="separator:ae79e1380067c7b64cdd8745c86573323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af63de7d83ed493315b1bc93fa2a76dc7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#af63de7d83ed493315b1bc93fa2a76dc7">SYST_CALIB</a></td></tr>
<tr class="separator:af63de7d83ed493315b1bc93fa2a76dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa59efc7a1015abed80d5ee306333b621"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#aa59efc7a1015abed80d5ee306333b621">RESERVED2</a> [56]</td></tr>
<tr class="separator:aa59efc7a1015abed80d5ee306333b621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a900b842dff82b7b0424877c56416ad5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a900b842dff82b7b0424877c56416ad5f">NVIC_ISER0</a></td></tr>
<tr class="separator:a900b842dff82b7b0424877c56416ad5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade75bf9308f6347c0cf05948d1172ddc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#ade75bf9308f6347c0cf05948d1172ddc">NVIC_ISER1</a></td></tr>
<tr class="separator:ade75bf9308f6347c0cf05948d1172ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a009b2614ef788a3acc788262417211e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a009b2614ef788a3acc788262417211e2">NVIC_ISER2</a></td></tr>
<tr class="separator:a009b2614ef788a3acc788262417211e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9163195904a2cf33c6516f1f7b2a530e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a9163195904a2cf33c6516f1f7b2a530e">NVIC_ISER3</a></td></tr>
<tr class="separator:a9163195904a2cf33c6516f1f7b2a530e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ce14143ff2d4c377aa5c7d17eda93c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a8ce14143ff2d4c377aa5c7d17eda93c2">RESERVED3</a> [28]</td></tr>
<tr class="separator:a8ce14143ff2d4c377aa5c7d17eda93c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7537d7bdd5f467829e16e3ba5277180a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a7537d7bdd5f467829e16e3ba5277180a">NVIC_ICER0</a></td></tr>
<tr class="separator:a7537d7bdd5f467829e16e3ba5277180a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5c73f0dc0d309e37f94689a7c718344"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#ae5c73f0dc0d309e37f94689a7c718344">NVIC_ICER1</a></td></tr>
<tr class="separator:ae5c73f0dc0d309e37f94689a7c718344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d21ce5fcbdab18ecf4f6832f2541354"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a7d21ce5fcbdab18ecf4f6832f2541354">NVIC_ICER2</a></td></tr>
<tr class="separator:a7d21ce5fcbdab18ecf4f6832f2541354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afde7f657a188c5a37e972251e9094790"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#afde7f657a188c5a37e972251e9094790">NVIC_ICER3</a></td></tr>
<tr class="separator:afde7f657a188c5a37e972251e9094790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb7189f0cd0399977298d84003a1f6fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#afb7189f0cd0399977298d84003a1f6fb">RESERVED4</a> [28]</td></tr>
<tr class="separator:afb7189f0cd0399977298d84003a1f6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab778fe632f704254a9eb0fc6e123bbfb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#ab778fe632f704254a9eb0fc6e123bbfb">NVIC_ISPR0</a></td></tr>
<tr class="separator:ab778fe632f704254a9eb0fc6e123bbfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2ed06dc8be98cd143a4b7ad7d687b95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#af2ed06dc8be98cd143a4b7ad7d687b95">NVIC_ISPR1</a></td></tr>
<tr class="separator:af2ed06dc8be98cd143a4b7ad7d687b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c2535b73eada6d8e99b99c1e92ab315"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a3c2535b73eada6d8e99b99c1e92ab315">NVIC_ISPR2</a></td></tr>
<tr class="separator:a3c2535b73eada6d8e99b99c1e92ab315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad43de9bbebe92828af7d9ccad25a9314"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#ad43de9bbebe92828af7d9ccad25a9314">NVIC_ISPR3</a></td></tr>
<tr class="separator:ad43de9bbebe92828af7d9ccad25a9314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85a998de81cbe68fb4ebd47fb1ecc5d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a85a998de81cbe68fb4ebd47fb1ecc5d4">RESERVED5</a> [28]</td></tr>
<tr class="separator:a85a998de81cbe68fb4ebd47fb1ecc5d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e74942801fe96c757e4583f3b0a460"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a77e74942801fe96c757e4583f3b0a460">NVIC_ICPR0</a></td></tr>
<tr class="separator:a77e74942801fe96c757e4583f3b0a460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96fa537f2ba282b1ec4697a3d6d8a0f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a96fa537f2ba282b1ec4697a3d6d8a0f2">NVIC_ICPR1</a></td></tr>
<tr class="separator:a96fa537f2ba282b1ec4697a3d6d8a0f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35ed49d1e202c108115a3c83d7daae3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a35ed49d1e202c108115a3c83d7daae3a">NVIC_ICPR2</a></td></tr>
<tr class="separator:a35ed49d1e202c108115a3c83d7daae3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13d3151c47e4c3f8ad8aa0b3fdcd9976"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a13d3151c47e4c3f8ad8aa0b3fdcd9976">NVIC_ICPR3</a></td></tr>
<tr class="separator:a13d3151c47e4c3f8ad8aa0b3fdcd9976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5318ff02e289254ac58c5c1907131f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#ac5318ff02e289254ac58c5c1907131f2">RESERVED6</a> [28]</td></tr>
<tr class="separator:ac5318ff02e289254ac58c5c1907131f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c0389ba1d2ceccc4a9e108ba00ad328"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a3c0389ba1d2ceccc4a9e108ba00ad328">NVIC_IABR0</a></td></tr>
<tr class="separator:a3c0389ba1d2ceccc4a9e108ba00ad328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a365ff88451ec971d134e7d3a45965297"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a365ff88451ec971d134e7d3a45965297">NVIC_IABR1</a></td></tr>
<tr class="separator:a365ff88451ec971d134e7d3a45965297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aa0d06553e99612962e07315e2d10d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a0aa0d06553e99612962e07315e2d10d9">NVIC_IABR2</a></td></tr>
<tr class="separator:a0aa0d06553e99612962e07315e2d10d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fbcec46fd44f1eb11c66eccd554a75f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a2fbcec46fd44f1eb11c66eccd554a75f">NVIC_IABR3</a></td></tr>
<tr class="separator:a2fbcec46fd44f1eb11c66eccd554a75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae863f06aa9e66671ef01f41a856da53c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#ae863f06aa9e66671ef01f41a856da53c">RESERVED7</a> [60]</td></tr>
<tr class="separator:ae863f06aa9e66671ef01f41a856da53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a829a1f0a8257c30c1f7d1257a6c9cc17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a829a1f0a8257c30c1f7d1257a6c9cc17">NVIC_IPR0</a></td></tr>
<tr class="separator:a829a1f0a8257c30c1f7d1257a6c9cc17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e3bf741cb3748ce192e8c60c28116bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a6e3bf741cb3748ce192e8c60c28116bb">NVIC_IPR1</a></td></tr>
<tr class="separator:a6e3bf741cb3748ce192e8c60c28116bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb7927cb94807459b16ffef699fc29eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#aeb7927cb94807459b16ffef699fc29eb">NVIC_IPR2</a></td></tr>
<tr class="separator:aeb7927cb94807459b16ffef699fc29eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accdb4ff918f5d7372211621f6eebcc68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#accdb4ff918f5d7372211621f6eebcc68">NVIC_IPR3</a></td></tr>
<tr class="separator:accdb4ff918f5d7372211621f6eebcc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7ad2fd01d07af95588dc749b73d8f6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#aa7ad2fd01d07af95588dc749b73d8f6c">NVIC_IPR4</a></td></tr>
<tr class="separator:aa7ad2fd01d07af95588dc749b73d8f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6471826f2ecf83564f243a8559aec23d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a6471826f2ecf83564f243a8559aec23d">NVIC_IPR5</a></td></tr>
<tr class="separator:a6471826f2ecf83564f243a8559aec23d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8c569d747c012b79c9b7ebfae646f5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#ac8c569d747c012b79c9b7ebfae646f5c">NVIC_IPR6</a></td></tr>
<tr class="separator:ac8c569d747c012b79c9b7ebfae646f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f4741ed2cd9c57044a233294529f296"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a5f4741ed2cd9c57044a233294529f296">NVIC_IPR7</a></td></tr>
<tr class="separator:a5f4741ed2cd9c57044a233294529f296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28299af5870de3773c7915e532f2977c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a28299af5870de3773c7915e532f2977c">NVIC_IPR8</a></td></tr>
<tr class="separator:a28299af5870de3773c7915e532f2977c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad032cb22c758cdd7ee9f6111e9bb6f06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#ad032cb22c758cdd7ee9f6111e9bb6f06">NVIC_IPR9</a></td></tr>
<tr class="separator:ad032cb22c758cdd7ee9f6111e9bb6f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53312402958b09c2590ff6584a9617d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#af53312402958b09c2590ff6584a9617d">NVIC_IPR10</a></td></tr>
<tr class="separator:af53312402958b09c2590ff6584a9617d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb75d0aa447b255d7d029a82cddd9fbe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#acb75d0aa447b255d7d029a82cddd9fbe">NVIC_IPR11</a></td></tr>
<tr class="separator:acb75d0aa447b255d7d029a82cddd9fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0419ab93fae35d071df6db1c7e0b033e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a0419ab93fae35d071df6db1c7e0b033e">NVIC_IPR12</a></td></tr>
<tr class="separator:a0419ab93fae35d071df6db1c7e0b033e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf75053d1976f7699ac9872b0d262d99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#acf75053d1976f7699ac9872b0d262d99">NVIC_IPR13</a></td></tr>
<tr class="separator:acf75053d1976f7699ac9872b0d262d99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12884a617a969514196d7597e88852f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a12884a617a969514196d7597e88852f6">NVIC_IPR14</a></td></tr>
<tr class="separator:a12884a617a969514196d7597e88852f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab86f707d0f153dbb63c1ca8423587525"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#ab86f707d0f153dbb63c1ca8423587525">NVIC_IPR15</a></td></tr>
<tr class="separator:ab86f707d0f153dbb63c1ca8423587525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b90bfe3bfb64363cc9be15951387736"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a6b90bfe3bfb64363cc9be15951387736">NVIC_IPR16</a></td></tr>
<tr class="separator:a6b90bfe3bfb64363cc9be15951387736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ee62789fe4fefcf932edffea6bc478"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a81ee62789fe4fefcf932edffea6bc478">NVIC_IPR17</a></td></tr>
<tr class="separator:a81ee62789fe4fefcf932edffea6bc478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7387cfdab62fb64aa77e2d6b1f21da98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a7387cfdab62fb64aa77e2d6b1f21da98">NVIC_IPR18</a></td></tr>
<tr class="separator:a7387cfdab62fb64aa77e2d6b1f21da98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c2d71e9bd567f58d2ef7b7ece5ed4b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a2c2d71e9bd567f58d2ef7b7ece5ed4b9">NVIC_IPR19</a></td></tr>
<tr class="separator:a2c2d71e9bd567f58d2ef7b7ece5ed4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ebfe8a7e0c00b5387ce8af8939370e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a7ebfe8a7e0c00b5387ce8af8939370e1">NVIC_IPR20</a></td></tr>
<tr class="separator:a7ebfe8a7e0c00b5387ce8af8939370e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51a3f367259a1e0ae372efecbc0a674b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a51a3f367259a1e0ae372efecbc0a674b">NVIC_IPR21</a></td></tr>
<tr class="separator:a51a3f367259a1e0ae372efecbc0a674b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a6f11a89649cf10cb51f72c5bab1cad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a4a6f11a89649cf10cb51f72c5bab1cad">NVIC_IPR22</a></td></tr>
<tr class="separator:a4a6f11a89649cf10cb51f72c5bab1cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02590a0b39f811b1a404e25e9b9388c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a02590a0b39f811b1a404e25e9b9388c4">NVIC_IPR23</a></td></tr>
<tr class="separator:a02590a0b39f811b1a404e25e9b9388c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9e22ba7ef0a5b8cea371c1d8c968a4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#ae9e22ba7ef0a5b8cea371c1d8c968a4d">NVIC_IPR24</a></td></tr>
<tr class="separator:ae9e22ba7ef0a5b8cea371c1d8c968a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af259331fa386993755011ac257b09382"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#af259331fa386993755011ac257b09382">NVIC_IPR25</a></td></tr>
<tr class="separator:af259331fa386993755011ac257b09382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45f5c0daa067198d1cb1a1ac161ccaad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a45f5c0daa067198d1cb1a1ac161ccaad">NVIC_IPR26</a></td></tr>
<tr class="separator:a45f5c0daa067198d1cb1a1ac161ccaad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac55c5e437ce5bccd9d12e387a5c6e1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#aac55c5e437ce5bccd9d12e387a5c6e1b">NVIC_IPR27</a></td></tr>
<tr class="separator:aac55c5e437ce5bccd9d12e387a5c6e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a456589f82ee43fb4ac733e6e948e58bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a456589f82ee43fb4ac733e6e948e58bf">RESERVED8</a> [548]</td></tr>
<tr class="separator:a456589f82ee43fb4ac733e6e948e58bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ece4f017403183b782ad544202aa7c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a0ece4f017403183b782ad544202aa7c1">CPUID</a></td></tr>
<tr class="separator:a0ece4f017403183b782ad544202aa7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab36f9d8d0a725702ee8e69a0918ac78a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#ab36f9d8d0a725702ee8e69a0918ac78a">ICSR</a></td></tr>
<tr class="separator:ab36f9d8d0a725702ee8e69a0918ac78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc4eef2edb393263c6a5eb9b3327543"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#abcc4eef2edb393263c6a5eb9b3327543">VTOR</a></td></tr>
<tr class="separator:abcc4eef2edb393263c6a5eb9b3327543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6fe366a15636b11008d43789c809deb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#ae6fe366a15636b11008d43789c809deb">AIRCR</a></td></tr>
<tr class="separator:ae6fe366a15636b11008d43789c809deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaaba14051aa421817d5e10a7a84f05c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#aeaaba14051aa421817d5e10a7a84f05c">SCR</a></td></tr>
<tr class="separator:aeaaba14051aa421817d5e10a7a84f05c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1b27b63ccdf9bc576c50e2a54a45186"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#ac1b27b63ccdf9bc576c50e2a54a45186">CCR</a></td></tr>
<tr class="separator:ac1b27b63ccdf9bc576c50e2a54a45186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b5e2a461341007e0c77b2e647559fc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a0b5e2a461341007e0c77b2e647559fc2">SHPR1</a></td></tr>
<tr class="separator:a0b5e2a461341007e0c77b2e647559fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac349df5655814d229f4292b40931481e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#ac349df5655814d229f4292b40931481e">SHPR2</a></td></tr>
<tr class="separator:ac349df5655814d229f4292b40931481e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6fdcea2da863a59a52328b5b7a92094"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#aa6fdcea2da863a59a52328b5b7a92094">SHPR3</a></td></tr>
<tr class="separator:aa6fdcea2da863a59a52328b5b7a92094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bbc51258e1fbda70ca0416ada31ad9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a4bbc51258e1fbda70ca0416ada31ad9d">SHCSR</a></td></tr>
<tr class="separator:a4bbc51258e1fbda70ca0416ada31ad9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec753d95bae5a3dca858e9692d37fb72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#aec753d95bae5a3dca858e9692d37fb72">CFSR</a></td></tr>
<tr class="separator:aec753d95bae5a3dca858e9692d37fb72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a029f49a9155b6340440d4b454cc061ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a029f49a9155b6340440d4b454cc061ea">HFSR</a></td></tr>
<tr class="separator:a029f49a9155b6340440d4b454cc061ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b19940804c3863eecc9099b73fe3c16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a9b19940804c3863eecc9099b73fe3c16">RESERVED9</a></td></tr>
<tr class="separator:a9b19940804c3863eecc9099b73fe3c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a670d473f44d540347730990fc46138e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a670d473f44d540347730990fc46138e0">MMFAR</a></td></tr>
<tr class="separator:a670d473f44d540347730990fc46138e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4a16aa13db22101511928bcb7336754"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#ad4a16aa13db22101511928bcb7336754">BFAR</a></td></tr>
<tr class="separator:ad4a16aa13db22101511928bcb7336754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a776cfa35e854edba354237261fa06431"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a776cfa35e854edba354237261fa06431">AFSR</a></td></tr>
<tr class="separator:a776cfa35e854edba354237261fa06431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e7f1ec805d67d8727d4a8c345a25fd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a4e7f1ec805d67d8727d4a8c345a25fd3">RESERVED10</a> [18]</td></tr>
<tr class="separator:a4e7f1ec805d67d8727d4a8c345a25fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac59ee01f906ed0e1f91a51f025633b99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#ac59ee01f906ed0e1f91a51f025633b99">CPACR</a></td></tr>
<tr class="separator:ac59ee01f906ed0e1f91a51f025633b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a398fafcfef5ab7e6ceab5bc422e4a4cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a398fafcfef5ab7e6ceab5bc422e4a4cb">RESERVED11</a></td></tr>
<tr class="separator:a398fafcfef5ab7e6ceab5bc422e4a4cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af57536f8bd04945ae18ca6c4fe4b78fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#af57536f8bd04945ae18ca6c4fe4b78fb">MPU_TYPE</a></td></tr>
<tr class="separator:af57536f8bd04945ae18ca6c4fe4b78fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa01a5377ac47cf35bb6255cf7068811f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#aa01a5377ac47cf35bb6255cf7068811f">MPU_CTRL</a></td></tr>
<tr class="separator:aa01a5377ac47cf35bb6255cf7068811f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a674ac95092f21c86e1242d9c43f1ac10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a674ac95092f21c86e1242d9c43f1ac10">MPU_RNR</a></td></tr>
<tr class="separator:a674ac95092f21c86e1242d9c43f1ac10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34622c37ee239c2a9b56d3c635f212cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a34622c37ee239c2a9b56d3c635f212cd">MPU_RBAR</a></td></tr>
<tr class="separator:a34622c37ee239c2a9b56d3c635f212cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9034c22c9f0a9168226e1e50cba7518d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a9034c22c9f0a9168226e1e50cba7518d">MPU_RASR</a></td></tr>
<tr class="separator:a9034c22c9f0a9168226e1e50cba7518d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acea40125de5682a4242f17f634e439ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#acea40125de5682a4242f17f634e439ed">MPU_RBAR_A1</a></td></tr>
<tr class="separator:acea40125de5682a4242f17f634e439ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06ac23af741333d343ba36747e726f3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a06ac23af741333d343ba36747e726f3a">MPU_RASR_A1</a></td></tr>
<tr class="separator:a06ac23af741333d343ba36747e726f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab89051ff3509d590adb7017568b566c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#ab89051ff3509d590adb7017568b566c8">MPU_RBAR_A2</a></td></tr>
<tr class="separator:ab89051ff3509d590adb7017568b566c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18eeb2493f1a5e83f0144d4a28385fed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a18eeb2493f1a5e83f0144d4a28385fed">MPU_RASR_A2</a></td></tr>
<tr class="separator:a18eeb2493f1a5e83f0144d4a28385fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab87d28188e7d36004b20c4e430d02fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#aab87d28188e7d36004b20c4e430d02fb">MPU_RBAR_A3</a></td></tr>
<tr class="separator:aab87d28188e7d36004b20c4e430d02fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc5ea18851a944034de4de08d142f2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a7bc5ea18851a944034de4de08d142f2d">MPU_RASR_A3</a></td></tr>
<tr class="separator:a7bc5ea18851a944034de4de08d142f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a206eb396650efcc1e57bc3fe168ac476"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a206eb396650efcc1e57bc3fe168ac476">RESERVED12</a> [81]</td></tr>
<tr class="separator:a206eb396650efcc1e57bc3fe168ac476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6b646798616a8a83bae8903e996d7a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#ac6b646798616a8a83bae8903e996d7a4">STIR</a></td></tr>
<tr class="separator:ac6b646798616a8a83bae8903e996d7a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af87a3f5ce850c4be83bb66f4f5e8b676"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#af87a3f5ce850c4be83bb66f4f5e8b676">RESERVED13</a> [12]</td></tr>
<tr class="separator:af87a3f5ce850c4be83bb66f4f5e8b676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b5e99ef88d64bde992afb442b16198a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a2b5e99ef88d64bde992afb442b16198a">FPCCR</a></td></tr>
<tr class="separator:a2b5e99ef88d64bde992afb442b16198a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b46eb717912a99e2fea0a7c3401964f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#a3b46eb717912a99e2fea0a7c3401964f">FPCAR</a></td></tr>
<tr class="separator:a3b46eb717912a99e2fea0a7c3401964f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad07286c0d28ace135d4813b65f76f17b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html#ad07286c0d28ace135d4813b65f76f17b">FPDSCR</a></td></tr>
<tr class="separator:ad07286c0d28ace135d4813b65f76f17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00400">400</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a3b7238a2ab53125b58236b8a1fdaf397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b7238a2ab53125b58236b8a1fdaf397">&#9670;&nbsp;</a></span>ACTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::ACTLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E008) Auxiliary Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00402">402</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a776cfa35e854edba354237261fa06431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a776cfa35e854edba354237261fa06431">&#9670;&nbsp;</a></span>AFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::AFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED3C) Auxiliary Fault Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00478">478</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ae6fe366a15636b11008d43789c809deb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6fe366a15636b11008d43789c809deb">&#9670;&nbsp;</a></span>AIRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::AIRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED0C) Application Interrupt and Reset Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00466">466</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ad4a16aa13db22101511928bcb7336754"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4a16aa13db22101511928bcb7336754">&#9670;&nbsp;</a></span>BFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::BFAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED38) BusFault Address Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00477">477</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ac1b27b63ccdf9bc576c50e2a54a45186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1b27b63ccdf9bc576c50e2a54a45186">&#9670;&nbsp;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED14) Configuration and Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00468">468</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aec753d95bae5a3dca858e9692d37fb72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec753d95bae5a3dca858e9692d37fb72">&#9670;&nbsp;</a></span>CFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::CFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED28) Configurable Fault Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00473">473</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ac59ee01f906ed0e1f91a51f025633b99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac59ee01f906ed0e1f91a51f025633b99">&#9670;&nbsp;</a></span>CPACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::CPACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED88) Coprocessor Access Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00480">480</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a0ece4f017403183b782ad544202aa7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ece4f017403183b782ad544202aa7c1">&#9670;&nbsp;</a></span>CPUID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::CPUID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED00) CPUID Base Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00463">463</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a3b46eb717912a99e2fea0a7c3401964f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b46eb717912a99e2fea0a7c3401964f">&#9670;&nbsp;</a></span>FPCAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::FPCAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000EF38) Floating-point Context Address Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00497">497</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a2b5e99ef88d64bde992afb442b16198a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b5e99ef88d64bde992afb442b16198a">&#9670;&nbsp;</a></span>FPCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::FPCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000EF34) Floating-point Context Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00496">496</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ad07286c0d28ace135d4813b65f76f17b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad07286c0d28ace135d4813b65f76f17b">&#9670;&nbsp;</a></span>FPDSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::FPDSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000EF3C) Floating-point Default Status Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00498">498</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a029f49a9155b6340440d4b454cc061ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a029f49a9155b6340440d4b454cc061ea">&#9670;&nbsp;</a></span>HFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::HFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED2C) HardFault Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00474">474</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ab36f9d8d0a725702ee8e69a0918ac78a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab36f9d8d0a725702ee8e69a0918ac78a">&#9670;&nbsp;</a></span>ICSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::ICSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED04) Interrupt Control and State Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00464">464</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a670d473f44d540347730990fc46138e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a670d473f44d540347730990fc46138e0">&#9670;&nbsp;</a></span>MMFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::MMFAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED34) MemManage Fault Address Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00476">476</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aa01a5377ac47cf35bb6255cf7068811f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa01a5377ac47cf35bb6255cf7068811f">&#9670;&nbsp;</a></span>MPU_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::MPU_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED94) MPU Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00483">483</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a9034c22c9f0a9168226e1e50cba7518d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9034c22c9f0a9168226e1e50cba7518d">&#9670;&nbsp;</a></span>MPU_RASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::MPU_RASR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000EDA0) MPU Region Attribute and Size Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00486">486</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a06ac23af741333d343ba36747e726f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06ac23af741333d343ba36747e726f3a">&#9670;&nbsp;</a></span>MPU_RASR_A1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::MPU_RASR_A1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000EDA8) MPU Region Attribute and Size Register A1 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00488">488</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a18eeb2493f1a5e83f0144d4a28385fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18eeb2493f1a5e83f0144d4a28385fed">&#9670;&nbsp;</a></span>MPU_RASR_A2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::MPU_RASR_A2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000EDB0) MPU Region Attribute and Size Register A2 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00490">490</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a7bc5ea18851a944034de4de08d142f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bc5ea18851a944034de4de08d142f2d">&#9670;&nbsp;</a></span>MPU_RASR_A3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::MPU_RASR_A3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000EDB8) MPU Region Attribute and Size Register A3 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00492">492</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a34622c37ee239c2a9b56d3c635f212cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34622c37ee239c2a9b56d3c635f212cd">&#9670;&nbsp;</a></span>MPU_RBAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::MPU_RBAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED9C) MPU Region Base Address Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00485">485</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="acea40125de5682a4242f17f634e439ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acea40125de5682a4242f17f634e439ed">&#9670;&nbsp;</a></span>MPU_RBAR_A1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::MPU_RBAR_A1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000EDA4) MPU Region Base Address Register A1 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00487">487</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ab89051ff3509d590adb7017568b566c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab89051ff3509d590adb7017568b566c8">&#9670;&nbsp;</a></span>MPU_RBAR_A2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::MPU_RBAR_A2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000EDAC) MPU Region Base Address Register A2 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00489">489</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aab87d28188e7d36004b20c4e430d02fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab87d28188e7d36004b20c4e430d02fb">&#9670;&nbsp;</a></span>MPU_RBAR_A3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::MPU_RBAR_A3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000EDB4) MPU Region Base Address Register A3 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00491">491</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a674ac95092f21c86e1242d9c43f1ac10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a674ac95092f21c86e1242d9c43f1ac10">&#9670;&nbsp;</a></span>MPU_RNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::MPU_RNR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED98) MPU Region Number Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00484">484</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="af57536f8bd04945ae18ca6c4fe4b78fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af57536f8bd04945ae18ca6c4fe4b78fb">&#9670;&nbsp;</a></span>MPU_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::MPU_TYPE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED90) MPU Type Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00482">482</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a3c0389ba1d2ceccc4a9e108ba00ad328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c0389ba1d2ceccc4a9e108ba00ad328">&#9670;&nbsp;</a></span>NVIC_IABR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IABR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E300) Interrupt Active Bit Register 0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00429">429</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a365ff88451ec971d134e7d3a45965297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a365ff88451ec971d134e7d3a45965297">&#9670;&nbsp;</a></span>NVIC_IABR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IABR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E304) Interrupt Active Bit Register 1 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00430">430</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a0aa0d06553e99612962e07315e2d10d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aa0d06553e99612962e07315e2d10d9">&#9670;&nbsp;</a></span>NVIC_IABR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IABR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E308) Interrupt Active Bit Register 2 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00431">431</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a2fbcec46fd44f1eb11c66eccd554a75f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fbcec46fd44f1eb11c66eccd554a75f">&#9670;&nbsp;</a></span>NVIC_IABR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IABR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E30C) Interrupt Active Bit Register 3 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00432">432</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a7537d7bdd5f467829e16e3ba5277180a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7537d7bdd5f467829e16e3ba5277180a">&#9670;&nbsp;</a></span>NVIC_ICER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_ICER0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E180) Interrupt Clear-enable Register 0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00414">414</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ae5c73f0dc0d309e37f94689a7c718344"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5c73f0dc0d309e37f94689a7c718344">&#9670;&nbsp;</a></span>NVIC_ICER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_ICER1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E184) Interrupt Clear-enable Register 1 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00415">415</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a7d21ce5fcbdab18ecf4f6832f2541354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d21ce5fcbdab18ecf4f6832f2541354">&#9670;&nbsp;</a></span>NVIC_ICER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_ICER2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E188) Interrupt Clear-enable Register 2 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00416">416</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="afde7f657a188c5a37e972251e9094790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afde7f657a188c5a37e972251e9094790">&#9670;&nbsp;</a></span>NVIC_ICER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_ICER3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E18C) Interrupt Clear-enable Register 3 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00417">417</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a77e74942801fe96c757e4583f3b0a460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77e74942801fe96c757e4583f3b0a460">&#9670;&nbsp;</a></span>NVIC_ICPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_ICPR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E280) Interrupt Clear-pending Register 0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00424">424</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a96fa537f2ba282b1ec4697a3d6d8a0f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96fa537f2ba282b1ec4697a3d6d8a0f2">&#9670;&nbsp;</a></span>NVIC_ICPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_ICPR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E284) Interrupt Clear-pending Register 1 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00425">425</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a35ed49d1e202c108115a3c83d7daae3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35ed49d1e202c108115a3c83d7daae3a">&#9670;&nbsp;</a></span>NVIC_ICPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_ICPR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E288) Interrupt Clear-pending Register 2 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00426">426</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a13d3151c47e4c3f8ad8aa0b3fdcd9976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13d3151c47e4c3f8ad8aa0b3fdcd9976">&#9670;&nbsp;</a></span>NVIC_ICPR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_ICPR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E28C) Interrupt Clear-pending Register 3 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00427">427</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a829a1f0a8257c30c1f7d1257a6c9cc17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a829a1f0a8257c30c1f7d1257a6c9cc17">&#9670;&nbsp;</a></span>NVIC_IPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E400) Interrupt Priority Register 0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00434">434</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a6e3bf741cb3748ce192e8c60c28116bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e3bf741cb3748ce192e8c60c28116bb">&#9670;&nbsp;</a></span>NVIC_IPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E404) Interrupt Priority Register 1 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00435">435</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="af53312402958b09c2590ff6584a9617d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af53312402958b09c2590ff6584a9617d">&#9670;&nbsp;</a></span>NVIC_IPR10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E428) Interrupt Priority Register 10 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00444">444</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="acb75d0aa447b255d7d029a82cddd9fbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb75d0aa447b255d7d029a82cddd9fbe">&#9670;&nbsp;</a></span>NVIC_IPR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E42C) Interrupt Priority Register 11 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00445">445</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a0419ab93fae35d071df6db1c7e0b033e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0419ab93fae35d071df6db1c7e0b033e">&#9670;&nbsp;</a></span>NVIC_IPR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E430) Interrupt Priority Register 12 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00446">446</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="acf75053d1976f7699ac9872b0d262d99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf75053d1976f7699ac9872b0d262d99">&#9670;&nbsp;</a></span>NVIC_IPR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E434) Interrupt Priority Register 13 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00447">447</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a12884a617a969514196d7597e88852f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12884a617a969514196d7597e88852f6">&#9670;&nbsp;</a></span>NVIC_IPR14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E438) Interrupt Priority Register 14 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00448">448</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ab86f707d0f153dbb63c1ca8423587525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab86f707d0f153dbb63c1ca8423587525">&#9670;&nbsp;</a></span>NVIC_IPR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E43C) Interrupt Priority Register 15 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00449">449</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a6b90bfe3bfb64363cc9be15951387736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b90bfe3bfb64363cc9be15951387736">&#9670;&nbsp;</a></span>NVIC_IPR16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E440) Interrupt Priority Register 16 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00450">450</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a81ee62789fe4fefcf932edffea6bc478"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81ee62789fe4fefcf932edffea6bc478">&#9670;&nbsp;</a></span>NVIC_IPR17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E444) Interrupt Priority Register 17 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00451">451</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a7387cfdab62fb64aa77e2d6b1f21da98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7387cfdab62fb64aa77e2d6b1f21da98">&#9670;&nbsp;</a></span>NVIC_IPR18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E448) Interrupt Priority Register 18 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00452">452</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a2c2d71e9bd567f58d2ef7b7ece5ed4b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c2d71e9bd567f58d2ef7b7ece5ed4b9">&#9670;&nbsp;</a></span>NVIC_IPR19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E44C) Interrupt Priority Register 19 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00453">453</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aeb7927cb94807459b16ffef699fc29eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb7927cb94807459b16ffef699fc29eb">&#9670;&nbsp;</a></span>NVIC_IPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E408) Interrupt Priority Register 2 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00436">436</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a7ebfe8a7e0c00b5387ce8af8939370e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ebfe8a7e0c00b5387ce8af8939370e1">&#9670;&nbsp;</a></span>NVIC_IPR20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E450) Interrupt Priority Register 20 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00454">454</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a51a3f367259a1e0ae372efecbc0a674b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51a3f367259a1e0ae372efecbc0a674b">&#9670;&nbsp;</a></span>NVIC_IPR21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E454) Interrupt Priority Register 21 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00455">455</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a4a6f11a89649cf10cb51f72c5bab1cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a6f11a89649cf10cb51f72c5bab1cad">&#9670;&nbsp;</a></span>NVIC_IPR22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E458) Interrupt Priority Register 22 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00456">456</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a02590a0b39f811b1a404e25e9b9388c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02590a0b39f811b1a404e25e9b9388c4">&#9670;&nbsp;</a></span>NVIC_IPR23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E45C) Interrupt Priority Register 23 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00457">457</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ae9e22ba7ef0a5b8cea371c1d8c968a4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9e22ba7ef0a5b8cea371c1d8c968a4d">&#9670;&nbsp;</a></span>NVIC_IPR24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E460) Interrupt Priority Register 24 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00458">458</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="af259331fa386993755011ac257b09382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af259331fa386993755011ac257b09382">&#9670;&nbsp;</a></span>NVIC_IPR25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E464) Interrupt Priority Register 25 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00459">459</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a45f5c0daa067198d1cb1a1ac161ccaad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45f5c0daa067198d1cb1a1ac161ccaad">&#9670;&nbsp;</a></span>NVIC_IPR26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E468) Interrupt Priority Register 26 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00460">460</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aac55c5e437ce5bccd9d12e387a5c6e1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac55c5e437ce5bccd9d12e387a5c6e1b">&#9670;&nbsp;</a></span>NVIC_IPR27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E46C) Interrupt Priority Register 27 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00461">461</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="accdb4ff918f5d7372211621f6eebcc68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accdb4ff918f5d7372211621f6eebcc68">&#9670;&nbsp;</a></span>NVIC_IPR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E40C) Interrupt Priority Register 3 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00437">437</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aa7ad2fd01d07af95588dc749b73d8f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7ad2fd01d07af95588dc749b73d8f6c">&#9670;&nbsp;</a></span>NVIC_IPR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E410) Interrupt Priority Register 4 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00438">438</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a6471826f2ecf83564f243a8559aec23d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6471826f2ecf83564f243a8559aec23d">&#9670;&nbsp;</a></span>NVIC_IPR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E414) Interrupt Priority Register 5 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00439">439</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ac8c569d747c012b79c9b7ebfae646f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8c569d747c012b79c9b7ebfae646f5c">&#9670;&nbsp;</a></span>NVIC_IPR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E418) Interrupt Priority Register 6 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00440">440</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a5f4741ed2cd9c57044a233294529f296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f4741ed2cd9c57044a233294529f296">&#9670;&nbsp;</a></span>NVIC_IPR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E41C) Interrupt Priority Register 7 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00441">441</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a28299af5870de3773c7915e532f2977c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28299af5870de3773c7915e532f2977c">&#9670;&nbsp;</a></span>NVIC_IPR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E420) Interrupt Priority Register 8 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00442">442</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ad032cb22c758cdd7ee9f6111e9bb6f06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad032cb22c758cdd7ee9f6111e9bb6f06">&#9670;&nbsp;</a></span>NVIC_IPR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E424) Interrupt Priority Register 9 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00443">443</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a900b842dff82b7b0424877c56416ad5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a900b842dff82b7b0424877c56416ad5f">&#9670;&nbsp;</a></span>NVIC_ISER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_ISER0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E100) Interrupt Set-enable Register 0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00409">409</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ade75bf9308f6347c0cf05948d1172ddc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade75bf9308f6347c0cf05948d1172ddc">&#9670;&nbsp;</a></span>NVIC_ISER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_ISER1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E104) Interrupt Set-enable Register 1 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00410">410</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a009b2614ef788a3acc788262417211e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a009b2614ef788a3acc788262417211e2">&#9670;&nbsp;</a></span>NVIC_ISER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_ISER2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E108) Interrupt Set-enable Register 2 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00411">411</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a9163195904a2cf33c6516f1f7b2a530e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9163195904a2cf33c6516f1f7b2a530e">&#9670;&nbsp;</a></span>NVIC_ISER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_ISER3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E10C) Interrupt Set-enable Register 3 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00412">412</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ab778fe632f704254a9eb0fc6e123bbfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab778fe632f704254a9eb0fc6e123bbfb">&#9670;&nbsp;</a></span>NVIC_ISPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_ISPR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E200) Interrupt Set-pending Register 0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00419">419</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="af2ed06dc8be98cd143a4b7ad7d687b95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2ed06dc8be98cd143a4b7ad7d687b95">&#9670;&nbsp;</a></span>NVIC_ISPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_ISPR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E204) Interrupt Set-pending Register 1 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00420">420</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a3c2535b73eada6d8e99b99c1e92ab315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c2535b73eada6d8e99b99c1e92ab315">&#9670;&nbsp;</a></span>NVIC_ISPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_ISPR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E208) Interrupt Set-pending Register 2 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00421">421</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ad43de9bbebe92828af7d9ccad25a9314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad43de9bbebe92828af7d9ccad25a9314">&#9670;&nbsp;</a></span>NVIC_ISPR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_ISPR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E20C) Interrupt Set-pending Register 3 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00422">422</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a2aff700576f10a2beffc6dc42193d73b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aff700576f10a2beffc6dc42193d73b">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::RESERVED[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0xE000E000) PPB Structure <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00401">401</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a02c1b18de5c9a67212cfa51a57ef4b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02c1b18de5c9a67212cfa51a57ef4b0b">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00403">403</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a4e7f1ec805d67d8727d4a8c345a25fd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e7f1ec805d67d8727d4a8c345a25fd3">&#9670;&nbsp;</a></span>RESERVED10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::RESERVED10[18]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00479">479</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a398fafcfef5ab7e6ceab5bc422e4a4cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a398fafcfef5ab7e6ceab5bc422e4a4cb">&#9670;&nbsp;</a></span>RESERVED11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::RESERVED11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00481">481</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a206eb396650efcc1e57bc3fe168ac476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a206eb396650efcc1e57bc3fe168ac476">&#9670;&nbsp;</a></span>RESERVED12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::RESERVED12[81]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00493">493</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="af87a3f5ce850c4be83bb66f4f5e8b676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af87a3f5ce850c4be83bb66f4f5e8b676">&#9670;&nbsp;</a></span>RESERVED13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::RESERVED13[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00495">495</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aa59efc7a1015abed80d5ee306333b621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa59efc7a1015abed80d5ee306333b621">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::RESERVED2[56]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00408">408</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a8ce14143ff2d4c377aa5c7d17eda93c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ce14143ff2d4c377aa5c7d17eda93c2">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::RESERVED3[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00413">413</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="afb7189f0cd0399977298d84003a1f6fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb7189f0cd0399977298d84003a1f6fb">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::RESERVED4[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00418">418</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a85a998de81cbe68fb4ebd47fb1ecc5d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85a998de81cbe68fb4ebd47fb1ecc5d4">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::RESERVED5[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00423">423</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ac5318ff02e289254ac58c5c1907131f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5318ff02e289254ac58c5c1907131f2">&#9670;&nbsp;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::RESERVED6[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00428">428</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ae863f06aa9e66671ef01f41a856da53c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae863f06aa9e66671ef01f41a856da53c">&#9670;&nbsp;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::RESERVED7[60]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00433">433</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a456589f82ee43fb4ac733e6e948e58bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a456589f82ee43fb4ac733e6e948e58bf">&#9670;&nbsp;</a></span>RESERVED8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::RESERVED8[548]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00462">462</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a9b19940804c3863eecc9099b73fe3c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b19940804c3863eecc9099b73fe3c16">&#9670;&nbsp;</a></span>RESERVED9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00475">475</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aeaaba14051aa421817d5e10a7a84f05c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaaba14051aa421817d5e10a7a84f05c">&#9670;&nbsp;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED10) System Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00467">467</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a4bbc51258e1fbda70ca0416ada31ad9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bbc51258e1fbda70ca0416ada31ad9d">&#9670;&nbsp;</a></span>SHCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::SHCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED24) System Handler Control and State Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00472">472</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a0b5e2a461341007e0c77b2e647559fc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b5e2a461341007e0c77b2e647559fc2">&#9670;&nbsp;</a></span>SHPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::SHPR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED18) System Handler Priority Register 1 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00469">469</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ac349df5655814d229f4292b40931481e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac349df5655814d229f4292b40931481e">&#9670;&nbsp;</a></span>SHPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::SHPR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED1C) System Handler Priority Register 2 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00470">470</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aa6fdcea2da863a59a52328b5b7a92094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6fdcea2da863a59a52328b5b7a92094">&#9670;&nbsp;</a></span>SHPR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::SHPR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED20) System Handler Priority Register 3 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00471">471</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ac6b646798616a8a83bae8903e996d7a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6b646798616a8a83bae8903e996d7a4">&#9670;&nbsp;</a></span>STIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t PPB_Type::STIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000EF00) Software Trigger Interrupt Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00494">494</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="af63de7d83ed493315b1bc93fa2a76dc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af63de7d83ed493315b1bc93fa2a76dc7">&#9670;&nbsp;</a></span>SYST_CALIB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::SYST_CALIB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E01C) SysTick Calibration Value Register r <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00407">407</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aec080f82335017710eba55c28d1a7245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec080f82335017710eba55c28d1a7245">&#9670;&nbsp;</a></span>SYST_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::SYST_CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E010) SysTick Control and Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00404">404</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ae79e1380067c7b64cdd8745c86573323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae79e1380067c7b64cdd8745c86573323">&#9670;&nbsp;</a></span>SYST_CVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::SYST_CVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E018) SysTick Current Value Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00406">406</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aa63ed02091b0d64a998b334f7567fbcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa63ed02091b0d64a998b334f7567fbcf">&#9670;&nbsp;</a></span>SYST_RVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::SYST_RVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E014) SysTick Reload Value Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00405">405</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="abcc4eef2edb393263c6a5eb9b3327543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcc4eef2edb393263c6a5eb9b3327543">&#9670;&nbsp;</a></span>VTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::VTOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED08) Vector Table Offset Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00465">465</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<hr class="footer"/>
<address class="footer">
<small>
Copyright &#169  2020 Infineon Technologies AG</a>
</small></address>
</body>
</html>
