// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_compute_q_matmul_k_5 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        q_stream_dout,
        q_stream_num_data_valid,
        q_stream_fifo_cap,
        q_stream_empty_n,
        q_stream_read,
        k_stream_dout,
        k_stream_num_data_valid,
        k_stream_fifo_cap,
        k_stream_empty_n,
        k_stream_read,
        qxk_stream_din,
        qxk_stream_num_data_valid,
        qxk_stream_fifo_cap,
        qxk_stream_full_n,
        qxk_stream_write,
        start_out,
        start_write,
        attn_scale_V
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] q_stream_dout;
input  [1:0] q_stream_num_data_valid;
input  [1:0] q_stream_fifo_cap;
input   q_stream_empty_n;
output   q_stream_read;
input  [255:0] k_stream_dout;
input  [1:0] k_stream_num_data_valid;
input  [1:0] k_stream_fifo_cap;
input   k_stream_empty_n;
output   k_stream_read;
output  [511:0] qxk_stream_din;
input  [1:0] qxk_stream_num_data_valid;
input  [1:0] qxk_stream_fifo_cap;
input   qxk_stream_full_n;
output   qxk_stream_write;
output   start_out;
output   start_write;
input  [19:0] attn_scale_V;

reg ap_idle;
reg q_stream_read;
reg k_stream_read;
reg qxk_stream_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] select_ln77_1_reg_3505;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
reg   [0:0] icmp_ln121_reg_3669;
reg   [0:0] icmp_ln121_reg_3669_pp0_iter4_reg;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln75_fu_1188_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    qxk_stream_blk_n;
wire    ap_block_pp0_stage0;
reg    q_stream_blk_n;
reg    k_stream_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [4:0] select_ln77_fu_1291_p3;
reg   [4:0] select_ln77_reg_3497;
reg   [4:0] select_ln77_reg_3497_pp0_iter1_reg;
reg   [4:0] select_ln77_reg_3497_pp0_iter2_reg;
reg   [4:0] select_ln77_reg_3497_pp0_iter3_reg;
reg   [4:0] select_ln77_reg_3497_pp0_iter4_reg;
wire   [0:0] select_ln77_1_fu_1337_p3;
wire   [1:0] select_ln77_2_fu_1349_p3;
reg   [1:0] select_ln77_2_reg_3509;
wire   [63:0] zext_ln79_fu_1410_p1;
reg   [63:0] zext_ln79_reg_3513;
reg   [63:0] zext_ln79_reg_3513_pp0_iter2_reg;
wire   [0:0] icmp_ln121_fu_1551_p2;
reg   [0:0] icmp_ln121_reg_3669_pp0_iter3_reg;
reg   [31:0] trunc_ln91_6_reg_3673;
reg   [31:0] trunc_ln91_7_reg_3678;
reg   [31:0] tmp_200_reg_3683;
wire   [31:0] q_blocks_data_M_elems_V_5_q1;
reg  signed [31:0] r_V_564_reg_3688;
reg   [31:0] tmp_481_reg_3703;
wire   [53:0] r_V_559_fu_1700_p2;
reg   [53:0] r_V_559_reg_3708;
wire   [53:0] r_V_561_fu_1714_p2;
reg   [53:0] r_V_561_reg_3713;
wire   [53:0] r_V_563_fu_1728_p2;
reg   [53:0] r_V_563_reg_3718;
wire   [31:0] q_blocks_data_M_elems_V_5_1_q1;
reg  signed [31:0] r_V_582_reg_3723;
reg   [31:0] tmp_488_reg_3738;
wire   [53:0] r_V_577_fu_1792_p2;
reg   [53:0] r_V_577_reg_3743;
wire   [53:0] r_V_579_fu_1802_p2;
reg   [53:0] r_V_579_reg_3748;
wire   [53:0] r_V_581_fu_1812_p2;
reg   [53:0] r_V_581_reg_3753;
wire   [31:0] q_blocks_data_M_elems_V_5_2_q1;
reg  signed [31:0] r_V_600_reg_3758;
reg   [31:0] tmp_495_reg_3773;
wire   [53:0] r_V_595_fu_1876_p2;
reg   [53:0] r_V_595_reg_3778;
wire   [53:0] r_V_597_fu_1886_p2;
reg   [53:0] r_V_597_reg_3783;
wire   [53:0] r_V_599_fu_1896_p2;
reg   [53:0] r_V_599_reg_3788;
wire   [31:0] q_blocks_data_M_elems_V_5_3_q1;
reg  signed [31:0] r_V_618_reg_3793;
reg   [31:0] tmp_502_reg_3808;
wire   [53:0] r_V_613_fu_1960_p2;
reg   [53:0] r_V_613_reg_3813;
wire   [53:0] r_V_615_fu_1970_p2;
reg   [53:0] r_V_615_reg_3818;
wire   [53:0] r_V_617_fu_1980_p2;
reg   [53:0] r_V_617_reg_3823;
reg  signed [31:0] attn_addend_V_reg_3828;
reg  signed [31:0] attn_addend_V_2_reg_3833;
reg  signed [31:0] attn_addend_V_4_reg_3838;
reg  signed [31:0] attn_addend_V_6_reg_3843;
wire   [4:0] q_blocks_data_M_elems_V_0_address0;
reg    q_blocks_data_M_elems_V_0_ce0;
reg    q_blocks_data_M_elems_V_0_we0;
wire   [4:0] q_blocks_data_M_elems_V_0_address1;
reg    q_blocks_data_M_elems_V_0_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_0_q1;
wire   [4:0] q_blocks_data_M_elems_V_1_address0;
reg    q_blocks_data_M_elems_V_1_ce0;
reg    q_blocks_data_M_elems_V_1_we0;
wire   [31:0] q_blocks_data_M_elems_V_1_d0;
wire   [4:0] q_blocks_data_M_elems_V_1_address1;
reg    q_blocks_data_M_elems_V_1_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_1_q1;
wire   [4:0] q_blocks_data_M_elems_V_2_address0;
reg    q_blocks_data_M_elems_V_2_ce0;
reg    q_blocks_data_M_elems_V_2_we0;
wire   [31:0] q_blocks_data_M_elems_V_2_d0;
wire   [4:0] q_blocks_data_M_elems_V_2_address1;
reg    q_blocks_data_M_elems_V_2_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_2_q1;
wire   [4:0] q_blocks_data_M_elems_V_3_address0;
reg    q_blocks_data_M_elems_V_3_ce0;
reg    q_blocks_data_M_elems_V_3_we0;
wire   [31:0] q_blocks_data_M_elems_V_3_d0;
wire   [4:0] q_blocks_data_M_elems_V_3_address1;
reg    q_blocks_data_M_elems_V_3_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_3_q1;
wire   [4:0] q_blocks_data_M_elems_V_4_address0;
reg    q_blocks_data_M_elems_V_4_ce0;
reg    q_blocks_data_M_elems_V_4_we0;
wire   [31:0] q_blocks_data_M_elems_V_4_d0;
wire   [4:0] q_blocks_data_M_elems_V_4_address1;
reg    q_blocks_data_M_elems_V_4_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_4_q1;
wire   [4:0] q_blocks_data_M_elems_V_5_address0;
reg    q_blocks_data_M_elems_V_5_ce0;
reg    q_blocks_data_M_elems_V_5_we0;
wire   [31:0] q_blocks_data_M_elems_V_5_d0;
wire   [4:0] q_blocks_data_M_elems_V_5_address1;
reg    q_blocks_data_M_elems_V_5_ce1;
wire   [4:0] q_blocks_data_M_elems_V_6_address0;
reg    q_blocks_data_M_elems_V_6_ce0;
reg    q_blocks_data_M_elems_V_6_we0;
wire   [31:0] q_blocks_data_M_elems_V_6_d0;
wire   [4:0] q_blocks_data_M_elems_V_6_address1;
reg    q_blocks_data_M_elems_V_6_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_6_q1;
wire   [4:0] q_blocks_data_M_elems_V_7_address0;
reg    q_blocks_data_M_elems_V_7_ce0;
reg    q_blocks_data_M_elems_V_7_we0;
wire   [31:0] q_blocks_data_M_elems_V_7_d0;
wire   [4:0] q_blocks_data_M_elems_V_7_address1;
reg    q_blocks_data_M_elems_V_7_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_7_q1;
wire   [4:0] q_blocks_data_M_elems_V_0_1_address0;
reg    q_blocks_data_M_elems_V_0_1_ce0;
reg    q_blocks_data_M_elems_V_0_1_we0;
wire   [4:0] q_blocks_data_M_elems_V_0_1_address1;
reg    q_blocks_data_M_elems_V_0_1_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_0_1_q1;
wire   [4:0] q_blocks_data_M_elems_V_1_1_address0;
reg    q_blocks_data_M_elems_V_1_1_ce0;
reg    q_blocks_data_M_elems_V_1_1_we0;
wire   [31:0] q_blocks_data_M_elems_V_1_1_d0;
wire   [4:0] q_blocks_data_M_elems_V_1_1_address1;
reg    q_blocks_data_M_elems_V_1_1_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_1_1_q1;
wire   [4:0] q_blocks_data_M_elems_V_2_1_address0;
reg    q_blocks_data_M_elems_V_2_1_ce0;
reg    q_blocks_data_M_elems_V_2_1_we0;
wire   [31:0] q_blocks_data_M_elems_V_2_1_d0;
wire   [4:0] q_blocks_data_M_elems_V_2_1_address1;
reg    q_blocks_data_M_elems_V_2_1_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_2_1_q1;
wire   [4:0] q_blocks_data_M_elems_V_3_1_address0;
reg    q_blocks_data_M_elems_V_3_1_ce0;
reg    q_blocks_data_M_elems_V_3_1_we0;
wire   [31:0] q_blocks_data_M_elems_V_3_1_d0;
wire   [4:0] q_blocks_data_M_elems_V_3_1_address1;
reg    q_blocks_data_M_elems_V_3_1_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_3_1_q1;
wire   [4:0] q_blocks_data_M_elems_V_4_1_address0;
reg    q_blocks_data_M_elems_V_4_1_ce0;
reg    q_blocks_data_M_elems_V_4_1_we0;
wire   [31:0] q_blocks_data_M_elems_V_4_1_d0;
wire   [4:0] q_blocks_data_M_elems_V_4_1_address1;
reg    q_blocks_data_M_elems_V_4_1_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_4_1_q1;
wire   [4:0] q_blocks_data_M_elems_V_5_1_address0;
reg    q_blocks_data_M_elems_V_5_1_ce0;
reg    q_blocks_data_M_elems_V_5_1_we0;
wire   [31:0] q_blocks_data_M_elems_V_5_1_d0;
wire   [4:0] q_blocks_data_M_elems_V_5_1_address1;
reg    q_blocks_data_M_elems_V_5_1_ce1;
wire   [4:0] q_blocks_data_M_elems_V_6_1_address0;
reg    q_blocks_data_M_elems_V_6_1_ce0;
reg    q_blocks_data_M_elems_V_6_1_we0;
wire   [31:0] q_blocks_data_M_elems_V_6_1_d0;
wire   [4:0] q_blocks_data_M_elems_V_6_1_address1;
reg    q_blocks_data_M_elems_V_6_1_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_6_1_q1;
wire   [4:0] q_blocks_data_M_elems_V_7_1_address0;
reg    q_blocks_data_M_elems_V_7_1_ce0;
reg    q_blocks_data_M_elems_V_7_1_we0;
wire   [31:0] q_blocks_data_M_elems_V_7_1_d0;
wire   [4:0] q_blocks_data_M_elems_V_7_1_address1;
reg    q_blocks_data_M_elems_V_7_1_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_7_1_q1;
wire   [4:0] q_blocks_data_M_elems_V_0_2_address0;
reg    q_blocks_data_M_elems_V_0_2_ce0;
reg    q_blocks_data_M_elems_V_0_2_we0;
wire   [4:0] q_blocks_data_M_elems_V_0_2_address1;
reg    q_blocks_data_M_elems_V_0_2_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_0_2_q1;
wire   [4:0] q_blocks_data_M_elems_V_1_2_address0;
reg    q_blocks_data_M_elems_V_1_2_ce0;
reg    q_blocks_data_M_elems_V_1_2_we0;
wire   [31:0] q_blocks_data_M_elems_V_1_2_d0;
wire   [4:0] q_blocks_data_M_elems_V_1_2_address1;
reg    q_blocks_data_M_elems_V_1_2_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_1_2_q1;
wire   [4:0] q_blocks_data_M_elems_V_2_2_address0;
reg    q_blocks_data_M_elems_V_2_2_ce0;
reg    q_blocks_data_M_elems_V_2_2_we0;
wire   [31:0] q_blocks_data_M_elems_V_2_2_d0;
wire   [4:0] q_blocks_data_M_elems_V_2_2_address1;
reg    q_blocks_data_M_elems_V_2_2_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_2_2_q1;
wire   [4:0] q_blocks_data_M_elems_V_3_2_address0;
reg    q_blocks_data_M_elems_V_3_2_ce0;
reg    q_blocks_data_M_elems_V_3_2_we0;
wire   [31:0] q_blocks_data_M_elems_V_3_2_d0;
wire   [4:0] q_blocks_data_M_elems_V_3_2_address1;
reg    q_blocks_data_M_elems_V_3_2_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_3_2_q1;
wire   [4:0] q_blocks_data_M_elems_V_4_2_address0;
reg    q_blocks_data_M_elems_V_4_2_ce0;
reg    q_blocks_data_M_elems_V_4_2_we0;
wire   [31:0] q_blocks_data_M_elems_V_4_2_d0;
wire   [4:0] q_blocks_data_M_elems_V_4_2_address1;
reg    q_blocks_data_M_elems_V_4_2_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_4_2_q1;
wire   [4:0] q_blocks_data_M_elems_V_5_2_address0;
reg    q_blocks_data_M_elems_V_5_2_ce0;
reg    q_blocks_data_M_elems_V_5_2_we0;
wire   [31:0] q_blocks_data_M_elems_V_5_2_d0;
wire   [4:0] q_blocks_data_M_elems_V_5_2_address1;
reg    q_blocks_data_M_elems_V_5_2_ce1;
wire   [4:0] q_blocks_data_M_elems_V_6_2_address0;
reg    q_blocks_data_M_elems_V_6_2_ce0;
reg    q_blocks_data_M_elems_V_6_2_we0;
wire   [31:0] q_blocks_data_M_elems_V_6_2_d0;
wire   [4:0] q_blocks_data_M_elems_V_6_2_address1;
reg    q_blocks_data_M_elems_V_6_2_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_6_2_q1;
wire   [4:0] q_blocks_data_M_elems_V_7_2_address0;
reg    q_blocks_data_M_elems_V_7_2_ce0;
reg    q_blocks_data_M_elems_V_7_2_we0;
wire   [31:0] q_blocks_data_M_elems_V_7_2_d0;
wire   [4:0] q_blocks_data_M_elems_V_7_2_address1;
reg    q_blocks_data_M_elems_V_7_2_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_7_2_q1;
wire   [4:0] q_blocks_data_M_elems_V_0_3_address0;
reg    q_blocks_data_M_elems_V_0_3_ce0;
reg    q_blocks_data_M_elems_V_0_3_we0;
wire   [4:0] q_blocks_data_M_elems_V_0_3_address1;
reg    q_blocks_data_M_elems_V_0_3_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_0_3_q1;
wire   [4:0] q_blocks_data_M_elems_V_1_3_address0;
reg    q_blocks_data_M_elems_V_1_3_ce0;
reg    q_blocks_data_M_elems_V_1_3_we0;
wire   [31:0] q_blocks_data_M_elems_V_1_3_d0;
wire   [4:0] q_blocks_data_M_elems_V_1_3_address1;
reg    q_blocks_data_M_elems_V_1_3_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_1_3_q1;
wire   [4:0] q_blocks_data_M_elems_V_2_3_address0;
reg    q_blocks_data_M_elems_V_2_3_ce0;
reg    q_blocks_data_M_elems_V_2_3_we0;
wire   [31:0] q_blocks_data_M_elems_V_2_3_d0;
wire   [4:0] q_blocks_data_M_elems_V_2_3_address1;
reg    q_blocks_data_M_elems_V_2_3_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_2_3_q1;
wire   [4:0] q_blocks_data_M_elems_V_3_3_address0;
reg    q_blocks_data_M_elems_V_3_3_ce0;
reg    q_blocks_data_M_elems_V_3_3_we0;
wire   [31:0] q_blocks_data_M_elems_V_3_3_d0;
wire   [4:0] q_blocks_data_M_elems_V_3_3_address1;
reg    q_blocks_data_M_elems_V_3_3_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_3_3_q1;
wire   [4:0] q_blocks_data_M_elems_V_4_3_address0;
reg    q_blocks_data_M_elems_V_4_3_ce0;
reg    q_blocks_data_M_elems_V_4_3_we0;
wire   [31:0] q_blocks_data_M_elems_V_4_3_d0;
wire   [4:0] q_blocks_data_M_elems_V_4_3_address1;
reg    q_blocks_data_M_elems_V_4_3_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_4_3_q1;
wire   [4:0] q_blocks_data_M_elems_V_5_3_address0;
reg    q_blocks_data_M_elems_V_5_3_ce0;
reg    q_blocks_data_M_elems_V_5_3_we0;
wire   [31:0] q_blocks_data_M_elems_V_5_3_d0;
wire   [4:0] q_blocks_data_M_elems_V_5_3_address1;
reg    q_blocks_data_M_elems_V_5_3_ce1;
wire   [4:0] q_blocks_data_M_elems_V_6_3_address0;
reg    q_blocks_data_M_elems_V_6_3_ce0;
reg    q_blocks_data_M_elems_V_6_3_we0;
wire   [31:0] q_blocks_data_M_elems_V_6_3_d0;
wire   [4:0] q_blocks_data_M_elems_V_6_3_address1;
reg    q_blocks_data_M_elems_V_6_3_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_6_3_q1;
wire   [4:0] q_blocks_data_M_elems_V_7_3_address0;
reg    q_blocks_data_M_elems_V_7_3_ce0;
reg    q_blocks_data_M_elems_V_7_3_we0;
wire   [31:0] q_blocks_data_M_elems_V_7_3_d0;
wire   [4:0] q_blocks_data_M_elems_V_7_3_address1;
reg    q_blocks_data_M_elems_V_7_3_ce1;
wire  signed [31:0] q_blocks_data_M_elems_V_7_3_q1;
reg   [4:0] dim_block_fu_158;
wire   [4:0] add_ln79_fu_1365_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_dim_block_load;
reg   [31:0] attn_blocks_V_fu_162;
wire   [31:0] attn_blocks_V_28_fu_2940_p3;
reg   [31:0] attn_blocks_V_1_fu_166;
wire   [31:0] attn_blocks_V_27_fu_2932_p3;
reg   [31:0] attn_blocks_V_2_fu_170;
wire   [31:0] attn_blocks_V_26_fu_2924_p3;
reg   [31:0] attn_blocks_V_3_fu_174;
wire   [31:0] attn_blocks_V_33_fu_3045_p3;
reg   [31:0] attn_blocks_V_4_fu_178;
wire   [31:0] attn_blocks_V_32_fu_3037_p3;
reg   [31:0] attn_blocks_V_5_fu_182;
wire   [31:0] attn_blocks_V_31_fu_3029_p3;
reg   [31:0] attn_blocks_V_6_fu_186;
wire   [31:0] attn_blocks_V_38_fu_3150_p3;
reg   [31:0] attn_blocks_V_7_fu_190;
wire   [31:0] attn_blocks_V_37_fu_3142_p3;
reg   [31:0] attn_blocks_V_8_fu_194;
wire   [31:0] attn_blocks_V_36_fu_3134_p3;
reg   [31:0] attn_blocks_V_9_fu_198;
wire   [31:0] attn_blocks_V_43_fu_3255_p3;
reg   [31:0] attn_blocks_V_10_fu_202;
wire   [31:0] attn_blocks_V_42_fu_3247_p3;
reg   [31:0] attn_blocks_V_11_fu_206;
wire   [31:0] attn_blocks_V_41_fu_3239_p3;
reg   [7:0] k_patch_fu_210;
wire   [7:0] select_ln77_3_fu_1357_p3;
reg   [7:0] ap_sig_allocacmp_k_patch_3;
reg   [12:0] indvar_flatten_fu_214;
wire   [12:0] select_ln77_4_fu_1377_p3;
reg   [12:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [7:0] q_patch_base_fu_218;
wire   [7:0] select_ln75_1_fu_1223_p3;
reg   [7:0] ap_sig_allocacmp_q_patch_base_2;
reg   [16:0] indvar_flatten47_fu_222;
wire   [16:0] add_ln75_1_fu_1194_p2;
reg   [16:0] ap_sig_allocacmp_indvar_flatten47_load;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] trunc_ln87_fu_1445_p1;
wire   [8:0] zext_ln77_fu_1150_p1;
wire   [8:0] zext_ln75_fu_1146_p1;
wire   [5:0] tmp_471_fu_1160_p4;
wire   [8:0] empty_fu_1154_p2;
wire   [0:0] icmp_fu_1170_p2;
wire   [0:0] cmp31_not_fu_1176_p2;
wire   [0:0] icmp_ln77_fu_1209_p2;
wire   [7:0] add_ln75_fu_1203_p2;
wire   [0:0] cmp31_not_mid139_fu_1235_p2;
wire   [0:0] brmerge_fu_1182_p2;
wire   [1:0] empty_205_fu_1249_p1;
wire   [0:0] icmp_ln79_fu_1267_p2;
wire   [0:0] xor_ln75_fu_1261_p2;
wire   [7:0] select_ln75_fu_1215_p3;
wire   [0:0] and_ln75_fu_1273_p2;
wire   [0:0] or_ln77_fu_1285_p2;
wire   [7:0] add_ln77_fu_1279_p2;
wire   [8:0] zext_ln77_1_fu_1299_p1;
wire   [8:0] zext_ln75_1_fu_1231_p1;
wire   [5:0] tmp_472_fu_1309_p4;
wire   [8:0] p_mid1_fu_1303_p2;
wire   [0:0] icmp443_fu_1319_p2;
wire   [0:0] cmp31_not_mid1_fu_1325_p2;
wire   [0:0] brmerge_mid1_fu_1331_p2;
wire   [0:0] select_ln75_2_fu_1241_p3;
wire   [1:0] empty_206_fu_1345_p1;
wire   [1:0] select_ln75_3_fu_1253_p3;
wire   [12:0] add_ln77_1_fu_1371_p2;
wire   [31:0] trunc_ln91_fu_1556_p1;
wire  signed [31:0] r_V_555_fu_1638_p1;
wire  signed [53:0] sext_ln1273_fu_1634_p1;
wire   [53:0] r_V_555_fu_1638_p2;
wire   [31:0] tmp_480_fu_1644_p4;
wire   [31:0] tmp_196_fu_1580_p4;
wire  signed [31:0] r_V_557_fu_1670_p1;
wire  signed [53:0] sext_ln1273_135_fu_1666_p1;
wire   [53:0] lhs_fu_1654_p3;
wire   [53:0] r_V_557_fu_1670_p2;
wire   [53:0] ret_V_fu_1676_p2;
wire   [31:0] tmp_197_fu_1590_p4;
wire  signed [31:0] r_V_559_fu_1700_p1;
wire  signed [53:0] sext_ln1273_136_fu_1696_p1;
wire   [31:0] tmp_198_fu_1600_p4;
wire  signed [31:0] r_V_561_fu_1714_p1;
wire  signed [53:0] sext_ln1273_137_fu_1710_p1;
wire   [31:0] tmp_199_fu_1610_p4;
wire  signed [31:0] r_V_563_fu_1728_p1;
wire  signed [53:0] sext_ln1273_138_fu_1724_p1;
wire  signed [31:0] r_V_573_fu_1738_p1;
wire   [53:0] r_V_573_fu_1738_p2;
wire   [31:0] tmp_487_fu_1744_p4;
wire  signed [31:0] r_V_575_fu_1766_p1;
wire   [53:0] lhs_281_fu_1754_p3;
wire   [53:0] r_V_575_fu_1766_p2;
wire   [53:0] ret_V_261_fu_1772_p2;
wire  signed [31:0] r_V_577_fu_1792_p1;
wire  signed [31:0] r_V_579_fu_1802_p1;
wire  signed [31:0] r_V_581_fu_1812_p1;
wire  signed [31:0] r_V_591_fu_1822_p1;
wire   [53:0] r_V_591_fu_1822_p2;
wire   [31:0] tmp_494_fu_1828_p4;
wire  signed [31:0] r_V_593_fu_1850_p1;
wire   [53:0] lhs_289_fu_1838_p3;
wire   [53:0] r_V_593_fu_1850_p2;
wire   [53:0] ret_V_268_fu_1856_p2;
wire  signed [31:0] r_V_595_fu_1876_p1;
wire  signed [31:0] r_V_597_fu_1886_p1;
wire  signed [31:0] r_V_599_fu_1896_p1;
wire  signed [31:0] r_V_609_fu_1906_p1;
wire   [53:0] r_V_609_fu_1906_p2;
wire   [31:0] tmp_501_fu_1912_p4;
wire  signed [31:0] r_V_611_fu_1934_p1;
wire   [53:0] lhs_297_fu_1922_p3;
wire   [53:0] r_V_611_fu_1934_p2;
wire   [53:0] ret_V_275_fu_1940_p2;
wire  signed [31:0] r_V_613_fu_1960_p1;
wire  signed [31:0] r_V_615_fu_1970_p1;
wire  signed [31:0] r_V_617_fu_1980_p1;
wire   [53:0] lhs_274_fu_1986_p3;
wire   [53:0] ret_V_255_fu_1993_p2;
wire   [31:0] tmp_482_fu_1998_p4;
wire   [53:0] lhs_275_fu_2008_p3;
wire   [53:0] ret_V_256_fu_2016_p2;
wire   [31:0] tmp_483_fu_2021_p4;
wire   [53:0] lhs_276_fu_2031_p3;
wire   [53:0] ret_V_257_fu_2039_p2;
wire   [31:0] tmp_484_fu_2044_p4;
wire  signed [31:0] r_V_565_fu_2068_p1;
wire  signed [53:0] sext_ln1273_139_fu_2065_p1;
wire   [53:0] lhs_277_fu_2054_p3;
wire   [53:0] r_V_565_fu_2068_p2;
wire   [53:0] ret_V_258_fu_2074_p2;
wire   [31:0] tmp_485_fu_2080_p4;
wire  signed [31:0] r_V_567_fu_2105_p1;
wire  signed [53:0] sext_ln1273_140_fu_2102_p1;
wire   [53:0] lhs_278_fu_2090_p3;
wire   [53:0] r_V_567_fu_2105_p2;
wire   [53:0] ret_V_259_fu_2111_p2;
wire   [31:0] tmp_486_fu_2117_p4;
wire  signed [31:0] r_V_569_fu_2142_p1;
wire  signed [53:0] sext_ln1273_141_fu_2139_p1;
wire   [53:0] lhs_279_fu_2127_p3;
wire   [53:0] r_V_569_fu_2142_p2;
wire   [53:0] ret_V_260_fu_2148_p2;
wire   [53:0] lhs_282_fu_2164_p3;
wire   [53:0] ret_V_262_fu_2171_p2;
wire   [31:0] tmp_489_fu_2176_p4;
wire   [53:0] lhs_283_fu_2186_p3;
wire   [53:0] ret_V_263_fu_2194_p2;
wire   [31:0] tmp_490_fu_2199_p4;
wire   [53:0] lhs_284_fu_2209_p3;
wire   [53:0] ret_V_264_fu_2217_p2;
wire   [31:0] tmp_491_fu_2222_p4;
wire  signed [31:0] r_V_583_fu_2243_p1;
wire   [53:0] lhs_285_fu_2232_p3;
wire   [53:0] r_V_583_fu_2243_p2;
wire   [53:0] ret_V_265_fu_2249_p2;
wire   [31:0] tmp_492_fu_2255_p4;
wire  signed [31:0] r_V_585_fu_2277_p1;
wire   [53:0] lhs_286_fu_2265_p3;
wire   [53:0] r_V_585_fu_2277_p2;
wire   [53:0] ret_V_266_fu_2283_p2;
wire   [31:0] tmp_493_fu_2289_p4;
wire  signed [31:0] r_V_587_fu_2311_p1;
wire   [53:0] lhs_287_fu_2299_p3;
wire   [53:0] r_V_587_fu_2311_p2;
wire   [53:0] ret_V_267_fu_2317_p2;
wire   [53:0] lhs_290_fu_2333_p3;
wire   [53:0] ret_V_269_fu_2340_p2;
wire   [31:0] tmp_496_fu_2345_p4;
wire   [53:0] lhs_291_fu_2355_p3;
wire   [53:0] ret_V_270_fu_2363_p2;
wire   [31:0] tmp_497_fu_2368_p4;
wire   [53:0] lhs_292_fu_2378_p3;
wire   [53:0] ret_V_271_fu_2386_p2;
wire   [31:0] tmp_498_fu_2391_p4;
wire  signed [31:0] r_V_601_fu_2412_p1;
wire   [53:0] lhs_293_fu_2401_p3;
wire   [53:0] r_V_601_fu_2412_p2;
wire   [53:0] ret_V_272_fu_2418_p2;
wire   [31:0] tmp_499_fu_2424_p4;
wire  signed [31:0] r_V_603_fu_2446_p1;
wire   [53:0] lhs_294_fu_2434_p3;
wire   [53:0] r_V_603_fu_2446_p2;
wire   [53:0] ret_V_273_fu_2452_p2;
wire   [31:0] tmp_500_fu_2458_p4;
wire  signed [31:0] r_V_605_fu_2480_p1;
wire   [53:0] lhs_295_fu_2468_p3;
wire   [53:0] r_V_605_fu_2480_p2;
wire   [53:0] ret_V_274_fu_2486_p2;
wire   [53:0] lhs_298_fu_2502_p3;
wire   [53:0] ret_V_276_fu_2509_p2;
wire   [31:0] tmp_503_fu_2514_p4;
wire   [53:0] lhs_299_fu_2524_p3;
wire   [53:0] ret_V_277_fu_2532_p2;
wire   [31:0] tmp_504_fu_2537_p4;
wire   [53:0] lhs_300_fu_2547_p3;
wire   [53:0] ret_V_278_fu_2555_p2;
wire   [31:0] tmp_505_fu_2560_p4;
wire  signed [31:0] r_V_619_fu_2581_p1;
wire   [53:0] lhs_301_fu_2570_p3;
wire   [53:0] r_V_619_fu_2581_p2;
wire   [53:0] ret_V_279_fu_2587_p2;
wire   [31:0] tmp_506_fu_2593_p4;
wire  signed [31:0] r_V_621_fu_2615_p1;
wire   [53:0] lhs_302_fu_2603_p3;
wire   [53:0] r_V_621_fu_2615_p2;
wire   [53:0] ret_V_280_fu_2621_p2;
wire   [31:0] tmp_507_fu_2627_p4;
wire  signed [31:0] r_V_623_fu_2649_p1;
wire   [53:0] lhs_303_fu_2637_p3;
wire   [53:0] r_V_623_fu_2649_p2;
wire   [53:0] ret_V_281_fu_2655_p2;
wire   [0:0] icmp_ln93_fu_2707_p2;
wire   [19:0] r_V_571_fu_2819_p1;
wire   [51:0] zext_ln1273_fu_2815_p1;
wire   [51:0] r_V_571_fu_2819_p2;
wire  signed [29:0] attn_addend_V_1_fu_2825_p4;
wire   [31:0] attn_blocks_V_12_fu_2800_p3;
wire   [31:0] attn_blocks_V_13_fu_2792_p3;
wire   [31:0] attn_blocks_V_14_fu_2784_p3;
wire   [1:0] lhs_280_fu_2848_p4;
wire   [1:0] trunc_ln_fu_2839_p4;
wire  signed [31:0] lhs_280_fu_2848_p5;
wire  signed [32:0] sext_ln813_fu_2860_p1;
wire  signed [32:0] sext_ln813_44_fu_2864_p1;
wire   [32:0] sub_ln1420_fu_2868_p2;
wire   [0:0] icmp_ln808_fu_2874_p2;
wire   [0:0] icmp_ln808_1_fu_2880_p2;
wire   [0:0] or_ln808_fu_2892_p2;
wire   [0:0] icmp_ln1420_fu_2886_p2;
wire   [0:0] or_ln808_1_fu_2898_p2;
wire  signed [31:0] sext_ln818_fu_2835_p1;
wire   [0:0] or_ln813_fu_2918_p2;
wire   [31:0] attn_blocks_V_24_fu_2904_p3;
wire   [31:0] attn_blocks_V_25_fu_2912_p2;
wire   [19:0] r_V_589_fu_2951_p1;
wire   [51:0] r_V_589_fu_2951_p2;
wire  signed [29:0] attn_addend_V_3_fu_2957_p4;
wire   [31:0] attn_blocks_V_15_fu_2776_p3;
wire   [31:0] attn_blocks_V_16_fu_2768_p3;
wire   [31:0] attn_blocks_V_17_fu_2760_p3;
wire   [1:0] lhs_288_fu_2971_p4;
wire  signed [31:0] lhs_288_fu_2971_p5;
wire  signed [32:0] sext_ln813_45_fu_2983_p1;
wire  signed [32:0] sext_ln813_46_fu_2987_p1;
wire   [32:0] sub_ln1420_14_fu_2991_p2;
wire   [0:0] or_ln808_2_fu_3003_p2;
wire   [0:0] icmp_ln1420_14_fu_2997_p2;
wire   [0:0] or_ln808_3_fu_3009_p2;
wire  signed [31:0] sext_ln818_1_fu_2967_p1;
wire   [31:0] attn_blocks_V_29_fu_3015_p3;
wire   [31:0] attn_blocks_V_30_fu_3023_p2;
wire   [19:0] r_V_607_fu_3056_p1;
wire   [51:0] r_V_607_fu_3056_p2;
wire  signed [29:0] attn_addend_V_5_fu_3062_p4;
wire   [31:0] attn_blocks_V_18_fu_2752_p3;
wire   [31:0] attn_blocks_V_19_fu_2744_p3;
wire   [31:0] attn_blocks_V_20_fu_2736_p3;
wire   [1:0] lhs_296_fu_3076_p4;
wire  signed [31:0] lhs_296_fu_3076_p5;
wire  signed [32:0] sext_ln813_47_fu_3088_p1;
wire  signed [32:0] sext_ln813_48_fu_3092_p1;
wire   [32:0] sub_ln1420_15_fu_3096_p2;
wire   [0:0] or_ln808_4_fu_3108_p2;
wire   [0:0] icmp_ln1420_15_fu_3102_p2;
wire   [0:0] or_ln808_5_fu_3114_p2;
wire  signed [31:0] sext_ln818_2_fu_3072_p1;
wire   [31:0] attn_blocks_V_34_fu_3120_p3;
wire   [31:0] attn_blocks_V_35_fu_3128_p2;
wire   [19:0] r_V_625_fu_3161_p1;
wire   [51:0] r_V_625_fu_3161_p2;
wire  signed [29:0] attn_addend_V_7_fu_3167_p4;
wire   [31:0] attn_blocks_V_21_fu_2728_p3;
wire   [31:0] attn_blocks_V_22_fu_2720_p3;
wire   [31:0] attn_blocks_V_23_fu_2712_p3;
wire   [1:0] lhs_304_fu_3181_p4;
wire  signed [31:0] lhs_304_fu_3181_p5;
wire  signed [32:0] sext_ln813_49_fu_3193_p1;
wire  signed [32:0] sext_ln813_50_fu_3197_p1;
wire   [32:0] sub_ln1420_16_fu_3201_p2;
wire   [0:0] or_ln808_6_fu_3213_p2;
wire   [0:0] icmp_ln1420_16_fu_3207_p2;
wire   [0:0] or_ln808_7_fu_3219_p2;
wire  signed [31:0] sext_ln818_3_fu_3177_p1;
wire   [31:0] attn_blocks_V_39_fu_3225_p3;
wire   [31:0] attn_blocks_V_40_fu_3233_p2;
wire   [63:0] tmp_201_fu_3263_p3;
wire   [63:0] tmp_202_fu_3275_p3;
wire   [63:0] tmp_203_fu_3287_p3;
wire   [95:0] zext_ln133_fu_3271_p1;
wire   [95:0] zext_ln133_1_fu_3283_p1;
wire   [95:0] zext_ln133_2_fu_3295_p1;
wire   [479:0] tmp_204_fu_3299_p10;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_758;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_done_reg = 1'b0;
end

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_0_address0),
    .ce0(q_blocks_data_M_elems_V_0_ce0),
    .we0(q_blocks_data_M_elems_V_0_we0),
    .d0(trunc_ln87_fu_1445_p1),
    .address1(q_blocks_data_M_elems_V_0_address1),
    .ce1(q_blocks_data_M_elems_V_0_ce1),
    .q1(q_blocks_data_M_elems_V_0_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_1_address0),
    .ce0(q_blocks_data_M_elems_V_1_ce0),
    .we0(q_blocks_data_M_elems_V_1_we0),
    .d0(q_blocks_data_M_elems_V_1_d0),
    .address1(q_blocks_data_M_elems_V_1_address1),
    .ce1(q_blocks_data_M_elems_V_1_ce1),
    .q1(q_blocks_data_M_elems_V_1_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_2_address0),
    .ce0(q_blocks_data_M_elems_V_2_ce0),
    .we0(q_blocks_data_M_elems_V_2_we0),
    .d0(q_blocks_data_M_elems_V_2_d0),
    .address1(q_blocks_data_M_elems_V_2_address1),
    .ce1(q_blocks_data_M_elems_V_2_ce1),
    .q1(q_blocks_data_M_elems_V_2_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_3_address0),
    .ce0(q_blocks_data_M_elems_V_3_ce0),
    .we0(q_blocks_data_M_elems_V_3_we0),
    .d0(q_blocks_data_M_elems_V_3_d0),
    .address1(q_blocks_data_M_elems_V_3_address1),
    .ce1(q_blocks_data_M_elems_V_3_ce1),
    .q1(q_blocks_data_M_elems_V_3_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_4_address0),
    .ce0(q_blocks_data_M_elems_V_4_ce0),
    .we0(q_blocks_data_M_elems_V_4_we0),
    .d0(q_blocks_data_M_elems_V_4_d0),
    .address1(q_blocks_data_M_elems_V_4_address1),
    .ce1(q_blocks_data_M_elems_V_4_ce1),
    .q1(q_blocks_data_M_elems_V_4_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_5_address0),
    .ce0(q_blocks_data_M_elems_V_5_ce0),
    .we0(q_blocks_data_M_elems_V_5_we0),
    .d0(q_blocks_data_M_elems_V_5_d0),
    .address1(q_blocks_data_M_elems_V_5_address1),
    .ce1(q_blocks_data_M_elems_V_5_ce1),
    .q1(q_blocks_data_M_elems_V_5_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_6_address0),
    .ce0(q_blocks_data_M_elems_V_6_ce0),
    .we0(q_blocks_data_M_elems_V_6_we0),
    .d0(q_blocks_data_M_elems_V_6_d0),
    .address1(q_blocks_data_M_elems_V_6_address1),
    .ce1(q_blocks_data_M_elems_V_6_ce1),
    .q1(q_blocks_data_M_elems_V_6_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_7_address0),
    .ce0(q_blocks_data_M_elems_V_7_ce0),
    .we0(q_blocks_data_M_elems_V_7_we0),
    .d0(q_blocks_data_M_elems_V_7_d0),
    .address1(q_blocks_data_M_elems_V_7_address1),
    .ce1(q_blocks_data_M_elems_V_7_ce1),
    .q1(q_blocks_data_M_elems_V_7_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_0_1_address0),
    .ce0(q_blocks_data_M_elems_V_0_1_ce0),
    .we0(q_blocks_data_M_elems_V_0_1_we0),
    .d0(trunc_ln87_fu_1445_p1),
    .address1(q_blocks_data_M_elems_V_0_1_address1),
    .ce1(q_blocks_data_M_elems_V_0_1_ce1),
    .q1(q_blocks_data_M_elems_V_0_1_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_1_1_address0),
    .ce0(q_blocks_data_M_elems_V_1_1_ce0),
    .we0(q_blocks_data_M_elems_V_1_1_we0),
    .d0(q_blocks_data_M_elems_V_1_1_d0),
    .address1(q_blocks_data_M_elems_V_1_1_address1),
    .ce1(q_blocks_data_M_elems_V_1_1_ce1),
    .q1(q_blocks_data_M_elems_V_1_1_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_2_1_address0),
    .ce0(q_blocks_data_M_elems_V_2_1_ce0),
    .we0(q_blocks_data_M_elems_V_2_1_we0),
    .d0(q_blocks_data_M_elems_V_2_1_d0),
    .address1(q_blocks_data_M_elems_V_2_1_address1),
    .ce1(q_blocks_data_M_elems_V_2_1_ce1),
    .q1(q_blocks_data_M_elems_V_2_1_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_3_1_address0),
    .ce0(q_blocks_data_M_elems_V_3_1_ce0),
    .we0(q_blocks_data_M_elems_V_3_1_we0),
    .d0(q_blocks_data_M_elems_V_3_1_d0),
    .address1(q_blocks_data_M_elems_V_3_1_address1),
    .ce1(q_blocks_data_M_elems_V_3_1_ce1),
    .q1(q_blocks_data_M_elems_V_3_1_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_4_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_4_1_address0),
    .ce0(q_blocks_data_M_elems_V_4_1_ce0),
    .we0(q_blocks_data_M_elems_V_4_1_we0),
    .d0(q_blocks_data_M_elems_V_4_1_d0),
    .address1(q_blocks_data_M_elems_V_4_1_address1),
    .ce1(q_blocks_data_M_elems_V_4_1_ce1),
    .q1(q_blocks_data_M_elems_V_4_1_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_5_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_5_1_address0),
    .ce0(q_blocks_data_M_elems_V_5_1_ce0),
    .we0(q_blocks_data_M_elems_V_5_1_we0),
    .d0(q_blocks_data_M_elems_V_5_1_d0),
    .address1(q_blocks_data_M_elems_V_5_1_address1),
    .ce1(q_blocks_data_M_elems_V_5_1_ce1),
    .q1(q_blocks_data_M_elems_V_5_1_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_6_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_6_1_address0),
    .ce0(q_blocks_data_M_elems_V_6_1_ce0),
    .we0(q_blocks_data_M_elems_V_6_1_we0),
    .d0(q_blocks_data_M_elems_V_6_1_d0),
    .address1(q_blocks_data_M_elems_V_6_1_address1),
    .ce1(q_blocks_data_M_elems_V_6_1_ce1),
    .q1(q_blocks_data_M_elems_V_6_1_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_7_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_7_1_address0),
    .ce0(q_blocks_data_M_elems_V_7_1_ce0),
    .we0(q_blocks_data_M_elems_V_7_1_we0),
    .d0(q_blocks_data_M_elems_V_7_1_d0),
    .address1(q_blocks_data_M_elems_V_7_1_address1),
    .ce1(q_blocks_data_M_elems_V_7_1_ce1),
    .q1(q_blocks_data_M_elems_V_7_1_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_0_2_address0),
    .ce0(q_blocks_data_M_elems_V_0_2_ce0),
    .we0(q_blocks_data_M_elems_V_0_2_we0),
    .d0(trunc_ln87_fu_1445_p1),
    .address1(q_blocks_data_M_elems_V_0_2_address1),
    .ce1(q_blocks_data_M_elems_V_0_2_ce1),
    .q1(q_blocks_data_M_elems_V_0_2_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_1_2_address0),
    .ce0(q_blocks_data_M_elems_V_1_2_ce0),
    .we0(q_blocks_data_M_elems_V_1_2_we0),
    .d0(q_blocks_data_M_elems_V_1_2_d0),
    .address1(q_blocks_data_M_elems_V_1_2_address1),
    .ce1(q_blocks_data_M_elems_V_1_2_ce1),
    .q1(q_blocks_data_M_elems_V_1_2_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_2_2_address0),
    .ce0(q_blocks_data_M_elems_V_2_2_ce0),
    .we0(q_blocks_data_M_elems_V_2_2_we0),
    .d0(q_blocks_data_M_elems_V_2_2_d0),
    .address1(q_blocks_data_M_elems_V_2_2_address1),
    .ce1(q_blocks_data_M_elems_V_2_2_ce1),
    .q1(q_blocks_data_M_elems_V_2_2_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_3_2_address0),
    .ce0(q_blocks_data_M_elems_V_3_2_ce0),
    .we0(q_blocks_data_M_elems_V_3_2_we0),
    .d0(q_blocks_data_M_elems_V_3_2_d0),
    .address1(q_blocks_data_M_elems_V_3_2_address1),
    .ce1(q_blocks_data_M_elems_V_3_2_ce1),
    .q1(q_blocks_data_M_elems_V_3_2_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_4_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_4_2_address0),
    .ce0(q_blocks_data_M_elems_V_4_2_ce0),
    .we0(q_blocks_data_M_elems_V_4_2_we0),
    .d0(q_blocks_data_M_elems_V_4_2_d0),
    .address1(q_blocks_data_M_elems_V_4_2_address1),
    .ce1(q_blocks_data_M_elems_V_4_2_ce1),
    .q1(q_blocks_data_M_elems_V_4_2_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_5_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_5_2_address0),
    .ce0(q_blocks_data_M_elems_V_5_2_ce0),
    .we0(q_blocks_data_M_elems_V_5_2_we0),
    .d0(q_blocks_data_M_elems_V_5_2_d0),
    .address1(q_blocks_data_M_elems_V_5_2_address1),
    .ce1(q_blocks_data_M_elems_V_5_2_ce1),
    .q1(q_blocks_data_M_elems_V_5_2_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_6_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_6_2_address0),
    .ce0(q_blocks_data_M_elems_V_6_2_ce0),
    .we0(q_blocks_data_M_elems_V_6_2_we0),
    .d0(q_blocks_data_M_elems_V_6_2_d0),
    .address1(q_blocks_data_M_elems_V_6_2_address1),
    .ce1(q_blocks_data_M_elems_V_6_2_ce1),
    .q1(q_blocks_data_M_elems_V_6_2_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_7_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_7_2_address0),
    .ce0(q_blocks_data_M_elems_V_7_2_ce0),
    .we0(q_blocks_data_M_elems_V_7_2_we0),
    .d0(q_blocks_data_M_elems_V_7_2_d0),
    .address1(q_blocks_data_M_elems_V_7_2_address1),
    .ce1(q_blocks_data_M_elems_V_7_2_ce1),
    .q1(q_blocks_data_M_elems_V_7_2_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_0_3_address0),
    .ce0(q_blocks_data_M_elems_V_0_3_ce0),
    .we0(q_blocks_data_M_elems_V_0_3_we0),
    .d0(trunc_ln87_fu_1445_p1),
    .address1(q_blocks_data_M_elems_V_0_3_address1),
    .ce1(q_blocks_data_M_elems_V_0_3_ce1),
    .q1(q_blocks_data_M_elems_V_0_3_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_1_3_address0),
    .ce0(q_blocks_data_M_elems_V_1_3_ce0),
    .we0(q_blocks_data_M_elems_V_1_3_we0),
    .d0(q_blocks_data_M_elems_V_1_3_d0),
    .address1(q_blocks_data_M_elems_V_1_3_address1),
    .ce1(q_blocks_data_M_elems_V_1_3_ce1),
    .q1(q_blocks_data_M_elems_V_1_3_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_2_3_address0),
    .ce0(q_blocks_data_M_elems_V_2_3_ce0),
    .we0(q_blocks_data_M_elems_V_2_3_we0),
    .d0(q_blocks_data_M_elems_V_2_3_d0),
    .address1(q_blocks_data_M_elems_V_2_3_address1),
    .ce1(q_blocks_data_M_elems_V_2_3_ce1),
    .q1(q_blocks_data_M_elems_V_2_3_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_3_3_address0),
    .ce0(q_blocks_data_M_elems_V_3_3_ce0),
    .we0(q_blocks_data_M_elems_V_3_3_we0),
    .d0(q_blocks_data_M_elems_V_3_3_d0),
    .address1(q_blocks_data_M_elems_V_3_3_address1),
    .ce1(q_blocks_data_M_elems_V_3_3_ce1),
    .q1(q_blocks_data_M_elems_V_3_3_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_4_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_4_3_address0),
    .ce0(q_blocks_data_M_elems_V_4_3_ce0),
    .we0(q_blocks_data_M_elems_V_4_3_we0),
    .d0(q_blocks_data_M_elems_V_4_3_d0),
    .address1(q_blocks_data_M_elems_V_4_3_address1),
    .ce1(q_blocks_data_M_elems_V_4_3_ce1),
    .q1(q_blocks_data_M_elems_V_4_3_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_5_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_5_3_address0),
    .ce0(q_blocks_data_M_elems_V_5_3_ce0),
    .we0(q_blocks_data_M_elems_V_5_3_we0),
    .d0(q_blocks_data_M_elems_V_5_3_d0),
    .address1(q_blocks_data_M_elems_V_5_3_address1),
    .ce1(q_blocks_data_M_elems_V_5_3_ce1),
    .q1(q_blocks_data_M_elems_V_5_3_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_6_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_6_3_address0),
    .ce0(q_blocks_data_M_elems_V_6_3_ce0),
    .we0(q_blocks_data_M_elems_V_6_3_we0),
    .d0(q_blocks_data_M_elems_V_6_3_d0),
    .address1(q_blocks_data_M_elems_V_6_3_address1),
    .ce1(q_blocks_data_M_elems_V_6_3_ce1),
    .q1(q_blocks_data_M_elems_V_6_3_q1)
);

ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
q_blocks_data_M_elems_V_7_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_blocks_data_M_elems_V_7_3_address0),
    .ce0(q_blocks_data_M_elems_V_7_3_ce0),
    .we0(q_blocks_data_M_elems_V_7_3_we0),
    .d0(q_blocks_data_M_elems_V_7_3_d0),
    .address1(q_blocks_data_M_elems_V_7_3_address1),
    .ce1(q_blocks_data_M_elems_V_7_3_ce1),
    .q1(q_blocks_data_M_elems_V_7_3_q1)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U850(
    .din0(q_blocks_data_M_elems_V_0_q1),
    .din1(r_V_555_fu_1638_p1),
    .dout(r_V_555_fu_1638_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U851(
    .din0(q_blocks_data_M_elems_V_1_q1),
    .din1(r_V_557_fu_1670_p1),
    .dout(r_V_557_fu_1670_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U852(
    .din0(q_blocks_data_M_elems_V_2_q1),
    .din1(r_V_559_fu_1700_p1),
    .dout(r_V_559_fu_1700_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U853(
    .din0(q_blocks_data_M_elems_V_3_q1),
    .din1(r_V_561_fu_1714_p1),
    .dout(r_V_561_fu_1714_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U854(
    .din0(q_blocks_data_M_elems_V_4_q1),
    .din1(r_V_563_fu_1728_p1),
    .dout(r_V_563_fu_1728_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U855(
    .din0(q_blocks_data_M_elems_V_0_1_q1),
    .din1(r_V_573_fu_1738_p1),
    .dout(r_V_573_fu_1738_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U856(
    .din0(q_blocks_data_M_elems_V_1_1_q1),
    .din1(r_V_575_fu_1766_p1),
    .dout(r_V_575_fu_1766_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U857(
    .din0(q_blocks_data_M_elems_V_2_1_q1),
    .din1(r_V_577_fu_1792_p1),
    .dout(r_V_577_fu_1792_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U858(
    .din0(q_blocks_data_M_elems_V_3_1_q1),
    .din1(r_V_579_fu_1802_p1),
    .dout(r_V_579_fu_1802_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U859(
    .din0(q_blocks_data_M_elems_V_4_1_q1),
    .din1(r_V_581_fu_1812_p1),
    .dout(r_V_581_fu_1812_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U860(
    .din0(q_blocks_data_M_elems_V_0_2_q1),
    .din1(r_V_591_fu_1822_p1),
    .dout(r_V_591_fu_1822_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U861(
    .din0(q_blocks_data_M_elems_V_1_2_q1),
    .din1(r_V_593_fu_1850_p1),
    .dout(r_V_593_fu_1850_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U862(
    .din0(q_blocks_data_M_elems_V_2_2_q1),
    .din1(r_V_595_fu_1876_p1),
    .dout(r_V_595_fu_1876_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U863(
    .din0(q_blocks_data_M_elems_V_3_2_q1),
    .din1(r_V_597_fu_1886_p1),
    .dout(r_V_597_fu_1886_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U864(
    .din0(q_blocks_data_M_elems_V_4_2_q1),
    .din1(r_V_599_fu_1896_p1),
    .dout(r_V_599_fu_1896_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U865(
    .din0(q_blocks_data_M_elems_V_0_3_q1),
    .din1(r_V_609_fu_1906_p1),
    .dout(r_V_609_fu_1906_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U866(
    .din0(q_blocks_data_M_elems_V_1_3_q1),
    .din1(r_V_611_fu_1934_p1),
    .dout(r_V_611_fu_1934_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U867(
    .din0(q_blocks_data_M_elems_V_2_3_q1),
    .din1(r_V_613_fu_1960_p1),
    .dout(r_V_613_fu_1960_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U868(
    .din0(q_blocks_data_M_elems_V_3_3_q1),
    .din1(r_V_615_fu_1970_p1),
    .dout(r_V_615_fu_1970_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U869(
    .din0(q_blocks_data_M_elems_V_4_3_q1),
    .din1(r_V_617_fu_1980_p1),
    .dout(r_V_617_fu_1980_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U870(
    .din0(r_V_564_reg_3688),
    .din1(r_V_565_fu_2068_p1),
    .dout(r_V_565_fu_2068_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U871(
    .din0(q_blocks_data_M_elems_V_6_q1),
    .din1(r_V_567_fu_2105_p1),
    .dout(r_V_567_fu_2105_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U872(
    .din0(q_blocks_data_M_elems_V_7_q1),
    .din1(r_V_569_fu_2142_p1),
    .dout(r_V_569_fu_2142_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U873(
    .din0(r_V_582_reg_3723),
    .din1(r_V_583_fu_2243_p1),
    .dout(r_V_583_fu_2243_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U874(
    .din0(q_blocks_data_M_elems_V_6_1_q1),
    .din1(r_V_585_fu_2277_p1),
    .dout(r_V_585_fu_2277_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U875(
    .din0(q_blocks_data_M_elems_V_7_1_q1),
    .din1(r_V_587_fu_2311_p1),
    .dout(r_V_587_fu_2311_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U876(
    .din0(r_V_600_reg_3758),
    .din1(r_V_601_fu_2412_p1),
    .dout(r_V_601_fu_2412_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U877(
    .din0(q_blocks_data_M_elems_V_6_2_q1),
    .din1(r_V_603_fu_2446_p1),
    .dout(r_V_603_fu_2446_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U878(
    .din0(q_blocks_data_M_elems_V_7_2_q1),
    .din1(r_V_605_fu_2480_p1),
    .dout(r_V_605_fu_2480_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U879(
    .din0(r_V_618_reg_3793),
    .din1(r_V_619_fu_2581_p1),
    .dout(r_V_619_fu_2581_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U880(
    .din0(q_blocks_data_M_elems_V_6_3_q1),
    .din1(r_V_621_fu_2615_p1),
    .dout(r_V_621_fu_2615_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U881(
    .din0(q_blocks_data_M_elems_V_7_3_q1),
    .din1(r_V_623_fu_2649_p1),
    .dout(r_V_623_fu_2649_p2)
);

ViT_act_mul_32s_20ns_52_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 52 ))
mul_32s_20ns_52_1_1_U882(
    .din0(attn_addend_V_reg_3828),
    .din1(r_V_571_fu_2819_p1),
    .dout(r_V_571_fu_2819_p2)
);

ViT_act_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U883(
    .din0(attn_blocks_V_12_fu_2800_p3),
    .din1(attn_blocks_V_13_fu_2792_p3),
    .din2(attn_blocks_V_14_fu_2784_p3),
    .din3(lhs_280_fu_2848_p4),
    .dout(lhs_280_fu_2848_p5)
);

ViT_act_mul_32s_20ns_52_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 52 ))
mul_32s_20ns_52_1_1_U884(
    .din0(attn_addend_V_2_reg_3833),
    .din1(r_V_589_fu_2951_p1),
    .dout(r_V_589_fu_2951_p2)
);

ViT_act_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U885(
    .din0(attn_blocks_V_15_fu_2776_p3),
    .din1(attn_blocks_V_16_fu_2768_p3),
    .din2(attn_blocks_V_17_fu_2760_p3),
    .din3(lhs_288_fu_2971_p4),
    .dout(lhs_288_fu_2971_p5)
);

ViT_act_mul_32s_20ns_52_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 52 ))
mul_32s_20ns_52_1_1_U886(
    .din0(attn_addend_V_4_reg_3838),
    .din1(r_V_607_fu_3056_p1),
    .dout(r_V_607_fu_3056_p2)
);

ViT_act_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U887(
    .din0(attn_blocks_V_18_fu_2752_p3),
    .din1(attn_blocks_V_19_fu_2744_p3),
    .din2(attn_blocks_V_20_fu_2736_p3),
    .din3(lhs_296_fu_3076_p4),
    .dout(lhs_296_fu_3076_p5)
);

ViT_act_mul_32s_20ns_52_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 52 ))
mul_32s_20ns_52_1_1_U888(
    .din0(attn_addend_V_6_reg_3843),
    .din1(r_V_625_fu_3161_p1),
    .dout(r_V_625_fu_3161_p2)
);

ViT_act_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U889(
    .din0(attn_blocks_V_21_fu_2728_p3),
    .din1(attn_blocks_V_22_fu_2720_p3),
    .din2(attn_blocks_V_23_fu_2712_p3),
    .din3(lhs_304_fu_3181_p4),
    .dout(lhs_304_fu_3181_p5)
);

ViT_act_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_758)) begin
        if ((icmp_ln75_fu_1188_p2 == 1'd0)) begin
            dim_block_fu_158 <= add_ln79_fu_1365_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            dim_block_fu_158 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_758)) begin
        if ((icmp_ln75_fu_1188_p2 == 1'd0)) begin
            indvar_flatten47_fu_222 <= add_ln75_1_fu_1194_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten47_fu_222 <= 17'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_758)) begin
        if ((icmp_ln75_fu_1188_p2 == 1'd0)) begin
            indvar_flatten_fu_214 <= select_ln77_4_fu_1377_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_214 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_758)) begin
        if ((icmp_ln75_fu_1188_p2 == 1'd0)) begin
            k_patch_fu_210 <= select_ln77_3_fu_1357_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            k_patch_fu_210 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_758)) begin
        if ((icmp_ln75_fu_1188_p2 == 1'd0)) begin
            q_patch_base_fu_218 <= select_ln75_1_fu_1223_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            q_patch_base_fu_218 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        select_ln77_reg_3497_pp0_iter1_reg <= select_ln77_reg_3497;
        zext_ln79_reg_3513[4 : 0] <= zext_ln79_fu_1410_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        attn_addend_V_2_reg_3833 <= {{ret_V_267_fu_2317_p2[53:22]}};
        attn_addend_V_4_reg_3838 <= {{ret_V_274_fu_2486_p2[53:22]}};
        attn_addend_V_6_reg_3843 <= {{ret_V_281_fu_2655_p2[53:22]}};
        attn_addend_V_reg_3828 <= {{ret_V_260_fu_2148_p2[53:22]}};
        icmp_ln121_reg_3669 <= icmp_ln121_fu_1551_p2;
        icmp_ln121_reg_3669_pp0_iter3_reg <= icmp_ln121_reg_3669;
        icmp_ln121_reg_3669_pp0_iter4_reg <= icmp_ln121_reg_3669_pp0_iter3_reg;
        r_V_559_reg_3708 <= r_V_559_fu_1700_p2;
        r_V_561_reg_3713 <= r_V_561_fu_1714_p2;
        r_V_563_reg_3718 <= r_V_563_fu_1728_p2;
        r_V_577_reg_3743 <= r_V_577_fu_1792_p2;
        r_V_579_reg_3748 <= r_V_579_fu_1802_p2;
        r_V_581_reg_3753 <= r_V_581_fu_1812_p2;
        r_V_595_reg_3778 <= r_V_595_fu_1876_p2;
        r_V_597_reg_3783 <= r_V_597_fu_1886_p2;
        r_V_599_reg_3788 <= r_V_599_fu_1896_p2;
        r_V_613_reg_3813 <= r_V_613_fu_1960_p2;
        r_V_615_reg_3818 <= r_V_615_fu_1970_p2;
        r_V_617_reg_3823 <= r_V_617_fu_1980_p2;
        select_ln77_reg_3497_pp0_iter2_reg <= select_ln77_reg_3497_pp0_iter1_reg;
        select_ln77_reg_3497_pp0_iter3_reg <= select_ln77_reg_3497_pp0_iter2_reg;
        select_ln77_reg_3497_pp0_iter4_reg <= select_ln77_reg_3497_pp0_iter3_reg;
        tmp_200_reg_3683 <= {{k_stream_dout[191:160]}};
        tmp_481_reg_3703 <= {{ret_V_fu_1676_p2[53:22]}};
        tmp_488_reg_3738 <= {{ret_V_261_fu_1772_p2[53:22]}};
        tmp_495_reg_3773 <= {{ret_V_268_fu_1856_p2[53:22]}};
        tmp_502_reg_3808 <= {{ret_V_275_fu_1940_p2[53:22]}};
        trunc_ln91_6_reg_3673 <= {{k_stream_dout[223:192]}};
        trunc_ln91_7_reg_3678 <= {{k_stream_dout[255:224]}};
        zext_ln79_reg_3513_pp0_iter2_reg[4 : 0] <= zext_ln79_reg_3513[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        attn_blocks_V_10_fu_202 <= attn_blocks_V_42_fu_3247_p3;
        attn_blocks_V_11_fu_206 <= attn_blocks_V_41_fu_3239_p3;
        attn_blocks_V_1_fu_166 <= attn_blocks_V_27_fu_2932_p3;
        attn_blocks_V_2_fu_170 <= attn_blocks_V_26_fu_2924_p3;
        attn_blocks_V_3_fu_174 <= attn_blocks_V_33_fu_3045_p3;
        attn_blocks_V_4_fu_178 <= attn_blocks_V_32_fu_3037_p3;
        attn_blocks_V_5_fu_182 <= attn_blocks_V_31_fu_3029_p3;
        attn_blocks_V_6_fu_186 <= attn_blocks_V_38_fu_3150_p3;
        attn_blocks_V_7_fu_190 <= attn_blocks_V_37_fu_3142_p3;
        attn_blocks_V_8_fu_194 <= attn_blocks_V_36_fu_3134_p3;
        attn_blocks_V_9_fu_198 <= attn_blocks_V_43_fu_3255_p3;
        attn_blocks_V_fu_162 <= attn_blocks_V_28_fu_2940_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_564_reg_3688 <= q_blocks_data_M_elems_V_5_q1;
        r_V_582_reg_3723 <= q_blocks_data_M_elems_V_5_1_q1;
        r_V_600_reg_3758 <= q_blocks_data_M_elems_V_5_2_q1;
        r_V_618_reg_3793 <= q_blocks_data_M_elems_V_5_3_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln75_fu_1188_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln77_1_reg_3505 <= select_ln77_1_fu_1337_p3;
        select_ln77_2_reg_3509 <= select_ln77_2_fu_1349_p3;
        select_ln77_reg_3497 <= select_ln77_fu_1291_p3;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln75_fu_1188_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_dim_block_load = 5'd0;
    end else begin
        ap_sig_allocacmp_dim_block_load = dim_block_fu_158;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten47_load = 17'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten47_load = indvar_flatten47_fu_222;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_214;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_k_patch_3 = 8'd0;
    end else begin
        ap_sig_allocacmp_k_patch_3 = k_patch_fu_210;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_q_patch_base_2 = 8'd0;
    end else begin
        ap_sig_allocacmp_q_patch_base_2 = q_patch_base_fu_218;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        k_stream_blk_n = k_stream_empty_n;
    end else begin
        k_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_stream_read = 1'b1;
    end else begin
        k_stream_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_0_1_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_0_1_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_0_1_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_0_2_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_0_2_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_0_2_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_0_3_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_0_3_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_0_3_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_0_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_0_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_0_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_1_1_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_1_1_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_1_1_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_1_2_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_1_2_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_1_2_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_1_3_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_1_3_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_1_3_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_1_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_1_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_1_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_2_1_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_2_1_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_2_1_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_2_2_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_2_2_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_2_2_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_2_3_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_2_3_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_2_3_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_2_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_2_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_2_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_3_1_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_3_1_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_3_1_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_3_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_3_2_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_3_2_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_3_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_3_2_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_3_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_3_3_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_3_3_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_3_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_3_3_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_3_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_3_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_3_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_3_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_4_1_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_4_1_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_4_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_4_1_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_4_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_4_2_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_4_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_4_2_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_4_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_4_2_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_4_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_4_3_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_4_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_4_3_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_4_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_4_3_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_4_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_4_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_4_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_4_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_5_1_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_5_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_5_1_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_5_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_5_1_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_5_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_5_2_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_5_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_5_2_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_5_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_5_2_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_5_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_5_3_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_5_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_5_3_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_5_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_5_3_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_5_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_5_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_5_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_5_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_6_1_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_6_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_6_1_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_6_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_6_1_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_6_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_6_2_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_6_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_6_2_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_6_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_6_2_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_6_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_6_3_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_6_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_6_3_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_6_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_6_3_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_6_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_6_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_6_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_6_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_7_1_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_7_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_7_1_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_7_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_7_1_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_7_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_7_2_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_7_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_7_2_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_7_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_7_2_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_7_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_7_3_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_7_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_7_3_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_7_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_7_3_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_7_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_7_ce0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_7_ce1 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln77_2_reg_3509 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_blocks_data_M_elems_V_7_we0 = 1'b1;
    end else begin
        q_blocks_data_M_elems_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        q_stream_blk_n = q_stream_empty_n;
    end else begin
        q_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((select_ln77_1_reg_3505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_stream_read = 1'b1;
    end else begin
        q_stream_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln121_reg_3669_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        qxk_stream_blk_n = qxk_stream_full_n;
    end else begin
        qxk_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln121_reg_3669_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        qxk_stream_write = 1'b1;
    end else begin
        qxk_stream_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln75_1_fu_1194_p2 = (ap_sig_allocacmp_indvar_flatten47_load + 17'd1);

assign add_ln75_fu_1203_p2 = (ap_sig_allocacmp_q_patch_base_2 + 8'd4);

assign add_ln77_1_fu_1371_p2 = (ap_sig_allocacmp_indvar_flatten_load + 13'd1);

assign add_ln77_fu_1279_p2 = (select_ln75_fu_1215_p3 + 8'd1);

assign add_ln79_fu_1365_p2 = (select_ln77_fu_1291_p3 + 5'd1);

assign and_ln75_fu_1273_p2 = (xor_ln75_fu_1261_p2 & icmp_ln79_fu_1267_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((icmp_ln121_reg_3669_pp0_iter4_reg == 1'd1) & (qxk_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((k_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((select_ln77_1_reg_3505 == 1'd0) & (q_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((icmp_ln121_reg_3669_pp0_iter4_reg == 1'd1) & (qxk_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((k_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((select_ln77_1_reg_3505 == 1'd0) & (q_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((icmp_ln121_reg_3669_pp0_iter4_reg == 1'd1) & (qxk_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((k_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((select_ln77_1_reg_3505 == 1'd0) & (q_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((select_ln77_1_reg_3505 == 1'd0) & (q_stream_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (k_stream_empty_n == 1'b0);
end

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((icmp_ln121_reg_3669_pp0_iter4_reg == 1'd1) & (qxk_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_758 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = internal_ap_ready;

assign attn_addend_V_1_fu_2825_p4 = {{r_V_571_fu_2819_p2[51:22]}};

assign attn_addend_V_3_fu_2957_p4 = {{r_V_589_fu_2951_p2[51:22]}};

assign attn_addend_V_5_fu_3062_p4 = {{r_V_607_fu_3056_p2[51:22]}};

assign attn_addend_V_7_fu_3167_p4 = {{r_V_625_fu_3161_p2[51:22]}};

assign attn_blocks_V_12_fu_2800_p3 = ((icmp_ln93_fu_2707_p2[0:0] == 1'b1) ? 32'd0 : attn_blocks_V_fu_162);

assign attn_blocks_V_13_fu_2792_p3 = ((icmp_ln93_fu_2707_p2[0:0] == 1'b1) ? 32'd0 : attn_blocks_V_1_fu_166);

assign attn_blocks_V_14_fu_2784_p3 = ((icmp_ln93_fu_2707_p2[0:0] == 1'b1) ? 32'd0 : attn_blocks_V_2_fu_170);

assign attn_blocks_V_15_fu_2776_p3 = ((icmp_ln93_fu_2707_p2[0:0] == 1'b1) ? 32'd0 : attn_blocks_V_3_fu_174);

assign attn_blocks_V_16_fu_2768_p3 = ((icmp_ln93_fu_2707_p2[0:0] == 1'b1) ? 32'd0 : attn_blocks_V_4_fu_178);

assign attn_blocks_V_17_fu_2760_p3 = ((icmp_ln93_fu_2707_p2[0:0] == 1'b1) ? 32'd0 : attn_blocks_V_5_fu_182);

assign attn_blocks_V_18_fu_2752_p3 = ((icmp_ln93_fu_2707_p2[0:0] == 1'b1) ? 32'd0 : attn_blocks_V_6_fu_186);

assign attn_blocks_V_19_fu_2744_p3 = ((icmp_ln93_fu_2707_p2[0:0] == 1'b1) ? 32'd0 : attn_blocks_V_7_fu_190);

assign attn_blocks_V_20_fu_2736_p3 = ((icmp_ln93_fu_2707_p2[0:0] == 1'b1) ? 32'd0 : attn_blocks_V_8_fu_194);

assign attn_blocks_V_21_fu_2728_p3 = ((icmp_ln93_fu_2707_p2[0:0] == 1'b1) ? 32'd0 : attn_blocks_V_9_fu_198);

assign attn_blocks_V_22_fu_2720_p3 = ((icmp_ln93_fu_2707_p2[0:0] == 1'b1) ? 32'd0 : attn_blocks_V_10_fu_202);

assign attn_blocks_V_23_fu_2712_p3 = ((icmp_ln93_fu_2707_p2[0:0] == 1'b1) ? 32'd0 : attn_blocks_V_11_fu_206);

assign attn_blocks_V_24_fu_2904_p3 = ((or_ln808_1_fu_2898_p2[0:0] == 1'b1) ? attn_blocks_V_14_fu_2784_p3 : 32'd0);

assign attn_blocks_V_25_fu_2912_p2 = ($signed(lhs_280_fu_2848_p5) + $signed(sext_ln818_fu_2835_p1));

assign attn_blocks_V_26_fu_2924_p3 = ((or_ln813_fu_2918_p2[0:0] == 1'b1) ? attn_blocks_V_24_fu_2904_p3 : attn_blocks_V_25_fu_2912_p2);

assign attn_blocks_V_27_fu_2932_p3 = ((icmp_ln808_1_fu_2880_p2[0:0] == 1'b1) ? attn_blocks_V_25_fu_2912_p2 : attn_blocks_V_13_fu_2792_p3);

assign attn_blocks_V_28_fu_2940_p3 = ((icmp_ln808_fu_2874_p2[0:0] == 1'b1) ? attn_blocks_V_25_fu_2912_p2 : attn_blocks_V_12_fu_2800_p3);

assign attn_blocks_V_29_fu_3015_p3 = ((or_ln808_3_fu_3009_p2[0:0] == 1'b1) ? attn_blocks_V_17_fu_2760_p3 : 32'd0);

assign attn_blocks_V_30_fu_3023_p2 = ($signed(lhs_288_fu_2971_p5) + $signed(sext_ln818_1_fu_2967_p1));

assign attn_blocks_V_31_fu_3029_p3 = ((or_ln813_fu_2918_p2[0:0] == 1'b1) ? attn_blocks_V_29_fu_3015_p3 : attn_blocks_V_30_fu_3023_p2);

assign attn_blocks_V_32_fu_3037_p3 = ((icmp_ln808_1_fu_2880_p2[0:0] == 1'b1) ? attn_blocks_V_30_fu_3023_p2 : attn_blocks_V_16_fu_2768_p3);

assign attn_blocks_V_33_fu_3045_p3 = ((icmp_ln808_fu_2874_p2[0:0] == 1'b1) ? attn_blocks_V_30_fu_3023_p2 : attn_blocks_V_15_fu_2776_p3);

assign attn_blocks_V_34_fu_3120_p3 = ((or_ln808_5_fu_3114_p2[0:0] == 1'b1) ? attn_blocks_V_20_fu_2736_p3 : 32'd0);

assign attn_blocks_V_35_fu_3128_p2 = ($signed(lhs_296_fu_3076_p5) + $signed(sext_ln818_2_fu_3072_p1));

assign attn_blocks_V_36_fu_3134_p3 = ((or_ln813_fu_2918_p2[0:0] == 1'b1) ? attn_blocks_V_34_fu_3120_p3 : attn_blocks_V_35_fu_3128_p2);

assign attn_blocks_V_37_fu_3142_p3 = ((icmp_ln808_1_fu_2880_p2[0:0] == 1'b1) ? attn_blocks_V_35_fu_3128_p2 : attn_blocks_V_19_fu_2744_p3);

assign attn_blocks_V_38_fu_3150_p3 = ((icmp_ln808_fu_2874_p2[0:0] == 1'b1) ? attn_blocks_V_35_fu_3128_p2 : attn_blocks_V_18_fu_2752_p3);

assign attn_blocks_V_39_fu_3225_p3 = ((or_ln808_7_fu_3219_p2[0:0] == 1'b1) ? attn_blocks_V_23_fu_2712_p3 : 32'd0);

assign attn_blocks_V_40_fu_3233_p2 = ($signed(lhs_304_fu_3181_p5) + $signed(sext_ln818_3_fu_3177_p1));

assign attn_blocks_V_41_fu_3239_p3 = ((or_ln813_fu_2918_p2[0:0] == 1'b1) ? attn_blocks_V_39_fu_3225_p3 : attn_blocks_V_40_fu_3233_p2);

assign attn_blocks_V_42_fu_3247_p3 = ((icmp_ln808_1_fu_2880_p2[0:0] == 1'b1) ? attn_blocks_V_40_fu_3233_p2 : attn_blocks_V_22_fu_2720_p3);

assign attn_blocks_V_43_fu_3255_p3 = ((icmp_ln808_fu_2874_p2[0:0] == 1'b1) ? attn_blocks_V_40_fu_3233_p2 : attn_blocks_V_21_fu_2728_p3);

assign brmerge_fu_1182_p2 = (icmp_fu_1170_p2 | cmp31_not_fu_1176_p2);

assign brmerge_mid1_fu_1331_p2 = (icmp443_fu_1319_p2 | cmp31_not_mid1_fu_1325_p2);

assign cmp31_not_fu_1176_p2 = ((empty_fu_1154_p2 > 9'd128) ? 1'b1 : 1'b0);

assign cmp31_not_mid139_fu_1235_p2 = ((add_ln75_fu_1203_p2 > 8'd128) ? 1'b1 : 1'b0);

assign cmp31_not_mid1_fu_1325_p2 = ((p_mid1_fu_1303_p2 > 9'd128) ? 1'b1 : 1'b0);

assign empty_205_fu_1249_p1 = ap_sig_allocacmp_k_patch_3[1:0];

assign empty_206_fu_1345_p1 = add_ln77_fu_1279_p2[1:0];

assign empty_fu_1154_p2 = (zext_ln77_fu_1150_p1 + zext_ln75_fu_1146_p1);

assign icmp443_fu_1319_p2 = ((tmp_472_fu_1309_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_fu_1170_p2 = ((tmp_471_fu_1160_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln121_fu_1551_p2 = ((select_ln77_reg_3497_pp0_iter1_reg == 5'd23) ? 1'b1 : 1'b0);

assign icmp_ln1420_14_fu_2997_p2 = ((sext_ln813_46_fu_2987_p1 != sub_ln1420_14_fu_2991_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_15_fu_3102_p2 = ((sext_ln813_48_fu_3092_p1 != sub_ln1420_15_fu_3096_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_16_fu_3207_p2 = ((sext_ln813_50_fu_3197_p1 != sub_ln1420_16_fu_3201_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_fu_2886_p2 = ((sext_ln813_44_fu_2864_p1 != sub_ln1420_fu_2868_p2) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_1188_p2 = ((ap_sig_allocacmp_indvar_flatten47_load == 17'd102168) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_1209_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 13'd3096) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_1267_p2 = ((ap_sig_allocacmp_dim_block_load == 5'd24) ? 1'b1 : 1'b0);

assign icmp_ln808_1_fu_2880_p2 = ((trunc_ln_fu_2839_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln808_fu_2874_p2 = ((trunc_ln_fu_2839_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln93_fu_2707_p2 = ((select_ln77_reg_3497_pp0_iter4_reg == 5'd0) ? 1'b1 : 1'b0);

assign lhs_274_fu_1986_p3 = {{tmp_481_reg_3703}, {22'd0}};

assign lhs_275_fu_2008_p3 = {{tmp_482_fu_1998_p4}, {22'd0}};

assign lhs_276_fu_2031_p3 = {{tmp_483_fu_2021_p4}, {22'd0}};

assign lhs_277_fu_2054_p3 = {{tmp_484_fu_2044_p4}, {22'd0}};

assign lhs_278_fu_2090_p3 = {{tmp_485_fu_2080_p4}, {22'd0}};

assign lhs_279_fu_2127_p3 = {{tmp_486_fu_2117_p4}, {22'd0}};

assign lhs_280_fu_2848_p4 = {{select_ln77_reg_3497_pp0_iter4_reg[4:3]}};

assign lhs_281_fu_1754_p3 = {{tmp_487_fu_1744_p4}, {22'd0}};

assign lhs_282_fu_2164_p3 = {{tmp_488_reg_3738}, {22'd0}};

assign lhs_283_fu_2186_p3 = {{tmp_489_fu_2176_p4}, {22'd0}};

assign lhs_284_fu_2209_p3 = {{tmp_490_fu_2199_p4}, {22'd0}};

assign lhs_285_fu_2232_p3 = {{tmp_491_fu_2222_p4}, {22'd0}};

assign lhs_286_fu_2265_p3 = {{tmp_492_fu_2255_p4}, {22'd0}};

assign lhs_287_fu_2299_p3 = {{tmp_493_fu_2289_p4}, {22'd0}};

assign lhs_288_fu_2971_p4 = {{select_ln77_reg_3497_pp0_iter4_reg[4:3]}};

assign lhs_289_fu_1838_p3 = {{tmp_494_fu_1828_p4}, {22'd0}};

assign lhs_290_fu_2333_p3 = {{tmp_495_reg_3773}, {22'd0}};

assign lhs_291_fu_2355_p3 = {{tmp_496_fu_2345_p4}, {22'd0}};

assign lhs_292_fu_2378_p3 = {{tmp_497_fu_2368_p4}, {22'd0}};

assign lhs_293_fu_2401_p3 = {{tmp_498_fu_2391_p4}, {22'd0}};

assign lhs_294_fu_2434_p3 = {{tmp_499_fu_2424_p4}, {22'd0}};

assign lhs_295_fu_2468_p3 = {{tmp_500_fu_2458_p4}, {22'd0}};

assign lhs_296_fu_3076_p4 = {{select_ln77_reg_3497_pp0_iter4_reg[4:3]}};

assign lhs_297_fu_1922_p3 = {{tmp_501_fu_1912_p4}, {22'd0}};

assign lhs_298_fu_2502_p3 = {{tmp_502_reg_3808}, {22'd0}};

assign lhs_299_fu_2524_p3 = {{tmp_503_fu_2514_p4}, {22'd0}};

assign lhs_300_fu_2547_p3 = {{tmp_504_fu_2537_p4}, {22'd0}};

assign lhs_301_fu_2570_p3 = {{tmp_505_fu_2560_p4}, {22'd0}};

assign lhs_302_fu_2603_p3 = {{tmp_506_fu_2593_p4}, {22'd0}};

assign lhs_303_fu_2637_p3 = {{tmp_507_fu_2627_p4}, {22'd0}};

assign lhs_304_fu_3181_p4 = {{select_ln77_reg_3497_pp0_iter4_reg[4:3]}};

assign lhs_fu_1654_p3 = {{tmp_480_fu_1644_p4}, {22'd0}};

assign or_ln77_fu_1285_p2 = (icmp_ln77_fu_1209_p2 | and_ln75_fu_1273_p2);

assign or_ln808_1_fu_2898_p2 = (or_ln808_fu_2892_p2 | icmp_ln1420_fu_2886_p2);

assign or_ln808_2_fu_3003_p2 = (icmp_ln808_fu_2874_p2 | icmp_ln808_1_fu_2880_p2);

assign or_ln808_3_fu_3009_p2 = (or_ln808_2_fu_3003_p2 | icmp_ln1420_14_fu_2997_p2);

assign or_ln808_4_fu_3108_p2 = (icmp_ln808_fu_2874_p2 | icmp_ln808_1_fu_2880_p2);

assign or_ln808_5_fu_3114_p2 = (or_ln808_4_fu_3108_p2 | icmp_ln1420_15_fu_3102_p2);

assign or_ln808_6_fu_3213_p2 = (icmp_ln808_fu_2874_p2 | icmp_ln808_1_fu_2880_p2);

assign or_ln808_7_fu_3219_p2 = (or_ln808_6_fu_3213_p2 | icmp_ln1420_16_fu_3207_p2);

assign or_ln808_fu_2892_p2 = (icmp_ln808_fu_2874_p2 | icmp_ln808_1_fu_2880_p2);

assign or_ln813_fu_2918_p2 = (icmp_ln808_fu_2874_p2 | icmp_ln808_1_fu_2880_p2);

assign p_mid1_fu_1303_p2 = (zext_ln77_1_fu_1299_p1 + zext_ln75_1_fu_1231_p1);

assign q_blocks_data_M_elems_V_0_1_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_0_1_address1 = zext_ln79_reg_3513;

assign q_blocks_data_M_elems_V_0_2_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_0_2_address1 = zext_ln79_reg_3513;

assign q_blocks_data_M_elems_V_0_3_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_0_3_address1 = zext_ln79_reg_3513;

assign q_blocks_data_M_elems_V_0_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_0_address1 = zext_ln79_reg_3513;

assign q_blocks_data_M_elems_V_1_1_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_1_1_address1 = zext_ln79_reg_3513;

assign q_blocks_data_M_elems_V_1_1_d0 = {{q_stream_dout[63:32]}};

assign q_blocks_data_M_elems_V_1_2_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_1_2_address1 = zext_ln79_reg_3513;

assign q_blocks_data_M_elems_V_1_2_d0 = {{q_stream_dout[63:32]}};

assign q_blocks_data_M_elems_V_1_3_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_1_3_address1 = zext_ln79_reg_3513;

assign q_blocks_data_M_elems_V_1_3_d0 = {{q_stream_dout[63:32]}};

assign q_blocks_data_M_elems_V_1_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_1_address1 = zext_ln79_reg_3513;

assign q_blocks_data_M_elems_V_1_d0 = {{q_stream_dout[63:32]}};

assign q_blocks_data_M_elems_V_2_1_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_2_1_address1 = zext_ln79_reg_3513;

assign q_blocks_data_M_elems_V_2_1_d0 = {{q_stream_dout[95:64]}};

assign q_blocks_data_M_elems_V_2_2_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_2_2_address1 = zext_ln79_reg_3513;

assign q_blocks_data_M_elems_V_2_2_d0 = {{q_stream_dout[95:64]}};

assign q_blocks_data_M_elems_V_2_3_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_2_3_address1 = zext_ln79_reg_3513;

assign q_blocks_data_M_elems_V_2_3_d0 = {{q_stream_dout[95:64]}};

assign q_blocks_data_M_elems_V_2_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_2_address1 = zext_ln79_reg_3513;

assign q_blocks_data_M_elems_V_2_d0 = {{q_stream_dout[95:64]}};

assign q_blocks_data_M_elems_V_3_1_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_3_1_address1 = zext_ln79_reg_3513;

assign q_blocks_data_M_elems_V_3_1_d0 = {{q_stream_dout[127:96]}};

assign q_blocks_data_M_elems_V_3_2_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_3_2_address1 = zext_ln79_reg_3513;

assign q_blocks_data_M_elems_V_3_2_d0 = {{q_stream_dout[127:96]}};

assign q_blocks_data_M_elems_V_3_3_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_3_3_address1 = zext_ln79_reg_3513;

assign q_blocks_data_M_elems_V_3_3_d0 = {{q_stream_dout[127:96]}};

assign q_blocks_data_M_elems_V_3_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_3_address1 = zext_ln79_reg_3513;

assign q_blocks_data_M_elems_V_3_d0 = {{q_stream_dout[127:96]}};

assign q_blocks_data_M_elems_V_4_1_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_4_1_address1 = zext_ln79_reg_3513;

assign q_blocks_data_M_elems_V_4_1_d0 = {{q_stream_dout[159:128]}};

assign q_blocks_data_M_elems_V_4_2_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_4_2_address1 = zext_ln79_reg_3513;

assign q_blocks_data_M_elems_V_4_2_d0 = {{q_stream_dout[159:128]}};

assign q_blocks_data_M_elems_V_4_3_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_4_3_address1 = zext_ln79_reg_3513;

assign q_blocks_data_M_elems_V_4_3_d0 = {{q_stream_dout[159:128]}};

assign q_blocks_data_M_elems_V_4_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_4_address1 = zext_ln79_reg_3513;

assign q_blocks_data_M_elems_V_4_d0 = {{q_stream_dout[159:128]}};

assign q_blocks_data_M_elems_V_5_1_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_5_1_address1 = zext_ln79_reg_3513;

assign q_blocks_data_M_elems_V_5_1_d0 = {{q_stream_dout[191:160]}};

assign q_blocks_data_M_elems_V_5_2_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_5_2_address1 = zext_ln79_reg_3513;

assign q_blocks_data_M_elems_V_5_2_d0 = {{q_stream_dout[191:160]}};

assign q_blocks_data_M_elems_V_5_3_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_5_3_address1 = zext_ln79_reg_3513;

assign q_blocks_data_M_elems_V_5_3_d0 = {{q_stream_dout[191:160]}};

assign q_blocks_data_M_elems_V_5_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_5_address1 = zext_ln79_reg_3513;

assign q_blocks_data_M_elems_V_5_d0 = {{q_stream_dout[191:160]}};

assign q_blocks_data_M_elems_V_6_1_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_6_1_address1 = zext_ln79_reg_3513_pp0_iter2_reg;

assign q_blocks_data_M_elems_V_6_1_d0 = {{q_stream_dout[223:192]}};

assign q_blocks_data_M_elems_V_6_2_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_6_2_address1 = zext_ln79_reg_3513_pp0_iter2_reg;

assign q_blocks_data_M_elems_V_6_2_d0 = {{q_stream_dout[223:192]}};

assign q_blocks_data_M_elems_V_6_3_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_6_3_address1 = zext_ln79_reg_3513_pp0_iter2_reg;

assign q_blocks_data_M_elems_V_6_3_d0 = {{q_stream_dout[223:192]}};

assign q_blocks_data_M_elems_V_6_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_6_address1 = zext_ln79_reg_3513_pp0_iter2_reg;

assign q_blocks_data_M_elems_V_6_d0 = {{q_stream_dout[223:192]}};

assign q_blocks_data_M_elems_V_7_1_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_7_1_address1 = zext_ln79_reg_3513_pp0_iter2_reg;

assign q_blocks_data_M_elems_V_7_1_d0 = {{q_stream_dout[255:224]}};

assign q_blocks_data_M_elems_V_7_2_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_7_2_address1 = zext_ln79_reg_3513_pp0_iter2_reg;

assign q_blocks_data_M_elems_V_7_2_d0 = {{q_stream_dout[255:224]}};

assign q_blocks_data_M_elems_V_7_3_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_7_3_address1 = zext_ln79_reg_3513_pp0_iter2_reg;

assign q_blocks_data_M_elems_V_7_3_d0 = {{q_stream_dout[255:224]}};

assign q_blocks_data_M_elems_V_7_address0 = zext_ln79_fu_1410_p1;

assign q_blocks_data_M_elems_V_7_address1 = zext_ln79_reg_3513_pp0_iter2_reg;

assign q_blocks_data_M_elems_V_7_d0 = {{q_stream_dout[255:224]}};

assign qxk_stream_din = tmp_204_fu_3299_p10;

assign r_V_555_fu_1638_p1 = sext_ln1273_fu_1634_p1;

assign r_V_557_fu_1670_p1 = sext_ln1273_135_fu_1666_p1;

assign r_V_559_fu_1700_p1 = sext_ln1273_136_fu_1696_p1;

assign r_V_561_fu_1714_p1 = sext_ln1273_137_fu_1710_p1;

assign r_V_563_fu_1728_p1 = sext_ln1273_138_fu_1724_p1;

assign r_V_565_fu_2068_p1 = sext_ln1273_139_fu_2065_p1;

assign r_V_567_fu_2105_p1 = sext_ln1273_140_fu_2102_p1;

assign r_V_569_fu_2142_p1 = sext_ln1273_141_fu_2139_p1;

assign r_V_571_fu_2819_p1 = zext_ln1273_fu_2815_p1;

assign r_V_573_fu_1738_p1 = sext_ln1273_fu_1634_p1;

assign r_V_575_fu_1766_p1 = sext_ln1273_135_fu_1666_p1;

assign r_V_577_fu_1792_p1 = sext_ln1273_136_fu_1696_p1;

assign r_V_579_fu_1802_p1 = sext_ln1273_137_fu_1710_p1;

assign r_V_581_fu_1812_p1 = sext_ln1273_138_fu_1724_p1;

assign r_V_583_fu_2243_p1 = sext_ln1273_139_fu_2065_p1;

assign r_V_585_fu_2277_p1 = sext_ln1273_140_fu_2102_p1;

assign r_V_587_fu_2311_p1 = sext_ln1273_141_fu_2139_p1;

assign r_V_589_fu_2951_p1 = zext_ln1273_fu_2815_p1;

assign r_V_591_fu_1822_p1 = sext_ln1273_fu_1634_p1;

assign r_V_593_fu_1850_p1 = sext_ln1273_135_fu_1666_p1;

assign r_V_595_fu_1876_p1 = sext_ln1273_136_fu_1696_p1;

assign r_V_597_fu_1886_p1 = sext_ln1273_137_fu_1710_p1;

assign r_V_599_fu_1896_p1 = sext_ln1273_138_fu_1724_p1;

assign r_V_601_fu_2412_p1 = sext_ln1273_139_fu_2065_p1;

assign r_V_603_fu_2446_p1 = sext_ln1273_140_fu_2102_p1;

assign r_V_605_fu_2480_p1 = sext_ln1273_141_fu_2139_p1;

assign r_V_607_fu_3056_p1 = zext_ln1273_fu_2815_p1;

assign r_V_609_fu_1906_p1 = sext_ln1273_fu_1634_p1;

assign r_V_611_fu_1934_p1 = sext_ln1273_135_fu_1666_p1;

assign r_V_613_fu_1960_p1 = sext_ln1273_136_fu_1696_p1;

assign r_V_615_fu_1970_p1 = sext_ln1273_137_fu_1710_p1;

assign r_V_617_fu_1980_p1 = sext_ln1273_138_fu_1724_p1;

assign r_V_619_fu_2581_p1 = sext_ln1273_139_fu_2065_p1;

assign r_V_621_fu_2615_p1 = sext_ln1273_140_fu_2102_p1;

assign r_V_623_fu_2649_p1 = sext_ln1273_141_fu_2139_p1;

assign r_V_625_fu_3161_p1 = zext_ln1273_fu_2815_p1;

assign ret_V_255_fu_1993_p2 = (lhs_274_fu_1986_p3 + r_V_559_reg_3708);

assign ret_V_256_fu_2016_p2 = (lhs_275_fu_2008_p3 + r_V_561_reg_3713);

assign ret_V_257_fu_2039_p2 = (lhs_276_fu_2031_p3 + r_V_563_reg_3718);

assign ret_V_258_fu_2074_p2 = (lhs_277_fu_2054_p3 + r_V_565_fu_2068_p2);

assign ret_V_259_fu_2111_p2 = (lhs_278_fu_2090_p3 + r_V_567_fu_2105_p2);

assign ret_V_260_fu_2148_p2 = (lhs_279_fu_2127_p3 + r_V_569_fu_2142_p2);

assign ret_V_261_fu_1772_p2 = (lhs_281_fu_1754_p3 + r_V_575_fu_1766_p2);

assign ret_V_262_fu_2171_p2 = (lhs_282_fu_2164_p3 + r_V_577_reg_3743);

assign ret_V_263_fu_2194_p2 = (lhs_283_fu_2186_p3 + r_V_579_reg_3748);

assign ret_V_264_fu_2217_p2 = (lhs_284_fu_2209_p3 + r_V_581_reg_3753);

assign ret_V_265_fu_2249_p2 = (lhs_285_fu_2232_p3 + r_V_583_fu_2243_p2);

assign ret_V_266_fu_2283_p2 = (lhs_286_fu_2265_p3 + r_V_585_fu_2277_p2);

assign ret_V_267_fu_2317_p2 = (lhs_287_fu_2299_p3 + r_V_587_fu_2311_p2);

assign ret_V_268_fu_1856_p2 = (lhs_289_fu_1838_p3 + r_V_593_fu_1850_p2);

assign ret_V_269_fu_2340_p2 = (lhs_290_fu_2333_p3 + r_V_595_reg_3778);

assign ret_V_270_fu_2363_p2 = (lhs_291_fu_2355_p3 + r_V_597_reg_3783);

assign ret_V_271_fu_2386_p2 = (lhs_292_fu_2378_p3 + r_V_599_reg_3788);

assign ret_V_272_fu_2418_p2 = (lhs_293_fu_2401_p3 + r_V_601_fu_2412_p2);

assign ret_V_273_fu_2452_p2 = (lhs_294_fu_2434_p3 + r_V_603_fu_2446_p2);

assign ret_V_274_fu_2486_p2 = (lhs_295_fu_2468_p3 + r_V_605_fu_2480_p2);

assign ret_V_275_fu_1940_p2 = (lhs_297_fu_1922_p3 + r_V_611_fu_1934_p2);

assign ret_V_276_fu_2509_p2 = (lhs_298_fu_2502_p3 + r_V_613_reg_3813);

assign ret_V_277_fu_2532_p2 = (lhs_299_fu_2524_p3 + r_V_615_reg_3818);

assign ret_V_278_fu_2555_p2 = (lhs_300_fu_2547_p3 + r_V_617_reg_3823);

assign ret_V_279_fu_2587_p2 = (lhs_301_fu_2570_p3 + r_V_619_fu_2581_p2);

assign ret_V_280_fu_2621_p2 = (lhs_302_fu_2603_p3 + r_V_621_fu_2615_p2);

assign ret_V_281_fu_2655_p2 = (lhs_303_fu_2637_p3 + r_V_623_fu_2649_p2);

assign ret_V_fu_1676_p2 = (lhs_fu_1654_p3 + r_V_557_fu_1670_p2);

assign select_ln75_1_fu_1223_p3 = ((icmp_ln77_fu_1209_p2[0:0] == 1'b1) ? add_ln75_fu_1203_p2 : ap_sig_allocacmp_q_patch_base_2);

assign select_ln75_2_fu_1241_p3 = ((icmp_ln77_fu_1209_p2[0:0] == 1'b1) ? cmp31_not_mid139_fu_1235_p2 : brmerge_fu_1182_p2);

assign select_ln75_3_fu_1253_p3 = ((icmp_ln77_fu_1209_p2[0:0] == 1'b1) ? 2'd0 : empty_205_fu_1249_p1);

assign select_ln75_fu_1215_p3 = ((icmp_ln77_fu_1209_p2[0:0] == 1'b1) ? 8'd0 : ap_sig_allocacmp_k_patch_3);

assign select_ln77_1_fu_1337_p3 = ((and_ln75_fu_1273_p2[0:0] == 1'b1) ? brmerge_mid1_fu_1331_p2 : select_ln75_2_fu_1241_p3);

assign select_ln77_2_fu_1349_p3 = ((and_ln75_fu_1273_p2[0:0] == 1'b1) ? empty_206_fu_1345_p1 : select_ln75_3_fu_1253_p3);

assign select_ln77_3_fu_1357_p3 = ((and_ln75_fu_1273_p2[0:0] == 1'b1) ? add_ln77_fu_1279_p2 : select_ln75_fu_1215_p3);

assign select_ln77_4_fu_1377_p3 = ((icmp_ln77_fu_1209_p2[0:0] == 1'b1) ? 13'd1 : add_ln77_1_fu_1371_p2);

assign select_ln77_fu_1291_p3 = ((or_ln77_fu_1285_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_dim_block_load);

assign sext_ln1273_135_fu_1666_p1 = $signed(tmp_196_fu_1580_p4);

assign sext_ln1273_136_fu_1696_p1 = $signed(tmp_197_fu_1590_p4);

assign sext_ln1273_137_fu_1710_p1 = $signed(tmp_198_fu_1600_p4);

assign sext_ln1273_138_fu_1724_p1 = $signed(tmp_199_fu_1610_p4);

assign sext_ln1273_139_fu_2065_p1 = $signed(tmp_200_reg_3683);

assign sext_ln1273_140_fu_2102_p1 = $signed(trunc_ln91_6_reg_3673);

assign sext_ln1273_141_fu_2139_p1 = $signed(trunc_ln91_7_reg_3678);

assign sext_ln1273_fu_1634_p1 = $signed(trunc_ln91_fu_1556_p1);

assign sext_ln813_44_fu_2864_p1 = attn_addend_V_1_fu_2825_p4;

assign sext_ln813_45_fu_2983_p1 = lhs_288_fu_2971_p5;

assign sext_ln813_46_fu_2987_p1 = attn_addend_V_3_fu_2957_p4;

assign sext_ln813_47_fu_3088_p1 = lhs_296_fu_3076_p5;

assign sext_ln813_48_fu_3092_p1 = attn_addend_V_5_fu_3062_p4;

assign sext_ln813_49_fu_3193_p1 = lhs_304_fu_3181_p5;

assign sext_ln813_50_fu_3197_p1 = attn_addend_V_7_fu_3167_p4;

assign sext_ln813_fu_2860_p1 = lhs_280_fu_2848_p5;

assign sext_ln818_1_fu_2967_p1 = attn_addend_V_3_fu_2957_p4;

assign sext_ln818_2_fu_3072_p1 = attn_addend_V_5_fu_3062_p4;

assign sext_ln818_3_fu_3177_p1 = attn_addend_V_7_fu_3167_p4;

assign sext_ln818_fu_2835_p1 = attn_addend_V_1_fu_2825_p4;

assign start_out = real_start;

assign sub_ln1420_14_fu_2991_p2 = ($signed(33'd0) - $signed(sext_ln813_45_fu_2983_p1));

assign sub_ln1420_15_fu_3096_p2 = ($signed(33'd0) - $signed(sext_ln813_47_fu_3088_p1));

assign sub_ln1420_16_fu_3201_p2 = ($signed(33'd0) - $signed(sext_ln813_49_fu_3193_p1));

assign sub_ln1420_fu_2868_p2 = ($signed(33'd0) - $signed(sext_ln813_fu_2860_p1));

assign tmp_196_fu_1580_p4 = {{k_stream_dout[63:32]}};

assign tmp_197_fu_1590_p4 = {{k_stream_dout[95:64]}};

assign tmp_198_fu_1600_p4 = {{k_stream_dout[127:96]}};

assign tmp_199_fu_1610_p4 = {{k_stream_dout[159:128]}};

assign tmp_201_fu_3263_p3 = {{attn_blocks_V_36_fu_3134_p3}, {attn_blocks_V_37_fu_3142_p3}};

assign tmp_202_fu_3275_p3 = {{attn_blocks_V_31_fu_3029_p3}, {attn_blocks_V_32_fu_3037_p3}};

assign tmp_203_fu_3287_p3 = {{attn_blocks_V_26_fu_2924_p3}, {attn_blocks_V_27_fu_2932_p3}};

assign tmp_204_fu_3299_p10 = {{{{{{{{{attn_blocks_V_41_fu_3239_p3}, {attn_blocks_V_42_fu_3247_p3}}, {attn_blocks_V_43_fu_3255_p3}}, {zext_ln133_fu_3271_p1}}, {attn_blocks_V_38_fu_3150_p3}}, {zext_ln133_1_fu_3283_p1}}, {attn_blocks_V_33_fu_3045_p3}}, {zext_ln133_2_fu_3295_p1}}, {attn_blocks_V_28_fu_2940_p3}};

assign tmp_471_fu_1160_p4 = {{ap_sig_allocacmp_k_patch_3[7:2]}};

assign tmp_472_fu_1309_p4 = {{add_ln77_fu_1279_p2[7:2]}};

assign tmp_480_fu_1644_p4 = {{r_V_555_fu_1638_p2[53:22]}};

assign tmp_482_fu_1998_p4 = {{ret_V_255_fu_1993_p2[53:22]}};

assign tmp_483_fu_2021_p4 = {{ret_V_256_fu_2016_p2[53:22]}};

assign tmp_484_fu_2044_p4 = {{ret_V_257_fu_2039_p2[53:22]}};

assign tmp_485_fu_2080_p4 = {{ret_V_258_fu_2074_p2[53:22]}};

assign tmp_486_fu_2117_p4 = {{ret_V_259_fu_2111_p2[53:22]}};

assign tmp_487_fu_1744_p4 = {{r_V_573_fu_1738_p2[53:22]}};

assign tmp_489_fu_2176_p4 = {{ret_V_262_fu_2171_p2[53:22]}};

assign tmp_490_fu_2199_p4 = {{ret_V_263_fu_2194_p2[53:22]}};

assign tmp_491_fu_2222_p4 = {{ret_V_264_fu_2217_p2[53:22]}};

assign tmp_492_fu_2255_p4 = {{ret_V_265_fu_2249_p2[53:22]}};

assign tmp_493_fu_2289_p4 = {{ret_V_266_fu_2283_p2[53:22]}};

assign tmp_494_fu_1828_p4 = {{r_V_591_fu_1822_p2[53:22]}};

assign tmp_496_fu_2345_p4 = {{ret_V_269_fu_2340_p2[53:22]}};

assign tmp_497_fu_2368_p4 = {{ret_V_270_fu_2363_p2[53:22]}};

assign tmp_498_fu_2391_p4 = {{ret_V_271_fu_2386_p2[53:22]}};

assign tmp_499_fu_2424_p4 = {{ret_V_272_fu_2418_p2[53:22]}};

assign tmp_500_fu_2458_p4 = {{ret_V_273_fu_2452_p2[53:22]}};

assign tmp_501_fu_1912_p4 = {{r_V_609_fu_1906_p2[53:22]}};

assign tmp_503_fu_2514_p4 = {{ret_V_276_fu_2509_p2[53:22]}};

assign tmp_504_fu_2537_p4 = {{ret_V_277_fu_2532_p2[53:22]}};

assign tmp_505_fu_2560_p4 = {{ret_V_278_fu_2555_p2[53:22]}};

assign tmp_506_fu_2593_p4 = {{ret_V_279_fu_2587_p2[53:22]}};

assign tmp_507_fu_2627_p4 = {{ret_V_280_fu_2621_p2[53:22]}};

assign trunc_ln87_fu_1445_p1 = q_stream_dout[31:0];

assign trunc_ln91_fu_1556_p1 = k_stream_dout[31:0];

assign trunc_ln_fu_2839_p4 = {{select_ln77_reg_3497_pp0_iter4_reg[4:3]}};

assign xor_ln75_fu_1261_p2 = (icmp_ln77_fu_1209_p2 ^ 1'd1);

assign zext_ln1273_fu_2815_p1 = attn_scale_V;

assign zext_ln133_1_fu_3283_p1 = tmp_202_fu_3275_p3;

assign zext_ln133_2_fu_3295_p1 = tmp_203_fu_3287_p3;

assign zext_ln133_fu_3271_p1 = tmp_201_fu_3263_p3;

assign zext_ln75_1_fu_1231_p1 = select_ln75_1_fu_1223_p3;

assign zext_ln75_fu_1146_p1 = ap_sig_allocacmp_q_patch_base_2;

assign zext_ln77_1_fu_1299_p1 = add_ln77_fu_1279_p2;

assign zext_ln77_fu_1150_p1 = ap_sig_allocacmp_k_patch_3;

assign zext_ln79_fu_1410_p1 = select_ln77_reg_3497;

always @ (posedge ap_clk) begin
    zext_ln79_reg_3513[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln79_reg_3513_pp0_iter2_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
end

endmodule //ViT_act_compute_q_matmul_k_5
