INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/BranchAndGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchAndGate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/EXMEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
ERROR: [VRFC 10-91] memor1y is not declared [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/InstructionMemory.v:53]
ERROR: [VRFC 10-2787] module InstructionMemory ignored due to previous errors [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/InstructionMemory.v:39]
