<RTL_SPEC>

    <!-- 读操作接口（f寄存器） -->
    <FUNCTION name="compute_sc" module="compute_sc">
        <ATTRIBUTES>
            <IS_STALL_FREE value="yes"/>
            <IS_FIXED_LATENCY value="yes"/>
            <EXPECTED_LATENCY value="5"/> <!-- 5 cycle to complete -->
            <CAPACITY value="5"/>
            <HAS_SIDE_EFFECTS value="no"/>
            <ALLOW_MERGING value="yes"/>
        </ATTRIBUTES>
        <INTERFACE>
            <AVALON port="clock" type="clock"/>
            <AVALON port="resetn" type="resetn"/>
            <AVALON port="ivalid" type="ivalid"/>
            <AVALON port="iready" type="iready"/>
            <AVALON port="ovalid" type="ovalid"/>
            <AVALON port="oready" type="oready"/>
            <INPUT port="a_x" width="64"/> 
            <INPUT port="a_y" width="32"/> 
            <INPUT port="ri" width="64"/> 
            <INPUT port="qi" width="32"/> 
            <INPUT port="q_span" width="32"/> 
            <INPUT port="avg_qspan" width="32"/> 
            <INPUT port="max_dist_x" width="32"/> 
            <INPUT port="max_dist_y" width="32"/> 
            <INPUT port="bw" width="32"/>  

            <OUTPUT port="data_return" width="32"/> 
        </INTERFACE>
        <C_MODEL>
            <FILE name="c_model.cl"/>
        </C_MODEL>
        <REQUIREMENTS>
            <FILE name="compute_sc.v"/>
            <FILE name="ilog2_32.v"/>
        </REQUIREMENTS>
        <RESOURCES>
            <ALUTS value="343"/>
            <FFS value="430"/>
            <RAMS value="0"/>
            <MLABS value="0"/>
            <DSPS value="1"/>
        </RESOURCES>
    </FUNCTION>


</RTL_SPEC>