INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-3248] data object 'dinstOut' is already declared [C:/Users/booth/Projects/cmpen331/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/testbench.v:37]
WARNING: [VRFC 10-9364] second declaration of 'dinstOut' is ignored [C:/Users/booth/Projects/cmpen331/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/testbench.v:37]
