// Seed: 3704190649
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  input id_7;
  input id_6;
  inout id_5;
  output id_4;
  output id_3;
  output id_2;
  input id_1;
  logic id_8 = {id_6 == id_1 + 0 - 1 - id_6, 1'h0};
endmodule
