INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/cam_reg_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_reg_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/camera_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/camera_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/graycounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module graycounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/rgb2gray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/sccb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/camera_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
WARNING: [VRFC 10-1195] overwriting previous definition of module clk_div [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/clk_div.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/Multiplexer_Packet_Former.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_Packet_Former
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/Scaler_Streamer_Top_Block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scaler_Streamer_Top_Block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/TempImgCreator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TempImgCreator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/Sync_245_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_245_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sim_1/new/receiver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sim_1/new/sccb_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccb_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sim_1/new/cam1_gray_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam1_gray_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sim_1/new/fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sim_1/new/rgb_to_gray_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_to_gray_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sim_1/new/cam_sys_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_sys_tb
