# ðŸŽ¥ SAP-1 Microprocessor â€” Demonstration Videos

This repository includes two full documentation videos showing the working and internal explanation of the **SAP-1 Microprocessor Project**  
developed by **Yeasir Mahmud (ID: 2008036)** under the course **VLSI Technology Sessional (ETE 404)** at **CUET**.

---

## ðŸ”¹ Video 1 â€“ Manual SAP-1 Implementation and Working
**Description:**  
Covers the complete **Manual Mode** operation of the SAP-1 CPU in Logisim Evolution.  
Explains each subcircuit in order â€” including Program Counter, MAR, ALU, Instruction Register, Decoder, Ring Counter,  
and the Hardwired Control Sequencer â€” with step-by-step program execution.

ðŸ“º **Watch here:**  
ðŸ‘‰ [https://youtu.be/Qg41prMnh7M?si=I5qifFfr43NMmPTR](https://youtu.be/Qg41prMnh7M?si=I5qifFfr43NMmPTR)

---

## ðŸ”¹ Video 2 â€“ Automatic SAP-1 (Instruction Loader & Control Sequencer)
**Description:**  
Demonstrates the **Automatic Mode** of the SAP-1 CPU.  
Shows the working of the **Instruction Loader**, the **I1/I2 handshake mechanism**, and  
how the **Control Sequencer** and **Ring Counter** synchronize during auto program execution.

ðŸ“º **Watch here:**  
ðŸ‘‰ [https://youtu.be/Fg9NOlhEnMM?si=H7XgJqqebU_cU_0Q](https://youtu.be/Fg9NOlhEnMM?si=H7XgJqqebU_cU_0Q)

---

## ðŸ§  Summary
Both videos demonstrate the key modules:
- **Ring Counter** â€“ Generates timing pulses (T1â€“T6)  
- **Instruction Decoder** â€“ Converts opcode into one-hot control lines  
- **Control Sequencer** â€“ Hardwired logic generating all enable signals  
- **Instruction Loader** â€“ Automates ROM to SRAM data transfer

---

ðŸ“˜ **Project Repository:**  
[https://github.com/yeasirmahmud01/SAP_1_2008036](https://github.com/yeasirmahmud01/SAP_1_2008036)

---

*Â© 2025 Yeasir Mahmud â€” CUET, Department of Electronics and Telecommunication Engineering*
