#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Tue Dec  5 15:04:00 2017
# Process ID: 3184
# Current directory: C:/Users/Anahit Sarao/Desktop/SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5280 C:\Users\Anahit Sarao\Desktop\SOC\SOC.xpr
# Log file: C:/Users/Anahit Sarao/Desktop/SOC/vivado.log
# Journal file: C:/Users/Anahit Sarao/Desktop/SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Anahit Sarao/Desktop/SOC/SOC.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Nhu/140 labs/SOC' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'SOC.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 797.789 ; gain = 123.473
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anahit Sarao/Desktop/SOC/SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'GPIO_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Anahit Sarao/Desktop/SOC/SOC.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anahit Sarao/Desktop/SOC/SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GPIO_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anahit Sarao/Desktop/SOC/SOC.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO_decoder
INFO: [VRFC 10-311] analyzing module GPIO_MUX
INFO: [VRFC 10-311] analyzing module GPIO_reg
INFO: [VRFC 10-311] analyzing module GPIO_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anahit Sarao/Desktop/SOC/SOC.srcs/sim_1/new/GPIO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anahit Sarao/Desktop/SOC/SOC.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anahit Sarao/Desktop/SOC/SOC.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto b6e0d17acbdc41c19132b76af761a469 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GPIO_tb_behav xil_defaultlib.GPIO_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.GPIO_decoder
Compiling module xil_defaultlib.GPIO_reg
Compiling module xil_defaultlib.GPIO_MUX
Compiling module xil_defaultlib.GPIO_top
Compiling module xil_defaultlib.GPIO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot GPIO_tb_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Anahit -notrace
couldn't read file "C:/Users/Anahit": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Dec  5 15:05:56 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Anahit Sarao/Desktop/SOC/SOC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "GPIO_tb_behav -key {Behavioral:sim_1:Functional:GPIO_tb} -tclbatch {GPIO_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source GPIO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
GPIO test is successful
INFO: [USF-XSim-96] XSim completed. Design snapshot 'GPIO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 802.555 ; gain = 4.078
