v 4
file . "../core_vhdl_files/adder.vhdl" "17794d357592c9a9177876d4cfd465d42954e46c" "20260204044209.242":
  entity adder_32 at 3( 89) + 0 on 145;
  architecture behavioral of adder_32 at 16( 421) + 0 on 146;
file . "testbench.vhdl" "41a554528edad8fdf90fb308f5ec10b2982f4444" "20260204044209.827":
  entity testbench at 2( 13) + 0 on 151;
  architecture behavioral of testbench at 8( 119) + 0 on 152;
file . "controller.vhdl" "7f65d0ba3a8d8ec87de011f3d15bda6756d97fc7" "20260204035107.090":
  entity controller at 2( 18) + 0 on 35;
  architecture behavioral of controller at 97( 3442) + 0 on 36;
file . "datapath_gen.vhdl" "a512f38f0084c3c784c1703f769e4627a36a5353" "20260204035107.319":
  entity datapath at 2( 29) + 0 on 37;
  architecture behavioral of datapath at 99( 3429) + 0 on 38;
file . "design.vhdl" "25209b9a1de7cc8169491300419aa5a1da545ae3" "20260204044209.303":
  entity design at 2( 48) + 0 on 149;
  architecture behavioral of design at 12( 275) + 0 on 150;
file . "ram.vhdl" "419ba45809492287d0bded4c73df305150f3a756" "20260204041222.936":
  entity ram at 2( 70) + 0 on 73;
  architecture behavioral of ram at 21( 454) + 0 on 74;
file . "../core_vhdl_files/dual_port_ram.vhdl" "36655bd31250679311fb52a799d012e7bb69cb66" "20260204044209.162":
  entity dual_port_ram at 21( 678) + 0 on 143;
  architecture arch of dual_port_ram at 42( 1220) + 0 on 144;
file . "../core_vhdl_files/multiplier.vhdl" "c84278452c4dd17b6a3caa5f4aa0c8763c698973" "20260204044209.270":
  entity multiplier_32 at 3( 90) + 0 on 147;
  architecture behavioral of multiplier_32 at 16( 432) + 0 on 148;
