<profile>

<section name = "Vivado HLS Report for 'MinMaxLoc'" level="0">
<item name = "Date">Tue Mar 24 00:13:12 2020
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">YCrCbGuass</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 6.98, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">348482, 348482, 348482, 348482, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">348480, 348480, 484, -, -, 720, no</column>
<column name=" + loop_width">481, 481, 3, 1, 1, 480, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 387</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 0, 200, 276</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 123</column>
<column name="Register">-, -, 264, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="ImgProcess_Top_fpkbM_U69">ImgProcess_Top_fpkbM, 0, 0, 100, 138</column>
<column name="ImgProcess_Top_fpkbM_U70">ImgProcess_Top_fpkbM, 0, 0, 100, 138</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_150_p2">+, 0, 0, 17, 10, 1</column>
<column name="j_V_fu_162_p2">+, 0, 0, 16, 9, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">and, 0, 0, 8, 1, 1</column>
<column name="brmerge35_demorgan_i_fu_267_p2">and, 0, 0, 8, 1, 1</column>
<column name="brmerge_demorgan_i_fu_203_p2">and, 0, 0, 8, 1, 1</column>
<column name="exitcond139_i_i_fu_144_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="exitcond_i_i_fu_156_p2">icmp, 0, 0, 13, 9, 7</column>
<column name="tmp_38_i_fu_233_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_41_i_fu_246_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_44_i_fu_285_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_47_i_fu_298_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state7">or, 0, 0, 8, 1, 1</column>
<column name="p_max_val_4_i_i_fu_311_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_min_val_4_i_i_fu_259_p3">select, 0, 0, 32, 1, 32</column>
<column name="s_val_0_i_f_assign_1_fu_252_p3">select, 0, 0, 32, 1, 32</column>
<column name="s_val_0_i_f_assign_2_fu_291_p3">select, 0, 0, 32, 1, 32</column>
<column name="s_val_0_i_f_assign_3_fu_304_p3">select, 0, 0, 32, 1, 32</column>
<column name="s_val_0_i_f_assign_s_fu_239_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 8, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="max_val_out_blk_n">9, 2, 1, 2</column>
<column name="min_val_out_blk_n">9, 2, 1, 2</column>
<column name="src_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="t_V_10_reg_109">9, 2, 9, 18</column>
<column name="t_V_reg_98">9, 2, 10, 20</column>
<column name="v_assign_1_fu_70">9, 2, 32, 64</column>
<column name="v_assign_fu_74">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_exitcond_i_i_reg_362">1, 0, 1, 0</column>
<column name="exitcond_i_i_reg_362">1, 0, 1, 0</column>
<column name="i_V_reg_347">10, 0, 10, 0</column>
<column name="max_val_dc_reg_357">64, 0, 64, 0</column>
<column name="min_val_dc_reg_352">64, 0, 64, 0</column>
<column name="t_V_10_reg_109">9, 0, 9, 0</column>
<column name="t_V_reg_98">10, 0, 10, 0</column>
<column name="tmp_43_reg_371">32, 0, 32, 0</column>
<column name="v_assign_1_fu_70">32, 0, 32, 0</column>
<column name="v_assign_fu_74">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, MinMaxLoc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, MinMaxLoc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, MinMaxLoc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, MinMaxLoc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, MinMaxLoc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, MinMaxLoc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, MinMaxLoc, return value</column>
<column name="src_data_stream_V_dout">in, 32, ap_fifo, src_data_stream_V, pointer</column>
<column name="src_data_stream_V_empty_n">in, 1, ap_fifo, src_data_stream_V, pointer</column>
<column name="src_data_stream_V_read">out, 1, ap_fifo, src_data_stream_V, pointer</column>
<column name="min_val_out_din">out, 64, ap_fifo, min_val_out, pointer</column>
<column name="min_val_out_full_n">in, 1, ap_fifo, min_val_out, pointer</column>
<column name="min_val_out_write">out, 1, ap_fifo, min_val_out, pointer</column>
<column name="max_val_out_din">out, 64, ap_fifo, max_val_out, pointer</column>
<column name="max_val_out_full_n">in, 1, ap_fifo, max_val_out, pointer</column>
<column name="max_val_out_write">out, 1, ap_fifo, max_val_out, pointer</column>
</table>
</item>
</section>
</profile>
