[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~FifoBufferRdyVld|FifoBufferRdyVld>io_ReaderInterface_bits",
    "sources":[
      "~FifoBufferRdyVld|FifoBufferRdyVld>io_ReaderInterface_valid",
      "~FifoBufferRdyVld|FifoBufferRdyVld>io_ReaderInterface_ready"
    ]
  }
]