// Seed: 3545706671
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    input tri id_2,
    output supply1 id_3
);
  assign id_1#(
      .id_0(1'b0),
      .id_0(1),
      .id_2(1 != ~1)
  ) = id_2 | id_2;
  wire id_5;
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1,
    input  uwire id_2,
    input  uwire id_3
    , id_8,
    input  wire  id_4,
    input  uwire id_5,
    output uwire id_6
);
  initial begin
    id_8 <= 1;
    id_1 <= 1;
  end
  module_0(
      id_2, id_6, id_5, id_6
  );
endmodule
