

================================================================
== Vitis HLS Report for 'fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1'
================================================================
* Date:           Thu May  9 14:11:21 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D1
* Solution:       comb_14 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.483 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_1  |       10|       10|         2|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1543|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    58|       0|    1180|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     126|    -|
|Register         |        -|     -|     968|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    58|     968|    2849|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U30  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U31  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U32  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U33  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U34  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U35  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U36  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U37  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U38  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U39  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32s_6ns_32_1_1_U40    |mul_32s_6ns_32_1_1    |        0|   2|  0|  20|    0|
    |mul_32s_6ns_32_1_1_U41    |mul_32s_6ns_32_1_1    |        0|   2|  0|  20|    0|
    |mul_32s_6ns_32_1_1_U42    |mul_32s_6ns_32_1_1    |        0|   2|  0|  20|    0|
    |mul_32s_6ns_32_1_1_U43    |mul_32s_6ns_32_1_1    |        0|   2|  0|  20|    0|
    |mul_7s_32s_32_1_1_U25     |mul_7s_32s_32_1_1     |        0|   2|  0|  20|    0|
    |mul_7s_32s_32_1_1_U26     |mul_7s_32s_32_1_1     |        0|   2|  0|  20|    0|
    |mul_7s_32s_32_1_1_U27     |mul_7s_32s_32_1_1     |        0|   2|  0|  20|    0|
    |mul_7s_32s_32_1_1_U28     |mul_7s_32s_32_1_1     |        0|   2|  0|  20|    0|
    |mul_7s_32s_32_1_1_U29     |mul_7s_32s_32_1_1     |        0|   2|  0|  20|    0|
    |mux_10_4_32_1_1_U44       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U45       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U46       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U48       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U50       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U52       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U54       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U56       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U58       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U59       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U60       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_4_2_32_1_1_U57        |mux_4_2_32_1_1        |        0|   0|  0|  20|    0|
    |mux_5_3_32_1_1_U55        |mux_5_3_32_1_1        |        0|   0|  0|  26|    0|
    |mux_6_3_32_1_1_U53        |mux_6_3_32_1_1        |        0|   0|  0|  31|    0|
    |mux_7_3_32_1_1_U51        |mux_7_3_32_1_1        |        0|   0|  0|  37|    0|
    |mux_8_3_32_1_1_U49        |mux_8_3_32_1_1        |        0|   0|  0|  43|    0|
    |mux_9_4_32_1_1_U47        |mux_9_4_32_1_1        |        0|   0|  0|  49|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|  58|  0|1180|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln49_1_fu_696_p2      |         +|   0|  0|  12|           4|           2|
    |add_ln49_2_fu_765_p2      |         +|   0|  0|  12|           4|           2|
    |add_ln49_3_fu_847_p2      |         +|   0|  0|  12|           4|           3|
    |add_ln49_4_fu_914_p2      |         +|   0|  0|  12|           4|           3|
    |add_ln49_5_fu_993_p2      |         +|   0|  0|  12|           4|           3|
    |add_ln49_6_fu_1056_p2     |         +|   0|  0|  12|           5|           3|
    |add_ln49_7_fu_1116_p2     |         +|   0|  0|  12|           5|           4|
    |add_ln49_fu_526_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln55_1_fu_1252_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln55_2_fu_1262_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln55_3_fu_1272_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln55_4_fu_1282_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln55_5_fu_1292_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln55_6_fu_1302_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln55_7_fu_1312_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln55_8_fu_1322_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln55_9_fu_1332_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln55_fu_599_p2        |         +|   0|  0|  71|          64|          64|
    |tmp_10_fu_960_p6          |         -|   0|  0|  12|           4|           3|
    |tmp_11_fu_1011_p11        |         -|   0|  0|  12|           3|           4|
    |tmp_13_fu_1074_p11        |         -|   0|  0|  12|           4|           4|
    |tmp_14_fu_1134_p11        |         -|   0|  0|  12|           4|           4|
    |tmp_15_fu_1173_p11        |         -|   0|  0|  12|           4|           4|
    |tmp_1_fu_578_p11          |         -|   0|  0|  12|           4|           4|
    |tmp_2_fu_617_p11          |         -|   0|  0|  12|           2|           4|
    |tmp_3_fu_659_p10          |         -|   0|  0|  12|           5|           4|
    |tmp_4_fu_932_p11          |         -|   0|  0|  12|           3|           4|
    |tmp_5_fu_714_p11          |         -|   0|  0|  12|           1|           4|
    |tmp_7_fu_783_p11          |         -|   0|  0|  12|           1|           4|
    |tmp_8_fu_812_p8           |         -|   0|  0|  10|           3|           3|
    |tmp_s_fu_894_p7           |         -|   0|  0|  10|           3|           3|
    |icmp_ln35_fu_520_p2       |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln49_1_fu_702_p2     |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln49_2_fu_771_p2     |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln49_3_fu_853_p2     |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln49_4_fu_920_p2     |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln49_5_fu_999_p2     |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln49_6_fu_1062_p2    |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln49_7_fu_1122_p2    |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln49_8_fu_1161_p2    |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln49_fu_605_p2       |      icmp|   0|  0|  12|           4|           4|
    |select_ln49_1_fu_757_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln49_2_fu_839_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln49_3_fu_906_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln49_4_fu_985_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln49_5_fu_1048_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln49_6_fu_1108_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln49_7_fu_1153_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln49_8_fu_1203_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln49_fu_688_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln51_fu_640_p3     |    select|   0|  0|   6|           1|           6|
    |select_ln55_1_fu_831_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln55_2_fu_977_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln55_3_fu_1100_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln55_4_fu_1196_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln55_fu_680_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |tmp_12_fu_1038_p5         |       xor|   0|  0|   2|           2|           2|
    |tmp_6_fu_743_p9           |       xor|   0|  0|   3|           3|           2|
    |tmp_9_fu_865_p11          |       xor|   0|  0|   4|           4|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|1543|         782|        1209|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add7111_fu_148           |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |empty_22_fu_156          |   9|          2|   64|        128|
    |empty_23_fu_160          |   9|          2|   64|        128|
    |empty_24_fu_164          |   9|          2|   64|        128|
    |empty_25_fu_168          |   9|          2|   64|        128|
    |empty_26_fu_172          |   9|          2|   64|        128|
    |empty_27_fu_176          |   9|          2|   64|        128|
    |empty_28_fu_180          |   9|          2|   64|        128|
    |empty_29_fu_184          |   9|          2|   64|        128|
    |empty_fu_152             |   9|          2|   64|        128|
    |i1_fu_188                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 126|         28|  647|       1294|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add7111_fu_148           |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |empty_22_fu_156          |  64|   0|   64|          0|
    |empty_23_fu_160          |  64|   0|   64|          0|
    |empty_24_fu_164          |  64|   0|   64|          0|
    |empty_25_fu_168          |  64|   0|   64|          0|
    |empty_26_fu_172          |  64|   0|   64|          0|
    |empty_27_fu_176          |  64|   0|   64|          0|
    |empty_28_fu_180          |  64|   0|   64|          0|
    |empty_29_fu_184          |  64|   0|   64|          0|
    |empty_fu_152             |  64|   0|   64|          0|
    |i1_fu_188                |   4|   0|    4|          0|
    |select_ln49_1_reg_1723   |  32|   0|   32|          0|
    |select_ln49_2_reg_1728   |  32|   0|   32|          0|
    |select_ln49_3_reg_1733   |  32|   0|   32|          0|
    |select_ln49_4_reg_1738   |  32|   0|   32|          0|
    |select_ln49_5_reg_1743   |  32|   0|   32|          0|
    |select_ln49_6_reg_1748   |  32|   0|   32|          0|
    |select_ln49_7_reg_1753   |  32|   0|   32|          0|
    |select_ln49_8_reg_1758   |  32|   0|   32|          0|
    |select_ln49_reg_1718     |  32|   0|   32|          0|
    |zext_ln55_reg_1705       |  32|   0|   64|         32|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 968|   0| 1000|         32|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1|  return value|
|arg1_r_reload       |   in|   32|     ap_none|                                  arg1_r_reload|        scalar|
|arg1_r_1_reload     |   in|   32|     ap_none|                                arg1_r_1_reload|        scalar|
|arg1_r_2_reload     |   in|   32|     ap_none|                                arg1_r_2_reload|        scalar|
|arg1_r_3_reload     |   in|   32|     ap_none|                                arg1_r_3_reload|        scalar|
|arg1_r_4_reload     |   in|   32|     ap_none|                                arg1_r_4_reload|        scalar|
|arg1_r_5_reload     |   in|   32|     ap_none|                                arg1_r_5_reload|        scalar|
|arg1_r_6_reload     |   in|   32|     ap_none|                                arg1_r_6_reload|        scalar|
|arg1_r_7_reload     |   in|   32|     ap_none|                                arg1_r_7_reload|        scalar|
|arg1_r_8_reload     |   in|   32|     ap_none|                                arg1_r_8_reload|        scalar|
|arg1_r_9_reload     |   in|   32|     ap_none|                                arg1_r_9_reload|        scalar|
|arg2_r_reload       |   in|   32|     ap_none|                                  arg2_r_reload|        scalar|
|arg2_r_1_reload     |   in|   32|     ap_none|                                arg2_r_1_reload|        scalar|
|arg2_r_2_reload     |   in|   32|     ap_none|                                arg2_r_2_reload|        scalar|
|arg2_r_3_reload     |   in|   32|     ap_none|                                arg2_r_3_reload|        scalar|
|arg2_r_4_reload     |   in|   32|     ap_none|                                arg2_r_4_reload|        scalar|
|arg2_r_5_reload     |   in|   32|     ap_none|                                arg2_r_5_reload|        scalar|
|arg2_r_6_reload     |   in|   32|     ap_none|                                arg2_r_6_reload|        scalar|
|arg2_r_7_reload     |   in|   32|     ap_none|                                arg2_r_7_reload|        scalar|
|arg2_r_8_reload     |   in|   32|     ap_none|                                arg2_r_8_reload|        scalar|
|arg2_r_9_reload     |   in|   32|     ap_none|                                arg2_r_9_reload|        scalar|
|p_out               |  out|   64|      ap_vld|                                          p_out|       pointer|
|p_out_ap_vld        |  out|    1|      ap_vld|                                          p_out|       pointer|
|p_out1              |  out|   64|      ap_vld|                                         p_out1|       pointer|
|p_out1_ap_vld       |  out|    1|      ap_vld|                                         p_out1|       pointer|
|p_out2              |  out|   64|      ap_vld|                                         p_out2|       pointer|
|p_out2_ap_vld       |  out|    1|      ap_vld|                                         p_out2|       pointer|
|p_out3              |  out|   64|      ap_vld|                                         p_out3|       pointer|
|p_out3_ap_vld       |  out|    1|      ap_vld|                                         p_out3|       pointer|
|p_out4              |  out|   64|      ap_vld|                                         p_out4|       pointer|
|p_out4_ap_vld       |  out|    1|      ap_vld|                                         p_out4|       pointer|
|p_out5              |  out|   64|      ap_vld|                                         p_out5|       pointer|
|p_out5_ap_vld       |  out|    1|      ap_vld|                                         p_out5|       pointer|
|p_out6              |  out|   64|      ap_vld|                                         p_out6|       pointer|
|p_out6_ap_vld       |  out|    1|      ap_vld|                                         p_out6|       pointer|
|p_out7              |  out|   64|      ap_vld|                                         p_out7|       pointer|
|p_out7_ap_vld       |  out|    1|      ap_vld|                                         p_out7|       pointer|
|p_out8              |  out|   64|      ap_vld|                                         p_out8|       pointer|
|p_out8_ap_vld       |  out|    1|      ap_vld|                                         p_out8|       pointer|
|add7111_out         |  out|   64|      ap_vld|                                    add7111_out|       pointer|
|add7111_out_ap_vld  |  out|    1|      ap_vld|                                    add7111_out|       pointer|
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+

