cocci_test_suite() {
	u32 cocci_id/* drivers/gpu/drm/ast/ast_post.c 809 */[2];
	struct ast2300_dram_param *cocci_id/* drivers/gpu/drm/ast/ast_post.c 807 */;
	const u8 *cocci_id/* drivers/gpu/drm/ast/ast_post.c 79 */;
	u16 cocci_id/* drivers/gpu/drm/ast/ast_post.c 757 */;
	char cocci_id/* drivers/gpu/drm/ast/ast_post.c 723 */[2][76];
	u16 cocci_id/* drivers/gpu/drm/ast/ast_post.c 722 */[32][2][2];
	const u8 cocci_id/* drivers/gpu/drm/ast/ast_post.c 70 */[];
	int cocci_id/* drivers/gpu/drm/ast/ast_post.c 537 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/ast/ast_post.c 48 */;
	void cocci_id/* drivers/gpu/drm/ast/ast_post.c 48 */;
	const u32 cocci_id/* drivers/gpu/drm/ast/ast_post.c 441 */[8];
	struct ast2300_dram_param {
		u32 dram_type;
		u32 dram_chipid;
		u32 dram_freq;
		u32 vram_size;
		u32 odt;
		u32 wodt;
		u32 rodt;
		u32 dram_config;
		u32 reg_PERIOD;
		u32 reg_MADJ;
		u32 reg_SADJ;
		u32 reg_MRS;
		u32 reg_EMRS;
		u32 reg_AC1;
		u32 reg_AC2;
		u32 reg_DQSIC;
		u32 reg_DRV;
		u32 reg_IOZ;
		u32 reg_DQIDLY;
		u32 reg_FREQ;
		u32 madj_max;
		u32 dll2_finetune_step;
	} cocci_id/* drivers/gpu/drm/ast/ast_post.c 403 */;
	void cocci_id/* drivers/gpu/drm/ast/ast_post.c 37 */(struct drm_device *dev);
	const struct ast_dramstruct *cocci_id/* drivers/gpu/drm/ast/ast_post.c 282 */;
	u8 cocci_id/* drivers/gpu/drm/ast/ast_post.c 280 */;
	u32 cocci_id/* drivers/gpu/drm/ast/ast_post.c 247 */[4];
	u32 cocci_id/* drivers/gpu/drm/ast/ast_post.c 2007 */;
	bool cocci_id/* drivers/gpu/drm/ast/ast_post.c 2005 */;
	struct ast_private *cocci_id/* drivers/gpu/drm/ast/ast_post.c 2005 */;
	const u32 *cocci_id/* drivers/gpu/drm/ast/ast_post.c 1851 */;
	struct ast2300_dram_param cocci_id/* drivers/gpu/drm/ast/ast_post.c 1604 */;
	const u32 cocci_id/* drivers/gpu/drm/ast/ast_post.c 151 */[14];
	uint32_t cocci_id/* drivers/gpu/drm/ast/ast_post.c 118 */;
}
