
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
add_files: Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 420.809 ; gain = 182.086
Command: synth_design -top design_1_wrapper -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -846 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2348 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:01:05 . Memory (MB): peak = 544.523 ; gain = 334.914
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:47]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4386' bound to instance 'design_1_i' of component 'design_1' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:81]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4423]
INFO: [Synth 8-3491] module 'design_1_axi_bus_driver_0_0' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axi_bus_driver_0_0_1/synth/design_1_axi_bus_driver_0_0.vhd:56' bound to instance 'axi_bus_driver_0' of component 'design_1_axi_bus_driver_0_0' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5329]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bus_driver_0_0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axi_bus_driver_0_0_1/synth/design_1_axi_bus_driver_0_0.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_bus_driver_v1_0' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/30ff/hdl/axi_bus_driver_v1_0.vhd:5' bound to instance 'U0' of component 'axi_bus_driver_v1_0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axi_bus_driver_0_0_1/synth/design_1_axi_bus_driver_0_0.vhd:159]
INFO: [Synth 8-638] synthesizing module 'axi_bus_driver_v1_0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/30ff/hdl/axi_bus_driver_v1_0.vhd:55]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_bus_driver_v1_0_S_AXI' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/30ff/hdl/axi_bus_driver_v1_0_S_AXI.vhd:5' bound to instance 'axi_bus_driver_v1_0_S_AXI_inst' of component 'axi_bus_driver_v1_0_S_AXI' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/30ff/hdl/axi_bus_driver_v1_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'axi_bus_driver_v1_0_S_AXI' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/30ff/hdl/axi_bus_driver_v1_0_S_AXI.vhd:93]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/30ff/hdl/axi_bus_driver_v1_0_S_AXI.vhd:233]
INFO: [Synth 8-226] default block is never used [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/30ff/hdl/axi_bus_driver_v1_0_S_AXI.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'axi_bus_driver_v1_0_S_AXI' (1#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/30ff/hdl/axi_bus_driver_v1_0_S_AXI.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'axi_bus_driver_v1_0' (2#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/30ff/hdl/axi_bus_driver_v1_0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bus_driver_0_0' (3#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axi_bus_driver_0_0_1/synth/design_1_axi_bus_driver_0_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_0' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2450]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1R706YB' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1R706YB' (4#1) [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:97]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7HNO1D' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1675]
INFO: [Synth 8-3491] module 'design_1_auto_us_0' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:58' bound to instance 'auto_us' of component 'design_1_auto_us_0' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1891]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_top' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 16 - type: integer 
	Parameter C_RATIO_LOG bound to: 4 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_w_upsizer' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 16 - type: integer 
	Parameter C_RATIO_LOG bound to: 4 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_w_upsizer' (5#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 45 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (6#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer' (7#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_r_upsizer' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4652]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 16 - type: integer 
	Parameter C_RATIO_LOG bound to: 4 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_r_upsizer' (8#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4652]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 516 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 516 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 516 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 516 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 516 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (9#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' (10#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 577 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' (10#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' (10#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 516 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' (10#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 516 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 516 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 516 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (11#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' (12#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer__parameterized0' (12#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (12#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' (12#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' (12#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' (12#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (12#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' (12#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer' (13#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_top' (14#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_0' (15#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7HNO1D' (16#1) [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1675]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1W60HW0' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2010]
INFO: [Synth 8-3491] module 'design_1_auto_us_1' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:58' bound to instance 'auto_us' of component 'design_1_auto_us_1' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2115]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_top__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 16 - type: integer 
	Parameter C_RATIO_LOG bound to: 4 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer__parameterized1' (16#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (16#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized6' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized6' (16#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized7' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized7' (16#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized8' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized8' (16#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized9' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized9' (16#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (16#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized1' (16#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer__parameterized0' (16#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_top__parameterized0' (16#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_1' (17#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:58]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1W60HW0' (18#1) [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2010]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_8NCF02' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2194]
INFO: [Synth 8-3491] module 'design_1_auto_us_2' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/synth/design_1_auto_us_2.v:58' bound to instance 'auto_us' of component 'design_1_auto_us_2' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2295]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/synth/design_1_auto_us_2.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_top__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 16 - type: integer 
	Parameter C_RATIO_LOG bound to: 4 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer__parameterized2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer__parameterized2' (18#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (18#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized10' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized10' (18#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized11' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized11' (18#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized12' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized12' (18#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized13' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized13' (18#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (18#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized2' (18#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer__parameterized1' (18#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_top__parameterized1' (18#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_2' (19#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/synth/design_1_auto_us_2.v:58]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_8NCF02' (20#1) [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2194]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59' bound to instance 'xbar' of component 'design_1_xbar_0' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3084]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_BASE_ID bound to: 96'b000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 1 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 7 - type: integer 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 96'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000001000 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 96'b000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000010 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 8 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 8 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 3'b001 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_crossbar' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 3'b001 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 1 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 7 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 96'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000001000 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 96'b000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000010 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 8 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 8 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_R_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_W_ACCEPT_WIDTH bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000011 
	Parameter C_R_ACCEPT_WIDTH bound to: 96'b000000000000000000000000000000010000000000000000000000000000001100000000000000000000000000000001 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 0 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 65 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 65 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000001 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000111 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 96'b111111111111111111111111111111101111111111111111111111111111111011111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000001000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000001000 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter C_BASE_ID bound to: 2'b00 
	Parameter C_HIGH_ID bound to: 2'b00 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 518 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_NUM_TARGETS bound to: 1 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 
	Parameter C_TARGET_QUAL bound to: 2'b01 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b100000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (21#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (22#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' (23#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (24#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl' (25#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo' (26#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 518 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (27#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor' (28#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 2'b00 
	Parameter C_HIGH_ID bound to: 2'b00 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 6 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized0' (28#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized1' (28#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized2' (28#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized3' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized3' (28#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized4' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized4' (28#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized5' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized5' (28#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized6' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized6' (28#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized7' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized7' (28#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized0' (28#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (28#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized0' (28#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter' (29#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_router' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized8' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized8' (29#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:985]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo' (30#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_router' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter C_BASE_ID bound to: 2'b01 
	Parameter C_HIGH_ID bound to: 2'b01 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 518 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized9' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized9' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized10' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized10' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized11' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized11' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized12' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized12' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized13' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized13' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized14' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized14' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized15' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized15' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized16' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized16' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized1' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized1' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_SI bound to: 2 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter C_BASE_ID bound to: 2'b10 
	Parameter C_HIGH_ID bound to: 2'b10 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 518 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized2' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 4'b0111 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized0' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 4'b0001 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized1' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized17' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized17' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized18' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized18' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized19' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized19' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized20' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized20' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized21' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized21' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized22' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized22' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized23' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized23' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized24' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized24' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized2' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_mux' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 2 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized25' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized25' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized26' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized26' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:985]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 578 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (31#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_mux' (32#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized3' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 517 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 517 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 517 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 517 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 517 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (32#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized14' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized14' (32#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized15' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 577 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized15' (32#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized16' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized16' (32#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized17' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized17' (32#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized18' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 517 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized18' (32#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 517 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 517 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 517 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (32#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized3' (32#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 4'b0111 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized2' (32#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized3' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 4'b0111 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized3' (32#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized3' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized3' (32#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_mux__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 2 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:985]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1' (32#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 578 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (32#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_mux__parameterized0' (32#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized4' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 517 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 517 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 517 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 517 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 517 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' (32#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized19' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized19' (32#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized20' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 577 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized20' (32#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized21' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized21' (32#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized22' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized22' (32#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized23' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 517 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized23' (32#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 517 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 517 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 517 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' (32#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized4' (32#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3631]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' (33#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_NUM_S bound to: 3 - type: integer 
	Parameter C_NUM_S_LOG bound to: 2 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_MESG_WIDTH bound to: 65 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 3'b000 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (33#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (33#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '3' bits. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:634]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter' (34#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_crossbar' (35#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' (36#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (37#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_0' (38#1) [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2450]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4790]
INFO: [Synth 8-3491] module 'design_1_axi_dma_0_0' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:59' bound to instance 'axi_pwm_dma_0' of component 'design_1_axi_dma_0_0' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5472]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:104]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:21486' bound to instance 'U0' of component 'axi_dma' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:308]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:21830]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INSTANCE bound to: axi_dma - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_S2MM_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_SG_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:1576]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (39#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_AXI_PRMRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_AXI_SCNDRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:565]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:567]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:569]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:571]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:573]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:575]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (40#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (41#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
	Parameter C_NUM_CE bound to: 23 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:2147]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:2276]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:3057]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (42#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:3604]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:3576]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (43#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:3604]
WARNING: [Synth 8-3848] Net s2mm_tailpntr_updated_pkt in module/entity axi_dma_reg_module does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:8214]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (44#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:14884]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:11685]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (45#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:11685]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:13668]
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (46#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:13668]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:13983]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (47#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:13983]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:14801]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (48#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:14884]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:11155]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (49#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:11155]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:48516]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 23 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 23 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:46666]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 23 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_MM2S_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (50#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (51#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (51#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (52#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:13741]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (53#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:13741]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:7411]
	Parameter C_IS_MM2S bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 23 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (54#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
	Parameter C_OP_MODE bound to: 1 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (54#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-226] default block is never used [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9485]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (55#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:7411]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:10072]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:10078]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (56#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (57#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (58#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (59#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (59#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (60#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:12180]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:10676]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (61#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:10676]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (61#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (61#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (61#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (61#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (62#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:12180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:20200]
	Parameter C_SF_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter C_DRE_IS_USED bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (62#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (62#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (62#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (62#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
	Parameter C_DWIDTH bound to: 39 - type: integer 
	Parameter C_DEPTH bound to: 2048 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 12 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_READ_DEPTH bound to: 2048 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (91#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (92#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (93#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:20200]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19514]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19515]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19517]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19518]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (94#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (95#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:46666]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_omit_wrap' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:42721]
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_omit_wrap' (96#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:42721]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (97#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:48516]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:21675]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:21701]
WARNING: [Synth 8-3848] Net s_axis_s2mm_sts_tready in module/entity axi_dma does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:21810]
WARNING: [Synth 8-3848] Net tdest_out_int in module/entity axi_dma does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:22339]
WARNING: [Synth 8-3848] Net same_tdest in module/entity axi_dma does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:22340]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:22372]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:22365]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:22274]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (98#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:21830]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (99#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:104]
INFO: [Synth 8-3491] module 'design_1_axi_timer_0_0' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:56' bound to instance 'axi_timer_0' of component 'design_1_axi_timer_0_0' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5514]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:87]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_timer' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:2082' bound to instance 'U0' of component 'axi_timer' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:159]
INFO: [Synth 8-638] synthesizing module 'axi_timer' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:2141]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:2106]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:2107]
INFO: [Synth 8-638] synthesizing module 'tc_core' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1698]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_NB bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (100#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (101#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-638] synthesizing module 'count_module' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-638] synthesizing module 'counter_f' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
	Parameter C_NUM_BITS bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'counter_f' (102#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (103#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
INFO: [Synth 8-638] synthesizing module 'timer_control' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_DONE0_I' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1070]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_DONE1_I' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1080]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (104#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'PWM_FF_I' to cell 'FDRS' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1904]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (105#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1698]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000011111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 5 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (106#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (106#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (106#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (106#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (106#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (106#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (106#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (106#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (107#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (108#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (109#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (110#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:2141]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_timer_0_0' (111#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:87]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:59' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5543]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:86]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 125000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2479/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2090' bound to instance 'U0' of component 'axi_uartlite' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:155]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2479/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2160]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 125000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2479/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2109]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2479/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2479/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1615]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 125000000 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'baudrate' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2479/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1418]
	Parameter C_RATIO bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'baudrate' (112#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2479/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1418]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2479/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2479/hdl/axi_uartlite_v2_0_vh_rfs.vhd:909]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2479/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 1 - type: integer 
	Parameter C_INIT_VALUE bound to: 1'b0 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f' (113#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2479/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (113#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (113#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (113#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (113#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (114#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2479/hdl/axi_uartlite_v2_0_vh_rfs.vhd:909]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2479/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2479/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 1 - type: integer 
	Parameter C_INIT_VALUE bound to: 16'b1000000000000000 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f__parameterized0' (114#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2479/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (114#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (114#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (114#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (114#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (115#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2479/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (116#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2479/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1615]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (116#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (116#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (116#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (116#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (116#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (116#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (116#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (117#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2479/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2160]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_0_0' (118#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:86]
INFO: [Synth 8-3491] module 'design_1_axis_data_fifo_0_0' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0_1/synth/design_1_axis_data_fifo_0_0.v:57' bound to instance 'axis_pwm_data_fifo_0' of component 'design_1_axis_data_fifo_0_0' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5568]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0_1/synth/design_1_axis_data_fifo_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_v1_1_12_axis_data_fifo' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/fcef/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000010111 
	Parameter C_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_FIFO_MODE bound to: 2 - type: integer 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TREADY_EXISTS bound to: 1 - type: integer 
	Parameter P_TDATA_EXISTS bound to: 1 - type: integer 
	Parameter P_TSTRB_EXISTS bound to: 1 - type: integer 
	Parameter P_TKEEP_EXISTS bound to: 0 - type: integer 
	Parameter P_TLAST_EXISTS bound to: 1 - type: integer 
	Parameter P_TID_EXISTS bound to: 0 - type: integer 
	Parameter P_TDEST_EXISTS bound to: 0 - type: integer 
	Parameter P_TUSER_EXISTS bound to: 0 - type: integer 
	Parameter P_AXIS_PAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter P_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter P_FIFO_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter P_FIFO_TYPE bound to: 1 - type: integer 
	Parameter P_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_MSGON_VAL bound to: 1 - type: integer 
	Parameter P_APPLICATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter LP_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter LP_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_RD_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_RD_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/fcef/hdl/axis_data_fifo_v1_1_vl_rfs.v:181]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 44 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 36 - type: integer 
	Parameter P_TLAST_INDX bound to: 40 - type: integer 
	Parameter P_TID_INDX bound to: 41 - type: integer 
	Parameter P_TDEST_INDX bound to: 42 - type: integer 
	Parameter P_TUSER_INDX bound to: 43 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (119#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 36 - type: integer 
	Parameter P_TLAST_INDX bound to: 40 - type: integer 
	Parameter P_TID_INDX bound to: 41 - type: integer 
	Parameter P_TDEST_INDX bound to: 42 - type: integer 
	Parameter P_TUSER_INDX bound to: 43 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (120#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (121#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-256] done synthesizing module 'axis_data_fifo_v1_1_12_axis_data_fifo' (124#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/fcef/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_0' (125#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0_1/synth/design_1_axis_data_fifo_0_0.v:57]
INFO: [Synth 8-3491] module 'design_1_axis_pwm_generator_0_2' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axis_pwm_generator_0_2/synth/design_1_axis_pwm_generator_0_2.vhd:56' bound to instance 'axis_pwm_generator_0' of component 'design_1_axis_pwm_generator_0_2' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5586]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_pwm_generator_0_2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axis_pwm_generator_0_2/synth/design_1_axis_pwm_generator_0_2.vhd:94]
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter channels bound to: 2 - type: integer 
	Parameter bit_resolution bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'axis_pwm_generator_v1_0' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2e8d/hdl/axis_pwm_generator_v1_0.vhd:6' bound to instance 'U0' of component 'axis_pwm_generator_v1_0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axis_pwm_generator_0_2/synth/design_1_axis_pwm_generator_0_2.vhd:178]
INFO: [Synth 8-638] synthesizing module 'axis_pwm_generator_v1_0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2e8d/hdl/axis_pwm_generator_v1_0.vhd:63]
	Parameter channels bound to: 2 - type: integer 
	Parameter bit_resolution bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axis_pwm_generator_v1_0_S_AXI_LITE' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2e8d/hdl/axis_pwm_generator_v1_0_S_AXI_LITE.vhd:5' bound to instance 'axis_pwm_generator_v1_0_S_AXI_LITE_inst' of component 'axis_pwm_generator_v1_0_S_AXI_LITE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2e8d/hdl/axis_pwm_generator_v1_0.vhd:134]
INFO: [Synth 8-638] synthesizing module 'axis_pwm_generator_v1_0_S_AXI_LITE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2e8d/hdl/axis_pwm_generator_v1_0_S_AXI_LITE.vhd:48]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2e8d/hdl/axis_pwm_generator_v1_0_S_AXI_LITE.vhd:180]
INFO: [Synth 8-226] default block is never used [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2e8d/hdl/axis_pwm_generator_v1_0_S_AXI_LITE.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'axis_pwm_generator_v1_0_S_AXI_LITE' (126#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2e8d/hdl/axis_pwm_generator_v1_0_S_AXI_LITE.vhd:48]
	Parameter channels bound to: 2 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axis_pwm_generator_v1_0_S_AXIS' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2e8d/hdl/axis_pwm_generator_v1_0_S_AXIS.vhd:6' bound to instance 'axis_pwm_generator_v1_0_S_AXIS_inst' of component 'axis_pwm_generator_v1_0_S_AXIS' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2e8d/hdl/axis_pwm_generator_v1_0.vhd:166]
INFO: [Synth 8-638] synthesizing module 'axis_pwm_generator_v1_0_S_AXIS' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2e8d/hdl/axis_pwm_generator_v1_0_S_AXIS.vhd:37]
	Parameter channels bound to: 2 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2e8d/hdl/axis_pwm_generator_v1_0_S_AXIS.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'axis_pwm_generator_v1_0_S_AXIS' (127#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2e8d/hdl/axis_pwm_generator_v1_0_S_AXIS.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'axis_pwm_generator_v1_0' (128#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2e8d/hdl/axis_pwm_generator_v1_0.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_pwm_generator_0_2' (129#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axis_pwm_generator_0_2/synth/design_1_axis_pwm_generator_0_2.vhd:94]
INFO: [Synth 8-3491] module 'design_1_ila_0_0' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:53' bound to instance 'ila_0' of component 'design_1_ila_0_0' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5622]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:69]
	Parameter C_XLNX_HW_PROBE_INFO bound to: DEFAULT - type: string 
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_CORE_TYPE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 0 - type: integer 
	Parameter C_CORE_INFO2 bound to: 0 - type: integer 
	Parameter C_CAPTURE_TYPE bound to: 0 - type: integer 
	Parameter C_MU_TYPE bound to: 0 - type: integer 
	Parameter C_TC_TYPE bound to: 0 - type: integer 
	Parameter C_NUM_OF_PROBES bound to: 8 - type: integer 
	Parameter C_DATA_DEPTH bound to: 131072 - type: integer 
	Parameter C_MAJOR_VERSION bound to: 2016 - type: integer 
	Parameter C_MINOR_VERSION bound to: 4 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 6 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 2 - type: integer 
	Parameter C_XSDB_SLAVE_TYPE bound to: 17 - type: integer 
	Parameter C_NEXT_SLAVE bound to: 0 - type: integer 
	Parameter C_CSE_DRV_VER bound to: 2 - type: integer 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_RAM_STYLE bound to: SUBCORE - type: string 
	Parameter C_TRIGOUT_EN bound to: 0 - type: integer 
	Parameter C_TRIGIN_EN bound to: 0 - type: integer 
	Parameter C_ADV_TRIGGER bound to: 0 - type: integer 
	Parameter C_EN_DDR_ILA bound to: 0 - type: integer 
	Parameter C_EN_STRG_QUAL bound to: 0 - type: integer 
	Parameter C_INPUT_PIPE_STAGES bound to: 0 - type: integer 
	Parameter C_EN_TIME_TAG bound to: 0 - type: integer 
	Parameter C_TIME_TAG_WIDTH bound to: 32 - type: integer 
	Parameter C_ILA_CLK_FREQ bound to: 125000000 - type: integer 
	Parameter C_PROBE0_WIDTH bound to: 32 - type: integer 
	Parameter C_PROBE1_WIDTH bound to: 2 - type: integer 
	Parameter C_PROBE2_WIDTH bound to: 2 - type: integer 
	Parameter C_PROBE3_WIDTH bound to: 2 - type: integer 
	Parameter C_PROBE4_WIDTH bound to: 2 - type: integer 
	Parameter C_PROBE5_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE6_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE7_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE8_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE9_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE10_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE11_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE12_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE13_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE14_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE15_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE16_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE17_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE18_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE19_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE20_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE21_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE22_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE23_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE24_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE25_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE26_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE27_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE28_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE29_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE30_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE31_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE32_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE33_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE34_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE35_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE36_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE37_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE38_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE39_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE40_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE41_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE42_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE43_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE44_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE45_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE46_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE47_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE48_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE49_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE50_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE51_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE52_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE53_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE54_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE55_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE56_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE57_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE58_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE59_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE60_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE61_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE62_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE63_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE64_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE65_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE66_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE67_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE68_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE69_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE70_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE71_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE72_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE73_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE74_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE75_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE76_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE77_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE78_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE79_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE80_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE81_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE82_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE83_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE84_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE85_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE86_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE87_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE88_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE89_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE90_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE91_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE92_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE93_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE94_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE95_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE96_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE97_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE98_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE99_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE100_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE101_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE102_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE103_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE104_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE105_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE106_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE107_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE108_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE109_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE110_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE111_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE112_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE113_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE114_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE115_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE116_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE117_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE118_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE119_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE120_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE121_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE122_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE123_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE124_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE125_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE126_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE127_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE128_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE129_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE130_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE131_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE132_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE133_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE134_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE135_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE136_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE137_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE138_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE139_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE140_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE141_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE142_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE143_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE144_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE145_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE146_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE147_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE148_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE149_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE150_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE151_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE152_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE153_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE154_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE155_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE156_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE157_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE158_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE159_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE160_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE161_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE162_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE163_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE164_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE165_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE166_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE167_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE168_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE169_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE170_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE171_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE172_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE173_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE174_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE175_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE176_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE177_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE178_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE179_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE180_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE181_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE182_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE183_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE184_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE185_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE186_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE187_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE188_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE189_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE190_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE191_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE192_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE193_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE194_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE195_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE196_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE197_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE198_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE199_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE200_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE201_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE202_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE203_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE204_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE205_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE206_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE207_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE208_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE209_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE210_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE211_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE212_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE213_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE214_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE215_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE216_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE217_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE218_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE219_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE220_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE221_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE222_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE223_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE224_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE225_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE226_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE227_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE228_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE229_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE230_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE231_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE232_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE233_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE234_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE235_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE236_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE237_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE238_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE239_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE240_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE241_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE242_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE243_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE244_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE245_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE246_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE247_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE248_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE249_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE250_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE251_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE252_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE253_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE254_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE255_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE256_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE257_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE258_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE259_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE260_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE261_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE262_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE263_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE264_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE265_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE266_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE267_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE268_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE269_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE270_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE271_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE272_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE273_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE274_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE275_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE276_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE277_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE278_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE279_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE280_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE281_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE282_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE283_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE284_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE285_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE286_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE287_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE288_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE289_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE290_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE291_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE292_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE293_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE294_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE295_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE296_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE297_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE298_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE299_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE300_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE301_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE302_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE303_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE304_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE305_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE306_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE307_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE308_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE309_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE310_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE311_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE312_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE313_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE314_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE315_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE316_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE317_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE318_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE319_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE320_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE321_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE322_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE323_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE324_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE325_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE326_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE327_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE328_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE329_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE330_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE331_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE332_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE333_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE334_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE335_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE336_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE337_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE338_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE339_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE340_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE341_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE342_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE343_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE344_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE345_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE346_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE347_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE348_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE349_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE350_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE351_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE352_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE353_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE354_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE355_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE356_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE357_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE358_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE359_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE360_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE361_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE362_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE363_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE364_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE365_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE366_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE367_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE368_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE369_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE370_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE371_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE372_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE373_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE374_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE375_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE376_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE377_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE378_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE379_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE380_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE381_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE382_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE383_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE384_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE385_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE386_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE387_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE388_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE389_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE390_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE391_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE392_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE393_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE394_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE395_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE396_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE397_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE398_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE399_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE400_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE401_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE402_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE403_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE404_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE405_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE406_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE407_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE408_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE409_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE410_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE411_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE412_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE413_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE414_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE415_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE416_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE417_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE418_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE419_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE420_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE421_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE422_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE423_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE424_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE425_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE426_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE427_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE428_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE429_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE430_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE431_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE432_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE433_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE434_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE435_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE436_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE437_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE438_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE439_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE440_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE441_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE442_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE443_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE444_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE445_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE446_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE447_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE448_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE449_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE450_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE451_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE452_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE453_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE454_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE455_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE456_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE457_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE458_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE459_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE460_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE461_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE462_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE463_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE464_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE465_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE466_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE467_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE468_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE469_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE470_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE471_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE472_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE473_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE474_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE475_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE476_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE477_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE478_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE479_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE480_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE481_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE482_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE483_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE484_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE485_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE486_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE487_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE488_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE489_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE490_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE491_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE492_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE493_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE494_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE495_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE496_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE497_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE498_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE499_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE500_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE501_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE502_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE503_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE504_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE505_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE506_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE507_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE508_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE509_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE510_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE511_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE512_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE513_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE514_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE515_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE516_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE517_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE518_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE519_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE520_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE521_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE522_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE523_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE524_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE525_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE526_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE527_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE528_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE529_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE530_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE531_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE532_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE533_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE534_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE535_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE536_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE537_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE538_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE539_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE540_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE541_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE542_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE543_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE544_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE545_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE546_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE547_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE548_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE549_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE550_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE551_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE552_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE553_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE554_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE555_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE556_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE557_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE558_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE559_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE560_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE561_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE562_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE563_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE564_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE565_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE566_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE567_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE568_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE569_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE570_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE571_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE572_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE573_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE574_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE575_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE576_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE577_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE578_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE579_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE580_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE581_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE582_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE583_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE584_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE585_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE586_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE587_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE588_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE589_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE590_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE591_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE592_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE593_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE594_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE595_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE596_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE597_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE598_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE599_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE600_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE601_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE602_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE603_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE604_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE605_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE606_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE607_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE608_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE609_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE610_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE611_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE612_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE613_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE614_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE615_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE616_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE617_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE618_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE619_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE620_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE621_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE622_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE623_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE624_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE625_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE626_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE627_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE628_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE629_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE630_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE631_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE632_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE633_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE634_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE635_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE636_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE637_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE638_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE639_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE640_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE641_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE642_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE643_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE644_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE645_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE646_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE647_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE648_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE649_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE650_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE651_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE652_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE653_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE654_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE655_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE656_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE657_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE658_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE659_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE660_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE661_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE662_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE663_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE664_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE665_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE666_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE667_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE668_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE669_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE670_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE671_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE672_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE673_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE674_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE675_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE676_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE677_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE678_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE679_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE680_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE681_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE682_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE683_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE684_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE685_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE686_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE687_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE688_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE689_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE690_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE691_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE692_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE693_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE694_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE695_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE696_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE697_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE698_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE699_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE700_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE701_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE702_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE703_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE704_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE705_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE706_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE707_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE708_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE709_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE710_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE711_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE712_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE713_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE714_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE715_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE716_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE717_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE718_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE719_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE720_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE721_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE722_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE723_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE724_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE725_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE726_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE727_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE728_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE729_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE730_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE731_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE732_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE733_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE734_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE735_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE736_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE737_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE738_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE739_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE740_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE741_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE742_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE743_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE744_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE745_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE746_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE747_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE748_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE749_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE750_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE751_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE752_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE753_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE754_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE755_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE756_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE757_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE758_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE759_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE760_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE761_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE762_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE763_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE764_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE765_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE766_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE767_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE768_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE769_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE770_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE771_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE772_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE773_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE774_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE775_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE776_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE777_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE778_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE779_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE780_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE781_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE782_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE783_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE784_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE785_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE786_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE787_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE788_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE789_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE790_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE791_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE792_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE793_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE794_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE795_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE796_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE797_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE798_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE799_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE800_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE801_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE802_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE803_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE804_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE805_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE806_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE807_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE808_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE809_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE810_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE811_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE812_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE813_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE814_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE815_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE816_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE817_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE818_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE819_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE820_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE821_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE822_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE823_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE824_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE825_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE826_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE827_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE828_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE829_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE830_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE831_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE832_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE833_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE834_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE835_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE836_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE837_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE838_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE839_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE840_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE841_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE842_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE843_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE844_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE845_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE846_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE847_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE848_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE849_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE850_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE851_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE852_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE853_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE854_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE855_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE856_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE857_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE858_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE859_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE860_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE861_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE862_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE863_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE864_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE865_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE866_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE867_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE868_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE869_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE870_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE871_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE872_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE873_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE874_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE875_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE876_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE877_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE878_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE879_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE880_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE881_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE882_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE883_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE884_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE885_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE886_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE887_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE888_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE889_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE890_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE891_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE892_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE893_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE894_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE895_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE896_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE897_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE898_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE899_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE900_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE901_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE902_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE903_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE904_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE905_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE906_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE907_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE908_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE909_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE910_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE911_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE912_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE913_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE914_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE915_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE916_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE917_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE918_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE919_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE920_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE921_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE922_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE923_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE924_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE925_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE926_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE927_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE928_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE929_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE930_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE931_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE932_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE933_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE934_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE935_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE936_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE937_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE938_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE939_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE940_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE941_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE942_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE943_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE944_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE945_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE946_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE947_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE948_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE949_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE950_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE951_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE952_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE953_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE954_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE955_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE956_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE957_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE958_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE959_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE960_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE961_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE962_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE963_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE964_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE965_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE966_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE967_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE968_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE969_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE970_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE971_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE972_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE973_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE974_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE975_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE976_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE977_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE978_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE979_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE980_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE981_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE982_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE983_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE984_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE985_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE986_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE987_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE988_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE989_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE990_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE991_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE992_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE993_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE994_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE995_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE996_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE997_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE998_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE999_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1000_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1001_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1002_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1003_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1004_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1005_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1006_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1007_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1008_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1009_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1010_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1011_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1012_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1013_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1014_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1015_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1016_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1017_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1018_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1019_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1020_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1021_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1022_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1023_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE0_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE2_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE3_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE4_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE5_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE6_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE7_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE8_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE9_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE10_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE11_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE12_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE13_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE14_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE15_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE16_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE17_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE18_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE19_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE20_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE21_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE22_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE23_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE24_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE25_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE26_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE27_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE28_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE29_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE30_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE31_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE32_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE33_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE34_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE35_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE36_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE37_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE38_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE39_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE40_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE41_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE42_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE43_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE44_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE45_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE46_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE47_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE48_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE49_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE50_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE51_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE52_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE53_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE54_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE55_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE56_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE57_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE58_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE59_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE60_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE61_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE62_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE63_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE64_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE65_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE66_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE67_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE68_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE69_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE70_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE71_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE72_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE73_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE74_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE75_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE76_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE77_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE78_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE79_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE80_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE81_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE82_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE83_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE84_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE85_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE86_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE87_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE88_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE89_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE90_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE91_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE92_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE93_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE94_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE95_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE96_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE97_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE98_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE99_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE100_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE101_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE102_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE103_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE104_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE105_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE106_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE107_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE108_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE109_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE110_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE111_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE112_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE113_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE114_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE115_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE116_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE117_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE118_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE119_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE120_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE121_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE122_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE123_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE124_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE125_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE126_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE127_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE128_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE129_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE130_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE131_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE132_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE133_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE134_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE135_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE136_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE137_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE138_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE139_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE140_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE141_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE142_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE143_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE144_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE145_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE146_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE147_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE148_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE149_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE150_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE151_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE152_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE153_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE154_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE155_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE156_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE157_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE158_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE159_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE160_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE161_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE162_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE163_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE164_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE165_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE166_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE167_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE168_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE169_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE170_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE171_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE172_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE173_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE174_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE175_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE176_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE177_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE178_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE179_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE180_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE181_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE182_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE183_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE184_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE185_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE186_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE187_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE188_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE189_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE190_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE191_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE192_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE193_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE194_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE195_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE196_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE197_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE198_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE199_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE200_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE201_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE202_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE203_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE204_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE205_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE206_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE207_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE208_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE209_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE210_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE211_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE212_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE213_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE214_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE215_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE216_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE217_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE218_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE219_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE220_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE221_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE222_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE223_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE224_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE225_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE226_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE227_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE228_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE229_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE230_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE231_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE232_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE233_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE234_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE235_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE236_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE237_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE238_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE239_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE240_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE241_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE242_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE243_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE244_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE245_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE246_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE247_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE248_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE249_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE250_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE251_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE252_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE253_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE254_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE255_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE256_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE257_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE258_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE259_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE260_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE261_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE262_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE263_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE264_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE265_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE266_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE267_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE268_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE269_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE270_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE271_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE272_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE273_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE274_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE275_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE276_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE277_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE278_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE279_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE280_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE281_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE282_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE283_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE284_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE285_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE286_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE287_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE288_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE289_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE290_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE291_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE292_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE293_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE294_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE295_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE296_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE297_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE298_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE299_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE300_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE301_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE302_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE303_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE304_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE305_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE306_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE307_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE308_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE309_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE310_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE311_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE312_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE313_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE314_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE315_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE316_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE317_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE318_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE319_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE320_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE321_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE322_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE323_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE324_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE325_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE326_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE327_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE328_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE329_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE330_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE331_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE332_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE333_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE334_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE335_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE336_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE337_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE338_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE339_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE340_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE341_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE342_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE343_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE344_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE345_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE346_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE347_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE348_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE349_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE350_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE351_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE352_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE353_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE354_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE355_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE356_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE357_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE358_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE359_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE360_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE361_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE362_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE363_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE364_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE365_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE366_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE367_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE368_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE369_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE370_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE371_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE372_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE373_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE374_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE375_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE376_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE377_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE378_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE379_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE380_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE381_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE382_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE383_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE384_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE385_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE386_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE387_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE388_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE389_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE390_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE391_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE392_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE393_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE394_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE395_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE396_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE397_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE398_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE399_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE400_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE401_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE402_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE403_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE404_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE405_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE406_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE407_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE408_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE409_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE410_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE411_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE412_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE413_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE414_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE415_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE416_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE417_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE418_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE419_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE420_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE421_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE422_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE423_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE424_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE425_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE426_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE427_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE428_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE429_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE430_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE431_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE432_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE433_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE434_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE435_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE436_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE437_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE438_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE439_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE440_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE441_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE442_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE443_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE444_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE445_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE446_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE447_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE448_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE449_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE450_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE451_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE452_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE453_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE454_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE455_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE456_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE457_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE458_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE459_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE460_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE461_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE462_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE463_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE464_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE465_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE466_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE467_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE468_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE469_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE470_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE471_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE472_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE473_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE474_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE475_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE476_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE477_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE478_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE479_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE480_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE481_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE482_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE483_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE484_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE485_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE486_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE487_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE488_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE489_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE490_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE491_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE492_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE493_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE494_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE495_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE496_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE497_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE498_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE499_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE500_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE501_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE502_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE503_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE504_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE505_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE506_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE507_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE508_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE509_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE510_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE511_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE512_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE513_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE514_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE515_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE516_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE517_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE518_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE519_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE520_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE521_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE522_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE523_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE524_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE525_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE526_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE527_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE528_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE529_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE530_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE531_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE532_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE533_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE534_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE535_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE536_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE537_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE538_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE539_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE540_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE541_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE542_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE543_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE544_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE545_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE546_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE547_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE548_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE549_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE550_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE551_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE552_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE553_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE554_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE555_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE556_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE557_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE558_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE559_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE560_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE561_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE562_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE563_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE564_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE565_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE566_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE567_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE568_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE569_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE570_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE571_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE572_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE573_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE574_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE575_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE576_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE577_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE578_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE579_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE580_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE581_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE582_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE583_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE584_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE585_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE586_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE587_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE588_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE589_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE590_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE591_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE592_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE593_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE594_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE595_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE596_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE597_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE598_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE599_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE600_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE601_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE602_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE603_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE604_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE605_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE606_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE607_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE608_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE609_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE610_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE611_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE612_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE613_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE614_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE615_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE616_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE617_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE618_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE619_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE620_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE621_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE622_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE623_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE624_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE625_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE626_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE627_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE628_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE629_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE630_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE631_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE632_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE633_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE634_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE635_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE636_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE637_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE638_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE639_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE640_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE641_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE642_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE643_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE644_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE645_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE646_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE647_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE648_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE649_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE650_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE651_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE652_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE653_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE654_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE655_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE656_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE657_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE658_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE659_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE660_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE661_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE662_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE663_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE664_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE665_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE666_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE667_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE668_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE669_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE670_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE671_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE672_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE673_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE674_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE675_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE676_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE677_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE678_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE679_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE680_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE681_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE682_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE683_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE684_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE685_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE686_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE687_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE688_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE689_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE690_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE691_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE692_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE693_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE694_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE695_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE696_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE697_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE698_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE699_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE700_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE701_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE702_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE703_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE704_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE705_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE706_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE707_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE708_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE709_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE710_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE711_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE712_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE713_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE714_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE715_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE716_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE717_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE718_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE719_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE720_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE721_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE722_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE723_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE724_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE725_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE726_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE727_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE728_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE729_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE730_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE731_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE732_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE733_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE734_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE735_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE736_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE737_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE738_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE739_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE740_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE741_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE742_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE743_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE744_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE745_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE746_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE747_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE748_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE749_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE750_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE751_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE752_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE753_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE754_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE755_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE756_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE757_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE758_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE759_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE760_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE761_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE762_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE763_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE764_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE765_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE766_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE767_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE768_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE769_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE770_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE771_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE772_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE773_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE774_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE775_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE776_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE777_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE778_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE779_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE780_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE781_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE782_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE783_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE784_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE785_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE786_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE787_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE788_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE789_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE790_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE791_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE792_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE793_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE794_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE795_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE796_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE797_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE798_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE799_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE800_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE801_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE802_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE803_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE804_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE805_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE806_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE807_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE808_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE809_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE810_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE811_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE812_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE813_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE814_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE815_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE816_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE817_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE818_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE819_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE820_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE821_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE822_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE823_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE824_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE825_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE826_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE827_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE828_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE829_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE830_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE831_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE832_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE833_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE834_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE835_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE836_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE837_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE838_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE839_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE840_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE841_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE842_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE843_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE844_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE845_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE846_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE847_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE848_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE849_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE850_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE851_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE852_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE853_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE854_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE855_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE856_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE857_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE858_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE859_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE860_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE861_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE862_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE863_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE864_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE865_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE866_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE867_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE868_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE869_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE870_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE871_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE872_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE873_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE874_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE875_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE876_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE877_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE878_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE879_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE880_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE881_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE882_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE883_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE884_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE885_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE886_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE887_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE888_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE889_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE890_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE891_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE892_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE893_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE894_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE895_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE896_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE897_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE898_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE899_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE900_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE901_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE902_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE903_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE904_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE905_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE906_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE907_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE908_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE909_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE910_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE911_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE912_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE913_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE914_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE915_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE916_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE917_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE918_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE919_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE920_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE921_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE922_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE923_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE924_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE925_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE926_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE927_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE928_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE929_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE930_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE931_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE932_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE933_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE934_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE935_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE936_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE937_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE938_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE939_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE940_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE941_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE942_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE943_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE944_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE945_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE946_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE947_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE948_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE949_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE950_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE951_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE952_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE953_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE954_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE955_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE956_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE957_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE958_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE959_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE960_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE961_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE962_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE963_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE964_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE965_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE966_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE967_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE968_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE969_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE970_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE971_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE972_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE973_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE974_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE975_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE976_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE977_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE978_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE979_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE980_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE981_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE982_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE983_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE984_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE985_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE986_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE987_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE988_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE989_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE990_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE991_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE992_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE993_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE994_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE995_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE996_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE997_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE998_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE999_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1000_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1001_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1002_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1003_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1004_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1005_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1006_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1007_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1008_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1009_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1010_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1011_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1012_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1013_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1014_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1015_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1016_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1017_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1018_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1019_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1020_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1021_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1022_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1023_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE0_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE1_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE2_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE3_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE4_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE5_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE6_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE7_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE8_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE9_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE10_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE11_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE12_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE13_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE14_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE15_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE16_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE17_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE18_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE19_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE20_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE21_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE22_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE23_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE24_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE25_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE26_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE27_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE28_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE29_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE30_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE31_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE32_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE33_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE34_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE35_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE36_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE37_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE38_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE39_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE40_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE41_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE42_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE43_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE44_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE45_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE46_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE47_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE48_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE49_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE50_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE51_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE52_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE53_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE54_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE55_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE56_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE57_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE58_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE59_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE60_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE61_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE62_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE63_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE64_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE65_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE66_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE67_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE68_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE69_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE70_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE71_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE72_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE73_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE74_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE75_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE76_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE77_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE78_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE79_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE80_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE81_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE82_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE83_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE84_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE85_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE86_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE87_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE88_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE89_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE90_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE91_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE92_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE93_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE94_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE95_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE96_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE97_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE98_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE99_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE100_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE101_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE102_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE103_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE104_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE105_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE106_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE107_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE108_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE109_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE110_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE111_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE112_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE113_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE114_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE115_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE116_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE117_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE118_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE119_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE120_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE121_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE122_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE123_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE124_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE125_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE126_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE127_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE128_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE129_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE130_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE131_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE132_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE133_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE134_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE135_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE136_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE137_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE138_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE139_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE140_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE141_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE142_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE143_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE144_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE145_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE146_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE147_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE148_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE149_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE150_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE151_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE152_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE153_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE154_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE155_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE156_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE157_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE158_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE159_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE160_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE161_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE162_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE163_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE164_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE165_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE166_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE167_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE168_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE169_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE170_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE171_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE172_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE173_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE174_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE175_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE176_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE177_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE178_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE179_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE180_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE181_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE182_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE183_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE184_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE185_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE186_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE187_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE188_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE189_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE190_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE191_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE192_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE193_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE194_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE195_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE196_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE197_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE198_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE199_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE200_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE201_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE202_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE203_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE204_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE205_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE206_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE207_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE208_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE209_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE210_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE211_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE212_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE213_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE214_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE215_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE216_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE217_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE218_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE219_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE220_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE221_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE222_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE223_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE224_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE225_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE226_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE227_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE228_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE229_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE230_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE231_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE232_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE233_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE234_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE235_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE236_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE237_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE238_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE239_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE240_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE241_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE242_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE243_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE244_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE245_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE246_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE247_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE248_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE249_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE250_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE251_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE252_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE253_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE254_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE255_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE256_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE257_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE258_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE259_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE260_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE261_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE262_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE263_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE264_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE265_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE266_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE267_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE268_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE269_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE270_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE271_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE272_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE273_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE274_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE275_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE276_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE277_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE278_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE279_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE280_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE281_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE282_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE283_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE284_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE285_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE286_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE287_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE288_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE289_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE290_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE291_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE292_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE293_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE294_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE295_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE296_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE297_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE298_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE299_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE300_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE301_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE302_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE303_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE304_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE305_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE306_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE307_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE308_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE309_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE310_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE311_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE312_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE313_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE314_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE315_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE316_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE317_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE318_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE319_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE320_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE321_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE322_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE323_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE324_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE325_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE326_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE327_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE328_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE329_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE330_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE331_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE332_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE333_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE334_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE335_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE336_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE337_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE338_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE339_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE340_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE341_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE342_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE343_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE344_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE345_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE346_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE347_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE348_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE349_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE350_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE351_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE352_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE353_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE354_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE355_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE356_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE357_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE358_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE359_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE360_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE361_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE362_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE363_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE364_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE365_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE366_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE367_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE368_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE369_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE370_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE371_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE372_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE373_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE374_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE375_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE376_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE377_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE378_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE379_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE380_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE381_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE382_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE383_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE384_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE385_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE386_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE387_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE388_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE389_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE390_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE391_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE392_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE393_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE394_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE395_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE396_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE397_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE398_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE399_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE400_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE401_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE402_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE403_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE404_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE405_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE406_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE407_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE408_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE409_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE410_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE411_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE412_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE413_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE414_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE415_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE416_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE417_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE418_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE419_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE420_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE421_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE422_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE423_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE424_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE425_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE426_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE427_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE428_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE429_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE430_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE431_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE432_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE433_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE434_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE435_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE436_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE437_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE438_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE439_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE440_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE441_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE442_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE443_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE444_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE445_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE446_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE447_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE448_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE449_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE450_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE451_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE452_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE453_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE454_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE455_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE456_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE457_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE458_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE459_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE460_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE461_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE462_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE463_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE464_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE465_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE466_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE467_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE468_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE469_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE470_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE471_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE472_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE473_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE474_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE475_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE476_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE477_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE478_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE479_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE480_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE481_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE482_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE483_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE484_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE485_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE486_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE487_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE488_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE489_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE490_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE491_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE492_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE493_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE494_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE495_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE496_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE497_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE498_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE499_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE500_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE501_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE502_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE503_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE504_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE505_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE506_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE507_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE508_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE509_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE510_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE511_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE512_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE513_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE514_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE515_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE516_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE517_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE518_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE519_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE520_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE521_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE522_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE523_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE524_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE525_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE526_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE527_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE528_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE529_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE530_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE531_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE532_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE533_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE534_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE535_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE536_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE537_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE538_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE539_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE540_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE541_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE542_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE543_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE544_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE545_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE546_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE547_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE548_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE549_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE550_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE551_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE552_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE553_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE554_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE555_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE556_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE557_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE558_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE559_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE560_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE561_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE562_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE563_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE564_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE565_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE566_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE567_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE568_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE569_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE570_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE571_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE572_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE573_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE574_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE575_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE576_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE577_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE578_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE579_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE580_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE581_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE582_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE583_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE584_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE585_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE586_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE587_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE588_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE589_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE590_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE591_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE592_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE593_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE594_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE595_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE596_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE597_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE598_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE599_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE600_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE601_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE602_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE603_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE604_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE605_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE606_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE607_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE608_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE609_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE610_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE611_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE612_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE613_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE614_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE615_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE616_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE617_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE618_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE619_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE620_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE621_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE622_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE623_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE624_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE625_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE626_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE627_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE628_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE629_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE630_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE631_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE632_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE633_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE634_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE635_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE636_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE637_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE638_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE639_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE640_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE641_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE642_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE643_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE644_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE645_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE646_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE647_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE648_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE649_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE650_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE651_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE652_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE653_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE654_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE655_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE656_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE657_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE658_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE659_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE660_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE661_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE662_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE663_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE664_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE665_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE666_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE667_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE668_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE669_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE670_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE671_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE672_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE673_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE674_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE675_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE676_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE677_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE678_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE679_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE680_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE681_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE682_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE683_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE684_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE685_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE686_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE687_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE688_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE689_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE690_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE691_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE692_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE693_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE694_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE695_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE696_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE697_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE698_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE699_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE700_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE701_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE702_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE703_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE704_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE705_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE706_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE707_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE708_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE709_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE710_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE711_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE712_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE713_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE714_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE715_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE716_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE717_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE718_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE719_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE720_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE721_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE722_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE723_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE724_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE725_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE726_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE727_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE728_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE729_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE730_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE731_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE732_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE733_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE734_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE735_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE736_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE737_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE738_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE739_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE740_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE741_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE742_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE743_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE744_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE745_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE746_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE747_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE748_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE749_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE750_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE751_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE752_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE753_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE754_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE755_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE756_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE757_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE758_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE759_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE760_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE761_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE762_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE763_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE764_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE765_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE766_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE767_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE768_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE769_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE770_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE771_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE772_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE773_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE774_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE775_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE776_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE777_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE778_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE779_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE780_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE781_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE782_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE783_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE784_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE785_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE786_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE787_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE788_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE789_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE790_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE791_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE792_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE793_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE794_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE795_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE796_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE797_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE798_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE799_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE800_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE801_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE802_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE803_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE804_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE805_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE806_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE807_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE808_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE809_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE810_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE811_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE812_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE813_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE814_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE815_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE816_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE817_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE818_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE819_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE820_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE821_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE822_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE823_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE824_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE825_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE826_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE827_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE828_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE829_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE830_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE831_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE832_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE833_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE834_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE835_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE836_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE837_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE838_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE839_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE840_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE841_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE842_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE843_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE844_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE845_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE846_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE847_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE848_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE849_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE850_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE851_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE852_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE853_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE854_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE855_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE856_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE857_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE858_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE859_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE860_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE861_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE862_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE863_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE864_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE865_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE866_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE867_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE868_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE869_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE870_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE871_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE872_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE873_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE874_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE875_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE876_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE877_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE878_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE879_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE880_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE881_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE882_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE883_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE884_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE885_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE886_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE887_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE888_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE889_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE890_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE891_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE892_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE893_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE894_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE895_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE896_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE897_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE898_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE899_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE900_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE901_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE902_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE903_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE904_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE905_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE906_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE907_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE908_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE909_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE910_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE911_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE912_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE913_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE914_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE915_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE916_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE917_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE918_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE919_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE920_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE921_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE922_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE923_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE924_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE925_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE926_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE927_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE928_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE929_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE930_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE931_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE932_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE933_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE934_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE935_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE936_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE937_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE938_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE939_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE940_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE941_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE942_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE943_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE944_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE945_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE946_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE947_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE948_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE949_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE950_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE951_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE952_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE953_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE954_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE955_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE956_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE957_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE958_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE959_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE960_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE961_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE962_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE963_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE964_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE965_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE966_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE967_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE968_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE969_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE970_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE971_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE972_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE973_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE974_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE975_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE976_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE977_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE978_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE979_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE980_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE981_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE982_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE983_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE984_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE985_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE986_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE987_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE988_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE989_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE990_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE991_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE992_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE993_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE994_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE995_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE996_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE997_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE998_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE999_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1000_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1001_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1002_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1003_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1004_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1005_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1006_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1007_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1008_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1009_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1010_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1011_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1012_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1013_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1014_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1015_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1016_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1017_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1018_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1019_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1020_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1021_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1022_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1023_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ila_v6_2_1_ila' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/48e6/hdl/ila_v6_2_syn_rfs.v:5509' bound to instance 'U0' of component 'ila_v6_2_1_ila' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (137#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (138#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (149#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (151#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (156#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity design_1_ila_0_0 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4251]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (168#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:69]
INFO: [Synth 8-3491] module 'design_1_ila_1_0' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:53' bound to instance 'ila_1' of component 'design_1_ila_1_0' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5634]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_1_0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:70]
	Parameter C_XLNX_HW_PROBE_INFO bound to: DEFAULT - type: string 
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_CORE_TYPE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 0 - type: integer 
	Parameter C_CORE_INFO2 bound to: 0 - type: integer 
	Parameter C_CAPTURE_TYPE bound to: 0 - type: integer 
	Parameter C_MU_TYPE bound to: 0 - type: integer 
	Parameter C_TC_TYPE bound to: 0 - type: integer 
	Parameter C_NUM_OF_PROBES bound to: 9 - type: integer 
	Parameter C_DATA_DEPTH bound to: 131072 - type: integer 
	Parameter C_MAJOR_VERSION bound to: 2016 - type: integer 
	Parameter C_MINOR_VERSION bound to: 4 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 6 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 2 - type: integer 
	Parameter C_XSDB_SLAVE_TYPE bound to: 17 - type: integer 
	Parameter C_NEXT_SLAVE bound to: 0 - type: integer 
	Parameter C_CSE_DRV_VER bound to: 2 - type: integer 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_RAM_STYLE bound to: SUBCORE - type: string 
	Parameter C_TRIGOUT_EN bound to: 0 - type: integer 
	Parameter C_TRIGIN_EN bound to: 0 - type: integer 
	Parameter C_ADV_TRIGGER bound to: 0 - type: integer 
	Parameter C_EN_DDR_ILA bound to: 0 - type: integer 
	Parameter C_EN_STRG_QUAL bound to: 0 - type: integer 
	Parameter C_INPUT_PIPE_STAGES bound to: 0 - type: integer 
	Parameter C_EN_TIME_TAG bound to: 0 - type: integer 
	Parameter C_TIME_TAG_WIDTH bound to: 32 - type: integer 
	Parameter C_ILA_CLK_FREQ bound to: 125000000 - type: integer 
	Parameter C_PROBE0_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1_WIDTH bound to: 32 - type: integer 
	Parameter C_PROBE2_WIDTH bound to: 4 - type: integer 
	Parameter C_PROBE3_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE4_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE5_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE6_WIDTH bound to: 4 - type: integer 
	Parameter C_PROBE7_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE8_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE9_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE10_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE11_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE12_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE13_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE14_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE15_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE16_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE17_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE18_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE19_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE20_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE21_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE22_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE23_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE24_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE25_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE26_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE27_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE28_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE29_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE30_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE31_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE32_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE33_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE34_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE35_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE36_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE37_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE38_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE39_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE40_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE41_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE42_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE43_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE44_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE45_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE46_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE47_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE48_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE49_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE50_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE51_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE52_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE53_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE54_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE55_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE56_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE57_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE58_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE59_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE60_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE61_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE62_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE63_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE64_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE65_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE66_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE67_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE68_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE69_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE70_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE71_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE72_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE73_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE74_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE75_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE76_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE77_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE78_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE79_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE80_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE81_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE82_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE83_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE84_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE85_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE86_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE87_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE88_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE89_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE90_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE91_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE92_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE93_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE94_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE95_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE96_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE97_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE98_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE99_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE100_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE101_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE102_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE103_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE104_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE105_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE106_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE107_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE108_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE109_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE110_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE111_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE112_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE113_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE114_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE115_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE116_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE117_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE118_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE119_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE120_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE121_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE122_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE123_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE124_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE125_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE126_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE127_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE128_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE129_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE130_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE131_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE132_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE133_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE134_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE135_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE136_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE137_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE138_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE139_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE140_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE141_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE142_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE143_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE144_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE145_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE146_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE147_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE148_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE149_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE150_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE151_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE152_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE153_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE154_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE155_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE156_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE157_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE158_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE159_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE160_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE161_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE162_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE163_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE164_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE165_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE166_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE167_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE168_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE169_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE170_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE171_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE172_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE173_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE174_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE175_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE176_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE177_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE178_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE179_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE180_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE181_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE182_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE183_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE184_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE185_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE186_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE187_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE188_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE189_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE190_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE191_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE192_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE193_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE194_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE195_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE196_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE197_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE198_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE199_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE200_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE201_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE202_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE203_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE204_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE205_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE206_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE207_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE208_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE209_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE210_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE211_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE212_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE213_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE214_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE215_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE216_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE217_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE218_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE219_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE220_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE221_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE222_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE223_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE224_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE225_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE226_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE227_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE228_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE229_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE230_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE231_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE232_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE233_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE234_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE235_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE236_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE237_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE238_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE239_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE240_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE241_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE242_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE243_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE244_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE245_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE246_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE247_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE248_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE249_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE250_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE251_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE252_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE253_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE254_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE255_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE256_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE257_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE258_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE259_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE260_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE261_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE262_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE263_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE264_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE265_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE266_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE267_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE268_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE269_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE270_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE271_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE272_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE273_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE274_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE275_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE276_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE277_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE278_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE279_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE280_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE281_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE282_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE283_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE284_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE285_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE286_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE287_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE288_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE289_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE290_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE291_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE292_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE293_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE294_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE295_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE296_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE297_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE298_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE299_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE300_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE301_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE302_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE303_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE304_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE305_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE306_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE307_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE308_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE309_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE310_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE311_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE312_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE313_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE314_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE315_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE316_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE317_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE318_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE319_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE320_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE321_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE322_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE323_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE324_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE325_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE326_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE327_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE328_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE329_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE330_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE331_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE332_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE333_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE334_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE335_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE336_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE337_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE338_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE339_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE340_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE341_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE342_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE343_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE344_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE345_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE346_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE347_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE348_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE349_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE350_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE351_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE352_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE353_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE354_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE355_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE356_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE357_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE358_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE359_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE360_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE361_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE362_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE363_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE364_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE365_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE366_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE367_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE368_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE369_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE370_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE371_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE372_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE373_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE374_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE375_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE376_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE377_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE378_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE379_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE380_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE381_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE382_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE383_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE384_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE385_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE386_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE387_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE388_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE389_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE390_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE391_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE392_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE393_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE394_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE395_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE396_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE397_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE398_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE399_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE400_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE401_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE402_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE403_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE404_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE405_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE406_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE407_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE408_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE409_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE410_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE411_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE412_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE413_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE414_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE415_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE416_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE417_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE418_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE419_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE420_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE421_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE422_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE423_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE424_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE425_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE426_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE427_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE428_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE429_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE430_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE431_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE432_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE433_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE434_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE435_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE436_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE437_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE438_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE439_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE440_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE441_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE442_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE443_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE444_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE445_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE446_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE447_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE448_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE449_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE450_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE451_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE452_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE453_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE454_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE455_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE456_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE457_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE458_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE459_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE460_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE461_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE462_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE463_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE464_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE465_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE466_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE467_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE468_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE469_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE470_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE471_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE472_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE473_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE474_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE475_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE476_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE477_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE478_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE479_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE480_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE481_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE482_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE483_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE484_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE485_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE486_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE487_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE488_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE489_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE490_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE491_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE492_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE493_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE494_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE495_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE496_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE497_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE498_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE499_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE500_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE501_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE502_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE503_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE504_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE505_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE506_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE507_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE508_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE509_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE510_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE511_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE512_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE513_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE514_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE515_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE516_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE517_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE518_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE519_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE520_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE521_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE522_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE523_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE524_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE525_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE526_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE527_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE528_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE529_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE530_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE531_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE532_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE533_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE534_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE535_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE536_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE537_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE538_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE539_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE540_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE541_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE542_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE543_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE544_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE545_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE546_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE547_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE548_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE549_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE550_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE551_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE552_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE553_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE554_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE555_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE556_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE557_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE558_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE559_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE560_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE561_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE562_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE563_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE564_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE565_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE566_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE567_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE568_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE569_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE570_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE571_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE572_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE573_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE574_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE575_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE576_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE577_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE578_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE579_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE580_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE581_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE582_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE583_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE584_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE585_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE586_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE587_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE588_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE589_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE590_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE591_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE592_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE593_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE594_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE595_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE596_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE597_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE598_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE599_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE600_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE601_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE602_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE603_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE604_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE605_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE606_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE607_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE608_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE609_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE610_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE611_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE612_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE613_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE614_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE615_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE616_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE617_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE618_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE619_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE620_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE621_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE622_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE623_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE624_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE625_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE626_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE627_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE628_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE629_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE630_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE631_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE632_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE633_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE634_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE635_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE636_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE637_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE638_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE639_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE640_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE641_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE642_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE643_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE644_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE645_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE646_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE647_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE648_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE649_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE650_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE651_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE652_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE653_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE654_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE655_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE656_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE657_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE658_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE659_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE660_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE661_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE662_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE663_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE664_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE665_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE666_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE667_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE668_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE669_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE670_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE671_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE672_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE673_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE674_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE675_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE676_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE677_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE678_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE679_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE680_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE681_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE682_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE683_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE684_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE685_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE686_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE687_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE688_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE689_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE690_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE691_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE692_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE693_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE694_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE695_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE696_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE697_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE698_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE699_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE700_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE701_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE702_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE703_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE704_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE705_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE706_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE707_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE708_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE709_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE710_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE711_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE712_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE713_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE714_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE715_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE716_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE717_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE718_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE719_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE720_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE721_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE722_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE723_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE724_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE725_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE726_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE727_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE728_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE729_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE730_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE731_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE732_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE733_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE734_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE735_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE736_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE737_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE738_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE739_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE740_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE741_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE742_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE743_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE744_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE745_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE746_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE747_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE748_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE749_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE750_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE751_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE752_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE753_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE754_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE755_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE756_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE757_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE758_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE759_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE760_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE761_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE762_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE763_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE764_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE765_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE766_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE767_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE768_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE769_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE770_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE771_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE772_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE773_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE774_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE775_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE776_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE777_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE778_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE779_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE780_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE781_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE782_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE783_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE784_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE785_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE786_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE787_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE788_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE789_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE790_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE791_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE792_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE793_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE794_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE795_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE796_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE797_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE798_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE799_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE800_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE801_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE802_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE803_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE804_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE805_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE806_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE807_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE808_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE809_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE810_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE811_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE812_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE813_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE814_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE815_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE816_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE817_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE818_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE819_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE820_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE821_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE822_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE823_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE824_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE825_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE826_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE827_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE828_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE829_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE830_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE831_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE832_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE833_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE834_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE835_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE836_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE837_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE838_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE839_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE840_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE841_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE842_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE843_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE844_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE845_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE846_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE847_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE848_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE849_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE850_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE851_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE852_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE853_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE854_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE855_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE856_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE857_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE858_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE859_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE860_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE861_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE862_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE863_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE864_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE865_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE866_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE867_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE868_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE869_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE870_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE871_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE872_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE873_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE874_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE875_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE876_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE877_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE878_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE879_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE880_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE881_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE882_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE883_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE884_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE885_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE886_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE887_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE888_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE889_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE890_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE891_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE892_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE893_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE894_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE895_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE896_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE897_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE898_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE899_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE900_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE901_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE902_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE903_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE904_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE905_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE906_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE907_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE908_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE909_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE910_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE911_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE912_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE913_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE914_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE915_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE916_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE917_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE918_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE919_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE920_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE921_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE922_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE923_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE924_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE925_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE926_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE927_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE928_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE929_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE930_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE931_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE932_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE933_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE934_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE935_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE936_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE937_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE938_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE939_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE940_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE941_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE942_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE943_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE944_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE945_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE946_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE947_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE948_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE949_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE950_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE951_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE952_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE953_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE954_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE955_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE956_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE957_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE958_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE959_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE960_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE961_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE962_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE963_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE964_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE965_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE966_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE967_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE968_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE969_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE970_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE971_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE972_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE973_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE974_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE975_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE976_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE977_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE978_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE979_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE980_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE981_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE982_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE983_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE984_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE985_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE986_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE987_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE988_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE989_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE990_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE991_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE992_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE993_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE994_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE995_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE996_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE997_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE998_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE999_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1000_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1001_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1002_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1003_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1004_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1005_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1006_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1007_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1008_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1009_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1010_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1011_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1012_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1013_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1014_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1015_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1016_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1017_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1018_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1019_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1020_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1021_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1022_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1023_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE0_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE2_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE3_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE4_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE5_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE6_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE7_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE8_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE9_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE10_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE11_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE12_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE13_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE14_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE15_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE16_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE17_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE18_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE19_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE20_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE21_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE22_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE23_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE24_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE25_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE26_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE27_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE28_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE29_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE30_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE31_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE32_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE33_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE34_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE35_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE36_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE37_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE38_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE39_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE40_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE41_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE42_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE43_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE44_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE45_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE46_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE47_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE48_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE49_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE50_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE51_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE52_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE53_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE54_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE55_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE56_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE57_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE58_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE59_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE60_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE61_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE62_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE63_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE64_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE65_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE66_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE67_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE68_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE69_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE70_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE71_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE72_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE73_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE74_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE75_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE76_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE77_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE78_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE79_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE80_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE81_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE82_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE83_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE84_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE85_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE86_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE87_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE88_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE89_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE90_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE91_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE92_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE93_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE94_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE95_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE96_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE97_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE98_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE99_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE100_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE101_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE102_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE103_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE104_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE105_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE106_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE107_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE108_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE109_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE110_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE111_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE112_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE113_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE114_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE115_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE116_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE117_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE118_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE119_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE120_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE121_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE122_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE123_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE124_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE125_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE126_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE127_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE128_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE129_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE130_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE131_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE132_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE133_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE134_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE135_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE136_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE137_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE138_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE139_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE140_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE141_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE142_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE143_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE144_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE145_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE146_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE147_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE148_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE149_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE150_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE151_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE152_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE153_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE154_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE155_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE156_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE157_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE158_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE159_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE160_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE161_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE162_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE163_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE164_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE165_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE166_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE167_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE168_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE169_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE170_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE171_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE172_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE173_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE174_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE175_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE176_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE177_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE178_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE179_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE180_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE181_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE182_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE183_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE184_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE185_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE186_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE187_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE188_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE189_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE190_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE191_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE192_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE193_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE194_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE195_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE196_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE197_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE198_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE199_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE200_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE201_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE202_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE203_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE204_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE205_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE206_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE207_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE208_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE209_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE210_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE211_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE212_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE213_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE214_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE215_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE216_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE217_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE218_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE219_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE220_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE221_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE222_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE223_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE224_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE225_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE226_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE227_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE228_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE229_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE230_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE231_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE232_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE233_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE234_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE235_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE236_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE237_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE238_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE239_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE240_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE241_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE242_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE243_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE244_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE245_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE246_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE247_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE248_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE249_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE250_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE251_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE252_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE253_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE254_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE255_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE256_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE257_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE258_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE259_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE260_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE261_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE262_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE263_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE264_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE265_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE266_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE267_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE268_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE269_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE270_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE271_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE272_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE273_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE274_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE275_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE276_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE277_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE278_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE279_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE280_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE281_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE282_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE283_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE284_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE285_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE286_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE287_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE288_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE289_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE290_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE291_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE292_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE293_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE294_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE295_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE296_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE297_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE298_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE299_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE300_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE301_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE302_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE303_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE304_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE305_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE306_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE307_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE308_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE309_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE310_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE311_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE312_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE313_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE314_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE315_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE316_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE317_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE318_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE319_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE320_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE321_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE322_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE323_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE324_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE325_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE326_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE327_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE328_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE329_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE330_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE331_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE332_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE333_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE334_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE335_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE336_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE337_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE338_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE339_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE340_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE341_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE342_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE343_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE344_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE345_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE346_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE347_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE348_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE349_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE350_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE351_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE352_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE353_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE354_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE355_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE356_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE357_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE358_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE359_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE360_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE361_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE362_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE363_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE364_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE365_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE366_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE367_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE368_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE369_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE370_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE371_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE372_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE373_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE374_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE375_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE376_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE377_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE378_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE379_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE380_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE381_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE382_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE383_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE384_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE385_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE386_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE387_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE388_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE389_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE390_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE391_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE392_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE393_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE394_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE395_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE396_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE397_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE398_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE399_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE400_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE401_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE402_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE403_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE404_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE405_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE406_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE407_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE408_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE409_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE410_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE411_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE412_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE413_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE414_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE415_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE416_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE417_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE418_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE419_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE420_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE421_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE422_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE423_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE424_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE425_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE426_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE427_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE428_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE429_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE430_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE431_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE432_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE433_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE434_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE435_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE436_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE437_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE438_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE439_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE440_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE441_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE442_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE443_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE444_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE445_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE446_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE447_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE448_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE449_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE450_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE451_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE452_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE453_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE454_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE455_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE456_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE457_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE458_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE459_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE460_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE461_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE462_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE463_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE464_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE465_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE466_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE467_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE468_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE469_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE470_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE471_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE472_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE473_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE474_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE475_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE476_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE477_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE478_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE479_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE480_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE481_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE482_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE483_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE484_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE485_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE486_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE487_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE488_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE489_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE490_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE491_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE492_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE493_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE494_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE495_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE496_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE497_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE498_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE499_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE500_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE501_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE502_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE503_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE504_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE505_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE506_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE507_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE508_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE509_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE510_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE511_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE512_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE513_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE514_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE515_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE516_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE517_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE518_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE519_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE520_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE521_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE522_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE523_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE524_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE525_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE526_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE527_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE528_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE529_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE530_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE531_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE532_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE533_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE534_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE535_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE536_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE537_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE538_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE539_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE540_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE541_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE542_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE543_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE544_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE545_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE546_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE547_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE548_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE549_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE550_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE551_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE552_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE553_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE554_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE555_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE556_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE557_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE558_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE559_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE560_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE561_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE562_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE563_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE564_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE565_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE566_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE567_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE568_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE569_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE570_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE571_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE572_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE573_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE574_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE575_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE576_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE577_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE578_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE579_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE580_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE581_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE582_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE583_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE584_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE585_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE586_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE587_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE588_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE589_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE590_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE591_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE592_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE593_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE594_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE595_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE596_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE597_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE598_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE599_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE600_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE601_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE602_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE603_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE604_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE605_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE606_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE607_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE608_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE609_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE610_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE611_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE612_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE613_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE614_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE615_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE616_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE617_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE618_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE619_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE620_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE621_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE622_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE623_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE624_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE625_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE626_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE627_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE628_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE629_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE630_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE631_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE632_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE633_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE634_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE635_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE636_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE637_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE638_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE639_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE640_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE641_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE642_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE643_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE644_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE645_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE646_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE647_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE648_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE649_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE650_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE651_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE652_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE653_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE654_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE655_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE656_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE657_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE658_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE659_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE660_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE661_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE662_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE663_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE664_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE665_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE666_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE667_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE668_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE669_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE670_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE671_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE672_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE673_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE674_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE675_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE676_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE677_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE678_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE679_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE680_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE681_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE682_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE683_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE684_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE685_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE686_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE687_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE688_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE689_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE690_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE691_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE692_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE693_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE694_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE695_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE696_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE697_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE698_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE699_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE700_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE701_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE702_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE703_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE704_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE705_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE706_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE707_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE708_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE709_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE710_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE711_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE712_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE713_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE714_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE715_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE716_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE717_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE718_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE719_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE720_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE721_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE722_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE723_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE724_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE725_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE726_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE727_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE728_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE729_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE730_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE731_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE732_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE733_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE734_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE735_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE736_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE737_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE738_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE739_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE740_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE741_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE742_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE743_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE744_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE745_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE746_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE747_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE748_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE749_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE750_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE751_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE752_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE753_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE754_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE755_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE756_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE757_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE758_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE759_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE760_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE761_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE762_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE763_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE764_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE765_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE766_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE767_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE768_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE769_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE770_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE771_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE772_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE773_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE774_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE775_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE776_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE777_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE778_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE779_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE780_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE781_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE782_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE783_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE784_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE785_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE786_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE787_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE788_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE789_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE790_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE791_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE792_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE793_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE794_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE795_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE796_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE797_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE798_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE799_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE800_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE801_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE802_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE803_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE804_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE805_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE806_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE807_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE808_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE809_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE810_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE811_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE812_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE813_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE814_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE815_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE816_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE817_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE818_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE819_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE820_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE821_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE822_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE823_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE824_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE825_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE826_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE827_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE828_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE829_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE830_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE831_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE832_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE833_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE834_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE835_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE836_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE837_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE838_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE839_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE840_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE841_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE842_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE843_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE844_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE845_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE846_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE847_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE848_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE849_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE850_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE851_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE852_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE853_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE854_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE855_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE856_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE857_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE858_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE859_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE860_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE861_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE862_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE863_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE864_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE865_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE866_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE867_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE868_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE869_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE870_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE871_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE872_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE873_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE874_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE875_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE876_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE877_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE878_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE879_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE880_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE881_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE882_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE883_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE884_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE885_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE886_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE887_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE888_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE889_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE890_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE891_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE892_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE893_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE894_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE895_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE896_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE897_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE898_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE899_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE900_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE901_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE902_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE903_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE904_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE905_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE906_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE907_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE908_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE909_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE910_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE911_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE912_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE913_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE914_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE915_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE916_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE917_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE918_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE919_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE920_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE921_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE922_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE923_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE924_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE925_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE926_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE927_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE928_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE929_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE930_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE931_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE932_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE933_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE934_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE935_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE936_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE937_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE938_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE939_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE940_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE941_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE942_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE943_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE944_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE945_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE946_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE947_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE948_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE949_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE950_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE951_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE952_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE953_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE954_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE955_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE956_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE957_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE958_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE959_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE960_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE961_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE962_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE963_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE964_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE965_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE966_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE967_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE968_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE969_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE970_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE971_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE972_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE973_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE974_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE975_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE976_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE977_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE978_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE979_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE980_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE981_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE982_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE983_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE984_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE985_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE986_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE987_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE988_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE989_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE990_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE991_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE992_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE993_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE994_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE995_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE996_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE997_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE998_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE999_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1000_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1001_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1002_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1003_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1004_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1005_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1006_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1007_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1008_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1009_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1010_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1011_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1012_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1013_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1014_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1015_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1016_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1017_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1018_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1019_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1020_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1021_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1022_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1023_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE0_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE1_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE2_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE3_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE4_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE5_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE6_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE7_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE8_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE9_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE10_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE11_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE12_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE13_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE14_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE15_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE16_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE17_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE18_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE19_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE20_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE21_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE22_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE23_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE24_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE25_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE26_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE27_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE28_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE29_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE30_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE31_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE32_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE33_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE34_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE35_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE36_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE37_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE38_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE39_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE40_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE41_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE42_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE43_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE44_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE45_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE46_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE47_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE48_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE49_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE50_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE51_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE52_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE53_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE54_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE55_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE56_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE57_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE58_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE59_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE60_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE61_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE62_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE63_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE64_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE65_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE66_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE67_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE68_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE69_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE70_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE71_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE72_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE73_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE74_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE75_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE76_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE77_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE78_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE79_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE80_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE81_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE82_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE83_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE84_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE85_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE86_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE87_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE88_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE89_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE90_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE91_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE92_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE93_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE94_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE95_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE96_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE97_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE98_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE99_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE100_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE101_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE102_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE103_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE104_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE105_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE106_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE107_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE108_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE109_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE110_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE111_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE112_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE113_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE114_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE115_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE116_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE117_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE118_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE119_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE120_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE121_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE122_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE123_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE124_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE125_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE126_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE127_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE128_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE129_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE130_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE131_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE132_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE133_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE134_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE135_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE136_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE137_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE138_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE139_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE140_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE141_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE142_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE143_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE144_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE145_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE146_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE147_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE148_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE149_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE150_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE151_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE152_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE153_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE154_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE155_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE156_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE157_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE158_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE159_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE160_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE161_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE162_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE163_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE164_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE165_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE166_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE167_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE168_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE169_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE170_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE171_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE172_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE173_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE174_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE175_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE176_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE177_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE178_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE179_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE180_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE181_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE182_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE183_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE184_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE185_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE186_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE187_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE188_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE189_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE190_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE191_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE192_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE193_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE194_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE195_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE196_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE197_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE198_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE199_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE200_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE201_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE202_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE203_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE204_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE205_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE206_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE207_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE208_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE209_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE210_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE211_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE212_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE213_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE214_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE215_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE216_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE217_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE218_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE219_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE220_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE221_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE222_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE223_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE224_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE225_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE226_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE227_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE228_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE229_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE230_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE231_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE232_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE233_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE234_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE235_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE236_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE237_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE238_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE239_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE240_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE241_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE242_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE243_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE244_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE245_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE246_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE247_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE248_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE249_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE250_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE251_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE252_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE253_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE254_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE255_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE256_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE257_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE258_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE259_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE260_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE261_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE262_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE263_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE264_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE265_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE266_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE267_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE268_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE269_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE270_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE271_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE272_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE273_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE274_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE275_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE276_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE277_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE278_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE279_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE280_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE281_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE282_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE283_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE284_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE285_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE286_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE287_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE288_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE289_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE290_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE291_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE292_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE293_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE294_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE295_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE296_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE297_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE298_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE299_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE300_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE301_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE302_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE303_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE304_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE305_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE306_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE307_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE308_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE309_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE310_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE311_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE312_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE313_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE314_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE315_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE316_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE317_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE318_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE319_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE320_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE321_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE322_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE323_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE324_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE325_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE326_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE327_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE328_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE329_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE330_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE331_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE332_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE333_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE334_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE335_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE336_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE337_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE338_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE339_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE340_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE341_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE342_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE343_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE344_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE345_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE346_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE347_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE348_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE349_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE350_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE351_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE352_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE353_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE354_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE355_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE356_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE357_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE358_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE359_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE360_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE361_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE362_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE363_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE364_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE365_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE366_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE367_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE368_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE369_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE370_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE371_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE372_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE373_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE374_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE375_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE376_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE377_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE378_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE379_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE380_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE381_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE382_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE383_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE384_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE385_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE386_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE387_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE388_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE389_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE390_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE391_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE392_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE393_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE394_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE395_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE396_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE397_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE398_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE399_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE400_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE401_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE402_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE403_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE404_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE405_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE406_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE407_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE408_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE409_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE410_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE411_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE412_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE413_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE414_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE415_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE416_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE417_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE418_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE419_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE420_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE421_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE422_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE423_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE424_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE425_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE426_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE427_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE428_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE429_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE430_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE431_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE432_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE433_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE434_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE435_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE436_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE437_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE438_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE439_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE440_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE441_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE442_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE443_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE444_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE445_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE446_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE447_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE448_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE449_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE450_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE451_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE452_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE453_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE454_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE455_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE456_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE457_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE458_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE459_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE460_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE461_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE462_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE463_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE464_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE465_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE466_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE467_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE468_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE469_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE470_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE471_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE472_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE473_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE474_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE475_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE476_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE477_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE478_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE479_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE480_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE481_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE482_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE483_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE484_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE485_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE486_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE487_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE488_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE489_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE490_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE491_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE492_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE493_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE494_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE495_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE496_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE497_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE498_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE499_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE500_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE501_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE502_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE503_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE504_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE505_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE506_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE507_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE508_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE509_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE510_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE511_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE512_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE513_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE514_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE515_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE516_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE517_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE518_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE519_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE520_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE521_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE522_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE523_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE524_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE525_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE526_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE527_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE528_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE529_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE530_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE531_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE532_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE533_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE534_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE535_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE536_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE537_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE538_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE539_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE540_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE541_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE542_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE543_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE544_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE545_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE546_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE547_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE548_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE549_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE550_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE551_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE552_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE553_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE554_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE555_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE556_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE557_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE558_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE559_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE560_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE561_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE562_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE563_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE564_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE565_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE566_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE567_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE568_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE569_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE570_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE571_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE572_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE573_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE574_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE575_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE576_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE577_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE578_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE579_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE580_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE581_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE582_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE583_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE584_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE585_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE586_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE587_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE588_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE589_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE590_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE591_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE592_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE593_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE594_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE595_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE596_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE597_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE598_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE599_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE600_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE601_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE602_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE603_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE604_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE605_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE606_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE607_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE608_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE609_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE610_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE611_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE612_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE613_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE614_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE615_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE616_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE617_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE618_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE619_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE620_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE621_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE622_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE623_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE624_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE625_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE626_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE627_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE628_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE629_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE630_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE631_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE632_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE633_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE634_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE635_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE636_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE637_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE638_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE639_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE640_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE641_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE642_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE643_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE644_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE645_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE646_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE647_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE648_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE649_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE650_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE651_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE652_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE653_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE654_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE655_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE656_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE657_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE658_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE659_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE660_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE661_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE662_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE663_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE664_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE665_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE666_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE667_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE668_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE669_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE670_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE671_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE672_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE673_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE674_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE675_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE676_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE677_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE678_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE679_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE680_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE681_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE682_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE683_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE684_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE685_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE686_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE687_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE688_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE689_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE690_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE691_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE692_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE693_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE694_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE695_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE696_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE697_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE698_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE699_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE700_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE701_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE702_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE703_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE704_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE705_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE706_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE707_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE708_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE709_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE710_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE711_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE712_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE713_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE714_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE715_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE716_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE717_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE718_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE719_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE720_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE721_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE722_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE723_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE724_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE725_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE726_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE727_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE728_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE729_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE730_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE731_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE732_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE733_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE734_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE735_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE736_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE737_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE738_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE739_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE740_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE741_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE742_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE743_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE744_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE745_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE746_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE747_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE748_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE749_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE750_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE751_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE752_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE753_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE754_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE755_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE756_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE757_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE758_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE759_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE760_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE761_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE762_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE763_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE764_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE765_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE766_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE767_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE768_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE769_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE770_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE771_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE772_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE773_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE774_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE775_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE776_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE777_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE778_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE779_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE780_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE781_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE782_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE783_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE784_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE785_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE786_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE787_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE788_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE789_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE790_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE791_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE792_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE793_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE794_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE795_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE796_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE797_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE798_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE799_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE800_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE801_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE802_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE803_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE804_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE805_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE806_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE807_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE808_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE809_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE810_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE811_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE812_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE813_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE814_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE815_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE816_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE817_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE818_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE819_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE820_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE821_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE822_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE823_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE824_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE825_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE826_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE827_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE828_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE829_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE830_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE831_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE832_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE833_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE834_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE835_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE836_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE837_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE838_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE839_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE840_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE841_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE842_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE843_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE844_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE845_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE846_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE847_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE848_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE849_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE850_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE851_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE852_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE853_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE854_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE855_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE856_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE857_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE858_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE859_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE860_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE861_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE862_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE863_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE864_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE865_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE866_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE867_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE868_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE869_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE870_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE871_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE872_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE873_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE874_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE875_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE876_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE877_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE878_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE879_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE880_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE881_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE882_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE883_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE884_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE885_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE886_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE887_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE888_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE889_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE890_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE891_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE892_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE893_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE894_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE895_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE896_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE897_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE898_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE899_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE900_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE901_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE902_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE903_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE904_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE905_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE906_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE907_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE908_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE909_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE910_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE911_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE912_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE913_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE914_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE915_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE916_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE917_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE918_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE919_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE920_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE921_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE922_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE923_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE924_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE925_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE926_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE927_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE928_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE929_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE930_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE931_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE932_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE933_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE934_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE935_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE936_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE937_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE938_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE939_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE940_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE941_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE942_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE943_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE944_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE945_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE946_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE947_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE948_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE949_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE950_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE951_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE952_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE953_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE954_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE955_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE956_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE957_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE958_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE959_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE960_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE961_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE962_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE963_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE964_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE965_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE966_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE967_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE968_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE969_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE970_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE971_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE972_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE973_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE974_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE975_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE976_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE977_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE978_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE979_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE980_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE981_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE982_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE983_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE984_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE985_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE986_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE987_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE988_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE989_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE990_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE991_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE992_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE993_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE994_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE995_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE996_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE997_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE998_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE999_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1000_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1001_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1002_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1003_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1004_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1005_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1006_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1007_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1008_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1009_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1010_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1011_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1012_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1013_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1014_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1015_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1016_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1017_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1018_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1019_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1020_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1021_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1022_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1023_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ila_v6_2_1_ila' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/48e6/hdl/ila_v6_2_syn_rfs.v:5509' bound to instance 'U0' of component 'ila_v6_2_1_ila' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity design_1_ila_1_0 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4252]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_1_0' (169#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:70]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:59' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5647]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:74]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:11671' bound to instance 'U0' of component 'MDM' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:1641]
INFO: [Synth 8-638] synthesizing module 'MDM' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:13311]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:14777]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:253' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:14844]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:287]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (170#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:315' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:14963]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFG' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (171#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:5293' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:15031]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:6525]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:2835' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:9299]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3101]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:614' bound to instance 'FDC_I' of component 'MB_FDC_1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3401]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDC_1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:651]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (172#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:673' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3493]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE_1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:713]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (173#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3527]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:762]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E' (174#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0100001010000111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3543]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:762]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized0' (174#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3610]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:762]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized1' (174#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3626]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:762]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized2' (174#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3764]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (175#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3101]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (176#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:6525]
INFO: [Synth 8-256] done synthesizing module 'MDM' (177#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:13311]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_0' (178#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:74]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at 'c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:59' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5660]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:190]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 125000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: design_1_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 1 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 1 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 1 - type: integer 
	Parameter C_USE_HW_MUL bound to: 2 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 1 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 1 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 1 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 3 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 2 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 1 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 15 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 32768 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 8 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 1 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 8 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 15 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 32768 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 8 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (254#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:190]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_intc_0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/synth/design_1_microblaze_0_axi_intc_0.vhd:89]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_INSTANCE bound to: design_1_microblaze_0_axi_intc_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 3 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: 32'b11111111111111111111111111111001 
	Parameter C_KIND_OF_EDGE bound to: 32'b11111111111111111111111111111111 
	Parameter C_KIND_OF_LVL bound to: 32'b11111111111111111111111111111111 
	Parameter C_ASYNC_INTR bound to: 32'b11111111111111111111111111111000 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 32'b00000000000000000000000000010000 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 1 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_intc' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:3769]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_INSTANCE bound to: design_1_microblaze_0_axi_intc_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 3 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -7 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -8 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 16 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 1 - type: integer 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:3696]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:3697]
INFO: [Synth 8-638] synthesizing module 'intc_core' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:782]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 3 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -7 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -8 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 1 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 16 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:752]
INFO: [Synth 8-638] synthesizing module 'shared_ram_ivar' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:321]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_DPRAM_DEPTH bound to: 16 - type: integer 
	Parameter C_ADDR_LINES bound to: 4 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:325]
INFO: [Synth 8-256] done synthesizing module 'shared_ram_ivar' (255#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:321]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (256#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:782]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000101111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 383 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 383 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (256#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (256#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (256#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (256#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (256#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (256#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (256#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (256#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (256#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (256#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (256#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (256#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (256#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (256#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (256#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (256#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (256#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (256#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (256#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (256#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (256#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (257#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:3769]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_intc_0' (258#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/synth/design_1_microblaze_0_axi_intc_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3382]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (259#1) [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:258]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:359]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (260#1) [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:359]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:464]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (261#1) [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:464]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:571]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (262#1) [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:571]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_5LX7BU' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:672]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_5LX7BU' (263#1) [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:672]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (264#1) [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:777]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_4YOIXL' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:882]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_4YOIXL' (265#1) [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:882]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1536]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (266#1) [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1536]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000001111000000000000000000000000000000000000000000000000000000100010010100010000000000000000000000000000000000000000000000000010000011100000000000000000000000000000000000000000000000000000001000100101000010000000000000000000000000000000000000000000000000100010010100000000000000000000000000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 224'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_crossbar_sasd' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000001111000000000000000000000000000000000000000000000000000000100010010100010000000000000000000000000000000000000000000000000010000011100000000000000000000000000000000000000000000000000000001000100101000010000000000000000000000000000000000000000000000000100010010100000000000000000000000000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001000001111000001111111111111111000000000000000000000000000000000100010010100010111111111111111100000000000000000000000000000000010000011100000011111111111111110000000000000000000000000000000001000100101000011111111111111111000000000000000000000000000000000100010010100000111111111111111100000000000000000000000000000000010000000110000011111111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 8 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 7'b0000000 
	Parameter P_M_AXILITE_MASK bound to: 7'b0000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized4' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_NUM_TARGETS bound to: 7 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000001111000000000000000000000000000000000000000000000000000000100010010100010000000000000000000000000000000000000000000000000010000011100000000000000000000000000000000000000000000000000000001000100101000010000000000000000000000000000000000000000000000000100010010100000000000000000000000000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001000001111000001111111111111111000000000000000000000000000000000100010010100010111111111111111100000000000000000000000000000000010000011100000011111111111111110000000000000000000000000000000001000100101000011111111111111111000000000000000000000000000000000100010010100000111111111111111100000000000000000000000000000000010000000110000011111111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 8'b01111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (266#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (266#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (266#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (266#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000011100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (266#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (266#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000011110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (266#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized4' (266#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_decerr_slave__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_decerr_slave__parameterized0' (266#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter_sasd' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter_sasd' (267#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter__parameterized0' (267#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' (267#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' (267#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' (267#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' (267#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' (267#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' (267#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' (267#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized24' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized24' (267#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' (267#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' (267#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_crossbar_sasd' (268#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar__parameterized0' (268#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_1' (269#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:59]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (270#1) [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3382]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:963]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (271#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (272#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (273#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (274#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4087]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'FDS' (275#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (276#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_0' (277#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (277#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (277#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (277#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (278#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_0' (279#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:78]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: design_1_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (280#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (281#1) [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:963]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_xlconcat_0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.vhd:68]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 3 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xlconcat' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2e37/xlconcat.vhd:100]
	Parameter NUM_PORTS bound to: 3 - type: integer 
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (282#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2e37/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_xlconcat_0' (283#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_1_mig_7series_0_0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_mig_7series_0_0_mig' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:75]
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
	Parameter DQ_PER_DM bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: ROW_BANK_COLUMN - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IS_CLK_SHARED bound to: FALSE - type: string 
	Parameter PHY_CONTROL_MASTER_BANK bound to: 1 - type: integer 
	Parameter MEM_DENSITY bound to: 1Gb - type: string 
	Parameter MEM_SPEEDGRADE bound to: 125 - type: string 
	Parameter MEM_DEVICE_WIDTH bound to: 8 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CL bound to: 7 - type: integer 
	Parameter CWL bound to: 6 - type: integer 
	Parameter OUTPUT_DRV bound to: LOW - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter VDD_OP_VOLT bound to: 150 - type: string 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter CLKFBOUT_MULT bound to: 5 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_VCO bound to: 1000 - type: integer 
	Parameter MMCM_MULT_F bound to: 8 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT0_EN bound to: TRUE - type: string 
	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT0_DIVIDE bound to: 10.000000 - type: float 
	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 30000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13750 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tRP bound to: 13750 - type: integer 
	Parameter tRRD bound to: 6000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1110 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011 
	Parameter BANK_MAP bound to: 36'b000100100101000100101010000100101011 
	Parameter CAS_MAP bound to: 12'b000100010101 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100011010 
	Parameter WE_MAP bound to: 12'b000100011011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000 
	Parameter DATA0_MAP bound to: 96'b000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010 
	Parameter DATA1_MAP bound to: 96'b000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011 
	Parameter DATA2_MAP bound to: 96'b000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000 
	Parameter DATA3_MAP bound to: 96'b000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111 
	Parameter DATA4_MAP bound to: 96'b001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001 
	Parameter DATA5_MAP bound to: 96'b001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000 
	Parameter DATA6_MAP bound to: 96'b001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010 
	Parameter DATA7_MAP bound to: 96'b001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter IODELAY_GRP0 bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter tCK bound to: 2000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DIFF_TERM_SYSCLK bound to: FALSE - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: TRUE - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_S_AXI_MEM_SIZE bound to: 1073741824 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter TEMP_MON_CONTROL bound to: EXTERNAL - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_tempmon' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: EXTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:133]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_tempmon' (284#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_iodelay_ctrl' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (285#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16182]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (286#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16182]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_iodelay_ctrl' (287#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:80]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_clk_ibuf' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:68]
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: FALSE - type: string 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:83]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14584]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (288#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14584]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_clk_ibuf' (289#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_infrastructure' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:78]
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: TRUE - type: string 
	Parameter CLKFBOUT_MULT bound to: 5 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_VCO bound to: 1000 - type: integer 
	Parameter MMCM_MULT_F bound to: 8 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT0_EN bound to: TRUE - type: string 
	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT0_DIVIDE bound to: 10.000000 - type: float 
	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter tCK bound to: 2000 - type: integer 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter RST_SYNC_NUM bound to: 25 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 
	Parameter CLKIN1_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter VCO_PERIOD bound to: 1000 - type: integer 
	Parameter CLKOUT0_PERIOD bound to: 2000 - type: integer 
	Parameter CLKOUT1_PERIOD bound to: 2000 - type: integer 
	Parameter CLKOUT2_PERIOD bound to: 32000 - type: integer 
	Parameter CLKOUT3_PERIOD bound to: 8000 - type: integer 
	Parameter CLKOUT4_PERIOD bound to: 4000 - type: integer 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT3_PERIOD_NS bound to: 8.000000 - type: float 
	Parameter CLKOUT4_PERIOD_NS bound to: 4.000000 - type: float 
	Parameter MMCM_VCO_PERIOD bound to: 1000.000000 - type: float 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TAPSPERFCLK bound to: 448 - type: integer 
	Parameter TAPSPERFCLK_MINUS_ONE bound to: 447 - type: integer 
	Parameter QCNTR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (290#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32674]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 5 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: float 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (291#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32674]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (292#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_infrastructure' (293#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:78]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_memc_ui_top_axi' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 7 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter OUTPUT_DRV bound to: LOW - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2000 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 30000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13750 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tRP bound to: 13750 - type: integer 
	Parameter tRRD bound to: 6000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1110 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011 
	Parameter BANK_MAP bound to: 36'b000100100101000100101010000100101011 
	Parameter CAS_MAP bound to: 12'b000100010101 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100011010 
	Parameter WE_MAP bound to: 12'b000100011011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000 
	Parameter DATA0_MAP bound to: 96'b000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010 
	Parameter DATA1_MAP bound to: 96'b000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011 
	Parameter DATA2_MAP bound to: 96'b000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000 
	Parameter DATA3_MAP bound to: 96'b000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111 
	Parameter DATA4_MAP bound to: 96'b001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001 
	Parameter DATA5_MAP bound to: 96'b001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000 
	Parameter DATA6_MAP bound to: 96'b001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010 
	Parameter DATA7_MAP bound to: 96'b001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: ROW_BANK_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter INTERFACE bound to: AXI4 - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_MC_DATA_WIDTH_LCL bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_mem_intfc' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1110 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011 
	Parameter BANK_MAP bound to: 36'b000100100101000100101010000100101011 
	Parameter CAS_MAP bound to: 12'b000100010101 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100011010 
	Parameter WE_MAP bound to: 12'b000100011011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000 
	Parameter DATA0_MAP bound to: 96'b000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010 
	Parameter DATA1_MAP bound to: 96'b000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011 
	Parameter DATA2_MAP bound to: 96'b000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000 
	Parameter DATA3_MAP bound to: 96'b000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111 
	Parameter DATA4_MAP bound to: 96'b001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001 
	Parameter DATA5_MAP bound to: 96'b001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000 
	Parameter DATA6_MAP bound to: 96'b001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010 
	Parameter DATA7_MAP bound to: 96'b001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter CL bound to: 7 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PHASE_DETECT bound to: OFF - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter OUTPUT_DRV bound to: LOW - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2000 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 30000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13750 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tRP bound to: 13750 - type: integer 
	Parameter tRRD bound to: 6000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter nDQS_COL0 bound to: 8 - type: integer 
	Parameter nDQS_COL1 bound to: 0 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 
	Parameter REFRESH_TIMER bound to: 7530 - type: integer 
	Parameter CWL_T bound to: 6 - type: integer 
	Parameter CLK_PERIOD bound to: 8000 - type: integer 
	Parameter nCL bound to: 7 - type: integer 
	Parameter nCWL bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_mc' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_mc.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CL bound to: 7 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 6 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2000 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 30000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13750 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tRP bound to: 13750 - type: integer 
	Parameter tRRD bound to: 6000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nCKE bound to: 3 - type: integer 
	Parameter nRP bound to: 7 - type: integer 
	Parameter nRCD bound to: 7 - type: integer 
	Parameter nRAS bound to: 18 - type: integer 
	Parameter nFAW bound to: 15 - type: integer 
	Parameter nRFC bound to: 55 - type: integer 
	Parameter nWR_CK bound to: 8 - type: integer 
	Parameter nWR bound to: 8 - type: integer 
	Parameter nRRD_CK bound to: 3 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR_CK bound to: 4 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter nRTP_CK bound to: 4 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter CWL_M bound to: 6 - type: integer 
	Parameter CL_M bound to: 7 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter tXSDLL bound to: 512 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 25 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 38 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter CODE_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_mach' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v:71]
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 25 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CL bound to: 7 - type: integer 
	Parameter CWL bound to: 6 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nFAW bound to: 15 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 38 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_cntrl' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter CL bound to: 7 - type: integer 
	Parameter CWL bound to: 6 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nFAW bound to: 15 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 38 - type: integer 
	Parameter nADD_RRD bound to: -4 - type: integer 
	Parameter nRRD_CLKS bound to: -1 - type: integer 
	Parameter ADD_RRD_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter nFAW_CLKS bound to: 4 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter CASWR2CASRD bound to: 14 - type: integer 
	Parameter CASWR2CASRD_CLKS bound to: 4 - type: integer 
	Parameter WTR_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CASRD2CASWR bound to: 9 - type: integer 
	Parameter CASRD2CASWR_CLKS bound to: 3 - type: integer 
	Parameter RTW_CNT_WIDTH bound to: 2 - type: integer 
	Parameter REFRESH_BANK_WIDTH bound to: 1 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized0' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized0' (293#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_timer_one' should be on the sensitivity list [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:509]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_cntrl' (294#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_common' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 25 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 38 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 5 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 6 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter nCKESR_CLKS bound to: 1 - type: integer 
	Parameter CKESR_TIMER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 4 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb' (295#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net inh_group in module/entity mig_7series_v4_0_round_robin_arb__parameterized0 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:153]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized0' (295#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_common' (296#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_mach' (297#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_mach' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 7 - type: integer 
	Parameter CWL bound to: 6 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS bound to: 18 - type: integer 
	Parameter nRCD bound to: 7 - type: integer 
	Parameter nRFC bound to: 55 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nRP bound to: 7 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 8 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter nRAS_CLKS bound to: 5 - type: integer 
	Parameter nWTP bound to: 18 - type: integer 
	Parameter nWTP_CLKS bound to: 6 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 6 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 5 - type: integer 
	Parameter nRCD bound to: 7 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 7 - type: integer 
	Parameter nWTP_CLKS bound to: 6 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_compare' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v:74]
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '14' bits. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v:251]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_compare' (298#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v:74]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 6 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 5 - type: integer 
	Parameter nRP bound to: 7 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 7 - type: integer 
	Parameter nWTP_CLKS bound to: 6 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state' (299#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue' (300#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl' (301#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 6 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 5 - type: integer 
	Parameter nRCD bound to: 7 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 7 - type: integer 
	Parameter nWTP_CLKS bound to: 6 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 6 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 5 - type: integer 
	Parameter nRP bound to: 7 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 7 - type: integer 
	Parameter nWTP_CLKS bound to: 6 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized0' (301#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized0' (301#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized0' (301#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 6 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 5 - type: integer 
	Parameter nRCD bound to: 7 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 7 - type: integer 
	Parameter nWTP_CLKS bound to: 6 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 6 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 5 - type: integer 
	Parameter nRP bound to: 7 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 7 - type: integer 
	Parameter nWTP_CLKS bound to: 6 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized1' (301#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized1' (301#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized1' (301#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 6 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 5 - type: integer 
	Parameter nRCD bound to: 7 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 7 - type: integer 
	Parameter nWTP_CLKS bound to: 6 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 6 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 5 - type: integer 
	Parameter nRP bound to: 7 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 7 - type: integer 
	Parameter nWTP_CLKS bound to: 6 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized2' (301#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized2' (301#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized2' (301#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_common' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRFC bound to: 55 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CWL bound to: 6 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter nRFC_CLKS bound to: 14 - type: integer 
	Parameter nZQCS_CLKS bound to: 16 - type: integer 
	Parameter nXSDLL_CLKS bound to: 128 - type: integer 
	Parameter RFC_ZQ_TIMER_WIDTH bound to: 8 - type: integer 
	Parameter THREE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_common' (302#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_mux' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 7 - type: integer 
	Parameter CWL bound to: 6 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nRAS bound to: 18 - type: integer 
	Parameter nRCD bound to: 7 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_row_col' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v:83]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CWL bound to: 6 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nRAS bound to: 18 - type: integer 
	Parameter nRCD bound to: 7 - type: integer 
	Parameter nWR bound to: 8 - type: integer 
	Parameter RNK2RNK_DLY bound to: 12 - type: integer 
	Parameter RNK2RNK_DLY_CLKS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized1' (302#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized2' (302#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized3' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized3' (302#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized4' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized4' (302#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_row_col' (303#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_select' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v:75]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 7 - type: integer 
	Parameter CWL bound to: 6 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter OUT_CMD_WIDTH bound to: 21 - type: integer 
	Parameter ONE bound to: 1'b1 
WARNING: [Synth 8-3848] Net col_row_r in module/entity mig_7series_v4_0_arb_select does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v:390]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_select' (304#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v:75]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_mux' (305#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_mach' (306#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v:72]
WARNING: [Synth 8-350] instance 'bank_mach0' of module 'mig_7series_v4_0_bank_mach' requires 74 connections, but only 73 given [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_mc.v:670]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_col_mach' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v:88]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter MC_ERR_LINE_WIDTH bound to: 27 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FULL_RAM_CNT bound to: 1 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 2 - type: integer 
	Parameter RAM_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RAM32M' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:36749]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'RAM32M' (307#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:36749]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v:396]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_col_mach' (308#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v:88]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_mc' (309#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_mc.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_top' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 7 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 6 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1110 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011 
	Parameter BANK_MAP bound to: 36'b000100100101000100101010000100101011 
	Parameter CAS_MAP bound to: 12'b000100010101 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100011010 
	Parameter WE_MAP bound to: 12'b000100011011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000 
	Parameter DATA0_MAP bound to: 96'b000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010 
	Parameter DATA1_MAP bound to: 96'b000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011 
	Parameter DATA2_MAP bound to: 96'b000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000 
	Parameter DATA3_MAP bound to: 96'b000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111 
	Parameter DATA4_MAP bound to: 96'b001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001 
	Parameter DATA5_MAP bound to: 96'b001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000 
	Parameter DATA6_MAP bound to: 96'b001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010 
	Parameter DATA7_MAP bound to: 96'b001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter OUTPUT_DRV bound to: LOW - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter tCK bound to: 2000 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter RD_PATH_REG bound to: 0 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 8000 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WRLVL_W bound to: ON - type: string 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter CTL_BANK bound to: 3'b001 
	Parameter CTL_BYTE_LANE bound to: 8'b00111001 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_mc_phy_wrapper' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2000 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 6 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1110 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011 
	Parameter BANK_MAP bound to: 36'b000100100101000100101010000100101011 
	Parameter CAS_MAP bound to: 12'b000100010101 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100011010 
	Parameter WE_MAP bound to: 12'b000100011011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000 
	Parameter DATA0_MAP bound to: 96'b000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010 
	Parameter DATA1_MAP bound to: 96'b000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011 
	Parameter DATA2_MAP bound to: 96'b000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000 
	Parameter DATA3_MAP bound to: 96'b000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111 
	Parameter DATA4_MAP bound to: 96'b001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001 
	Parameter DATA5_MAP bound to: 96'b001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000 
	Parameter DATA6_MAP bound to: 96'b001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010 
	Parameter DATA7_MAP bound to: 96'b001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter PHASE_PER_CLK bound to: 8 - type: integer 
	Parameter PHASE_DIV bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 8000 - type: integer 
	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010 
	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100 
	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000101000010 
	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000000100000000000001000000000000010000000000001000000000000000000000000000000000000000000000000000001000000000000010000000000100000000000010000 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000001000000000000010000000000100000000000010000 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000100000000000001000000000000010000000000001 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 1 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: B - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 1 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter FREQ_REF_DIV bound to: 1 - type: integer 
	Parameter INT_DELAY bound to: 0.489200 - type: float 
	Parameter HALF_CYCLE_DELAY bound to: 0.500000 - type: float 
	Parameter MC_OCLK_DELAY bound to: 16.430400 - type: float 
	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 32 - type: integer 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter CWL_M bound to: 6 - type: integer 
	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_COUNT_EN bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:596]
INFO: [Synth 8-638] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21927]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (310#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-638] synthesizing module 'OBUFT' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:22143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFT' (311#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:22143]
INFO: [Synth 8-638] synthesizing module 'IOBUF_DCIEN' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17624]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF_DCIEN' (312#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17624]
INFO: [Synth 8-638] synthesizing module 'IOBUFDS_DIFF_OUT_DCIEN' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17464]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUFDS_DIFF_OUT_DCIEN' (313#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17464]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1261]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_poc_pd' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v:70]
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IDDR' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16060]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDDR' (314#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16060]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_poc_pd' (315#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v:70]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1261]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:111]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:112]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo' (316#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1428]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized0' (316#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1445]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized1' (316#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1462]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_mc_phy' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v:70]
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1110 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter RCLK_SELECT_BANK bound to: 1 - type: integer 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 
	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000101000010 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter PHY_CLK_RATIO bound to: 4 - type: integer 
	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 
	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000001000000000000010000000000100000000000010000 
	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_0_IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter PHY_0_DATA_CTL bound to: 4'b1111 
	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_1_IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter PHY_1_DATA_CTL bound to: 4'b0000 
	Parameter PHY_1_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000100000000000001000000000000010000000000001 
	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_2_IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter PHY_2_DATA_CTL bound to: 4'b1111 
	Parameter PHY_2_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter TCK bound to: 2000 - type: integer 
	Parameter N_LANES bound to: 11 - type: integer 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 
	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 
	Parameter PHY_MULTI_REGION bound to: TRUE - type: string 
	Parameter RCLK_NEG_EDGE bound to: 3'b000 
	Parameter RCLK_POS_EDGE bound to: 3'b111 
	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 
	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 
	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter DDR_TCK bound to: 2000 - type: integer 
	Parameter FREQ_REF_PERIOD bound to: 2000.000000 - type: float 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter PO_S3_TAPS bound to: 64 - type: integer 
	Parameter PI_S2_TAPS bound to: 128 - type: integer 
	Parameter PO_S2_TAPS bound to: 128 - type: integer 
	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PI_STG2_INTRINSIC_DELAY bound to: 1060.350000 - type: float 
	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 1085.600000 - type: float 
	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 680.200000 - type: float 
	Parameter PO_STG2_INTRINSIC_DELAY bound to: 1765.800000 - type: float 
	Parameter PO_S2_TAPS_SIZE bound to: 15.625000 - type: float 
	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: float 
	Parameter PO_CIRC_BUF_EARLY bound to: 1'b1 
	Parameter PO_CIRC_BUF_OFFSET bound to: 234.200000 - type: float 
	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 
	Parameter PI_S2_TAPS_SIZE bound to: 15.625000 - type: float 
	Parameter PI_MAX_STG2_DELAY bound to: 984.375000 - type: float 
	Parameter PI_INTRINSIC_DELAY bound to: 1060.350000 - type: float 
	Parameter PO_INTRINSIC_DELAY bound to: 1765.800000 - type: float 
	Parameter PO_DELAY bound to: 2703.300000 - type: float 
	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 
	Parameter RCLK_DELAY_INT bound to: 2260 - type: integer 
	Parameter PO_DELAY_INT bound to: 2703 - type: integer 
	Parameter PI_OFFSET bound to: 443 - type: integer 
	Parameter PI_STG2_DELAY_CAND bound to: 443.000000 - type: float 
	Parameter PI_STG2_DELAY bound to: 443.000000 - type: float 
	Parameter DEFAULT_RCLK_DELAY bound to: 28 - type: integer 
	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0111 
	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 28 - type: integer 
	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 28 - type: integer 
	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 28 - type: integer 
	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 28 - type: integer 
	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_RESET_SELECT_BANK bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b1111 
	Parameter BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter BITLANES_OUTONLY bound to: 48'b000001000000000000010000000000100000000000010000 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter TCK bound to: 2000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b1111 
	Parameter PC_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 0 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 4 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b0 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b0 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b0 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b0 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b1 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b1 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: TRUE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:747]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:748]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:749]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:750]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000010000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_if_post_fifo' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:68]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:110]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_if_post_fifo' (317#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized2' (317#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_IN_PHY' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32360]
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 
	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 
	Parameter FINE_DELAY bound to: 33 - type: integer 
	Parameter FREQ_REF_DIV bound to: NONE - type: string 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.000000 - type: float 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 2.000000 - type: float 
	Parameter REFCLK_PERIOD bound to: 2.000000 - type: float 
	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter WR_CYCLES bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_IN_PHY' (318#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32360]
INFO: [Synth 8-638] synthesizing module 'IN_FIFO' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17265]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IN_FIFO' (319#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17265]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: TRUE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.000000 - type: float 
	Parameter OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter OCLK_DELAY bound to: 32 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 2.000000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY' (320#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO' (321#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000010000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16195]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (322#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16195]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:19685]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (323#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:19685]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: TRUE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (324#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (324#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized1' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized1' (324#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized2' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized2' (324#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized3' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized3' (324#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized4' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized4' (324#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized5' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized5' (324#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized6' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized6' (324#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized7' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized7' (324#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized8' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized8' (324#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (325#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io' (326#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane' (327#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b000111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000100000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized3' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized3' (327#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b000111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000100000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized9' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized9' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized10' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized10' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized11' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized11' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized12' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized12' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized13' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized13' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized14' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized14' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized15' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized15' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized16' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized16' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized17' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized17' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized0' (327#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized0' (327#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b000111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000010000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized4' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized4' (327#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b000111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000010000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized18' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized18' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized19' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized19' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized20' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized20' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized21' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized21' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized22' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized22' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized23' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized23' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized24' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized24' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized25' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized25' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized26' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized26' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized1' (327#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized1 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized1 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized1' (327#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000001000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized5' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized5' (327#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000001000000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized27' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized27' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized28' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized28' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized29' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized29' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized30' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized30' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized31' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized31' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized32' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized32' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized33' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized33' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized34' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized34' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized35' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized35' (327#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized2' (327#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized2' (327#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (328#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32588]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 9 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
	Parameter DATA_CTL_B_N bound to: TRUE - type: string 
	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
	Parameter DATA_CTL_D_N bound to: TRUE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: TRUE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL' (329#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32588]
INFO: [Synth 8-226] default block is never used [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-638] synthesizing module 'PHASER_REF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32572]
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'PHASER_REF' (330#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32572]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:739]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes' (331#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1110 
	Parameter DATA_CTL_N bound to: 4'b0000 
	Parameter BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
	Parameter BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter TCK bound to: 2000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 28 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 28 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 28 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 28 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b0000 
	Parameter PC_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter N_BYTE_LANES bound to: 3 - type: integer 
	Parameter N_DATA_LANES bound to: 0 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b1 
	Parameter DATA_CTL_B bound to: 1'b1 
	Parameter DATA_CTL_C bound to: 1'b1 
	Parameter DATA_CTL_D bound to: 1'b1 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b1 
	Parameter PRESENT_CTL_C bound to: 1'b1 
	Parameter PRESENT_CTL_D bound to: 1'b1 
	Parameter PRESENT_DATA_A bound to: 1'b0 
	Parameter PRESENT_DATA_B bound to: 1'b0 
	Parameter PRESENT_DATA_C bound to: 1'b0 
	Parameter PRESENT_DATA_D bound to: 1'b0 
	Parameter PC_DATA_CTL_A bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_C bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized3' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b110010110100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 28 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized6' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized6' (331#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized0' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.000000 - type: float 
	Parameter OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter OCLK_DELAY bound to: 32 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 2.000000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized0' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized0' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized3' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b110010110100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized36' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized36' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized37' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized37' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized38' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized38' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized39' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized39' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized40' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized40' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized41' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized41' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized3 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized3 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized3 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized3 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized3' (332#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized3 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized3 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized3 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized3 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized3 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized3 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized3 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized3' (332#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized4' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111100110000 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 28 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized7' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized7' (332#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized1' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.000000 - type: float 
	Parameter OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter OCLK_DELAY bound to: 32 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 2.000000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized1' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized1' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized1' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized4' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b111100110000 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized42' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized42' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized43' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized43' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized44' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized44' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized45' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized45' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized46' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized46' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized47' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized47' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized4 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized4 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized4 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized4 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized4' (332#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized4 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized4 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized4 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized4 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized4 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized4 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized4 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized4' (332#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized5' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 28 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized8' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized8' (332#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized2' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.000000 - type: float 
	Parameter OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter OCLK_DELAY bound to: 32 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 2.000000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized2' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized2' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized2' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized5' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b111111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized48' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized48' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized49' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized49' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized50' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized50' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized51' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized51' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized52' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized52' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized53' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized53' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized54' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized54' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized55' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized55' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized56' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized56' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized57' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized57' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized58' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized58' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized5 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized5 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized5 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized5 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized5' (332#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized5 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized5 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized5 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized5 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized5 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized5 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized5 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized5' (332#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL__parameterized0' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32588]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 9 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: FALSE - type: string 
	Parameter DATA_CTL_B_N bound to: FALSE - type: string 
	Parameter DATA_CTL_C_N bound to: FALSE - type: string 
	Parameter DATA_CTL_D_N bound to: FALSE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: TRUE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL__parameterized0' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32588]
INFO: [Synth 8-226] default block is never used [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'B_rst_primitives_reg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'B_rst_primitives_reg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-3848] Net A_pi_dqs_out_of_range in module/entity mig_7series_v4_0_ddr_phy_4lanes__parameterized0 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:420]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes__parameterized0' (332#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b1111 
	Parameter BITLANES bound to: 48'b001111111110001111111110001110111111001011111111 
	Parameter BITLANES_OUTONLY bound to: 48'b000000100000000000001000000000000010000000000001 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter TCK bound to: 2000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b1111 
	Parameter PC_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 0 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 4 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b0 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b0 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b0 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b0 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b1 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b1 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: TRUE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized6' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000001 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized9' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized9' (332#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized6' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000001 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized59' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized59' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized60' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized60' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized61' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized61' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized62' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized62' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized63' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized63' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized64' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized64' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized65' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized65' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized66' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized66' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized67' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized67' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized6' (332#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized6 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized6 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized6' (332#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized7' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001110111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized10' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized10' (332#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized7' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001110111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized68' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized68' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized69' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized69' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized70' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized70' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized71' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized71' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized72' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized72' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized73' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized73' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized74' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized74' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized75' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized75' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized76' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized76' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized7' (332#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized7 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized7 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized7' (332#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized8' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000001000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized11' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized11' (332#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized8' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000001000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized77' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized77' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized78' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized78' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized79' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized79' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized80' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized80' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized81' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized81' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized82' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized82' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized83' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized83' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized84' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized84' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized85' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized85' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized8' (332#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized8 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized8 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized8' (332#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized9' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000100000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 32 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized12' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized12' (332#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized9' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000100000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized86' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized86' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized87' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized87' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized88' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized88' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized89' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized89' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized90' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized90' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized91' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized91' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized92' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized92' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized93' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized93' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized94' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized94' (332#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized9' (332#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized9 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized9 does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized9' (332#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-226] default block is never used [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:739]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes__parameterized1' (332#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_mc_phy' (333#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v:70]
WARNING: [Synth 8-350] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_0_ddr_mc_phy' requires 89 connections, but only 88 given [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_0_ddr_mc_phy_wrapper does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:227]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_mc_phy_wrapper' (334#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_calib_top' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:82]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 2000 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter CLK_PERIOD bound to: 8000 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1110 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000 
	Parameter CTL_BYTE_LANE bound to: 8'b00111001 
	Parameter CTL_BANK bound to: 3'b001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 7 - type: integer 
	Parameter nCWL bound to: 6 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter OUTPUT_DRV bound to: LOW - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter OCAL_EN bound to: ON - type: string 
	Parameter DQS_FOUND_N_CTL_LANES bound to: 3 - type: integer 
	Parameter DQSFOUND_CAL bound to: RIGHT - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter BYPASS_COMPLEX_RDLVL bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter REFRESH_TIMER bound to: 7530 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_wrlvl' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:90]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 8000 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WL_IDLE bound to: 5'b00000 
	Parameter WL_INIT bound to: 5'b00001 
	Parameter WL_INIT_FINE_INC bound to: 5'b00010 
	Parameter WL_INIT_FINE_INC_WAIT1 bound to: 5'b00011 
	Parameter WL_INIT_FINE_INC_WAIT bound to: 5'b00100 
	Parameter WL_INIT_FINE_DEC bound to: 5'b00101 
	Parameter WL_INIT_FINE_DEC_WAIT bound to: 5'b00110 
	Parameter WL_FINE_INC bound to: 5'b00111 
	Parameter WL_WAIT bound to: 5'b01000 
	Parameter WL_EDGE_CHECK bound to: 5'b01001 
	Parameter WL_DQS_CHECK bound to: 5'b01010 
	Parameter WL_DQS_CNT bound to: 5'b01011 
	Parameter WL_2RANK_TAP_DEC bound to: 5'b01100 
	Parameter WL_2RANK_DQS_CNT bound to: 5'b01101 
	Parameter WL_FINE_DEC bound to: 5'b01110 
	Parameter WL_FINE_DEC_WAIT bound to: 5'b01111 
	Parameter WL_CORSE_INC bound to: 5'b10000 
	Parameter WL_CORSE_INC_WAIT bound to: 5'b10001 
	Parameter WL_CORSE_INC_WAIT1 bound to: 5'b10010 
	Parameter WL_CORSE_INC_WAIT2 bound to: 5'b10011 
	Parameter WL_CORSE_DEC bound to: 5'b10100 
	Parameter WL_CORSE_DEC_WAIT bound to: 5'b10101 
	Parameter WL_CORSE_DEC_WAIT1 bound to: 5'b10110 
	Parameter WL_FINE_INC_WAIT bound to: 5'b10111 
	Parameter WL_2RANK_FINAL_TAP bound to: 5'b11000 
	Parameter WL_INIT_FINE_DEC_WAIT1 bound to: 5'b11001 
	Parameter WL_FINE_DEC_WAIT1 bound to: 5'b11010 
	Parameter WL_CORSE_INC_WAIT_TMP bound to: 5'b11011 
	Parameter COARSE_TAPS bound to: 7 - type: integer 
	Parameter FAST_CAL_FINE bound to: 45 - type: integer 
	Parameter FAST_CAL_COARSE bound to: 1 - type: integer 
	Parameter REDO_COARSE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:797]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[4][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[5][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[6][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[7][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_largest_reg[0][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[4][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[5][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[6][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[7][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'dqs_wl_po_en_stg2_c_reg' into 'dqs_wl_po_stg2_c_incdec_reg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:628]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_wrlvl' (335#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:90]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v:68]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2000 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter TAP_CNT_LIMIT bound to: 63 - type: integer 
	Parameter FREQ_REF_DIV bound to: 1 - type: integer 
	Parameter PHASER_TAP_RES bound to: 15 - type: integer 
	Parameter CALC_TAP_CNT bound to: 350 - type: integer 
	Parameter TAP_CNT bound to: 0 - type: integer 
	Parameter TAP_DEC bound to: 29 - type: integer 
INFO: [Synth 8-4471] merging register 'po_en_stg2_c_reg' into 'po_stg2_c_incdec_reg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v:162]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay' (336#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_oclkdelay_cal' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter MMCM_SAMP_WAIT bound to: 256 - type: integer 
	Parameter OCAL_SIMPLE_SCAN_SAMPS bound to: 512 - type: integer 
	Parameter PCT_SAMPS_SOLID bound to: 80 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SCAN_PCT_SAMPS_SOLID bound to: 95 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter SAMPCNTRWIDTH bound to: 17 - type: integer 
	Parameter SAMPLES bound to: 512 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 7 - type: integer 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_lim' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v:69]
	Parameter TAPCNTRWIDTH bound to: 7 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter TDQSS_DEGREES bound to: 60 - type: integer 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter DIV_FACTOR bound to: 6 - type: integer 
	Parameter TDQSS_LIM_MMCM_TAPS bound to: 18 - type: integer 
	Parameter WAIT_CNT bound to: 15 - type: integer 
	Parameter IDLE bound to: 14'b00000000000001 
	Parameter INIT bound to: 14'b00000000000010 
	Parameter WAIT_WR_REQ bound to: 14'b00000000000100 
	Parameter WAIT_POC_DONE bound to: 14'b00000000001000 
	Parameter WAIT_STG3 bound to: 14'b00000000010000 
	Parameter STAGE3_INC bound to: 14'b00000000100000 
	Parameter STAGE3_DEC bound to: 14'b00000001000000 
	Parameter STAGE2_INC bound to: 14'b00000010000000 
	Parameter STAGE2_DEC bound to: 14'b00000100000000 
	Parameter STG3_INCDEC_WAIT bound to: 14'b00001000000000 
	Parameter STG2_INCDEC_WAIT bound to: 14'b00010000000000 
	Parameter STAGE2_TAP_CHK bound to: 14'b00100000000000 
	Parameter PRECH_REQUEST bound to: 14'b01000000000000 
	Parameter LIMIT_DONE bound to: 14'b10000000000000 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_lim' (337#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_poc_top' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v:68]
	Parameter LANE_CNT_WIDTH bound to: 3 - type: integer 
	Parameter MMCM_SAMP_WAIT bound to: 256 - type: integer 
	Parameter PCT_SAMPS_SOLID bound to: 80 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CCENABLE bound to: 0 - type: integer 
	Parameter SCANFROMRIGHT bound to: 1 - type: integer 
	Parameter SAMPCNTRWIDTH bound to: 17 - type: integer 
	Parameter SAMPLES bound to: 512 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 7 - type: integer 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter SMWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_poc_tap_base' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v:99]
	Parameter MMCM_SAMP_WAIT bound to: 256 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SAMPCNTRWIDTH bound to: 17 - type: integer 
	Parameter SMWIDTH bound to: 2 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 7 - type: integer 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter SAMP_WAIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_poc_tap_base' (338#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v:99]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_poc_meta' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v:106]
	Parameter SCANFROMRIGHT bound to: 1 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 7 - type: integer 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter NINETY bound to: 28 - type: integer 
	Parameter TAPSPERKCLKX2 bound to: 224 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v:193]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_poc_meta' (339#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v:106]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_poc_edge_store' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v:68]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 7 - type: integer 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_poc_edge_store' (340#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_poc_cc' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v:75]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CCENABLE bound to: 0 - type: integer 
	Parameter LANE_CNT_WIDTH bound to: 3 - type: integer 
	Parameter PCT_SAMPS_SOLID bound to: 80 - type: integer 
	Parameter SAMPCNTRWIDTH bound to: 17 - type: integer 
	Parameter SAMPLES bound to: 512 - type: integer 
	Parameter SMWIDTH bound to: 2 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 7 - type: integer 
	Parameter SAMPS_SOLID_THRESH bound to: 410 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_poc_cc' (341#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v:75]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_poc_top' (342#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_mux' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v:72]
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PO_WAIT bound to: 15 - type: integer 
	Parameter POW_WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_mux' (343#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_data' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v:120]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter OCAL_DQ_MASK bound to: 8'b00000000 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_data' (344#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v:120]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_samp' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v:109]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter OCAL_SIMPLE_SCAN_SAMPS bound to: 512 - type: integer 
	Parameter SCAN_PCT_SAMPS_SOLID bound to: 95 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter ONE bound to: 1 - type: integer 
	Parameter CMPLX_DATA_CNT bound to: 157 - type: integer 
	Parameter SIMP_DATA_CNT bound to: 1 - type: integer 
	Parameter DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter CMPLX_SAMPS bound to: 50 - type: integer 
	Parameter SAMP_CNT_WIDTH bound to: 10 - type: integer 
	Parameter SIMP_SAMPS_SOLID_THRESH bound to: 486 - type: integer 
	Parameter SIMP_SAMPS_HALF_THRESH bound to: 243 - type: integer 
	Parameter CMPLX_SAMPS_SOLID_THRESH bound to: 48 - type: integer 
	Parameter CMPLX_SAMPS_HALF_THRESH bound to: 24 - type: integer 
	Parameter NULL bound to: 2'b11 
	Parameter FUZZ bound to: 2'b00 
	Parameter ONEEIGHTY bound to: 2'b10 
	Parameter ZERO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_samp' (345#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v:109]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_edge' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v:91]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter NULL bound to: 2'b11 
	Parameter FUZZ bound to: 2'b00 
	Parameter ONEEIGHTY bound to: 2'b10 
	Parameter ZERO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v:184]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_edge' (346#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v:91]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_cntlr' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v:82]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_cntlr' (347#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v:82]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_po_cntlr' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v:105]
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SAMPLES bound to: 512 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter POC_SAMPLE_CLEAR_WAIT bound to: 1024 - type: integer 
	Parameter MAX_RESUME_WAIT bound to: 1024 - type: integer 
	Parameter RESUME_WAIT_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v:420]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_po_cntlr' (348#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v:105]
WARNING: [Synth 8-3848] Net dbg_oclkdelay_rd_data in module/entity mig_7series_v4_0_ddr_phy_oclkdelay_cal does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v:207]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_oclkdelay_cal' (349#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_dqs_found_cal' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCL bound to: 7 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nCWL bound to: 6 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1110 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 6 - type: integer 
	Parameter LATENCY_FACTOR bound to: 13 - type: integer 
	Parameter NUM_READS bound to: 7 - type: integer 
	Parameter DATA_PRESENT bound to: 20'b00000000111100001111 
	Parameter FINE_ADJ_IDLE bound to: 4'b0000 
	Parameter RST_POSTWAIT bound to: 4'b0001 
	Parameter RST_POSTWAIT1 bound to: 4'b0010 
	Parameter RST_WAIT bound to: 4'b0011 
	Parameter FINE_ADJ_INIT bound to: 4'b0100 
	Parameter FINE_INC bound to: 4'b0101 
	Parameter FINE_INC_WAIT bound to: 4'b0110 
	Parameter FINE_INC_PREWAIT bound to: 4'b0111 
	Parameter DETECT_PREWAIT bound to: 4'b1000 
	Parameter DETECT_DQSFOUND bound to: 4'b1001 
	Parameter PRECH_WAIT bound to: 4'b1010 
	Parameter FINE_DEC bound to: 4'b1011 
	Parameter FINE_DEC_WAIT bound to: 4'b1100 
	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 
	Parameter FINAL_WAIT bound to: 4'b1110 
	Parameter FINE_ADJ_DONE bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v:205]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v:206]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v:207]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_0_ddr_phy_dqs_found_cal does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v:131]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_dqs_found_cal' (350#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_rdlvl' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:81]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 8000 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter OCAL_EN bound to: ON - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 
	Parameter CAL_PAT_LEN bound to: 8 - type: integer 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 
	Parameter SR_VALID_DELAY bound to: 8 - type: integer 
	Parameter PIPE_WAIT_CNT bound to: 16 - type: integer 
	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 
	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 
	Parameter CAL1_IDLE bound to: 6'b000000 
	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 
	Parameter CAL1_PAT_DETECT bound to: 6'b000011 
	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 
	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 
	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 
	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 
	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 
	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 
	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 
	Parameter CAL1_CALC_IDEL bound to: 6'b001011 
	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 
	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 
	Parameter CAL1_NEXT_DQS bound to: 6'b001110 
	Parameter CAL1_DONE bound to: 6'b001111 
	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 
	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 
	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 
	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 
	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 
	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 
	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 
	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 
	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 
	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 
	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 
	Parameter CAL1_REGL_LOAD bound to: 6'b011011 
	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 
	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 
	Parameter CAL1_VALID_WAIT bound to: 6'b011110 
	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 
	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 
	Parameter CAL1_RD_STOP_FOR_PI_INC bound to: 6'b100001 
	Parameter CAL1_CENTER_WAIT bound to: 6'b100010 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2746]
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[3:0]' into 'rd_mux_sel_r_reg[3:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:610]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_rdlvl' (351#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:81]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_prbs_rdlvl' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter PRBS_IDLE bound to: 6'b000000 
	Parameter PRBS_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter PRBS_PAT_COMPARE bound to: 6'b000010 
	Parameter PRBS_DEC_DQS bound to: 6'b000011 
	Parameter PRBS_DEC_DQS_WAIT bound to: 6'b000100 
	Parameter PRBS_INC_DQS bound to: 6'b000101 
	Parameter PRBS_INC_DQS_WAIT bound to: 6'b000110 
	Parameter PRBS_CALC_TAPS bound to: 6'b000111 
	Parameter PRBS_NEXT_DQS bound to: 6'b001000 
	Parameter PRBS_NEW_DQS_PREWAIT bound to: 6'b001001 
	Parameter PRBS_DONE bound to: 6'b001010 
	Parameter PRBS_CALC_TAPS_PRE bound to: 6'b001011 
	Parameter PRBS_CALC_TAPS_WAIT bound to: 6'b001100 
	Parameter FINE_PI_DEC bound to: 6'b001101 
	Parameter FINE_PI_DEC_WAIT bound to: 6'b001110 
	Parameter FINE_PI_INC bound to: 6'b001111 
	Parameter FINE_PI_INC_WAIT bound to: 6'b010000 
	Parameter FINE_PAT_COMPARE_PER_BIT bound to: 6'b010001 
	Parameter FINE_CALC_TAPS bound to: 6'b010010 
	Parameter FINE_CALC_TAPS_WAIT bound to: 6'b010011 
	Parameter RD_DONE_WAIT_FOR_PI_INC_INC bound to: 6'b010100 
	Parameter RD_DONE_WAIT_FOR_PI_INC_DEC bound to: 6'b010101 
	Parameter NUM_SAMPLES_CNT bound to: 12'b000000001100 
	Parameter NUM_SAMPLES_CNT1 bound to: 12'b000000010100 
	Parameter NUM_SAMPLES_CNT2 bound to: 12'b000000001010 
	Parameter MIN_WIN bound to: 8 - type: integer 
	Parameter MATCH_ALL_ONE bound to: 8'b11111111 
	Parameter MIN_PASS bound to: 8'b00000000 
	Parameter MIN_LEFT bound to: 8'b10000000 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:1152]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_prbs_rdlvl' (352#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_prbs_gen' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:92]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PRBS_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 18 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:203]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:205]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_prbs_gen' (353#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:92]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_init' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:89]
	Parameter tCK bound to: 2000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 8000 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 7 - type: integer 
	Parameter nCWL bound to: 6 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter REFRESH_TIMER bound to: 7530 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 13 - type: integer 
	Parameter OUTPUT_DRV bound to: LOW - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 
	Parameter ADDR_INC bound to: 8 - type: integer 
	Parameter RTT_NOM2 bound to: 40 - type: string 
	Parameter RTT_NOM3 bound to: 40 - type: string 
	Parameter RTT_NOM_int bound to: 60 - type: string 
	Parameter BURST4_FLAG bound to: 1'b0 
	Parameter CLK_MEM_PERIOD bound to: 2000 - type: integer 
	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 
	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 
	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 
	Parameter PWRON_RESET_DELAY_CNT bound to: 25 - type: integer 
	Parameter PWRON_CKE_DELAY_CNT bound to: 88 - type: integer 
	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 
	Parameter DDR2_INIT_PRE_CNT bound to: 49 - type: integer 
	Parameter TXPR_DELAY_CNT bound to: 25 - type: integer 
	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 
	Parameter TWR_CYC bound to: 8 - type: integer 
	Parameter CNTNEXT_CMD bound to: 7'b1111111 
	Parameter INIT_CNT_MR2 bound to: 2'b00 
	Parameter INIT_CNT_MR3 bound to: 2'b01 
	Parameter INIT_CNT_MR1 bound to: 2'b10 
	Parameter INIT_CNT_MR0 bound to: 2'b11 
	Parameter INIT_CNT_MR_DONE bound to: 2'b11 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00000011 
	Parameter REG_RC4 bound to: 8'b00000100 
	Parameter REG_RC5 bound to: 8'b00000101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0001 
	Parameter REG_RC10 bound to: 8'b10001010 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0000 
	Parameter REG_RC11 bound to: 8'b10000011 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 6 - type: integer 
	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 
	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter COMPLEX_ROW_CNT_BYTE bound to: 16 - type: integer 
	Parameter COMPLEX_RD bound to: 8 - type: integer 
	Parameter INIT_IDLE bound to: 7'b0000000 
	Parameter INIT_WAIT_CKE_EXIT bound to: 7'b0000001 
	Parameter INIT_LOAD_MR bound to: 7'b0000010 
	Parameter INIT_LOAD_MR_WAIT bound to: 7'b0000011 
	Parameter INIT_ZQCL bound to: 7'b0000100 
	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 7'b0000101 
	Parameter INIT_WRLVL_START bound to: 7'b0000110 
	Parameter INIT_WRLVL_WAIT bound to: 7'b0000111 
	Parameter INIT_WRLVL_LOAD_MR bound to: 7'b0001000 
	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 7'b0001001 
	Parameter INIT_WRLVL_LOAD_MR2 bound to: 7'b0001010 
	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 7'b0001011 
	Parameter INIT_RDLVL_ACT bound to: 7'b0001100 
	Parameter INIT_RDLVL_ACT_WAIT bound to: 7'b0001101 
	Parameter INIT_RDLVL_STG1_WRITE bound to: 7'b0001110 
	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 7'b0001111 
	Parameter INIT_RDLVL_STG1_READ bound to: 7'b0010000 
	Parameter INIT_RDLVL_STG2_READ bound to: 7'b0010001 
	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 7'b0010010 
	Parameter INIT_PRECHARGE_PREWAIT bound to: 7'b0010011 
	Parameter INIT_PRECHARGE bound to: 7'b0010100 
	Parameter INIT_PRECHARGE_WAIT bound to: 7'b0010101 
	Parameter INIT_DONE bound to: 7'b0010110 
	Parameter INIT_DDR2_PRECHARGE bound to: 7'b0010111 
	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 7'b0011000 
	Parameter INIT_REFRESH bound to: 7'b0011001 
	Parameter INIT_REFRESH_WAIT bound to: 7'b0011010 
	Parameter INIT_REG_WRITE bound to: 7'b0011011 
	Parameter INIT_REG_WRITE_WAIT bound to: 7'b0011100 
	Parameter INIT_DDR2_MULTI_RANK bound to: 7'b0011101 
	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 7'b0011110 
	Parameter INIT_WRCAL_ACT bound to: 7'b0011111 
	Parameter INIT_WRCAL_ACT_WAIT bound to: 7'b0100000 
	Parameter INIT_WRCAL_WRITE bound to: 7'b0100001 
	Parameter INIT_WRCAL_WRITE_READ bound to: 7'b0100010 
	Parameter INIT_WRCAL_READ bound to: 7'b0100011 
	Parameter INIT_WRCAL_READ_WAIT bound to: 7'b0100100 
	Parameter INIT_WRCAL_MULT_READS bound to: 7'b0100101 
	Parameter INIT_PI_PHASELOCK_READS bound to: 7'b0100110 
	Parameter INIT_MPR_RDEN bound to: 7'b0100111 
	Parameter INIT_MPR_WAIT bound to: 7'b0101000 
	Parameter INIT_MPR_READ bound to: 7'b0101001 
	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 7'b0101010 
	Parameter INIT_MPR_DISABLE bound to: 7'b0101011 
	Parameter INIT_MPR_DISABLE_WAIT bound to: 7'b0101100 
	Parameter INIT_OCLKDELAY_ACT bound to: 7'b0101101 
	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 7'b0101110 
	Parameter INIT_OCLKDELAY_WRITE bound to: 7'b0101111 
	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 7'b0110000 
	Parameter INIT_OCLKDELAY_READ bound to: 7'b0110001 
	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 7'b0110010 
	Parameter INIT_REFRESH_RNK2_WAIT bound to: 7'b0110011 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE bound to: 7'b0110100 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_WAIT bound to: 7'b0110101 
	Parameter INIT_RDLVL_COMPLEX_ACT bound to: 7'b0110110 
	Parameter INIT_RDLVL_COMPLEX_ACT_WAIT bound to: 7'b0110111 
	Parameter INIT_RDLVL_COMPLEX_READ bound to: 7'b0111000 
	Parameter INIT_RDLVL_COMPLEX_READ_WAIT bound to: 7'b0111001 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_PREWAIT bound to: 7'b0111010 
	Parameter INIT_OCAL_COMPLEX_ACT bound to: 7'b0111011 
	Parameter INIT_OCAL_COMPLEX_ACT_WAIT bound to: 7'b0111100 
	Parameter INIT_OCAL_COMPLEX_WRITE_WAIT bound to: 7'b0111101 
	Parameter INIT_OCAL_COMPLEX_RESUME_WAIT bound to: 7'b0111110 
	Parameter INIT_OCAL_CENTER_ACT bound to: 7'b0111111 
	Parameter INIT_OCAL_CENTER_WRITE bound to: 7'b1000000 
	Parameter INIT_OCAL_CENTER_WRITE_WAIT bound to: 7'b1000001 
	Parameter INIT_OCAL_CENTER_ACT_WAIT bound to: 7'b1000010 
	Parameter INIT_RDLVL_COMPLEX_PI_WAIT bound to: 7'b1000011 
	Parameter INIT_SKIP_CALIB_WAIT bound to: 7'b1000100 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:556]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:557]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:558]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:559]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:598]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:599]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1980]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1980]
INFO: [Synth 8-226] default block is never used [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:5273]
INFO: [Synth 8-4471] merging register 'calib_cas_slot_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4173]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1232]
INFO: [Synth 8-4471] merging register 'prech_done_r1_reg' into 'prech_done_reg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1303]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4229]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_0_ddr_phy_init does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_init' (354#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:89]
WARNING: [Synth 8-350] instance 'u_ddr_phy_init' of module 'mig_7series_v4_0_ddr_phy_init' requires 131 connections, but only 130 given [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:1367]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_wrcal' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:77]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 8000 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter NUM_READS bound to: 2 - type: integer 
	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 
	Parameter COARSE_CNT bound to: 3 - type: integer 
	Parameter FINE_CNT bound to: 22 - type: integer 
	Parameter CAL2_IDLE bound to: 4'b0000 
	Parameter CAL2_READ_WAIT bound to: 4'b0001 
	Parameter CAL2_NEXT_DQS bound to: 4'b0010 
	Parameter CAL2_WRLVL_WAIT bound to: 4'b0011 
	Parameter CAL2_IFIFO_RESET bound to: 4'b0100 
	Parameter CAL2_DQ_IDEL_DEC bound to: 4'b0101 
	Parameter CAL2_DONE bound to: 4'b0110 
	Parameter CAL2_SANITY_WAIT bound to: 4'b0111 
	Parameter CAL2_ERR bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:1115]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[3:0]' into 'po_stg2_wrcal_cnt_reg[3:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:423]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_0_ddr_phy_wrcal does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:155]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_wrcal' (355#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:77]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_tempmon' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v:69]
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_INCDEC bound to: 1465 - type: integer 
	Parameter TEMP_HYST bound to: 1 - type: integer 
	Parameter TEMP_MIN_LIMIT bound to: 12'b100010101100 
	Parameter TEMP_MAX_LIMIT bound to: 12'b110010100100 
	Parameter HYST_OFFSET bound to: 8 - type: integer 
	Parameter TEMP_INCDEC_OFFSET bound to: 119 - type: integer 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter INIT bound to: 11'b00000000010 
	Parameter FOUR_INC bound to: 11'b00000000100 
	Parameter THREE_INC bound to: 11'b00000001000 
	Parameter TWO_INC bound to: 11'b00000010000 
	Parameter ONE_INC bound to: 11'b00000100000 
	Parameter NEUTRAL bound to: 11'b00001000000 
	Parameter ONE_DEC bound to: 11'b00010000000 
	Parameter TWO_DEC bound to: 11'b00100000000 
	Parameter THREE_DEC bound to: 11'b01000000000 
	Parameter FOUR_DEC bound to: 11'b10000000000 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_tempmon' (356#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v:69]
INFO: [Synth 8-4471] merging register 'skip_calib_tap_off.skip_cal_tempmon_samp_en_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:2262]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:662]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_calib_top' (357#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:82]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_top' (358#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_mem_intfc' (359#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_top' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 6 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: ROW_BANK_COLUMN - type: string 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter CWL_M bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_cmd' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: ROW_BANK_COLUMN - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_cmd' (360#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_wr_data' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:131]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter CWL bound to: 7 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
	Parameter WR_BUF_WIDTH bound to: 576 - type: integer 
	Parameter FULL_RAM_CNT bound to: 96 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 96 - type: integer 
	Parameter RAM_WIDTH bound to: 576 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:380]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_wr_data' (361#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:131]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_rd_data' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:140]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RD_BUF_WIDTH bound to: 512 - type: integer 
	Parameter FULL_RAM_CNT bound to: 85 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 86 - type: integer 
	Parameter RAM_WIDTH bound to: 516 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:327]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:406]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_rd_data' (362#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:140]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_top' (363#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc.v:90]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_AXSIZE bound to: 6 - type: integer 
	Parameter P_D1_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_USE_UPSIZER bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_UPSIZER_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter P_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter P_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axi_register_slice' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v:63]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 30 - type: integer 
	Parameter C_AWID_RIGHT bound to: 60 - type: integer 
	Parameter C_AWID_LEN bound to: 2 - type: integer 
	Parameter C_AW_SIZE bound to: 62 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 577 - type: integer 
	Parameter C_WID_LEN bound to: 2 - type: integer 
	Parameter C_W_SIZE bound to: 579 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 2 - type: integer 
	Parameter C_B_SIZE bound to: 4 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 30 - type: integer 
	Parameter C_ARID_RIGHT bound to: 60 - type: integer 
	Parameter C_ARID_LEN bound to: 2 - type: integer 
	Parameter C_AR_SIZE bound to: 62 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 2 - type: integer 
	Parameter C_R_SIZE bound to: 517 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v:206]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice' (364#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 579 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized0' (364#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized1' (364#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 517 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized2' (364#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axi_register_slice' (365#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_aw_channel' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_aw_channel.v:57]
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter P_CMD_WRITE_BYTES bound to: 3'b011 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_cmd_translator' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v:62]
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 28'b1111111111111111111111111000 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_incr_cmd' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v:64]
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v:126]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_incr_cmd' (366#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_wrap_cmd' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v:97]
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_wrap_cmd' (367#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_cmd_translator' (368#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_wr_cmd_fsm' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wr_cmd_fsm.v:76]
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_wr_cmd_fsm' (369#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wr_cmd_fsm.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_aw_channel' (370#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_aw_channel.v:57]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_w_channel' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_w_channel.v:64]
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter SM_FIRST_DATA bound to: 1'b0 
	Parameter SM_SECOND_DATA bound to: 1'b1 
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity mig_7series_v4_0_axi_mc_w_channel does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_w_channel.v:96]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_w_channel' (371#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_w_channel.v:64]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_b_channel' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_b_channel.v:83]
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter P_WIDTH bound to: 2 - type: integer 
	Parameter P_DEPTH bound to: 8 - type: integer 
	Parameter P_AWIDTH bound to: 3 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter B_RESP_PERF bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_fifo' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 3 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_EMPTY bound to: 4'b1111 
	Parameter C_EMPTY_PRE bound to: 3'b000 
	Parameter C_FULL bound to: 3'b111 
	Parameter C_FULL_PRE bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_fifo' (372#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_b_channel' (373#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_b_channel.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_ar_channel' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_ar_channel.v:57]
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_cmd_translator__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v:62]
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 28'b1111111111111111111111111000 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_incr_cmd__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v:64]
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_incr_cmd__parameterized0' (373#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_wrap_cmd__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v:97]
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_wrap_cmd__parameterized0' (373#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_cmd_translator__parameterized0' (373#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_cmd_fsm' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_fsm.v:72]
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_cmd_fsm' (374#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_ar_channel' (375#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_ar_channel.v:57]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_r_channel' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v:67]
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 2 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter P_WIDTH bound to: 5 - type: integer 
	Parameter P_DEPTH bound to: 30 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 513 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v:189]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_fifo__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70]
	Parameter C_WIDTH bound to: 513 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11111 
	Parameter C_FULL_PRE bound to: 5'b11110 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_fifo__parameterized0' (375#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_fifo__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70]
	Parameter C_WIDTH bound to: 5 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 30 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11101 
	Parameter C_FULL_PRE bound to: 5'b11100 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_fifo__parameterized1' (375#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v:315]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_r_channel' (376#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v:67]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_cmd_arbiter' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_arbiter.v:61]
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_WR_STARVE_LIMIT bound to: 256 - type: integer 
	Parameter C_AXI_STARVE_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_cmd_arbiter' (377#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_arbiter.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc' (378#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc.v:90]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_0_memc_ui_top_axi does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v:555]
WARNING: [Synth 8-3848] Net app_correct_en_i in module/entity mig_7series_v4_0_memc_ui_top_axi does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v:500]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_memc_ui_top_axi' (379#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v:72]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awvalid in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:784]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awaddr in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:786]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wvalid in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:788]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wdata in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:790]
WARNING: [Synth 8-3848] Net s_axi_ctrl_bready in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:793]
WARNING: [Synth 8-3848] Net s_axi_ctrl_arvalid in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:796]
WARNING: [Synth 8-3848] Net s_axi_ctrl_araddr in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:798]
WARNING: [Synth 8-3848] Net s_axi_ctrl_rready in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:801]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:810]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:811]
INFO: [Synth 8-256] done synthesizing module 'design_1_mig_7series_0_0_mig' (380#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:75]
INFO: [Synth 8-256] done synthesizing module 'design_1_mig_7series_0_0' (381#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_mig_7series_0_125M_0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_125M_0/synth/design_1_rst_mig_7series_0_125M_0.vhd:71]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (382#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (382#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (382#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (383#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (384#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (385#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (386#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_mig_7series_0_125M_0' (387#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_125M_0/synth/design_1_rst_mig_7series_0_125M_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd:101]
	Parameter C_INSTANCE bound to: design_1_xadc_wiz_0_0_axi_xadc - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_INTR bound to: 1 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_axi_xadc' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_axi_xadc.vhd:242]
	Parameter C_INSTANCE bound to: design_1_xadc_wiz_0_0_axi_xadc - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_INTR bound to: 1 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_axi_xadc.vhd:163]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_axi_xadc.vhd:164]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_axi_lite_ipif' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000001111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_slave_attachment' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_slave_attachment.vhd:227]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_address_decoder' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_address_decoder.vhd:176]
	Parameter C_BUS_AWIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized0' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized0' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized1' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized1' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized2' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized2' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized3' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized3' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized4' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized4' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized5' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized5' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized6' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized6' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized7' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized7' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized8' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized8' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized9' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized9' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized10' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized10' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized11' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized11' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized12' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized12' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized13' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized13' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized14' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized14' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized15' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized15' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized16' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized16' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized17' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized17' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized18' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized18' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized19' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized19' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized20' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized20' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized21' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized21' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized22' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized22' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized23' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized23' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized24' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized24' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized25' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b1000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized25' (388#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_address_decoder' (389#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_address_decoder.vhd:176]
INFO: [Synth 8-226] default block is never used [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_slave_attachment.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_slave_attachment' (390#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_slave_attachment.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_axi_lite_ipif' (391#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_xadc_core_drp' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_xadc_core_drp.vhd:190]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'temperature_update' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_temperature_update.vhd:71]
INFO: [Synth 8-226] default block is never used [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_temperature_update.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'temperature_update' (392#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_temperature_update.vhd:71]
INFO: [Synth 8-638] synthesizing module 'drp_arbiter' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_drp_arbiter.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'drp_arbiter' (393#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_drp_arbiter.vhd:82]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0100000100001111 
	Parameter INIT_42 bound to: 16'b0000010100000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000000 
	Parameter INIT_49 bound to: 16'b0000000000000001 
	Parameter INIT_4A bound to: 16'b0000000100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000100000001 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-113] binding component instance 'XADC_INST' to cell 'XADC' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_xadc_core_drp.vhd:1065]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_xadc_core_drp' (394#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_xadc_core_drp.vhd:190]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_soft_reset' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_soft_reset' (395#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:142]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_interrupt_control' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_interrupt_control.vhd:240]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 544'b0000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_interrupt_control' (396#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_interrupt_control.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_axi_xadc' (397#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_axi_xadc.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0' (398#1) [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'design_1' (399#1) [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4423]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (400#1) [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:47]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[1]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[2]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[3]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[4]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[5]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[6]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[7]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[8]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[9]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[10]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[11]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[12]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[13]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[14]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_BE[1]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_BE[2]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_BE[3]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[0]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[1]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[2]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[3]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[4]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[5]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[6]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[9]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[11]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[12]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[13]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[14]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[15]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[0]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[1]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[2]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[3]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[4]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[5]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[6]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[9]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[11]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[12]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[13]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[14]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[15]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port IPIF_Reg_Interrupts[0]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port IPIF_Reg_Interrupts[1]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port IPIF_Lvl_Interrupts[0]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[0]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[1]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[2]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[3]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[4]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[5]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[6]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[7]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[8]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[9]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[10]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[11]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[12]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[13]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[14]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[15]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[16]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[17]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[18]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[19]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[20]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[21]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[22]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[23]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[24]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[25]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[26]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[27]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_BE[0]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_BE[1]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_BE[2]
WARNING: [Synth 8-3331] design temperature_update has unconnected port temp_bus_update
WARNING: [Synth 8-3331] design temperature_update has unconnected port do_i[3]
WARNING: [Synth 8-3331] design temperature_update has unconnected port do_i[2]
WARNING: [Synth 8-3331] design temperature_update has unconnected port do_i[1]
WARNING: [Synth 8-3331] design temperature_update has unconnected port do_i[0]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_RdCE[0]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_RdCE[5]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_RdCE[6]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_RdCE[7]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_WrCE[0]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_WrCE[5]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_WrCE[6]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_WrCE[7]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Addr[0]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Addr[1]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Addr[9]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Addr[10]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[0]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[1]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[2]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[3]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[4]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:15:00 ; elapsed = 00:16:03 . Memory (MB): peak = 1518.289 ; gain = 1308.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[36] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[35] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[34] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[33] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[32] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[31] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[30] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[29] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[28] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[27] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[26] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[25] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[24] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[23] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[22] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[21] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[20] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[19] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[18] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[17] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[16] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[15] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[14] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[13] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[12] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[11] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[10] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[9] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[8] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[7] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[6] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[5] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[4] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[3] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[2] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[1] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[0] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:4254]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[36] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[35] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[34] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[33] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[32] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[31] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[30] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[29] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[28] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[27] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[26] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[25] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[24] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[23] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[22] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[21] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[20] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[19] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[18] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[17] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[16] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[15] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[14] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[13] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[12] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[11] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[10] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[9] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[8] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[7] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[6] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[5] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[4] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[3] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[2] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[1] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[0] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/synth/design_1_ila_1_0.vhd:4255]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:auxout_clk to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:idelayctrl_refclk to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[887] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[886] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[885] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[884] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[883] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[882] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[881] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[880] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[807] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[806] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[805] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[804] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[803] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[802] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[801] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[800] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[775] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[774] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[773] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[772] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[771] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[770] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[769] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[768] to constant 0 [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:15:13 ; elapsed = 00:16:18 . Memory (MB): peak = 1518.289 ; gain = 1308.680
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2273 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc] for cell 'design_1_i/mig_7series_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_board.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_board.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_125M_0/design_1_rst_mig_7series_0_125M_0_board.xdc] for cell 'design_1_i/rst_mig_7series_0_125M/U0'
Finished Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_125M_0/design_1_rst_mig_7series_0_125M_0_board.xdc] for cell 'design_1_i/rst_mig_7series_0_125M/U0'
Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_125M_0/design_1_rst_mig_7series_0_125M_0.xdc] for cell 'design_1_i/rst_mig_7series_0_125M/U0'
Finished Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_125M_0/design_1_rst_mig_7series_0_125M_0.xdc] for cell 'design_1_i/rst_mig_7series_0_125M/U0'
Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/U0'
Finished Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/U0'
Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_pwm_dma_0/U0'
Finished Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_pwm_dma_0/U0'
Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0_1/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_pwm_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0_1/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_pwm_data_fifo_0/inst'
Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_1/U0'
Finished Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_1/U0'
Parsing XDC File [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_pwm_dma_0/U0'
Finished Parsing XDC File [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_pwm_dma_0/U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1349 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 176 instances
  CFGLUT5 => SRLC32E: 25 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 210 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 42 instances
  FDS => FDSE: 3 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, OBUFTDS_DCIEN, OBUFTDS_DCIEN, INV): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 80 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 468 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 203 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.814 . Memory (MB): peak = 1983.703 ; gain = 0.086
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:17:13 ; elapsed = 00:18:35 . Memory (MB): peak = 1985.648 ; gain = 1776.039
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:17:19 ; elapsed = 00:18:41 . Memory (MB): peak = 1985.648 ; gain = 1776.039
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3667]
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4153]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4153]
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address4" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address5" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:2193]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:2964]
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_xfer_len_eq_0_im2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_sm_ld_calc3_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_ld_calc2_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_ld_xfer_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:12420]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:21637]
INFO: [Synth 8-5544] ROM "sig_token_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_one" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:13729]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:176]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "EN_16x_Baud" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mux_sel_is_zero" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "stream_data_fifo_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stream_data_fifo_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stream_data_fifo_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "latch_flag_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_potential_exception" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_potential_exception" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "of_Sel_SPR_PID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'MMU_UTLB'
INFO: [Synth 8-5546] ROM "DataInA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WEB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WEA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "AddrSel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Hit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "RDataBusy_D" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "TagInvalA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataInA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WEB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WEA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "AddrSel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Hit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "RDataBusy_D" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "TagInvalA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "TLBHI_reg[0]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TLBHI_reg[1]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TLBLO0" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TLBLO1" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TLBHI_reg[0]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TLBHI_reg[1]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TLBHI_reg[2]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TLBHI_reg[3]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TLBLO_reg[0]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TLBLO_reg[1]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TLBLO_reg[2]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TLBLO_reg[3]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "fifo_empty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_cacheline_in_1k_page_new_addr_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_cacheline_in_1k_page_next_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_cacheline_in_1k_page_stream_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unvalid_line_exist" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unvalid_line_exist" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cache_state_reg' in module 'Icache'
INFO: [Synth 8-5546] ROM "last_outstanding_write_cmb2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-4471] merging register 'largest_reg[0][5:0]' into 'smallest_reg[0][5:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[1][5:0]' into 'smallest_reg[1][5:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[2][5:0]' into 'smallest_reg[2][5:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[3][5:0]' into 'smallest_reg[3][5:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[4][5:0]' into 'smallest_reg[4][5:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[5][5:0]' into 'smallest_reg[5][5:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[6][5:0]' into 'smallest_reg[6][5:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[7][5:0]' into 'smallest_reg[7][5:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-802] inferred FSM for state register 'wl_state_r_reg' in module 'mig_7series_v4_0_ddr_phy_wrlvl'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v:342]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v:354]
INFO: [Synth 8-4471] merging register 'complex_wrlvl_final_r_reg' into 'complex_oclkdelay_calib_done_r_reg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v:107]
INFO: [Synth 8-4471] merging register 'wrlvl_final_r_reg' into 'oclkdelay_calib_done_r_reg' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v:106]
INFO: [Synth 8-802] inferred FSM for state register 'sm_r_reg' in module 'mig_7series_v4_0_ddr_phy_ocd_cntlr'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v:207]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v:570]
INFO: [Synth 8-802] inferred FSM for state register 'fine_adj_state_r_reg' in module 'mig_7series_v4_0_ddr_phy_dqs_found_cal'
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][17][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][18][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][19][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][20][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][21][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][22][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][23][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][24][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][25][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][26][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][27][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][28][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][29][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][30][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][31][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][32][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][33][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][34][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][35][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][36][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][37][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][38][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][39][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][40][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][41][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][42][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][43][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][44][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][45][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][46][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][47][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][48][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][49][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][50][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][51][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][52][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][53][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][54][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][55][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][56][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][57][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2680]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2602]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1186]
INFO: [Synth 8-802] inferred FSM for state register 'cal1_state_r_reg' in module 'mig_7series_v4_0_ddr_phy_rdlvl'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:1152]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'mig_7series_v4_0_ddr_phy_tempmon'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:380]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:406]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:141]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mig_7series_v4_0_axi_mc_r_channel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
            wait_for_cmd |                              001 |                              001
                  calc_1 |                              010 |                              010
                  calc_2 |                              011 |                              011
                  calc_3 |                              100 |                              100
       wait_on_xfer_push |                              101 |                              101
             chk_if_done |                              110 |                              110
              error_trap |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_pcc'
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           directcompare |                            00000 |                            00000
             searchstart |                            00001 |                            00010
                  search |                            01001 |                            00011
                   found |                            00111 |                            00101
               founddone |                            01000 |                            00110
                notfound |                            01010 |                            00111
                 writelo |                            00010 |                            01110
            writehicheck |                            00011 |                            01000
                 writehi |                            01100 |                            01001
           writehiinvala |                            01101 |                            01011
           writehiinvalb |                            01111 |                            01100
          writehidirecta |                            01110 |                            01010
          writehidirectb |                            10000 |                            01101
                  readhi |                            00100 |                            01111
                  readlo |                            00101 |                            10000
                  iSTATE |                            10001 |                            11111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'MMU_UTLB'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
     stream_wait_on_idle |                              001 |                             0001
        read_from_stream |                              010 |                             0010
     victim_wait_on_idle |                              011 |                             0011
       handle_victim_hit |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_state_reg' using encoding 'sequential' in module 'Icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WL_IDLE |                            00000 |                            00000
                 WL_INIT |                            00001 |                            00001
            WL_CORSE_INC |                            00100 |                            10000
   WL_CORSE_INC_WAIT_TMP |                            10100 |                            11011
       WL_CORSE_INC_WAIT |                            10101 |                            10001
        WL_INIT_FINE_INC |                            00010 |                            00010
  WL_INIT_FINE_INC_WAIT1 |                            00101 |                            00011
   WL_INIT_FINE_INC_WAIT |                            00110 |                            00100
        WL_INIT_FINE_DEC |                            01000 |                            00101
  WL_INIT_FINE_DEC_WAIT1 |                            01001 |                            11001
   WL_INIT_FINE_DEC_WAIT |                            01010 |                            00110
      WL_CORSE_INC_WAIT1 |                            10110 |                            10010
      WL_CORSE_INC_WAIT2 |                            10111 |                            10011
      WL_2RANK_FINAL_TAP |                            01101 |                            11000
             WL_FINE_INC |                            01011 |                            00111
        WL_FINE_INC_WAIT |                            01100 |                            10111
                 WL_WAIT |                            00111 |                            01000
           WL_EDGE_CHECK |                            11000 |                            01001
              WL_DQS_CNT |                            11001 |                            01011
             WL_FINE_DEC |                            00011 |                            01110
       WL_FINE_DEC_WAIT1 |                            01110 |                            11010
        WL_FINE_DEC_WAIT |                            01111 |                            01111
            WL_CORSE_DEC |                            10000 |                            10100
       WL_CORSE_DEC_WAIT |                            10010 |                            10101
      WL_CORSE_DEC_WAIT1 |                            10011 |                            10110
        WL_2RANK_DQS_CNT |                            10001 |                            01101
            WL_DQS_CHECK |                            11011 |                            01010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wl_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_wrlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
                 iSTATE5 |                              110 |                              110
                 iSTATE6 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_ocd_cntlr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FINE_ADJ_IDLE |                             0000 |                             0000
                RST_WAIT |                             0001 |                             0011
           FINE_ADJ_DONE |                             0010 |                             1111
            RST_POSTWAIT |                             0011 |                             0001
           RST_POSTWAIT1 |                             0100 |                             0010
           FINE_ADJ_INIT |                             0101 |                             0100
                FINE_INC |                             0110 |                             0101
           FINE_INC_WAIT |                             0111 |                             0110
        FINE_INC_PREWAIT |                             1000 |                             0111
          DETECT_PREWAIT |                             1001 |                             1000
         DETECT_DQSFOUND |                             1010 |                             1001
                FINE_DEC |                             1011 |                             1011
           FINE_DEC_WAIT |                             1100 |                             1100
        FINE_DEC_PREWAIT |                             1101 |                             1101
              FINAL_WAIT |                             1110 |                             1110
              PRECH_WAIT |                             1111 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fine_adj_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_dqs_found_cal'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CAL1_IDLE |                           000000 |                           000000
       CAL1_NEW_DQS_WAIT |                           000010 |                           000001
   CAL1_STORE_FIRST_WAIT |                           000101 |                           000010
         CAL1_PAT_DETECT |                           010001 |                           000011
    CAL1_DQ_IDEL_TAP_INC |                           010100 |                           000100
CAL1_DQ_IDEL_TAP_INC_WAIT |                           010110 |                           000101
     CAL1_MPR_PAT_DETECT |                           000011 |                           011111
         CAL1_VALID_WAIT |                           010010 |                           011110
        CAL1_DETECT_EDGE |                           010011 |                           001000
          CAL1_CALC_IDEL |                           011001 |                           001011
        CAL1_CENTER_WAIT |                           011101 |                           100010
       CAL1_IDEL_DEC_CPT |                           000100 |                           001100
  CAL1_IDEL_DEC_CPT_WAIT |                           011110 |                           001101
           CAL1_NEXT_DQS |                           011111 |                           001110
    CAL1_NEW_DQS_PREWAIT |                           100000 |                           100000
   CAL1_MPR_NEW_DQS_WAIT |                           000001 |                           011101
          CAL1_REGL_LOAD |                           100010 |                           011011
               CAL1_DONE |                           100001 |                           001111
                  iSTATE |                           100011 |                           111111
    CAL1_DQ_IDEL_TAP_DEC |                           010111 |                           000110
CAL1_DQ_IDEL_TAP_DEC_WAIT |                           011000 |                           000111
 CAL1_RD_STOP_FOR_PI_INC |                           011010 |                           100001
       CAL1_IDEL_INC_CPT |                           011011 |                           001001
  CAL1_IDEL_INC_CPT_WAIT |                           011100 |                           001010
          CAL1_RDLVL_ERR |                           010101 |                           011100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cal1_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_rdlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               01 |                               11
                     TWO |                               10 |                               01
                  iSTATE |                               11 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mig_7series_v4_0_axi_mc_r_channel'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:18:46 ; elapsed = 00:20:22 . Memory (MB): peak = 1985.648 ; gain = 1776.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------+------------+----------+
|      |RTL Partition                                        |Replication |Instances |
+------+-----------------------------------------------------+------------+----------+
|1     |design_1_axi_mem_intercon_0__GB0                     |           1|     31157|
|2     |design_1_axi_mem_intercon_0__GB1                     |           1|     14392|
|3     |mig_7series_v4_0_ddr_byte_lane__parameterized3__GC0  |           1|       498|
|4     |mig_7series_v4_0_ddr_phy_4lanes__parameterized0__GC0 |           1|      1963|
|5     |mig_7series_v4_0_ddr_mc_phy__GC0                     |           1|      9287|
|6     |case__1878__GD                                       |           1|     48031|
|7     |mig_7series_v4_0_ddr_mc_phy_wrapper__GCB2            |           1|      3326|
|8     |mig_7series_v4_0_poc_top                             |           1|     51774|
|9     |mig_7series_v4_0_ddr_phy_oclkdelay_cal__GB1          |           1|      8828|
|10    |mig_7series_v4_0_ddr_calib_top__GC0                  |           1|     37455|
|11    |mig_7series_v4_0_ddr_phy_top__GC0                    |           1|       698|
|12    |mig_7series_v4_0_mc                                  |           1|      5123|
|13    |mig_7series_v4_0_memc_ui_top_axi__GC0                |           1|      9990|
|14    |design_1_mig_7series_0_0_mig__GC0                    |           1|       261|
|15    |design_1__GCB0                                       |           1|     35089|
|16    |design_1__GCB1                                       |           1|     13223|
|17    |design_1__GCB2                                       |           1|     22109|
+------+-----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 10    
	   2 Input     32 Bit       Adders := 6     
	   2 Input     30 Bit       Adders := 2     
	   3 Input     23 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 5     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 17    
	   2 Input     11 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 16    
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 26    
	   3 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 23    
	   3 Input      7 Bit       Adders := 12    
	   2 Input      6 Bit       Adders := 72    
	   3 Input      6 Bit       Adders := 25    
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 65    
	   3 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 81    
	   2 Input      3 Bit       Adders := 41    
	   3 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 80    
	   4 Input      2 Bit       Adders := 5     
	   8 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 3     
	   5 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 9     
	   3 Input      1 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 49    
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 447   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	             1024 Bit    Registers := 4     
	              577 Bit    Registers := 6     
	              576 Bit    Registers := 1     
	              517 Bit    Registers := 4     
	              516 Bit    Registers := 6     
	              512 Bit    Registers := 8     
	              320 Bit    Registers := 1     
	              150 Bit    Registers := 1     
	               88 Bit    Registers := 1     
	               80 Bit    Registers := 8     
	               68 Bit    Registers := 1     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 9     
	               62 Bit    Registers := 10    
	               56 Bit    Registers := 1     
	               48 Bit    Registers := 12    
	               46 Bit    Registers := 9     
	               45 Bit    Registers := 4     
	               43 Bit    Registers := 9     
	               37 Bit    Registers := 7     
	               36 Bit    Registers := 19    
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 86    
	               30 Bit    Registers := 6     
	               28 Bit    Registers := 2     
	               27 Bit    Registers := 5     
	               26 Bit    Registers := 5     
	               25 Bit    Registers := 5     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 4     
	               22 Bit    Registers := 3     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 25    
	               16 Bit    Registers := 228   
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 8     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 34    
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 21    
	                9 Bit    Registers := 29    
	                8 Bit    Registers := 194   
	                7 Bit    Registers := 33    
	                6 Bit    Registers := 185   
	                5 Bit    Registers := 104   
	                4 Bit    Registers := 238   
	                3 Bit    Registers := 143   
	                2 Bit    Registers := 236   
	                1 Bit    Registers := 3698  
+---RAMs : 
	              18K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    800 Bit        Muxes := 1     
	   2 Input    577 Bit        Muxes := 6     
	   2 Input    517 Bit        Muxes := 4     
	   2 Input    516 Bit        Muxes := 6     
	   2 Input    512 Bit        Muxes := 11    
	   4 Input    512 Bit        Muxes := 1     
	   2 Input    511 Bit        Muxes := 1     
	   2 Input    150 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 19    
	   2 Input     64 Bit        Muxes := 10    
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 26    
	  10 Input     48 Bit        Muxes := 2     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 6     
	   2 Input     36 Bit        Muxes := 8     
	   3 Input     33 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 79    
	   8 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 10    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 44    
	   4 Input     30 Bit        Muxes := 11    
	   2 Input     28 Bit        Muxes := 2     
	   4 Input     27 Bit        Muxes := 4     
	   2 Input     27 Bit        Muxes := 5     
	   2 Input     26 Bit        Muxes := 4     
	   4 Input     26 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 4     
	   2 Input     22 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 12    
	   2 Input     20 Bit        Muxes := 2     
	   4 Input     18 Bit        Muxes := 2     
	   4 Input     17 Bit        Muxes := 1     
	   8 Input     17 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 69    
	   3 Input     16 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 8     
	   8 Input     16 Bit        Muxes := 4     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 32    
	   2 Input     14 Bit        Muxes := 14    
	  15 Input     14 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   8 Input     14 Bit        Muxes := 11    
	   3 Input     13 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 7     
	   3 Input     12 Bit        Muxes := 2     
	   7 Input     11 Bit        Muxes := 1     
	   6 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 13    
	   3 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 16    
	   2 Input      9 Bit        Muxes := 53    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 252   
	   8 Input      8 Bit        Muxes := 8     
	   5 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 7     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 91    
	   4 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 4     
	   5 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 213   
	   8 Input      6 Bit        Muxes := 13    
	   4 Input      6 Bit        Muxes := 19    
	  27 Input      6 Bit        Muxes := 10    
	   3 Input      6 Bit        Muxes := 5     
	   5 Input      6 Bit        Muxes := 2     
	  16 Input      6 Bit        Muxes := 1     
	  25 Input      6 Bit        Muxes := 5     
	  48 Input      6 Bit        Muxes := 1     
	  23 Input      6 Bit        Muxes := 6     
	  14 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 64    
	   8 Input      5 Bit        Muxes := 9     
	  27 Input      5 Bit        Muxes := 1     
	  58 Input      5 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 7     
	   4 Input      5 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 159   
	   8 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	  27 Input      4 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 24    
	  25 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 5     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 146   
	   4 Input      3 Bit        Muxes := 8     
	   8 Input      3 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 4     
	  27 Input      3 Bit        Muxes := 18    
	   3 Input      3 Bit        Muxes := 5     
	  23 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 2     
	  25 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 214   
	   4 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 20    
	   8 Input      2 Bit        Muxes := 18    
	  10 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 7     
	  25 Input      2 Bit        Muxes := 1     
	  23 Input      2 Bit        Muxes := 11    
	   6 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 6     
	  16 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2469  
	   4 Input      1 Bit        Muxes := 311   
	   3 Input      1 Bit        Muxes := 84    
	   8 Input      1 Bit        Muxes := 44    
	  15 Input      1 Bit        Muxes := 28    
	   5 Input      1 Bit        Muxes := 22    
	  10 Input      1 Bit        Muxes := 38    
	  27 Input      1 Bit        Muxes := 51    
	  16 Input      1 Bit        Muxes := 277   
	  25 Input      1 Bit        Muxes := 36    
	  23 Input      1 Bit        Muxes := 28    
	  12 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 18    
	   6 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_dwidth_converter_v2_1_11_w_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 129   
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 133   
+---Muxes : 
	   2 Input      8 Bit        Muxes := 130   
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 130   
Module generic_baseblocks_v2_1_0_command_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               45 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_11_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_11_r_upsizer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	              577 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    577 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__4 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	              516 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    516 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               45 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_11_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_crossbar_v2_1_12_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_12_addr_arbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_12_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_12_splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_12_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_10_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_12_si_transactor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_12_addr_decoder__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_12_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_12_splitter__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_10_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_12_addr_decoder__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_12_si_transactor__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_12_addr_decoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_10_axic_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_12_si_transactor__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_12_addr_decoder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_12_addr_decoder__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	              517 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    517 Bit        Muxes := 2     
Module axi_crossbar_v2_1_12_addr_decoder__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_12_addr_decoder__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	              517 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    517 Bit        Muxes := 2     
Module axi_crossbar_v2_1_12_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_11_r_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__6 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              577 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    577 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__7 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              516 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    516 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               45 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_11_a_upsizer__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_11_r_upsizer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__9 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	              577 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    577 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__8 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	              516 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    516 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               45 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_11_a_upsizer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__5 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mig_7series_v4_0_round_robin_arb 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_rank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module mig_7series_v4_0_rank_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 3     
	   8 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_round_robin_arb__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_arb_row_col 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module mig_7series_v4_0_arb_select 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 12    
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_bank_compare 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_bank_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_bank_compare__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_bank_queue__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_bank_compare__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_bank_queue__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_bank_compare__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_bank_queue__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
	   4 Input      2 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_col_mach 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module mig_7series_v4_0_mc 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_lane__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_lane__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_lane__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_phy_4lanes__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 9     
	   4 Input     30 Bit        Muxes := 3     
	   4 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 9     
	   4 Input      6 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 46    
	   4 Input      1 Bit        Muxes := 51    
Module mig_7series_v4_0_ddr_if_post_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_if_post_fifo__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_if_post_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_if_post_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_phy_4lanes 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 12    
	   4 Input     30 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 66    
	   4 Input      1 Bit        Muxes := 66    
Module mig_7series_v4_0_ddr_if_post_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_if_post_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_if_post_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_if_post_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_phy_4lanes__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 12    
	   4 Input     30 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 66    
	   4 Input      1 Bit        Muxes := 66    
Module mig_7series_v4_0_ddr_mc_phy 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_poc_pd__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_poc_pd__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_poc_pd__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_poc_pd__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_poc_pd__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_poc_pd__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_poc_pd__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_poc_pd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_mc_phy_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 3     
Module mig_7series_v4_0_poc_tap_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_poc_meta 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_poc_edge_store__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module mig_7series_v4_0_poc_edge_store__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module mig_7series_v4_0_poc_edge_store 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module mig_7series_v4_0_poc_cc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    800 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_phy_ocd_lim 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	  15 Input     14 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	  15 Input      1 Bit        Muxes := 28    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_phy_ocd_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_phy_ocd_data 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_phy_ocd_samp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 16    
Module mig_7series_v4_0_ddr_phy_ocd_edge 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 9     
Module mig_7series_v4_0_ddr_phy_ocd_cntlr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 11    
Module mig_7series_v4_0_ddr_phy_ocd_po_cntlr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 12    
	  10 Input     48 Bit        Muxes := 2     
	   7 Input     11 Bit        Muxes := 1     
	   6 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 14    
	   5 Input      4 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 42    
Module mig_7series_v4_0_ddr_phy_wrlvl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 19    
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 35    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 41    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 33    
	  27 Input      6 Bit        Muxes := 10    
	  27 Input      5 Bit        Muxes := 1     
	  58 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	  27 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  27 Input      3 Bit        Muxes := 18    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 121   
	   3 Input      1 Bit        Muxes := 9     
	  27 Input      1 Bit        Muxes := 51    
Module mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_phy_dqs_found_cal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 8     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 11    
	   5 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 29    
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_phy_rdlvl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 7     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 13    
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              320 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 37    
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 687   
+---Muxes : 
	   2 Input     48 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 48    
	   2 Input      6 Bit        Muxes := 8     
	  25 Input      6 Bit        Muxes := 5     
	  48 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 1     
	  25 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	  25 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 133   
	  16 Input      1 Bit        Muxes := 64    
	   4 Input      1 Bit        Muxes := 15    
	  25 Input      1 Bit        Muxes := 36    
	   3 Input      1 Bit        Muxes := 24    
Module mig_7series_v4_0_ddr_phy_prbs_rdlvl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   4 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 19    
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 15    
	                6 Bit    Registers := 47    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 350   
+---Muxes : 
	   2 Input     48 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 30    
	  23 Input      6 Bit        Muxes := 6     
	   5 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  23 Input      2 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 172   
	  23 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 12    
	  16 Input      1 Bit        Muxes := 128   
Module mig_7series_v4_0_ddr_prbs_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module mig_7series_v4_0_ddr_phy_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	              512 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 132   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   4 Input    512 Bit        Muxes := 1     
	   2 Input    511 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 12    
	   4 Input     14 Bit        Muxes := 1     
	   8 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 74    
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 26    
	   3 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 25    
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 22    
	   3 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 42    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_phy_wrcal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 303   
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 17    
	  16 Input      1 Bit        Muxes := 64    
Module mig_7series_v4_0_ddr_phy_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 15    
+---Registers : 
	               12 Bit    Registers := 18    
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  12 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_calib_top 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
Module mig_7series_v4_0_ddr_phy_top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_0_ui_cmd 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_0_ui_wr_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	              576 Bit    Registers := 1     
	              512 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ui_rd_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_axi_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_axi_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_axi_mc_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_cmd_translator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_axi_mc_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_axi_mc_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_w_channel 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 5     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_axi_mc_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_b_channel 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_axi_mc_incr_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_wrap_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_cmd_translator__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_axi_mc_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_axi_mc_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_cmd_arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_0_axi_mc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_memc_ui_top_axi 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_iodelay_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module mig_7series_v4_0_infrastructure 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_bus_driver_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module counter_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module count_module__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module timer_control 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module count_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module baudrate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartlite_rx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module cntr_incr_decr_addn_f__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartlite_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module uartlite_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module JTAG_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	  12 Input      1 Bit        Muxes := 1     
Module MDM_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 202   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 81    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module microblaze_v10_0_1_MB_MUXF7__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v10_0_1_MB_MUXF7__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v10_0_1_MB_MUXF7__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v10_0_1_MB_MUXF7__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v10_0_1_MB_MUXF7__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v10_0_1_MB_MUXF7__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module count_leading_zeros 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module mul_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Barrel_Shifter_gti 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PVR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Div_unit_gti 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 46    
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module MMU_UTLB_RAM 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module carry_compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_compare_mask__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module carry_compare_mask__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module carry_compare_mask__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module carry_compare_mask__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module carry_compare__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module carry_compare_mask__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module carry_compare_mask__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module carry_compare__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module carry_compare_mask 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module MMU_UTLB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
	   8 Input     14 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	  14 Input      6 Bit        Muxes := 2     
	  25 Input      5 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 1     
Module carry_compare_mask__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
Module carry_compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_compare_mask__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
Module carry_compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module MMU_TLB 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 4     
+---Muxes : 
	   4 Input     26 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 3     
	   8 Input     14 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module carry_compare_mask__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
Module carry_compare__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_compare_mask__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
Module carry_compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_compare_mask__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
Module carry_compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_compare_mask__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
Module carry_compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module MMU_TLB__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 4     
	               25 Bit    Registers := 4     
+---Muxes : 
	   4 Input     27 Bit        Muxes := 4     
	   2 Input     27 Bit        Muxes := 4     
	   8 Input     14 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module MMU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 2     
	   8 Input     14 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	  16 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 32    
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module cache_valid_bit_detect__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Cache_Interface__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module comparator__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 27    
Module stream_cache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               27 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 60    
Module LRU_Module 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module victim_cache 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 22    
Module Icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               26 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	   5 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 8     
Module comparator__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
Module comparator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
Module cache_valid_bit_detect 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module Cache_Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 22    
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 65    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 1     
Module DCache_gti 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module mb_sync_bit__parameterized59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 68    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module shared_ram_ivar 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module intc_core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 20    
Module slave_attachment__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module axi_intc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_crossbar_v2_1_12_addr_decoder__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module axi_crossbar_v2_1_12_decerr_slave__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_12_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_12_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_12_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_crossbar_v2_1_12_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module bindec__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_xadc_wiz_0_0_pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 29    
Module design_1_xadc_wiz_0_0_slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module temperature_update 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
Module drp_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 15    
	   4 Input     16 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 83    
	   4 Input      1 Bit        Muxes := 23    
Module design_1_xadc_wiz_0_0_xadc_core_drp 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
Module design_1_xadc_wiz_0_0_soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_xadc_wiz_0_0_interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 56    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 19    
Module design_1_xadc_wiz_0_0_axi_xadc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 14    
Module xsdbs_v1_0_2_xsdbs__1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__101 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__99 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__98 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__97 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__96 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__95 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__94 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__93 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_1_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_1_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ltlib_v1_0_0_rising_edge_detection__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_1_ila_reset_ctrl__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut7__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut6__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__8 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__6 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__7 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module ila_v6_2_1_ila_cap_addrgen__2 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 17    
Module ltlib_v1_0_0_cfglut6__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_1_ila_cap_ctrl_legacy__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module bindec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module bindec__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     17 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_1_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__149 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__148 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__147 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__146 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__145 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized86 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized87 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__144 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__143 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__142 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__141 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__140 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__139 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__138 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__137 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__136 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__135 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__134 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__133 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__132 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized101 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized102 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized103 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized104 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized105 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized106 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized107 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized108 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized109 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized110 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized111 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized112 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__131 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__130 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__129 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__128 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__127 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__126 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__125 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__124 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__123 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__122 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__121 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__120 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__119 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__118 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__117 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__116 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__115 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__114 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__113 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__112 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__111 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__110 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__109 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__108 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__107 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__106 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__105 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__103 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__102 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_1_ila_register__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_1_ila_trigger__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_1_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut6__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__9 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__10 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module ila_v6_2_1_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 17    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_1_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module bindec__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module blk_mem_gen_mux__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     17 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_1_ila_core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     46 Bit        Muxes := 1     
Module axis_pwm_generator_v1_0_S_AXI_LITE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module axis_pwm_generator_v1_0_S_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axis_pwm_generator_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module synchronizer_ff__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module synchronizer_ff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 14    
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module rd_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
Module compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module compare__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module rd_status_flags_ss__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module updn_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module dc_ss_fwft 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module wr_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
Module compare__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module compare__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module compare__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module wr_status_flags_ss__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module fifo_generator_v13_1_3_synth__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module axi_dma_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 17    
Module axi_dma_rst_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_dma_lite_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 49    
Module axi_dma_register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dma_reg_module 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
Module axi_datamover_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_datamover_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_rd_status_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_strb_gen2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
Module axi_datamover_pcc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	  12 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 6     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module cntr_incr_decr_addn_f__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rddata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 3     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module updn_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module dc_ss 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
Module compare__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_datamover_sfifo_autord 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rd_sf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_datamover_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_mm2s_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_dma_mm2s_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_dma_mm2s_sts_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_dma_smple_sm 
Detailed RTL Component Info : 
+---Registers : 
	              150 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    150 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axi_dma_mm2s_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_dma_sofeof_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '88' to '4' bits. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:731]
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\rank_mach0/rank_common0/periodic_read_request.periodic_rd_rank_r_lcl_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/mc_aux_out_r_reg[0]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/sent_col_r1_reg' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\col_mach0/offset_pipe_0.offset_r1_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_rank_cnt_reg[0]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[0]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[1]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[2]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[2]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[3]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[0]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_odt_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[2]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[1]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[2]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_odt_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[0]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[2]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[3]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[9]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[10]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[11]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[11]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[12]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[13]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[42]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[43]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[44]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[45]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[46]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[47]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[48]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[49]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[50]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[52]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[53]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[54]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_we_n_reg[3]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_ras_n_reg[3] )
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/offset_pipe_0.offset_r1_reg[0]' (FD) to 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/offset_pipe_1.offset_r2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\col_mach0/offset_pipe_1.offset_r2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.wr_data_offset_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'design_1_i/mig_7series_0/ddr_byte_lane_B.ddr_byte_lane_Bi_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]' (FDRE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]' (FDRE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'design_1_i/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'design_1_i/mig_7series_0/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'design_1_i/mig_7series_0/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'design_1_i/mig_7series_0/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'design_1_i/mig_7series_0/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'design_1_i/mig_7series_0/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'design_1_i/mig_7series_0/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'design_1_i/mig_7series_0/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mig_7series_0/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'design_1_i/mig_7series_0/u_ddr_mc_phyi_2/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_ddr_mc_phy_wrapperi_4/\fine_delay_mod_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_ddr_mc_phy_wrapperi_4/\fine_delay_mod_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_8/\gen_ddr3_noparity.parity_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_memc_ui_top_axii_9/u_axi_mc/\axi_mc_r_channel_0/r_ignore_end_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_memc_ui_top_axii_9/u_ui_top/\ui_cmd0/app_addr_r1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_memc_ui_top_axii_9/u_ui_top/\ui_cmd0/app_sz_r1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/\oclk_calib.u_ddr_phy_oclkdelay_cali_6 /u_ocd_cntlr/complex_oclkdelay_calib_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_memc_ui_top_axii_9/u_axi_mc/\axi_mc_r_channel_0/trans_buf_out_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_memc_ui_top_axii_9/u_axi_mc/\axi_mc_r_channel_0/trans_buf_out_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[31] )
WARNING: [Synth 8-3917] design mig_7series_v4_0_poc_top has port psincdec driven by constant 1
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1232]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1230]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mb_wrlvl_inst.u_ddr_phy_wrlvl /\add_smallest_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /cal1_dlyinc_dq_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /cal1_dlyce_dq_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dqsfind_calib_right.u_ddr_phy_dqs_found_cal /\pi_dqs_found_any_bank_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/calib_tap_end_if_reset_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/extend_cal_pat_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/\gen_single_slot_odt.phy_tmp_odt_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl /\prbs_state_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_wrcal/wrcal_act_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/complex_rdlvl_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg_r_reg[0][16][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mb_wrlvl_inst.u_ddr_phy_wrlvl /dual_rnk_dec_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay /po_stg2_f_incdec_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\calib_zero_ctrl_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\calib_sel_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_phy_init/\even_cwl.phy_ras_n_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_phy_init/\gen_div4_ca_tieoff.phy_ras_n_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl /fine_dly_error_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/\complex_address_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/\gen_no_mirror.div_clk_loop[0].phy_address_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dqsfind_calib_right.u_ddr_phy_dqs_found_cal /\pi_dqs_found_any_bank_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl /\prbs_state_r1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[53] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "Using_TLBS.ITLB_I/TLBLO1" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Using_TLBS.ITLB_I/TLBLO0" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Using_TLBS.DTLB_I/TLBLO_reg[2]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Using_TLBS.DTLB_I/TLBLO_reg[3]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Using_TLBS.DTLB_I/TLBLO_reg[1]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Using_TLBS.DTLB_I/TLBLO_reg[0]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal Using_TLBS.UTLB_I/MMU_UTLB_RAM_I/RAM_reg was recognized as a true dual port RAM template.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "U0/axis_pwm_generator_v1_0_S_AXIS_inst/stream_data_fifo_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/axis_pwm_generator_v1_0_S_AXIS_inst/stream_data_fifo_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/axis_pwm_generator_v1_0_S_AXIS_inst/stream_data_fifo_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg' and it is trimmed from '150' to '68' bits. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:11888]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:21581]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:22:11 ; elapsed = 00:23:56 . Memory (MB): peak = 2088.195 ; gain = 1878.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------+--------------+---------------+----------------+
|Module Name                   | RTL Object   | Depth x Width | Implemented As | 
+------------------------------+--------------+---------------+----------------+
|PVR                           | PVR_const[0] | 16x32         | LUT            | 
|mig_7series_v4_0_ddr_prbs_gen | mem_out      | 256x18        | LUT            | 
+------------------------------+--------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MMU_UTLB_RAM | RAM_reg    | 512 x 36(WRITE_FIRST)  | W | R | 512 x 36(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------+--------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                    | RTL Object                                                                     | Inference      | Size (Depth x Width) | Primitives      | 
+-------------------------------+--------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|design_1_mig_7series_0_0       | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                      | Implied        | 16 x 80              | RAM32M x 14     | 
|design_1_mig_7series_0_0       | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg      | Implied        | 16 x 80              | RAM32M x 14     | 
|design_1_mig_7series_0_0       | ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg      | Implied        | 16 x 80              | RAM32M x 14     | 
|mig_7series_v4_0_ddr_byte_lane | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                          | Implied        | 4 x 80               | RAM32M x 14     | 
|mig_7series_v4_0_ddr_byte_lane | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                      | Implied        | 16 x 80              | RAM32M x 14     | 
|mig_7series_v4_0_ddr_byte_lane | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                          | Implied        | 4 x 80               | RAM32M x 14     | 
|mig_7series_v4_0_ddr_byte_lane | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                      | Implied        | 16 x 80              | RAM32M x 14     | 
|mig_7series_v4_0_ddr_byte_lane | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                          | Implied        | 4 x 80               | RAM32M x 14     | 
|mig_7series_v4_0_ddr_byte_lane | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                      | Implied        | 16 x 80              | RAM32M x 14     | 
|mig_7series_v4_0_ddr_byte_lane | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                          | Implied        | 4 x 80               | RAM32M x 14     | 
|mig_7series_v4_0_ddr_byte_lane | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                      | Implied        | 16 x 80              | RAM32M x 14     | 
|mig_7series_v4_0_ddr_byte_lane | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                          | Implied        | 4 x 80               | RAM32M x 14     | 
|mig_7series_v4_0_ddr_byte_lane | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                      | Implied        | 16 x 80              | RAM32M x 14     | 
|mig_7series_v4_0_ddr_byte_lane | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                          | Implied        | 4 x 80               | RAM32M x 14     | 
|mig_7series_v4_0_ddr_byte_lane | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                      | Implied        | 16 x 80              | RAM32M x 14     | 
|mig_7series_v4_0_ddr_byte_lane | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                          | Implied        | 4 x 80               | RAM32M x 14     | 
|mig_7series_v4_0_ddr_byte_lane | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                      | Implied        | 16 x 80              | RAM32M x 14     | 
|mig_7series_v4_0_ddr_byte_lane | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                          | Implied        | 4 x 80               | RAM32M x 14     | 
|mig_7series_v4_0_ddr_byte_lane | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                      | Implied        | 16 x 80              | RAM32M x 14     | 
|Icache                         | Using_Victim_Cache.victim_cache_I1/RAM_reg                                     | User Attribute | 64 x 32              | RAM64M x 11     | 
|axi_intc                       | INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg | User Attribute | 16 x 32              | RAM16X1D x 32   | 
+-------------------------------+--------------------------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------+------------+----------+
|      |RTL Partition                                        |Replication |Instances |
+------+-----------------------------------------------------+------------+----------+
|1     |design_1_axi_mem_intercon_0__GB0                     |           1|     16908|
|2     |design_1_axi_mem_intercon_0__GB1                     |           1|      9770|
|3     |mig_7series_v4_0_ddr_byte_lane__parameterized3__GC0  |           1|       253|
|4     |mig_7series_v4_0_ddr_phy_4lanes__parameterized0__GC0 |           1|       738|
|5     |mig_7series_v4_0_ddr_mc_phy__GC0                     |           1|      6036|
|6     |case__1878__GD                                       |           1|       760|
|7     |mig_7series_v4_0_ddr_mc_phy_wrapper__GCB2            |           1|       407|
|8     |mig_7series_v4_0_poc_top                             |           1|     19581|
|9     |mig_7series_v4_0_ddr_phy_oclkdelay_cal__GB1          |           1|      3092|
|10    |mig_7series_v4_0_ddr_calib_top__GC0                  |           1|     20259|
|11    |mig_7series_v4_0_ddr_phy_top__GC0                    |           1|      1915|
|12    |mig_7series_v4_0_mc                                  |           1|      2917|
|13    |mig_7series_v4_0_memc_ui_top_axi__GC0                |           1|     10068|
|14    |design_1_mig_7series_0_0_mig__GC0                    |           1|       255|
|15    |design_1__GCB0                                       |           1|     19401|
|16    |design_1__GCB1                                       |           1|      5834|
|17    |design_1__GCB2                                       |           1|     10719|
+------+-----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 810 of c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc:810]
INFO: [Synth 8-5578] Moved timing constraint from pin 'microblaze_0/U0/Reset' to pin 'rst_mig_7series_0_125M/U0/mb_reset_reg/Q'
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 35 of c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc:35]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 56 of c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc:56]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 62 of c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc:62]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 63 of c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc:63]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 35 of c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila.xdc. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila.xdc:35]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 56 of c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila.xdc. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila.xdc:56]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 62 of c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila.xdc. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila.xdc:62]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 63 of c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila.xdc. [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila.xdc:63]
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:22:42 ; elapsed = 00:24:29 . Memory (MB): peak = 2189.824 ; gain = 1980.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:23:05 ; elapsed = 00:24:53 . Memory (MB): peak = 2215.688 ; gain = 2006.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------+------------+----------+
|      |RTL Partition                                        |Replication |Instances |
+------+-----------------------------------------------------+------------+----------+
|1     |design_1_axi_mem_intercon_0__GB0                     |           1|     16908|
|2     |design_1_axi_mem_intercon_0__GB1                     |           1|      9770|
|3     |mig_7series_v4_0_ddr_byte_lane__parameterized3__GC0  |           1|       246|
|4     |mig_7series_v4_0_ddr_phy_4lanes__parameterized0__GC0 |           1|       734|
|5     |mig_7series_v4_0_ddr_mc_phy__GC0                     |           1|      6010|
|6     |mig_7series_v4_0_ddr_mc_phy_wrapper__GCB2            |           1|       376|
|7     |mig_7series_v4_0_poc_top                             |           1|      1104|
|8     |mig_7series_v4_0_ddr_phy_oclkdelay_cal__GB1          |           1|      3092|
|9     |mig_7series_v4_0_ddr_calib_top__GC0                  |           1|     15684|
|10    |mig_7series_v4_0_ddr_phy_top__GC0                    |           1|      1402|
|11    |mig_7series_v4_0_mc                                  |           1|      2917|
|12    |mig_7series_v4_0_memc_ui_top_axi__GC0                |           1|     10068|
|13    |design_1_mig_7series_0_0_mig__GC0                    |           1|       255|
|14    |design_1__GCB0                                       |           1|     19400|
|15    |design_1__GCB1                                       |           1|      5834|
|16    |design_1__GCB2                                       |           1|     10719|
+------+-----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/MMU_UTLB_RAM_I/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/MMU_UTLB_RAM_I/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:23:57 ; elapsed = 00:25:46 . Memory (MB): peak = 2221.789 ; gain = 2012.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r [0]. Fanout reduced from 99 to 50 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r [1]. Fanout reduced from 96 to 48 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r [2]. Fanout reduced from 68 to 21 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1 . Fanout reduced from 1585 to 49 by creating 32 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net init_calib_complete. Fanout reduced from 1363 to 49 by creating 28 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5161]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5161]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5161]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5161]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5161]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5161]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5161]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5161]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:24:05 ; elapsed = 00:25:54 . Memory (MB): peak = 2221.789 ; gain = 2012.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:24:06 ; elapsed = 00:25:55 . Memory (MB): peak = 2221.789 ; gain = 2012.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:24:22 ; elapsed = 00:26:11 . Memory (MB): peak = 2221.789 ; gain = 2012.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:24:23 ; elapsed = 00:26:13 . Memory (MB): peak = 2221.789 ; gain = 2012.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:24:27 ; elapsed = 00:26:17 . Memory (MB): peak = 2221.789 ; gain = 2012.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:24:28 ; elapsed = 00:26:17 . Memory (MB): peak = 2221.789 ; gain = 2012.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name              | RTL Name                                                                                                                                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MicroBlaze               | MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0]                                                                                                    | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/run_too_small_r3_reg                                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/run_end_r3_reg                                               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r5_reg                                                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_reg                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dqsfound_done_r5_reg                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r7_reg                                                                            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_start_dly_r_reg[5]                                                                      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_reg                                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[15]                                                                                 | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_uartlite             | UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[15][0]                                                                                                                                     | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_uartlite             | UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[15][0]                                                                                                                          | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MDM                      | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]                                                                                                                                                                  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                      | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]                                                                                                                                                                  | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                      | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]                                                                                                                                                                   | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ila_v6_2_1_ila           | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                                                                                                                                                 | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ila_v6_2_1_ila           | ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_64k_to_1m.cfg_data_vec_reg[20]                                                                                                                               | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ila_v6_2_1_ila           | ila_core_inst/shifted_data_in_reg[8][42]                                                                                                                                                                  | 9      | 89    | NO           | NO                 | YES               | 89     | 0       | 
|ila_v6_2_1_ila           | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]                                                                                                                          | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ila_v6_2_1_ila           | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]                                                                                                                             | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                                | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | USE_RTL_FIFO.data_srl_reg[31]                           | 32     | 45         | 0      | 45      | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[3]                                | 4      | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[3]                                | 4      | 29         | 29     | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[3]                                | 4      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[15]                               | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[15]                               | 16     | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[15]                               | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[15]                               | 16     | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__8     | PC_Buffer_reg[3]                                        | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__9     | ibuffer_reg[3]                                          | 4      | 47         | 47     | 0       | 0      | 0      | 0      | 
|dsrl__10    | Using_AXI.r_fifo_mem_reg[15][Read_Req_ID]               | 16     | 3          | 3      | 0       | 0      | 0      | 0      | 
|dsrl__11    | Using_AXI.r_fifo_mem_reg[15][Burst]                     | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__12    | Using_AXI.r_fifo_mem_reg[15][Kind]                      | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__13    | Using_AXI.r_fifo_mem_reg[15][Low_Addr]                  | 16     | 3          | 3      | 0       | 0      | 0      | 0      | 
|dsrl__14    | fifo_mem_reg[31]                                        | 32     | 32         | 0      | 32      | 0      | 0      | 0      | 
|dsrl__15    | Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][Burst]      | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__16    | Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid]    | 16     | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__17    | Using_AXI.r_fifo_mem_reg[15][Read_Req_ID]               | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__18    | Using_AXI.r_fifo_mem_reg[15][Burst]                     | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__19    | Using_AXI.r_fifo_mem_reg[15][Kind]                      | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__20    | Using_AXI.r_fifo_mem_reg[15][Low_Addr]                  | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__21    | Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][Addr]       | 16     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__22    | Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][Kind]       | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__23    | Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data]        | 16     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__24    | Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][Privileged] | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__25    | memory_reg[7]                                           | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__26    | memory_reg[31]                                          | 32     | 513        | 0      | 513     | 0      | 0      | 0      | 
|dsrl__27    | memory_reg[29]                                          | 32     | 5          | 0      | 5       | 0      | 0      | 0      | 
+------------+---------------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |AND2B1L                |     4|
|2     |BSCANE2                |     1|
|3     |BUFG                   |    11|
|4     |BUFH                   |     1|
|5     |BUFIO                  |     3|
|6     |CARRY4                 |   514|
|7     |CFGLUT5                |   201|
|8     |DSP48E1                |     1|
|9     |DSP48E1_1              |     2|
|10    |DSP48E1_2              |     1|
|11    |IDDR                   |     8|
|12    |IDELAYCTRL             |     1|
|13    |IDELAYE2               |    64|
|14    |IN_FIFO                |     8|
|15    |ISERDESE2              |    64|
|16    |LUT1                   |  1072|
|17    |LUT2                   |  3477|
|18    |LUT3                   |  7888|
|19    |LUT4                   |  2752|
|20    |LUT5                   |  4855|
|21    |LUT6                   |  7876|
|22    |LUT6_2                 |    80|
|23    |MMCME2_ADV             |     1|
|24    |MULT_AND               |     1|
|25    |MUXCY                  |   113|
|26    |MUXCY_L                |   461|
|27    |MUXF7                  |  1284|
|28    |MUXF8                  |     1|
|29    |ODDR                   |    17|
|30    |OSERDESE2              |    23|
|31    |OSERDESE2_1            |     8|
|32    |OSERDESE2_2            |    72|
|33    |OUT_FIFO               |     3|
|34    |OUT_FIFO_1             |     8|
|35    |PHASER_IN_PHY          |     8|
|36    |PHASER_OUT_PHY         |     3|
|37    |PHASER_OUT_PHY_1       |     8|
|38    |PHASER_REF             |     3|
|39    |PHY_CONTROL            |     3|
|40    |PLLE2_ADV              |     1|
|41    |RAM16X1D               |    32|
|42    |RAM32M                 |   440|
|43    |RAM32X1D               |    32|
|44    |RAM64M                 |    11|
|45    |RAMB18E1               |     1|
|46    |RAMB18E1_1             |     1|
|47    |RAMB36E1               |     1|
|48    |RAMB36E1_1             |     1|
|49    |RAMB36E1_2             |    16|
|50    |RAMB36E1_3             |     2|
|51    |RAMB36E1_4             |     8|
|52    |RAMB36E1_5             |   288|
|53    |RAMB36E1_6             |    20|
|54    |RAMB36E1_7             |    20|
|55    |RAMB36E1_8             |     1|
|56    |RAMB36E1_9             |     2|
|57    |SRL16                  |     1|
|58    |SRL16E                 |   379|
|59    |SRLC16E                |    12|
|60    |SRLC32E                |   760|
|61    |XADC                   |     1|
|62    |XORCY                  |   223|
|63    |FDCE                   |   363|
|64    |FDC_1                  |     1|
|65    |FDE                    |    32|
|66    |FDPE                   |   129|
|67    |FDR                    |   176|
|68    |FDRE                   | 24888|
|69    |FDRE_1                 |     1|
|70    |FDS                    |     3|
|71    |FDSE                   |   526|
|72    |IBUF                   |     6|
|73    |IBUFGDS                |     1|
|74    |IOBUFDS_DIFF_OUT_DCIEN |     8|
|75    |IOBUF_DCIEN            |    64|
|76    |OBUF                   |    33|
|77    |OBUFDS                 |     1|
|78    |OBUFT                  |     8|
+------+-----------------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------+
|      |Instance                                                                                            |Module                                                              |Cells |
+------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------+
|1     |top                                                                                                 |                                                                    | 59394|
|2     |  design_1_i                                                                                        |design_1                                                            | 59379|
|3     |    axi_mem_intercon                                                                                |design_1_axi_mem_intercon_0                                         | 15362|
|4     |      xbar                                                                                          |design_1_xbar_0                                                     |  4254|
|5     |        inst                                                                                        |axi_crossbar_v2_1_12_axi_crossbar                                   |  4250|
|6     |          \gen_samd.crossbar_samd                                                                   |axi_crossbar_v2_1_12_crossbar                                       |  4250|
|7     |            addr_arbiter_ar                                                                         |axi_crossbar_v2_1_12_addr_arbiter                                   |   184|
|8     |            addr_arbiter_aw                                                                         |axi_crossbar_v2_1_12_addr_arbiter_1413                              |    89|
|9     |            \gen_decerr_slave.decerr_slave_inst                                                     |axi_crossbar_v2_1_12_decerr_slave                                   |    42|
|10    |            \gen_master_slots[0].gen_mi_write.wdata_mux_w                                           |axi_crossbar_v2_1_12_wdata_mux                                      |   610|
|11    |              \gen_wmux.wmux_aw_fifo                                                                |axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0             |   610|
|12    |                \gen_srls[0].gen_rep[0].srl_nx1                                                     |axi_data_fifo_v2_1_10_ndeep_srl__parameterized25                    |     2|
|13    |                \gen_srls[0].gen_rep[1].srl_nx1                                                     |axi_data_fifo_v2_1_10_ndeep_srl__parameterized26                    |     5|
|14    |            \gen_master_slots[0].reg_slice_mi                                                       |axi_register_slice_v2_1_11_axi_register_slice__parameterized3       |  3137|
|15    |              b_pipe                                                                                |axi_register_slice_v2_1_11_axic_register_slice__parameterized16     |    17|
|16    |              r_pipe                                                                                |axi_register_slice_v2_1_11_axic_register_slice__parameterized18     |  3120|
|17    |            \gen_master_slots[1].gen_mi_write.wdata_mux_w                                           |axi_crossbar_v2_1_12_wdata_mux__parameterized0                      |    24|
|18    |              \gen_wmux.wmux_aw_fifo                                                                |axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1             |    24|
|19    |                \gen_srls[0].gen_rep[0].srl_nx1                                                     |axi_data_fifo_v2_1_10_ndeep_srl                                     |     1|
|20    |                \gen_srls[0].gen_rep[1].srl_nx1                                                     |axi_data_fifo_v2_1_10_ndeep_srl_1416                                |     3|
|21    |            \gen_master_slots[1].reg_slice_mi                                                       |axi_register_slice_v2_1_11_axi_register_slice__parameterized4       |    45|
|22    |              b_pipe                                                                                |axi_register_slice_v2_1_11_axic_register_slice__parameterized21     |     3|
|23    |              r_pipe                                                                                |axi_register_slice_v2_1_11_axic_register_slice__parameterized23     |    42|
|24    |            \gen_slave_slots[0].gen_si_read.si_transactor_ar                                        |axi_crossbar_v2_1_12_si_transactor                                  |    12|
|25    |            \gen_slave_slots[0].gen_si_write.si_transactor_aw                                       |axi_crossbar_v2_1_12_si_transactor__parameterized0                  |    17|
|26    |            \gen_slave_slots[0].gen_si_write.splitter_aw_si                                         |axi_crossbar_v2_1_12_splitter_1414                                  |     8|
|27    |            \gen_slave_slots[0].gen_si_write.wdata_router_w                                         |axi_crossbar_v2_1_12_wdata_router                                   |    33|
|28    |              wrouter_aw_fifo                                                                       |axi_data_fifo_v2_1_10_axic_reg_srl_fifo                             |    33|
|29    |                \gen_srls[0].gen_rep[0].srl_nx1                                                     |axi_data_fifo_v2_1_10_ndeep_srl__parameterized8                     |     6|
|30    |            \gen_slave_slots[1].gen_si_read.si_transactor_ar                                        |axi_crossbar_v2_1_12_si_transactor__parameterized1                  |    18|
|31    |            \gen_slave_slots[2].gen_si_read.si_transactor_ar                                        |axi_crossbar_v2_1_12_si_transactor__parameterized2                  |    12|
|32    |            splitter_aw_mi                                                                          |axi_crossbar_v2_1_12_splitter_1415                                  |     6|
|33    |      s00_couplers                                                                                  |s00_couplers_imp_7HNO1D                                             |  5354|
|34    |        auto_us                                                                                     |design_1_auto_us_0                                                  |  5354|
|35    |          inst                                                                                      |axi_dwidth_converter_v2_1_11_top                                    |  5354|
|36    |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                          |axi_dwidth_converter_v2_1_11_axi_upsizer                            |  5354|
|37    |              \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                               |axi_register_slice_v2_1_11_axi_register_slice_1406                  |  1743|
|38    |                r_pipe                                                                              |axi_register_slice_v2_1_11_axic_register_slice__parameterized2_1412 |  1743|
|39    |              \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                       |axi_dwidth_converter_v2_1_11_r_upsizer_1407                         |   788|
|40    |              \USE_READ.read_addr_inst                                                              |axi_dwidth_converter_v2_1_11_a_upsizer__parameterized0              |   160|
|41    |                \GEN_CMD_QUEUE.cmd_queue                                                            |generic_baseblocks_v2_1_0_command_fifo_1411                         |   159|
|42    |              \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                     |axi_dwidth_converter_v2_1_11_w_upsizer                              |  1986|
|43    |              \USE_WRITE.write_addr_inst                                                            |axi_dwidth_converter_v2_1_11_a_upsizer                              |   305|
|44    |                \GEN_CMD_QUEUE.cmd_queue                                                            |generic_baseblocks_v2_1_0_command_fifo_1410                         |   304|
|45    |              si_register_slice_inst                                                                |axi_register_slice_v2_1_11_axi_register_slice__parameterized0       |   372|
|46    |                ar_pipe                                                                             |axi_register_slice_v2_1_11_axic_register_slice_1408                 |   186|
|47    |                aw_pipe                                                                             |axi_register_slice_v2_1_11_axic_register_slice_1409                 |   186|
|48    |      s01_couplers                                                                                  |s01_couplers_imp_1W60HW0                                            |  2876|
|49    |        auto_us                                                                                     |design_1_auto_us_1                                                  |  2876|
|50    |          inst                                                                                      |axi_dwidth_converter_v2_1_11_top__parameterized0                    |  2876|
|51    |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                          |axi_dwidth_converter_v2_1_11_axi_upsizer__parameterized0            |  2876|
|52    |              \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                               |axi_register_slice_v2_1_11_axi_register_slice_1401                  |  1741|
|53    |                r_pipe                                                                              |axi_register_slice_v2_1_11_axic_register_slice__parameterized2_1405 |  1741|
|54    |              \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                       |axi_dwidth_converter_v2_1_11_r_upsizer_1402                         |   789|
|55    |              \USE_READ.read_addr_inst                                                              |axi_dwidth_converter_v2_1_11_a_upsizer__parameterized1              |   169|
|56    |                \GEN_CMD_QUEUE.cmd_queue                                                            |generic_baseblocks_v2_1_0_command_fifo_1404                         |   158|
|57    |              si_register_slice_inst                                                                |axi_register_slice_v2_1_11_axi_register_slice__parameterized1       |   177|
|58    |                ar_pipe                                                                             |axi_register_slice_v2_1_11_axic_register_slice_1403                 |   177|
|59    |      s02_couplers                                                                                  |s02_couplers_imp_8NCF02                                             |  2878|
|60    |        auto_us                                                                                     |design_1_auto_us_2                                                  |  2878|
|61    |          inst                                                                                      |axi_dwidth_converter_v2_1_11_top__parameterized1                    |  2878|
|62    |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                          |axi_dwidth_converter_v2_1_11_axi_upsizer__parameterized1            |  2878|
|63    |              \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                               |axi_register_slice_v2_1_11_axi_register_slice                       |  1741|
|64    |                r_pipe                                                                              |axi_register_slice_v2_1_11_axic_register_slice__parameterized2      |  1741|
|65    |              \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                       |axi_dwidth_converter_v2_1_11_r_upsizer                              |   789|
|66    |              \USE_READ.read_addr_inst                                                              |axi_dwidth_converter_v2_1_11_a_upsizer__parameterized2              |   171|
|67    |                \GEN_CMD_QUEUE.cmd_queue                                                            |generic_baseblocks_v2_1_0_command_fifo                              |   160|
|68    |              si_register_slice_inst                                                                |axi_register_slice_v2_1_11_axi_register_slice__parameterized2       |   177|
|69    |                ar_pipe                                                                             |axi_register_slice_v2_1_11_axic_register_slice                      |   177|
|70    |    mig_7series_0                                                                                   |design_1_mig_7series_0_0                                            | 22614|
|71    |      u_design_1_mig_7series_0_0_mig                                                                |design_1_mig_7series_0_0_mig                                        | 22604|
|72    |        \temp_mon_enabled.u_tempmon                                                                 |mig_7series_v4_0_tempmon                                            |   108|
|73    |        u_ddr3_clk_ibuf                                                                             |mig_7series_v4_0_clk_ibuf                                           |     1|
|74    |        u_ddr3_infrastructure                                                                       |mig_7series_v4_0_infrastructure                                     |   130|
|75    |        u_iodelay_ctrl                                                                              |mig_7series_v4_0_iodelay_ctrl                                       |    17|
|76    |        u_memc_ui_top_axi                                                                           |mig_7series_v4_0_memc_ui_top_axi                                    | 22348|
|77    |          mem_intfc0                                                                                |mig_7series_v4_0_mem_intfc                                          | 16096|
|78    |            ddr_phy_top0                                                                            |mig_7series_v4_0_ddr_phy_top                                        | 14824|
|79    |              u_ddr_calib_top                                                                       |mig_7series_v4_0_ddr_calib_top                                      | 10489|
|80    |                \ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                        |mig_7series_v4_0_ddr_phy_prbs_rdlvl                                 |   964|
|81    |                \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                  |mig_7series_v4_0_ddr_phy_rdlvl                                      |  1859|
|82    |                ddr_phy_tempmon_0                                                                   |mig_7series_v4_0_ddr_phy_tempmon                                    |   751|
|83    |                \dqsfind_calib_right.u_ddr_phy_dqs_found_cal                                        |mig_7series_v4_0_ddr_phy_dqs_found_cal                              |   452|
|84    |                \mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                          |mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay                          |    73|
|85    |                \mb_wrlvl_inst.u_ddr_phy_wrlvl                                                      |mig_7series_v4_0_ddr_phy_wrlvl                                      |  1138|
|86    |                \oclk_calib.u_ddr_phy_oclkdelay_cal                                                 |mig_7series_v4_0_ddr_phy_oclkdelay_cal                              |  1864|
|87    |                  u_ocd_cntlr                                                                       |mig_7series_v4_0_ddr_phy_ocd_cntlr                                  |    99|
|88    |                  u_ocd_data                                                                        |mig_7series_v4_0_ddr_phy_ocd_data                                   |    92|
|89    |                  u_ocd_edge                                                                        |mig_7series_v4_0_ddr_phy_ocd_edge                                   |    79|
|90    |                  u_ocd_lim                                                                         |mig_7series_v4_0_ddr_phy_ocd_lim                                    |   364|
|91    |                  u_ocd_mux                                                                         |mig_7series_v4_0_ddr_phy_ocd_mux                                    |    32|
|92    |                  u_ocd_po_cntlr                                                                    |mig_7series_v4_0_ddr_phy_ocd_po_cntlr                               |   375|
|93    |                  u_ocd_samp                                                                        |mig_7series_v4_0_ddr_phy_ocd_samp                                   |   161|
|94    |                  u_poc                                                                             |mig_7series_v4_0_poc_top                                            |   662|
|95    |                    u_edge_center                                                                   |mig_7series_v4_0_poc_edge_store                                     |    18|
|96    |                    u_edge_left                                                                     |mig_7series_v4_0_poc_edge_store_1399                                |    34|
|97    |                    u_edge_right                                                                    |mig_7series_v4_0_poc_edge_store_1400                                |    30|
|98    |                    u_poc_meta                                                                      |mig_7series_v4_0_poc_meta                                           |   159|
|99    |                    u_poc_tap_base                                                                  |mig_7series_v4_0_poc_tap_base                                       |   200|
|100   |                u_ddr_phy_init                                                                      |mig_7series_v4_0_ddr_phy_init                                       |  2482|
|101   |                u_ddr_phy_wrcal                                                                     |mig_7series_v4_0_ddr_phy_wrcal                                      |   528|
|102   |                u_ddr_prbs_gen                                                                      |mig_7series_v4_0_ddr_prbs_gen                                       |   237|
|103   |              u_ddr_mc_phy_wrapper                                                                  |mig_7series_v4_0_ddr_mc_phy_wrapper                                 |  4335|
|104   |                \gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_0_poc_pd                                             |     3|
|105   |                \gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_0_poc_pd_1385                                        |     3|
|106   |                \gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_0_poc_pd_1386                                        |     3|
|107   |                \gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_0_poc_pd_1387                                        |     5|
|108   |                \gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_0_poc_pd_1388                                        |     3|
|109   |                \gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_0_poc_pd_1389                                        |     3|
|110   |                \gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_0_poc_pd_1390                                        |     3|
|111   |                \gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_0_poc_pd_1391                                        |     4|
|112   |                \genblk24.phy_ctl_pre_fifo_0                                                        |mig_7series_v4_0_ddr_of_pre_fifo                                    |     7|
|113   |                \genblk24.phy_ctl_pre_fifo_1                                                        |mig_7series_v4_0_ddr_of_pre_fifo__parameterized0                    |     7|
|114   |                \genblk24.phy_ctl_pre_fifo_2                                                        |mig_7series_v4_0_ddr_of_pre_fifo__parameterized1                    |     7|
|115   |                u_ddr_mc_phy                                                                        |mig_7series_v4_0_ddr_mc_phy                                         |  4135|
|116   |                  \ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                |mig_7series_v4_0_ddr_phy_4lanes                                     |  1505|
|117   |                    \ddr_byte_lane_A.ddr_byte_lane_A                                                |mig_7series_v4_0_ddr_byte_lane                                      |   368|
|118   |                      ddr_byte_group_io                                                             |mig_7series_v4_0_ddr_byte_group_io                                  |    30|
|119   |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_0_ddr_if_post_fifo_1398                              |   175|
|120   |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_0_ddr_of_pre_fifo__parameterized2                    |    82|
|121   |                    \ddr_byte_lane_B.ddr_byte_lane_B                                                |mig_7series_v4_0_ddr_byte_lane__parameterized0                      |   359|
|122   |                      ddr_byte_group_io                                                             |mig_7series_v4_0_ddr_byte_group_io__parameterized0                  |    30|
|123   |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_0_ddr_if_post_fifo_1397                              |   177|
|124   |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_0_ddr_of_pre_fifo__parameterized3                    |    79|
|125   |                    \ddr_byte_lane_C.ddr_byte_lane_C                                                |mig_7series_v4_0_ddr_byte_lane__parameterized1                      |   364|
|126   |                      ddr_byte_group_io                                                             |mig_7series_v4_0_ddr_byte_group_io__parameterized1                  |    30|
|127   |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_0_ddr_if_post_fifo_1396                              |   176|
|128   |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_0_ddr_of_pre_fifo__parameterized4                    |    79|
|129   |                    \ddr_byte_lane_D.ddr_byte_lane_D                                                |mig_7series_v4_0_ddr_byte_lane__parameterized2                      |   381|
|130   |                      ddr_byte_group_io                                                             |mig_7series_v4_0_ddr_byte_group_io__parameterized2                  |    32|
|131   |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_0_ddr_if_post_fifo_1395                              |   175|
|132   |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_0_ddr_of_pre_fifo__parameterized5                    |    83|
|133   |                  \ddr_phy_4lanes_1.u_ddr_phy_4lanes                                                |mig_7series_v4_0_ddr_phy_4lanes__parameterized0                     |   334|
|134   |                    \ddr_byte_lane_B.ddr_byte_lane_B                                                |mig_7series_v4_0_ddr_byte_lane__parameterized3                      |    94|
|135   |                      ddr_byte_group_io                                                             |mig_7series_v4_0_ddr_byte_group_io__parameterized3                  |     6|
|136   |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_0_ddr_of_pre_fifo__parameterized6                    |    84|
|137   |                    \ddr_byte_lane_C.ddr_byte_lane_C                                                |mig_7series_v4_0_ddr_byte_lane__parameterized4                      |    88|
|138   |                      ddr_byte_group_io                                                             |mig_7series_v4_0_ddr_byte_group_io__parameterized4                  |     6|
|139   |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_0_ddr_of_pre_fifo__parameterized7                    |    79|
|140   |                    \ddr_byte_lane_D.ddr_byte_lane_D                                                |mig_7series_v4_0_ddr_byte_lane__parameterized5                      |   114|
|141   |                      ddr_byte_group_io                                                             |mig_7series_v4_0_ddr_byte_group_io__parameterized5                  |    11|
|142   |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_0_ddr_of_pre_fifo__parameterized8                    |    91|
|143   |                  \ddr_phy_4lanes_2.u_ddr_phy_4lanes                                                |mig_7series_v4_0_ddr_phy_4lanes__parameterized1                     |  2276|
|144   |                    \ddr_byte_lane_A.ddr_byte_lane_A                                                |mig_7series_v4_0_ddr_byte_lane__parameterized6                      |   619|
|145   |                      ddr_byte_group_io                                                             |mig_7series_v4_0_ddr_byte_group_io__parameterized6                  |    32|
|146   |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_0_ddr_if_post_fifo_1394                              |   430|
|147   |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_0_ddr_of_pre_fifo__parameterized9                    |    82|
|148   |                    \ddr_byte_lane_B.ddr_byte_lane_B                                                |mig_7series_v4_0_ddr_byte_lane__parameterized7                      |   886|
|149   |                      ddr_byte_group_io                                                             |mig_7series_v4_0_ddr_byte_group_io__parameterized7                  |    30|
|150   |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_0_ddr_if_post_fifo_1393                              |   692|
|151   |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_0_ddr_of_pre_fifo__parameterized10                   |    82|
|152   |                    \ddr_byte_lane_C.ddr_byte_lane_C                                                |mig_7series_v4_0_ddr_byte_lane__parameterized8                      |   361|
|153   |                      ddr_byte_group_io                                                             |mig_7series_v4_0_ddr_byte_group_io__parameterized8                  |    30|
|154   |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_0_ddr_if_post_fifo_1392                              |   174|
|155   |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_0_ddr_of_pre_fifo__parameterized11                   |    82|
|156   |                    \ddr_byte_lane_D.ddr_byte_lane_D                                                |mig_7series_v4_0_ddr_byte_lane__parameterized9                      |   377|
|157   |                      ddr_byte_group_io                                                             |mig_7series_v4_0_ddr_byte_group_io__parameterized9                  |    30|
|158   |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_0_ddr_if_post_fifo                                   |   175|
|159   |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_0_ddr_of_pre_fifo__parameterized12                   |    82|
|160   |            mc0                                                                                     |mig_7series_v4_0_mc                                                 |  1272|
|161   |              bank_mach0                                                                            |mig_7series_v4_0_bank_mach                                          |   897|
|162   |                arb_mux0                                                                            |mig_7series_v4_0_arb_mux                                            |   230|
|163   |                  arb_row_col0                                                                      |mig_7series_v4_0_arb_row_col                                        |   226|
|164   |                    col_arb0                                                                        |mig_7series_v4_0_round_robin_arb__parameterized4                    |    76|
|165   |                    \pre_4_1_1T_arb.pre_arb0                                                        |mig_7series_v4_0_round_robin_arb__parameterized1                    |    56|
|166   |                    row_arb0                                                                        |mig_7series_v4_0_round_robin_arb__parameterized2                    |    75|
|167   |                  arb_select0                                                                       |mig_7series_v4_0_arb_select                                         |     4|
|168   |                \bank_cntrl[0].bank0                                                                |mig_7series_v4_0_bank_cntrl                                         |   155|
|169   |                  bank_compare0                                                                     |mig_7series_v4_0_bank_compare_1384                                  |    58|
|170   |                  bank_queue0                                                                       |mig_7series_v4_0_bank_queue                                         |    53|
|171   |                  bank_state0                                                                       |mig_7series_v4_0_bank_state                                         |    44|
|172   |                \bank_cntrl[1].bank0                                                                |mig_7series_v4_0_bank_cntrl__parameterized0                         |   149|
|173   |                  bank_compare0                                                                     |mig_7series_v4_0_bank_compare_1383                                  |    56|
|174   |                  bank_queue0                                                                       |mig_7series_v4_0_bank_queue__parameterized0                         |    48|
|175   |                  bank_state0                                                                       |mig_7series_v4_0_bank_state__parameterized0                         |    45|
|176   |                \bank_cntrl[2].bank0                                                                |mig_7series_v4_0_bank_cntrl__parameterized1                         |   164|
|177   |                  bank_compare0                                                                     |mig_7series_v4_0_bank_compare_1382                                  |    59|
|178   |                  bank_queue0                                                                       |mig_7series_v4_0_bank_queue__parameterized1                         |    50|
|179   |                  bank_state0                                                                       |mig_7series_v4_0_bank_state__parameterized1                         |    55|
|180   |                \bank_cntrl[3].bank0                                                                |mig_7series_v4_0_bank_cntrl__parameterized2                         |   150|
|181   |                  bank_compare0                                                                     |mig_7series_v4_0_bank_compare                                       |    54|
|182   |                  bank_queue0                                                                       |mig_7series_v4_0_bank_queue__parameterized2                         |    52|
|183   |                  bank_state0                                                                       |mig_7series_v4_0_bank_state__parameterized2                         |    44|
|184   |                bank_common0                                                                        |mig_7series_v4_0_bank_common                                        |    49|
|185   |              col_mach0                                                                             |mig_7series_v4_0_col_mach                                           |    46|
|186   |              rank_mach0                                                                            |mig_7series_v4_0_rank_mach                                          |   128|
|187   |                \rank_cntrl[0].rank_cntrl0                                                          |mig_7series_v4_0_rank_cntrl                                         |    23|
|188   |                rank_common0                                                                        |mig_7series_v4_0_rank_common                                        |   105|
|189   |                  \maintenance_request.maint_arb0                                                   |mig_7series_v4_0_round_robin_arb                                    |     7|
|190   |          u_axi_mc                                                                                  |mig_7series_v4_0_axi_mc                                             |  3551|
|191   |            axi_mc_ar_channel_0                                                                     |mig_7series_v4_0_axi_mc_ar_channel                                  |   267|
|192   |              ar_cmd_fsm_0                                                                          |mig_7series_v4_0_axi_mc_cmd_fsm                                     |   166|
|193   |              axi_mc_cmd_translator_0                                                               |mig_7series_v4_0_axi_mc_cmd_translator__parameterized0              |    53|
|194   |                axi_mc_incr_cmd_0                                                                   |mig_7series_v4_0_axi_mc_incr_cmd__parameterized0                    |    45|
|195   |                axi_mc_wrap_cmd_0                                                                   |mig_7series_v4_0_axi_mc_wrap_cmd__parameterized0                    |     8|
|196   |            axi_mc_aw_channel_0                                                                     |mig_7series_v4_0_axi_mc_aw_channel                                  |   242|
|197   |              aw_cmd_fsm_0                                                                          |mig_7series_v4_0_axi_mc_wr_cmd_fsm                                  |   143|
|198   |              axi_mc_cmd_translator_0                                                               |mig_7series_v4_0_axi_mc_cmd_translator                              |    53|
|199   |                axi_mc_incr_cmd_0                                                                   |mig_7series_v4_0_axi_mc_incr_cmd                                    |    45|
|200   |                axi_mc_wrap_cmd_0                                                                   |mig_7series_v4_0_axi_mc_wrap_cmd                                    |     8|
|201   |            axi_mc_b_channel_0                                                                      |mig_7series_v4_0_axi_mc_b_channel                                   |    19|
|202   |              bid_fifo_0                                                                            |mig_7series_v4_0_axi_mc_fifo                                        |    16|
|203   |            axi_mc_cmd_arbiter_0                                                                    |mig_7series_v4_0_axi_mc_cmd_arbiter                                 |    68|
|204   |            axi_mc_r_channel_0                                                                      |mig_7series_v4_0_axi_mc_r_channel                                   |   578|
|205   |              rd_data_fifo_0                                                                        |mig_7series_v4_0_axi_mc_fifo__parameterized0                        |   546|
|206   |              transaction_fifo_0                                                                    |mig_7series_v4_0_axi_mc_fifo__parameterized1                        |    21|
|207   |            axi_mc_w_channel_0                                                                      |mig_7series_v4_0_axi_mc_w_channel                                   |  2374|
|208   |          u_ui_top                                                                                  |mig_7series_v4_0_ui_top                                             |  2699|
|209   |            ui_cmd0                                                                                 |mig_7series_v4_0_ui_cmd                                             |   108|
|210   |            ui_rd_data0                                                                             |mig_7series_v4_0_ui_rd_data                                         |   671|
|211   |            ui_wr_data0                                                                             |mig_7series_v4_0_ui_wr_data                                         |  1920|
|212   |    axi_bus_driver_0                                                                                |design_1_axi_bus_driver_0_0                                         |   442|
|213   |      U0                                                                                            |axi_bus_driver_v1_0                                                 |   442|
|214   |        axi_bus_driver_v1_0_S_AXI_inst                                                              |axi_bus_driver_v1_0_S_AXI                                           |   442|
|215   |    axi_timer_0                                                                                     |design_1_axi_timer_0_0                                              |   671|
|216   |      U0                                                                                            |axi_timer                                                           |   671|
|217   |        AXI4_LITE_I                                                                                 |axi_lite_ipif                                                       |   238|
|218   |          I_SLAVE_ATTACHMENT                                                                        |slave_attachment                                                    |   238|
|219   |            I_DECODER                                                                               |address_decoder                                                     |   169|
|220   |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |pselect_f                                                           |     1|
|221   |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |pselect_f__parameterized1                                           |     1|
|222   |              \MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |pselect_f__parameterized3                                           |     1|
|223   |              \MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |pselect_f__parameterized4                                           |     1|
|224   |              \MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |pselect_f__parameterized5                                           |     1|
|225   |              \MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |pselect_f__parameterized6                                           |     1|
|226   |        TC_CORE_I                                                                                   |tc_core                                                             |   433|
|227   |          COUNTER_0_I                                                                               |count_module                                                        |   139|
|228   |            COUNTER_I                                                                               |counter_f_1381                                                      |   107|
|229   |          \GEN_SECOND_TIMER.COUNTER_1_I                                                             |count_module_1377                                                   |   140|
|230   |            COUNTER_I                                                                               |counter_f                                                           |   108|
|231   |          READ_MUX_I                                                                                |mux_onehot_f                                                        |    64|
|232   |          TIMER_CONTROL_I                                                                           |timer_control                                                       |    89|
|233   |            INPUT_DOUBLE_REGS                                                                       |cdc_sync_1378                                                       |     5|
|234   |            INPUT_DOUBLE_REGS2                                                                      |cdc_sync_1379                                                       |     5|
|235   |            INPUT_DOUBLE_REGS3                                                                      |cdc_sync_1380                                                       |    12|
|236   |    axi_uartlite_0                                                                                  |design_1_axi_uartlite_0_0                                           |   219|
|237   |      U0                                                                                            |axi_uartlite                                                        |   219|
|238   |        AXI_LITE_IPIF_I                                                                             |axi_lite_ipif__parameterized0                                       |    65|
|239   |          I_SLAVE_ATTACHMENT                                                                        |slave_attachment__parameterized0                                    |    65|
|240   |            I_DECODER                                                                               |address_decoder__parameterized0                                     |    37|
|241   |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |pselect_f__parameterized7                                           |     1|
|242   |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |pselect_f__parameterized9                                           |     1|
|243   |        UARTLITE_CORE_I                                                                             |uartlite_core                                                       |   154|
|244   |          BAUD_RATE_I                                                                               |baudrate                                                            |    18|
|245   |          UARTLITE_RX_I                                                                             |uartlite_rx                                                         |    76|
|246   |            DELAY_16_I                                                                              |dynshreg_i_f                                                        |    17|
|247   |            INPUT_DOUBLE_REGS3                                                                      |cdc_sync_1376                                                       |     5|
|248   |            SRL_FIFO_I                                                                              |srl_fifo_f__parameterized2                                          |    27|
|249   |              I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized2                                      |    27|
|250   |                CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f__parameterized0                               |    16|
|251   |                DYNSHREG_F_I                                                                        |dynshreg_f__parameterized2                                          |     9|
|252   |          UARTLITE_TX_I                                                                             |uartlite_tx                                                         |    51|
|253   |            MID_START_BIT_SRL16_I                                                                   |dynshreg_i_f__parameterized0                                        |     3|
|254   |            SRL_FIFO_I                                                                              |srl_fifo_f__parameterized3                                          |    32|
|255   |              I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized3                                      |    32|
|256   |                CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f__parameterized1                               |    18|
|257   |                DYNSHREG_F_I                                                                        |dynshreg_f__parameterized3                                          |    13|
|258   |    mdm_1                                                                                           |design_1_mdm_1_0                                                    |   231|
|259   |      U0                                                                                            |MDM                                                                 |   231|
|260   |        MDM_Core_I1                                                                                 |MDM_Core                                                            |   220|
|261   |          JTAG_CONTROL_I                                                                            |JTAG_CONTROL                                                        |   170|
|262   |            FDC_I                                                                                   |MB_FDC_1                                                            |    47|
|263   |            SYNC_FDRE                                                                               |MB_FDRE_1                                                           |     2|
|264   |            \Use_Config_SRL16E.SRL16E_1                                                             |mdm_v3_2_8_MB_SRL16E                                                |     4|
|265   |            \Use_Config_SRL16E.SRL16E_2                                                             |mdm_v3_2_8_MB_SRL16E__parameterized0                                |     1|
|266   |            \Use_ID_SRL16E.SRL16E_ID_1                                                              |mdm_v3_2_8_MB_SRL16E__parameterized1                                |     3|
|267   |            \Use_ID_SRL16E.SRL16E_ID_2                                                              |mdm_v3_2_8_MB_SRL16E__parameterized2                                |     1|
|268   |        \No_Dbg_Reg_Access.BUFG_DRCK                                                                |MB_BUFG                                                             |     1|
|269   |        \Use_E2.BSCAN_I                                                                             |MB_BSCANE2                                                          |     9|
|270   |    microblaze_0                                                                                    |design_1_microblaze_0_0                                             |  8531|
|271   |      U0                                                                                            |MicroBlaze                                                          |  8531|
|272   |        MicroBlaze_Core_I                                                                           |MicroBlaze_Core                                                     |  7980|
|273   |          \Performance.Core                                                                         |MicroBlaze_GTi                                                      |  7966|
|274   |            Data_Flow_I                                                                             |Data_Flow_gti                                                       |  2089|
|275   |              ALU_I                                                                                 |ALU                                                                 |   125|
|276   |                \Use_Carry_Decoding.CarryIn_MUXCY                                                   |microblaze_v10_0_1_MB_MUXCY_1282                                    |     1|
|277   |                \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                  |ALU_Bit__parameterized31                                            |     6|
|278   |                  \Last_Bit.I_ALU_LUT_2                                                             |MB_LUT4                                                             |     1|
|279   |                  \Last_Bit.I_ALU_LUT_V5                                                            |microblaze_v10_0_1_MB_LUT6__parameterized15                         |     1|
|280   |                  \Last_Bit.MULT_AND_I                                                              |MB_MULT_AND                                                         |     1|
|281   |                  \Last_Bit.MUXCY_XOR_I                                                             |microblaze_v10_0_1_MB_MUXCY_XORCY_1374                              |     2|
|282   |                  \Last_Bit.Pre_MUXCY_I                                                             |microblaze_v10_0_1_MB_MUXCY_1375                                    |     1|
|283   |                \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                 |ALU_Bit                                                             |     4|
|284   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1372                                                      |     1|
|285   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1373                              |     3|
|286   |                \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                 |ALU_Bit_1283                                                        |     4|
|287   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1370                                                      |     1|
|288   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1371                              |     3|
|289   |                \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                 |ALU_Bit_1284                                                        |     4|
|290   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1368                                                      |     1|
|291   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1369                              |     3|
|292   |                \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                 |ALU_Bit_1285                                                        |     4|
|293   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1366                                                      |     1|
|294   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1367                              |     3|
|295   |                \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                 |ALU_Bit_1286                                                        |     4|
|296   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1364                                                      |     1|
|297   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1365                              |     3|
|298   |                \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                 |ALU_Bit_1287                                                        |     4|
|299   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1362                                                      |     1|
|300   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1363                              |     3|
|301   |                \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                 |ALU_Bit_1288                                                        |     4|
|302   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1360                                                      |     1|
|303   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1361                              |     3|
|304   |                \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                 |ALU_Bit_1289                                                        |     4|
|305   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1358                                                      |     1|
|306   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1359                              |     3|
|307   |                \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                 |ALU_Bit_1290                                                        |     4|
|308   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1356                                                      |     1|
|309   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1357                              |     3|
|310   |                \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                 |ALU_Bit_1291                                                        |     4|
|311   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1354                                                      |     1|
|312   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1355                              |     3|
|313   |                \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                  |ALU_Bit_1292                                                        |     3|
|314   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1352                                                      |     1|
|315   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1353                              |     2|
|316   |                \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                 |ALU_Bit_1293                                                        |     4|
|317   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1350                                                      |     1|
|318   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1351                              |     3|
|319   |                \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                 |ALU_Bit_1294                                                        |     4|
|320   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1348                                                      |     1|
|321   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1349                              |     3|
|322   |                \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                 |ALU_Bit_1295                                                        |     4|
|323   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1346                                                      |     1|
|324   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1347                              |     3|
|325   |                \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                 |ALU_Bit_1296                                                        |     4|
|326   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1344                                                      |     1|
|327   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1345                              |     3|
|328   |                \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                 |ALU_Bit_1297                                                        |     5|
|329   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1342                                                      |     1|
|330   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1343                              |     4|
|331   |                \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                 |ALU_Bit_1298                                                        |     5|
|332   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1340                                                      |     1|
|333   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1341                              |     4|
|334   |                \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                 |ALU_Bit_1299                                                        |     4|
|335   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1338                                                      |     1|
|336   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1339                              |     3|
|337   |                \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                 |ALU_Bit_1300                                                        |     4|
|338   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1336                                                      |     1|
|339   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1337                              |     3|
|340   |                \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                 |ALU_Bit_1301                                                        |     4|
|341   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1334                                                      |     1|
|342   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1335                              |     3|
|343   |                \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                 |ALU_Bit_1302                                                        |     3|
|344   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1332                                                      |     1|
|345   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1333                              |     2|
|346   |                \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                  |ALU_Bit_1303                                                        |     3|
|347   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1330                                                      |     1|
|348   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1331                              |     2|
|349   |                \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                 |ALU_Bit_1304                                                        |     3|
|350   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1328                                                      |     1|
|351   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1329                              |     2|
|352   |                \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                 |ALU_Bit_1305                                                        |     3|
|353   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1326                                                      |     1|
|354   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1327                              |     2|
|355   |                \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                  |ALU_Bit_1306                                                        |     3|
|356   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1324                                                      |     1|
|357   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1325                              |     2|
|358   |                \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                  |ALU_Bit_1307                                                        |     3|
|359   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1322                                                      |     1|
|360   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1323                              |     2|
|361   |                \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                  |ALU_Bit_1308                                                        |     3|
|362   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1320                                                      |     1|
|363   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1321                              |     2|
|364   |                \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                  |ALU_Bit_1309                                                        |     3|
|365   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1318                                                      |     1|
|366   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1319                              |     2|
|367   |                \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                  |ALU_Bit_1310                                                        |     4|
|368   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1316                                                      |     1|
|369   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1317                              |     3|
|370   |                \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                  |ALU_Bit_1311                                                        |     4|
|371   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1314                                                      |     1|
|372   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1315                              |     3|
|373   |                \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                  |ALU_Bit_1312                                                        |     4|
|374   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2                                                           |     1|
|375   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_1_MB_MUXCY_XORCY_1313                              |     3|
|376   |              Barrel_Shifter_I                                                                      |Barrel_Shifter_gti                                                  |   213|
|377   |                \Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                                  |microblaze_v10_0_1_MB_LUT6__parameterized51                         |     1|
|378   |                \Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                                 |microblaze_v10_0_1_MB_LUT6__parameterized61                         |     2|
|379   |                \Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                                 |microblaze_v10_0_1_MB_LUT6__parameterized62                         |     2|
|380   |                \Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                                 |microblaze_v10_0_1_MB_LUT6__parameterized63                         |     2|
|381   |                \Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                                 |microblaze_v10_0_1_MB_LUT6__parameterized64                         |     2|
|382   |                \Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                                 |microblaze_v10_0_1_MB_LUT6__parameterized65                         |     2|
|383   |                \Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                                 |microblaze_v10_0_1_MB_LUT6__parameterized66                         |     2|
|384   |                \Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                                 |microblaze_v10_0_1_MB_LUT6__parameterized67                         |     2|
|385   |                \Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                                 |microblaze_v10_0_1_MB_LUT6__parameterized68                         |     1|
|386   |                \Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                                 |microblaze_v10_0_1_MB_LUT6__parameterized69                         |     1|
|387   |                \Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                                 |microblaze_v10_0_1_MB_LUT6__parameterized70                         |     1|
|388   |                \Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                                  |microblaze_v10_0_1_MB_LUT6__parameterized52                         |     2|
|389   |                \Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                                 |microblaze_v10_0_1_MB_LUT6__parameterized71                         |     1|
|390   |                \Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                                 |microblaze_v10_0_1_MB_LUT6__parameterized72                         |     2|
|391   |                \Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                                 |microblaze_v10_0_1_MB_LUT6__parameterized73                         |     1|
|392   |                \Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                                 |microblaze_v10_0_1_MB_LUT6__parameterized74                         |     1|
|393   |                \Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                                 |microblaze_v10_0_1_MB_LUT6__parameterized75                         |     1|
|394   |                \Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                                 |microblaze_v10_0_1_MB_LUT6__parameterized76                         |     1|
|395   |                \Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                                 |microblaze_v10_0_1_MB_LUT6__parameterized77                         |     1|
|396   |                \Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                                 |microblaze_v10_0_1_MB_LUT6__parameterized78                         |     2|
|397   |                \Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                                 |microblaze_v10_0_1_MB_LUT6__parameterized79                         |     1|
|398   |                \Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                                 |microblaze_v10_0_1_MB_LUT6__parameterized80                         |     1|
|399   |                \Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                                  |microblaze_v10_0_1_MB_LUT6__parameterized53                         |     2|
|400   |                \Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                                 |microblaze_v10_0_1_MB_LUT6__parameterized81                         |     1|
|401   |                \Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                                 |microblaze_v10_0_1_MB_LUT6__parameterized82                         |     1|
|402   |                \Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                                  |microblaze_v10_0_1_MB_LUT6__parameterized54                         |     2|
|403   |                \Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                                  |microblaze_v10_0_1_MB_LUT6__parameterized55                         |     2|
|404   |                \Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                                  |microblaze_v10_0_1_MB_LUT6__parameterized56                         |     2|
|405   |                \Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                                  |microblaze_v10_0_1_MB_LUT6__parameterized57                         |     2|
|406   |                \Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                                  |microblaze_v10_0_1_MB_LUT6__parameterized58                         |     2|
|407   |                \Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                                  |microblaze_v10_0_1_MB_LUT6__parameterized59                         |     2|
|408   |                \Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                                  |microblaze_v10_0_1_MB_LUT6__parameterized60                         |     2|
|409   |              Byte_Doublet_Handle_gti_I                                                             |Byte_Doublet_Handle_gti                                             |    78|
|410   |              Data_Flow_Logic_I                                                                     |Data_Flow_Logic                                                     |    85|
|411   |                \Gen_Bits[0].MEM_EX_Result_Inst                                                     |microblaze_v10_0_1_MB_FDRE_1250                                     |     1|
|412   |                \Gen_Bits[10].MEM_EX_Result_Inst                                                    |microblaze_v10_0_1_MB_FDRE_1251                                     |     2|
|413   |                \Gen_Bits[11].MEM_EX_Result_Inst                                                    |microblaze_v10_0_1_MB_FDRE_1252                                     |     2|
|414   |                \Gen_Bits[12].MEM_EX_Result_Inst                                                    |microblaze_v10_0_1_MB_FDRE_1253                                     |     2|
|415   |                \Gen_Bits[13].MEM_EX_Result_Inst                                                    |microblaze_v10_0_1_MB_FDRE_1254                                     |     2|
|416   |                \Gen_Bits[14].MEM_EX_Result_Inst                                                    |microblaze_v10_0_1_MB_FDRE_1255                                     |     2|
|417   |                \Gen_Bits[15].MEM_EX_Result_Inst                                                    |microblaze_v10_0_1_MB_FDRE_1256                                     |     2|
|418   |                \Gen_Bits[16].MEM_EX_Result_Inst                                                    |microblaze_v10_0_1_MB_FDRE_1257                                     |     2|
|419   |                \Gen_Bits[17].MEM_EX_Result_Inst                                                    |microblaze_v10_0_1_MB_FDRE_1258                                     |     1|
|420   |                \Gen_Bits[18].MEM_EX_Result_Inst                                                    |microblaze_v10_0_1_MB_FDRE_1259                                     |     1|
|421   |                \Gen_Bits[19].MEM_EX_Result_Inst                                                    |microblaze_v10_0_1_MB_FDRE_1260                                     |     1|
|422   |                \Gen_Bits[1].MEM_EX_Result_Inst                                                     |microblaze_v10_0_1_MB_FDRE_1261                                     |     2|
|423   |                \Gen_Bits[20].MEM_EX_Result_Inst                                                    |microblaze_v10_0_1_MB_FDRE_1262                                     |     1|
|424   |                \Gen_Bits[21].MEM_EX_Result_Inst                                                    |microblaze_v10_0_1_MB_FDRE_1263                                     |     2|
|425   |                \Gen_Bits[22].MEM_EX_Result_Inst                                                    |microblaze_v10_0_1_MB_FDRE_1264                                     |     1|
|426   |                \Gen_Bits[23].MEM_EX_Result_Inst                                                    |microblaze_v10_0_1_MB_FDRE_1265                                     |     1|
|427   |                \Gen_Bits[24].MEM_EX_Result_Inst                                                    |microblaze_v10_0_1_MB_FDRE_1266                                     |     1|
|428   |                \Gen_Bits[25].MEM_EX_Result_Inst                                                    |microblaze_v10_0_1_MB_FDRE_1267                                     |     1|
|429   |                \Gen_Bits[26].MEM_EX_Result_Inst                                                    |microblaze_v10_0_1_MB_FDRE_1268                                     |     1|
|430   |                \Gen_Bits[27].MEM_EX_Result_Inst                                                    |microblaze_v10_0_1_MB_FDRE_1269                                     |     2|
|431   |                \Gen_Bits[28].MEM_EX_Result_Inst                                                    |microblaze_v10_0_1_MB_FDRE_1270                                     |     1|
|432   |                \Gen_Bits[29].MEM_EX_Result_Inst                                                    |microblaze_v10_0_1_MB_FDRE_1271                                     |     1|
|433   |                \Gen_Bits[2].MEM_EX_Result_Inst                                                     |microblaze_v10_0_1_MB_FDRE_1272                                     |     2|
|434   |                \Gen_Bits[30].MEM_EX_Result_Inst                                                    |microblaze_v10_0_1_MB_FDRE_1273                                     |     1|
|435   |                \Gen_Bits[31].MEM_EX_Result_Inst                                                    |microblaze_v10_0_1_MB_FDRE_1274                                     |     3|
|436   |                \Gen_Bits[3].MEM_EX_Result_Inst                                                     |microblaze_v10_0_1_MB_FDRE_1275                                     |     2|
|437   |                \Gen_Bits[4].MEM_EX_Result_Inst                                                     |microblaze_v10_0_1_MB_FDRE_1276                                     |     2|
|438   |                \Gen_Bits[5].MEM_EX_Result_Inst                                                     |microblaze_v10_0_1_MB_FDRE_1277                                     |     2|
|439   |                \Gen_Bits[6].MEM_EX_Result_Inst                                                     |microblaze_v10_0_1_MB_FDRE_1278                                     |     2|
|440   |                \Gen_Bits[7].MEM_EX_Result_Inst                                                     |microblaze_v10_0_1_MB_FDRE_1279                                     |     2|
|441   |                \Gen_Bits[8].MEM_EX_Result_Inst                                                     |microblaze_v10_0_1_MB_FDRE_1280                                     |     2|
|442   |                \Gen_Bits[9].MEM_EX_Result_Inst                                                     |microblaze_v10_0_1_MB_FDRE_1281                                     |     2|
|443   |              MUL_Unit_I                                                                            |mul_unit                                                            |    68|
|444   |                \Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2        |dsp_module__parameterized1                                          |     1|
|445   |                  \Using_DSP48E1.DSP48E1_I1                                                         |MB_DSP48E1__parameterized1                                          |     1|
|446   |                \Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3        |dsp_module__parameterized3                                          |     3|
|447   |                  \Using_DSP48E1.DSP48E1_I1                                                         |MB_DSP48E1__parameterized3                                          |     3|
|448   |                \Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4        |dsp_module__parameterized5                                          |    25|
|449   |                  \Using_DSP48E1.DSP48E1_I1                                                         |MB_DSP48E1__parameterized5                                          |    25|
|450   |                \Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                 |dsp_module                                                          |     1|
|451   |                  \Using_DSP48E1.DSP48E1_I1                                                         |MB_DSP48E1                                                          |     1|
|452   |              Operand_Select_I                                                                      |Operand_Select_gti                                                  |   538|
|453   |                \Gen_Bit[0].MUXF7_I1                                                                |microblaze_v10_0_1_MB_MUXF7_1218                                    |     1|
|454   |                \Gen_Bit[10].MUXF7_I1                                                               |microblaze_v10_0_1_MB_MUXF7_1219                                    |     4|
|455   |                \Gen_Bit[11].MUXF7_I1                                                               |microblaze_v10_0_1_MB_MUXF7_1220                                    |     4|
|456   |                \Gen_Bit[12].MUXF7_I1                                                               |microblaze_v10_0_1_MB_MUXF7_1221                                    |     4|
|457   |                \Gen_Bit[13].MUXF7_I1                                                               |microblaze_v10_0_1_MB_MUXF7_1222                                    |     4|
|458   |                \Gen_Bit[14].MUXF7_I1                                                               |microblaze_v10_0_1_MB_MUXF7_1223                                    |     4|
|459   |                \Gen_Bit[15].MUXF7_I1                                                               |microblaze_v10_0_1_MB_MUXF7_1224                                    |     4|
|460   |                \Gen_Bit[16].MUXF7_I1                                                               |microblaze_v10_0_1_MB_MUXF7_1225                                    |     4|
|461   |                \Gen_Bit[17].MUXF7_I1                                                               |microblaze_v10_0_1_MB_MUXF7_1226                                    |     4|
|462   |                \Gen_Bit[18].MUXF7_I1                                                               |microblaze_v10_0_1_MB_MUXF7_1227                                    |     4|
|463   |                \Gen_Bit[19].MUXF7_I1                                                               |microblaze_v10_0_1_MB_MUXF7_1228                                    |     4|
|464   |                \Gen_Bit[1].MUXF7_I1                                                                |microblaze_v10_0_1_MB_MUXF7_1229                                    |     4|
|465   |                \Gen_Bit[20].MUXF7_I1                                                               |microblaze_v10_0_1_MB_MUXF7_1230                                    |     4|
|466   |                \Gen_Bit[21].MUXF7_I1                                                               |microblaze_v10_0_1_MB_MUXF7_1231                                    |     4|
|467   |                \Gen_Bit[22].MUXF7_I1                                                               |microblaze_v10_0_1_MB_MUXF7_1232                                    |     4|
|468   |                \Gen_Bit[23].MUXF7_I1                                                               |microblaze_v10_0_1_MB_MUXF7_1233                                    |     4|
|469   |                \Gen_Bit[24].MUXF7_I1                                                               |microblaze_v10_0_1_MB_MUXF7_1234                                    |     2|
|470   |                \Gen_Bit[25].MUXF7_I1                                                               |microblaze_v10_0_1_MB_MUXF7_1235                                    |     2|
|471   |                \Gen_Bit[26].MUXF7_I1                                                               |microblaze_v10_0_1_MB_MUXF7_1236                                    |     2|
|472   |                \Gen_Bit[27].MUXF7_I1                                                               |microblaze_v10_0_1_MB_MUXF7_1237                                    |     4|
|473   |                \Gen_Bit[28].MUXF7_I1                                                               |microblaze_v10_0_1_MB_MUXF7_1238                                    |     2|
|474   |                \Gen_Bit[29].MUXF7_I1                                                               |microblaze_v10_0_1_MB_MUXF7_1239                                    |    12|
|475   |                \Gen_Bit[2].MUXF7_I1                                                                |microblaze_v10_0_1_MB_MUXF7_1240                                    |     4|
|476   |                \Gen_Bit[30].MUXF7_I1                                                               |microblaze_v10_0_1_MB_MUXF7_1241                                    |    10|
|477   |                \Gen_Bit[31].MUXF7_I1                                                               |microblaze_v10_0_1_MB_MUXF7_1242                                    |    22|
|478   |                \Gen_Bit[3].MUXF7_I1                                                                |microblaze_v10_0_1_MB_MUXF7_1243                                    |     4|
|479   |                \Gen_Bit[4].MUXF7_I1                                                                |microblaze_v10_0_1_MB_MUXF7_1244                                    |     4|
|480   |                \Gen_Bit[5].MUXF7_I1                                                                |microblaze_v10_0_1_MB_MUXF7_1245                                    |     4|
|481   |                \Gen_Bit[6].MUXF7_I1                                                                |microblaze_v10_0_1_MB_MUXF7_1246                                    |     4|
|482   |                \Gen_Bit[7].MUXF7_I1                                                                |microblaze_v10_0_1_MB_MUXF7_1247                                    |     4|
|483   |                \Gen_Bit[8].MUXF7_I1                                                                |microblaze_v10_0_1_MB_MUXF7_1248                                    |     4|
|484   |                \Gen_Bit[9].MUXF7_I1                                                                |microblaze_v10_0_1_MB_MUXF7_1249                                    |     4|
|485   |              PVR_I                                                                                 |PVR                                                                 |    19|
|486   |              Register_File_I                                                                       |Register_File_gti                                                   |    16|
|487   |                \Using_LUT6.All_RAM32M[0].ram32m_i                                                  |MB_RAM32M                                                           |     1|
|488   |                \Using_LUT6.All_RAM32M[10].ram32m_i                                                 |MB_RAM32M_1203                                                      |     1|
|489   |                \Using_LUT6.All_RAM32M[11].ram32m_i                                                 |MB_RAM32M_1204                                                      |     1|
|490   |                \Using_LUT6.All_RAM32M[12].ram32m_i                                                 |MB_RAM32M_1205                                                      |     1|
|491   |                \Using_LUT6.All_RAM32M[13].ram32m_i                                                 |MB_RAM32M_1206                                                      |     1|
|492   |                \Using_LUT6.All_RAM32M[14].ram32m_i                                                 |MB_RAM32M_1207                                                      |     1|
|493   |                \Using_LUT6.All_RAM32M[15].ram32m_i                                                 |MB_RAM32M_1208                                                      |     1|
|494   |                \Using_LUT6.All_RAM32M[1].ram32m_i                                                  |MB_RAM32M_1209                                                      |     1|
|495   |                \Using_LUT6.All_RAM32M[2].ram32m_i                                                  |MB_RAM32M_1210                                                      |     1|
|496   |                \Using_LUT6.All_RAM32M[3].ram32m_i                                                  |MB_RAM32M_1211                                                      |     1|
|497   |                \Using_LUT6.All_RAM32M[4].ram32m_i                                                  |MB_RAM32M_1212                                                      |     1|
|498   |                \Using_LUT6.All_RAM32M[5].ram32m_i                                                  |MB_RAM32M_1213                                                      |     1|
|499   |                \Using_LUT6.All_RAM32M[6].ram32m_i                                                  |MB_RAM32M_1214                                                      |     1|
|500   |                \Using_LUT6.All_RAM32M[7].ram32m_i                                                  |MB_RAM32M_1215                                                      |     1|
|501   |                \Using_LUT6.All_RAM32M[8].ram32m_i                                                  |MB_RAM32M_1216                                                      |     1|
|502   |                \Using_LUT6.All_RAM32M[9].ram32m_i                                                  |MB_RAM32M_1217                                                      |     1|
|503   |              Shift_Logic_Module_I                                                                  |Shift_Logic_Module_gti                                              |     0|
|504   |              \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                  |microblaze_v10_0_1_MB_MUXCY_1039                                    |     1|
|505   |              \Using_DAXI_ALU_Carry.Post_MUXCY_I                                                    |microblaze_v10_0_1_MB_MUXCY_1040                                    |     1|
|506   |              \Using_DAXI_ALU_Carry.direct_lut_INST                                                 |MB_LUT6_2__parameterized1                                           |     1|
|507   |              \Using_Div_Unit.Div_unit_I1                                                           |Div_unit_gti                                                        |   332|
|508   |                \D_Handle[0].MUXCY_XOR_I                                                            |microblaze_v10_0_1_MB_MUXCY_XORCY_1139                              |     1|
|509   |                \D_Handle[10].MUXCY_XOR_I                                                           |microblaze_v10_0_1_MB_MUXCY_XORCY_1140                              |     2|
|510   |                \D_Handle[11].MUXCY_XOR_I                                                           |microblaze_v10_0_1_MB_MUXCY_XORCY_1141                              |     2|
|511   |                \D_Handle[12].MUXCY_XOR_I                                                           |microblaze_v10_0_1_MB_MUXCY_XORCY_1142                              |     2|
|512   |                \D_Handle[13].MUXCY_XOR_I                                                           |microblaze_v10_0_1_MB_MUXCY_XORCY_1143                              |     2|
|513   |                \D_Handle[14].MUXCY_XOR_I                                                           |microblaze_v10_0_1_MB_MUXCY_XORCY_1144                              |     2|
|514   |                \D_Handle[15].MUXCY_XOR_I                                                           |microblaze_v10_0_1_MB_MUXCY_XORCY_1145                              |     2|
|515   |                \D_Handle[16].MUXCY_XOR_I                                                           |microblaze_v10_0_1_MB_MUXCY_XORCY_1146                              |     2|
|516   |                \D_Handle[17].MUXCY_XOR_I                                                           |microblaze_v10_0_1_MB_MUXCY_XORCY_1147                              |     2|
|517   |                \D_Handle[18].MUXCY_XOR_I                                                           |microblaze_v10_0_1_MB_MUXCY_XORCY_1148                              |     2|
|518   |                \D_Handle[19].MUXCY_XOR_I                                                           |microblaze_v10_0_1_MB_MUXCY_XORCY_1149                              |     2|
|519   |                \D_Handle[1].MUXCY_XOR_I                                                            |microblaze_v10_0_1_MB_MUXCY_XORCY_1150                              |     2|
|520   |                \D_Handle[20].MUXCY_XOR_I                                                           |microblaze_v10_0_1_MB_MUXCY_XORCY_1151                              |     2|
|521   |                \D_Handle[21].MUXCY_XOR_I                                                           |microblaze_v10_0_1_MB_MUXCY_XORCY_1152                              |     2|
|522   |                \D_Handle[22].MUXCY_XOR_I                                                           |microblaze_v10_0_1_MB_MUXCY_XORCY_1153                              |     2|
|523   |                \D_Handle[23].MUXCY_XOR_I                                                           |microblaze_v10_0_1_MB_MUXCY_XORCY_1154                              |     2|
|524   |                \D_Handle[24].MUXCY_XOR_I                                                           |microblaze_v10_0_1_MB_MUXCY_XORCY_1155                              |     2|
|525   |                \D_Handle[25].MUXCY_XOR_I                                                           |microblaze_v10_0_1_MB_MUXCY_XORCY_1156                              |     2|
|526   |                \D_Handle[26].MUXCY_XOR_I                                                           |microblaze_v10_0_1_MB_MUXCY_XORCY_1157                              |     2|
|527   |                \D_Handle[27].MUXCY_XOR_I                                                           |microblaze_v10_0_1_MB_MUXCY_XORCY_1158                              |     2|
|528   |                \D_Handle[28].MUXCY_XOR_I                                                           |microblaze_v10_0_1_MB_MUXCY_XORCY_1159                              |     2|
|529   |                \D_Handle[29].MUXCY_XOR_I                                                           |microblaze_v10_0_1_MB_MUXCY_XORCY_1160                              |     2|
|530   |                \D_Handle[2].MUXCY_XOR_I                                                            |microblaze_v10_0_1_MB_MUXCY_XORCY_1161                              |     2|
|531   |                \D_Handle[30].MUXCY_XOR_I                                                           |microblaze_v10_0_1_MB_MUXCY_XORCY_1162                              |     2|
|532   |                \D_Handle[31].MUXCY_XOR_I                                                           |microblaze_v10_0_1_MB_MUXCY_XORCY_1163                              |     2|
|533   |                \D_Handle[3].MUXCY_XOR_I                                                            |microblaze_v10_0_1_MB_MUXCY_XORCY_1164                              |     2|
|534   |                \D_Handle[4].MUXCY_XOR_I                                                            |microblaze_v10_0_1_MB_MUXCY_XORCY_1165                              |     2|
|535   |                \D_Handle[5].MUXCY_XOR_I                                                            |microblaze_v10_0_1_MB_MUXCY_XORCY_1166                              |     2|
|536   |                \D_Handle[6].MUXCY_XOR_I                                                            |microblaze_v10_0_1_MB_MUXCY_XORCY_1167                              |     2|
|537   |                \D_Handle[7].MUXCY_XOR_I                                                            |microblaze_v10_0_1_MB_MUXCY_XORCY_1168                              |     2|
|538   |                \D_Handle[8].MUXCY_XOR_I                                                            |microblaze_v10_0_1_MB_MUXCY_XORCY_1169                              |     2|
|539   |                \D_Handle[9].MUXCY_XOR_I                                                            |microblaze_v10_0_1_MB_MUXCY_XORCY_1170                              |     2|
|540   |                \New_Q_Handle[0].MUXCY_XOR_I                                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_1171                              |     4|
|541   |                \New_Q_Handle[0].New_Q_LUT4                                                         |MB_LUT4__parameterized63                                            |     1|
|542   |                \New_Q_Handle[10].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1172                              |     2|
|543   |                \New_Q_Handle[10].New_Q_LUT4                                                        |MB_LUT4__parameterized43                                            |     1|
|544   |                \New_Q_Handle[11].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1173                              |     2|
|545   |                \New_Q_Handle[11].New_Q_LUT4                                                        |MB_LUT4__parameterized41                                            |     1|
|546   |                \New_Q_Handle[12].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1174                              |     2|
|547   |                \New_Q_Handle[12].New_Q_LUT4                                                        |MB_LUT4__parameterized39                                            |     1|
|548   |                \New_Q_Handle[13].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1175                              |     2|
|549   |                \New_Q_Handle[13].New_Q_LUT4                                                        |MB_LUT4__parameterized37                                            |     1|
|550   |                \New_Q_Handle[14].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1176                              |     2|
|551   |                \New_Q_Handle[14].New_Q_LUT4                                                        |MB_LUT4__parameterized35                                            |     1|
|552   |                \New_Q_Handle[15].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1177                              |     2|
|553   |                \New_Q_Handle[15].New_Q_LUT4                                                        |MB_LUT4__parameterized33                                            |     1|
|554   |                \New_Q_Handle[16].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1178                              |     2|
|555   |                \New_Q_Handle[16].New_Q_LUT4                                                        |MB_LUT4__parameterized31                                            |     1|
|556   |                \New_Q_Handle[17].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1179                              |     2|
|557   |                \New_Q_Handle[17].New_Q_LUT4                                                        |MB_LUT4__parameterized29                                            |     1|
|558   |                \New_Q_Handle[18].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1180                              |     2|
|559   |                \New_Q_Handle[18].New_Q_LUT4                                                        |MB_LUT4__parameterized27                                            |     1|
|560   |                \New_Q_Handle[19].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1181                              |     2|
|561   |                \New_Q_Handle[19].New_Q_LUT4                                                        |MB_LUT4__parameterized25                                            |     1|
|562   |                \New_Q_Handle[1].MUXCY_XOR_I                                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_1182                              |     2|
|563   |                \New_Q_Handle[1].New_Q_LUT4                                                         |MB_LUT4__parameterized61                                            |     1|
|564   |                \New_Q_Handle[20].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1183                              |     2|
|565   |                \New_Q_Handle[20].New_Q_LUT4                                                        |MB_LUT4__parameterized23                                            |     1|
|566   |                \New_Q_Handle[21].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1184                              |     2|
|567   |                \New_Q_Handle[21].New_Q_LUT4                                                        |MB_LUT4__parameterized21                                            |     1|
|568   |                \New_Q_Handle[22].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1185                              |     2|
|569   |                \New_Q_Handle[22].New_Q_LUT4                                                        |MB_LUT4__parameterized19                                            |     1|
|570   |                \New_Q_Handle[23].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1186                              |     2|
|571   |                \New_Q_Handle[23].New_Q_LUT4                                                        |MB_LUT4__parameterized17                                            |     1|
|572   |                \New_Q_Handle[24].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1187                              |     2|
|573   |                \New_Q_Handle[24].New_Q_LUT4                                                        |MB_LUT4__parameterized15                                            |     1|
|574   |                \New_Q_Handle[25].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1188                              |     2|
|575   |                \New_Q_Handle[25].New_Q_LUT4                                                        |MB_LUT4__parameterized13                                            |     1|
|576   |                \New_Q_Handle[26].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1189                              |     2|
|577   |                \New_Q_Handle[26].New_Q_LUT4                                                        |MB_LUT4__parameterized11                                            |     1|
|578   |                \New_Q_Handle[27].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1190                              |     2|
|579   |                \New_Q_Handle[27].New_Q_LUT4                                                        |MB_LUT4__parameterized9                                             |     1|
|580   |                \New_Q_Handle[28].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1191                              |     2|
|581   |                \New_Q_Handle[28].New_Q_LUT4                                                        |MB_LUT4__parameterized7                                             |     1|
|582   |                \New_Q_Handle[29].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1192                              |     2|
|583   |                \New_Q_Handle[29].New_Q_LUT4                                                        |MB_LUT4__parameterized5                                             |     1|
|584   |                \New_Q_Handle[2].MUXCY_XOR_I                                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_1193                              |     2|
|585   |                \New_Q_Handle[2].New_Q_LUT4                                                         |MB_LUT4__parameterized59                                            |     1|
|586   |                \New_Q_Handle[30].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1194                              |     2|
|587   |                \New_Q_Handle[30].New_Q_LUT4                                                        |MB_LUT4__parameterized3                                             |     1|
|588   |                \New_Q_Handle[31].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1195                              |     3|
|589   |                \New_Q_Handle[31].New_Q_LUT4                                                        |MB_LUT4__parameterized1                                             |     1|
|590   |                \New_Q_Handle[3].MUXCY_XOR_I                                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_1196                              |     2|
|591   |                \New_Q_Handle[3].New_Q_LUT4                                                         |MB_LUT4__parameterized57                                            |     1|
|592   |                \New_Q_Handle[4].MUXCY_XOR_I                                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_1197                              |     2|
|593   |                \New_Q_Handle[4].New_Q_LUT4                                                         |MB_LUT4__parameterized55                                            |     1|
|594   |                \New_Q_Handle[5].MUXCY_XOR_I                                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_1198                              |     2|
|595   |                \New_Q_Handle[5].New_Q_LUT4                                                         |MB_LUT4__parameterized53                                            |     1|
|596   |                \New_Q_Handle[6].MUXCY_XOR_I                                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_1199                              |     2|
|597   |                \New_Q_Handle[6].New_Q_LUT4                                                         |MB_LUT4__parameterized51                                            |     1|
|598   |                \New_Q_Handle[7].MUXCY_XOR_I                                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_1200                              |     2|
|599   |                \New_Q_Handle[7].New_Q_LUT4                                                         |MB_LUT4__parameterized49                                            |     1|
|600   |                \New_Q_Handle[8].MUXCY_XOR_I                                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_1201                              |     2|
|601   |                \New_Q_Handle[8].New_Q_LUT4                                                         |MB_LUT4__parameterized47                                            |     1|
|602   |                \New_Q_Handle[9].MUXCY_XOR_I                                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_1202                              |     2|
|603   |                \New_Q_Handle[9].New_Q_LUT4                                                         |MB_LUT4__parameterized45                                            |     1|
|604   |              Zero_Detect_I                                                                         |Zero_Detect_gti                                                     |    15|
|605   |                Part_Of_Zero_Carry_Start                                                            |microblaze_v10_0_1_MB_MUXCY_1132                                    |     1|
|606   |                \Zero_Detecting[0].I_Part_Of_Zero_Detect                                            |microblaze_v10_0_1_MB_MUXCY_1133                                    |     1|
|607   |                \Zero_Detecting[1].I_Part_Of_Zero_Detect                                            |microblaze_v10_0_1_MB_MUXCY_1134                                    |     1|
|608   |                \Zero_Detecting[2].I_Part_Of_Zero_Detect                                            |microblaze_v10_0_1_MB_MUXCY_1135                                    |     1|
|609   |                \Zero_Detecting[3].I_Part_Of_Zero_Detect                                            |microblaze_v10_0_1_MB_MUXCY_1136                                    |     1|
|610   |                \Zero_Detecting[4].I_Part_Of_Zero_Detect                                            |microblaze_v10_0_1_MB_MUXCY_1137                                    |     1|
|611   |                \Zero_Detecting[5].I_Part_Of_Zero_Detect                                            |microblaze_v10_0_1_MB_MUXCY_1138                                    |     4|
|612   |              exception_registers_I1                                                                |exception_registers_gti                                             |   523|
|613   |                CarryIn_MUXCY                                                                       |microblaze_v10_0_1_MB_MUXCY_1068                                    |     1|
|614   |                \Use_LUT6.Mux_Inxt                                                                  |mux_bus                                                             |    16|
|615   |                  \Mux_Loop[0].I_MUX_LUT6                                                           |MB_LUT6_2__parameterized3                                           |     1|
|616   |                  \Mux_Loop[10].I_MUX_LUT6                                                          |MB_LUT6_2__parameterized23                                          |     1|
|617   |                  \Mux_Loop[11].I_MUX_LUT6                                                          |MB_LUT6_2__parameterized25                                          |     1|
|618   |                  \Mux_Loop[12].I_MUX_LUT6                                                          |MB_LUT6_2__parameterized27                                          |     1|
|619   |                  \Mux_Loop[13].I_MUX_LUT6                                                          |MB_LUT6_2__parameterized29                                          |     1|
|620   |                  \Mux_Loop[14].I_MUX_LUT6                                                          |MB_LUT6_2__parameterized31                                          |     1|
|621   |                  \Mux_Loop[15].I_MUX_LUT6                                                          |MB_LUT6_2__parameterized33                                          |     1|
|622   |                  \Mux_Loop[1].I_MUX_LUT6                                                           |MB_LUT6_2__parameterized5                                           |     1|
|623   |                  \Mux_Loop[2].I_MUX_LUT6                                                           |MB_LUT6_2__parameterized7                                           |     1|
|624   |                  \Mux_Loop[3].I_MUX_LUT6                                                           |MB_LUT6_2__parameterized9                                           |     1|
|625   |                  \Mux_Loop[4].I_MUX_LUT6                                                           |MB_LUT6_2__parameterized11                                          |     1|
|626   |                  \Mux_Loop[5].I_MUX_LUT6                                                           |MB_LUT6_2__parameterized13                                          |     1|
|627   |                  \Mux_Loop[6].I_MUX_LUT6                                                           |MB_LUT6_2__parameterized15                                          |     1|
|628   |                  \Mux_Loop[7].I_MUX_LUT6                                                           |MB_LUT6_2__parameterized17                                          |     1|
|629   |                  \Mux_Loop[8].I_MUX_LUT6                                                           |MB_LUT6_2__parameterized19                                          |     1|
|630   |                  \Mux_Loop[9].I_MUX_LUT6                                                           |MB_LUT6_2__parameterized21                                          |     1|
|631   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized97                                          |     1|
|632   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_1069                              |     1|
|633   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                          |MB_FDE                                                              |     1|
|634   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized77                                          |     1|
|635   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1070                              |     6|
|636   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                         |MB_FDE_1071                                                         |     1|
|637   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized75                                          |     1|
|638   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1072                              |     6|
|639   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                         |MB_FDE_1073                                                         |     1|
|640   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized73                                          |     1|
|641   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1074                              |     6|
|642   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                         |MB_FDE_1075                                                         |     1|
|643   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized71                                          |     1|
|644   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1076                              |     6|
|645   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                         |MB_FDE_1077                                                         |     1|
|646   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized69                                          |     1|
|647   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1078                              |     6|
|648   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                         |MB_FDE_1079                                                         |     1|
|649   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized67                                          |     1|
|650   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1080                              |     6|
|651   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                         |MB_FDE_1081                                                         |     1|
|652   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized65                                          |     1|
|653   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1082                              |     6|
|654   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                         |MB_FDE_1083                                                         |     1|
|655   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized63                                          |     1|
|656   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1084                              |     7|
|657   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                         |MB_FDE_1085                                                         |     1|
|658   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized61                                          |     1|
|659   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1086                              |     7|
|660   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                         |MB_FDE_1087                                                         |     1|
|661   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized59                                          |     1|
|662   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1088                              |     7|
|663   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                         |MB_FDE_1089                                                         |     1|
|664   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized95                                          |     1|
|665   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_1090                              |     6|
|666   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                          |MB_FDE_1091                                                         |     1|
|667   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized57                                          |     1|
|668   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1092                              |     7|
|669   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                         |MB_FDE_1093                                                         |     1|
|670   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized55                                          |     1|
|671   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1094                              |     7|
|672   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                         |MB_FDE_1095                                                         |     1|
|673   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized53                                          |     1|
|674   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1096                              |     7|
|675   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                         |MB_FDE_1097                                                         |     1|
|676   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized51                                          |     1|
|677   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1098                              |     7|
|678   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                         |MB_FDE_1099                                                         |     1|
|679   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized49                                          |     1|
|680   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1100                              |     7|
|681   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                         |MB_FDE_1101                                                         |     1|
|682   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized47                                          |     1|
|683   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1102                              |     7|
|684   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                         |MB_FDE_1103                                                         |     1|
|685   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized45                                          |     1|
|686   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1104                              |     7|
|687   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                         |MB_FDE_1105                                                         |     1|
|688   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized43                                          |     1|
|689   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1106                              |     7|
|690   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                         |MB_FDE_1107                                                         |     1|
|691   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized41                                          |     1|
|692   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1108                              |     7|
|693   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                         |MB_FDE_1109                                                         |     1|
|694   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized39                                          |     1|
|695   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1110                              |     7|
|696   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                         |MB_FDE_1111                                                         |     1|
|697   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized93                                          |     1|
|698   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_1112                              |     6|
|699   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                          |MB_FDE_1113                                                         |     1|
|700   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized37                                          |     1|
|701   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1114                              |     7|
|702   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                         |MB_FDE_1115                                                         |     1|
|703   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized35                                          |     1|
|704   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_1116                              |     7|
|705   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                         |MB_FDE_1117                                                         |     1|
|706   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized91                                          |     1|
|707   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_1118                              |     6|
|708   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                          |MB_FDE_1119                                                         |     1|
|709   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized89                                          |     1|
|710   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_1120                              |     6|
|711   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                          |MB_FDE_1121                                                         |     1|
|712   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized87                                          |     1|
|713   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_1122                              |     6|
|714   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                          |MB_FDE_1123                                                         |     1|
|715   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized85                                          |     1|
|716   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_1124                              |     6|
|717   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                          |MB_FDE_1125                                                         |     1|
|718   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized83                                          |     1|
|719   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_1126                              |     6|
|720   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                          |MB_FDE_1127                                                         |     1|
|721   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized81                                          |     1|
|722   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_1128                              |     6|
|723   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                          |MB_FDE_1129                                                         |     1|
|724   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized79                                          |     1|
|725   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_1130                              |     6|
|726   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                          |MB_FDE_1131                                                         |     1|
|727   |              msr_reg_i                                                                             |msr_reg_gti                                                         |    74|
|728   |                \MEM_MSR_Bits[17].Using_FDR.MSR_I                                                   |MB_FDR_1041                                                         |     3|
|729   |                \MEM_MSR_Bits[18].Using_FDR.MSR_I                                                   |MB_FDR_1042                                                         |     2|
|730   |                \MEM_MSR_Bits[19].Using_FDR.MSR_I                                                   |MB_FDR_1043                                                         |     3|
|731   |                \MEM_MSR_Bits[20].Using_FDR.MSR_I                                                   |MB_FDR_1044                                                         |     2|
|732   |                \MEM_MSR_Bits[22].Using_FDR.MSR_I                                                   |MB_FDR_1045                                                         |     2|
|733   |                \MEM_MSR_Bits[23].Using_FDR.MSR_I                                                   |MB_FDR_1046                                                         |     2|
|734   |                \MEM_MSR_Bits[24].Using_FDR.MSR_I                                                   |MB_FDR_1047                                                         |     3|
|735   |                \MEM_MSR_Bits[25].Using_FDR.MSR_I                                                   |MB_FDR_1048                                                         |     2|
|736   |                \MEM_MSR_Bits[26].Using_FDR.MSR_I                                                   |MB_FDR_1049                                                         |     3|
|737   |                \MEM_MSR_Bits[28].Using_FDR.MSR_I                                                   |MB_FDR_1050                                                         |     3|
|738   |                \MEM_MSR_Bits[29].Using_FDR.MSR_I                                                   |MB_FDR_1051                                                         |     4|
|739   |                \MEM_MSR_Bits[30].Using_FDR.MSR_I                                                   |MB_FDR_1052                                                         |     4|
|740   |                \OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I                                              |MB_FDR_1053                                                         |     2|
|741   |                \OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I                                              |MB_FDR_1054                                                         |     7|
|742   |                \OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I                                              |MB_FDR_1055                                                         |     2|
|743   |                \OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I                                              |MB_FDR_1056                                                         |     4|
|744   |                \OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I                                              |MB_FDR_1057                                                         |     1|
|745   |                \OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I                                              |MB_FDR_1058                                                         |     1|
|746   |                \OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I                                              |MB_FDR_1059                                                         |     1|
|747   |                \OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                                              |MB_FDR_1060                                                         |     1|
|748   |                \OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                                              |MB_FDR_1061                                                         |     2|
|749   |                \OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I                                              |MB_FDR_1062                                                         |     1|
|750   |                \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                              |MB_FDR_1063                                                         |     1|
|751   |                \OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                              |MB_FDR_1064                                                         |     1|
|752   |                \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                              |MB_FDR_1065                                                         |     1|
|753   |                \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                              |MB_FDR_1066                                                         |     1|
|754   |                \OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                              |MB_FDR_1067                                                         |     2|
|755   |            Decode_I                                                                                |Decode_gti                                                          |  1687|
|756   |              PC_Module_I                                                                           |PC_Module_gti                                                       |   373|
|757   |                \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                          |MB_FDR_945                                                          |     3|
|758   |                \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                           |microblaze_v10_0_1_MB_MUXF7_946                                     |     2|
|759   |                \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                         |MB_FDR_947                                                          |     2|
|760   |                \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                          |microblaze_v10_0_1_MB_MUXF7_948                                     |     2|
|761   |                \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                         |MB_FDR_949                                                          |     2|
|762   |                \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                          |microblaze_v10_0_1_MB_MUXF7_950                                     |     2|
|763   |                \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                         |MB_FDR_951                                                          |     2|
|764   |                \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                          |microblaze_v10_0_1_MB_MUXF7_952                                     |     2|
|765   |                \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                         |MB_FDR_953                                                          |     2|
|766   |                \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                          |microblaze_v10_0_1_MB_MUXF7_954                                     |     2|
|767   |                \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                         |MB_FDR_955                                                          |     2|
|768   |                \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                          |microblaze_v10_0_1_MB_MUXF7_956                                     |     2|
|769   |                \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                         |MB_FDR_957                                                          |     2|
|770   |                \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                          |microblaze_v10_0_1_MB_MUXF7_958                                     |     2|
|771   |                \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                         |MB_FDR_959                                                          |     2|
|772   |                \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                          |microblaze_v10_0_1_MB_MUXF7_960                                     |     2|
|773   |                \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                         |MB_FDR_961                                                          |     3|
|774   |                \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                          |microblaze_v10_0_1_MB_MUXF7_962                                     |     2|
|775   |                \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                         |MB_FDR_963                                                          |     3|
|776   |                \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                          |microblaze_v10_0_1_MB_MUXF7_964                                     |     2|
|777   |                \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                         |MB_FDR_965                                                          |     3|
|778   |                \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                          |microblaze_v10_0_1_MB_MUXF7_966                                     |     2|
|779   |                \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                          |MB_FDR_967                                                          |     2|
|780   |                \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                           |microblaze_v10_0_1_MB_MUXF7_968                                     |     2|
|781   |                \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                         |MB_FDR_969                                                          |     3|
|782   |                \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                          |microblaze_v10_0_1_MB_MUXF7_970                                     |     2|
|783   |                \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                         |MB_FDR_971                                                          |     3|
|784   |                \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                          |microblaze_v10_0_1_MB_MUXF7_972                                     |     2|
|785   |                \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                         |MB_FDR_973                                                          |     3|
|786   |                \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                          |microblaze_v10_0_1_MB_MUXF7_974                                     |     2|
|787   |                \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                         |MB_FDR_975                                                          |     3|
|788   |                \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                          |microblaze_v10_0_1_MB_MUXF7_976                                     |     2|
|789   |                \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                         |MB_FDR_977                                                          |     3|
|790   |                \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                          |microblaze_v10_0_1_MB_MUXF7_978                                     |     2|
|791   |                \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                         |MB_FDR_979                                                          |     3|
|792   |                \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                          |microblaze_v10_0_1_MB_MUXF7_980                                     |     2|
|793   |                \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                         |MB_FDR_981                                                          |     3|
|794   |                \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                          |microblaze_v10_0_1_MB_MUXF7_982                                     |     2|
|795   |                \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                         |MB_FDR_983                                                          |     2|
|796   |                \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                          |microblaze_v10_0_1_MB_MUXF7_984                                     |     2|
|797   |                \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                         |MB_FDR_985                                                          |     3|
|798   |                \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                          |microblaze_v10_0_1_MB_MUXF7_986                                     |     2|
|799   |                \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                         |MB_FDR_987                                                          |     3|
|800   |                \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                          |microblaze_v10_0_1_MB_MUXF7_988                                     |     2|
|801   |                \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                          |MB_FDR_989                                                          |     2|
|802   |                \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                           |microblaze_v10_0_1_MB_MUXF7_990                                     |     2|
|803   |                \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                         |MB_FDR_991                                                          |     3|
|804   |                \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                          |microblaze_v10_0_1_MB_MUXF7_992                                     |     2|
|805   |                \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                         |MB_FDR_993                                                          |     2|
|806   |                \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                          |microblaze_v10_0_1_MB_MUXF7_994                                     |     2|
|807   |                \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                          |MB_FDR_995                                                          |     2|
|808   |                \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                           |microblaze_v10_0_1_MB_MUXF7_996                                     |     2|
|809   |                \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                          |MB_FDR_997                                                          |     2|
|810   |                \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                           |microblaze_v10_0_1_MB_MUXF7_998                                     |     2|
|811   |                \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                          |MB_FDR_999                                                          |     2|
|812   |                \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                           |microblaze_v10_0_1_MB_MUXF7_1000                                    |     2|
|813   |                \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                          |MB_FDR_1001                                                         |     2|
|814   |                \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                           |microblaze_v10_0_1_MB_MUXF7_1002                                    |     2|
|815   |                \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                          |MB_FDR_1003                                                         |     2|
|816   |                \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                           |microblaze_v10_0_1_MB_MUXF7_1004                                    |     2|
|817   |                \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                          |MB_FDR_1005                                                         |     2|
|818   |                \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                           |microblaze_v10_0_1_MB_MUXF7_1006                                    |     2|
|819   |                \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                          |MB_FDR_1007                                                         |     2|
|820   |                \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                           |microblaze_v10_0_1_MB_MUXF7_1008                                    |     2|
|821   |                \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_1009                              |     2|
|822   |                \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                 |microblaze_v10_0_1_MB_MUXCY_XORCY_1010                              |     2|
|823   |                \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                 |microblaze_v10_0_1_MB_MUXCY_XORCY_1011                              |     2|
|824   |                \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                 |microblaze_v10_0_1_MB_MUXCY_XORCY_1012                              |     2|
|825   |                \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                 |microblaze_v10_0_1_MB_MUXCY_XORCY_1013                              |     4|
|826   |                \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                 |microblaze_v10_0_1_MB_MUXCY_XORCY_1014                              |     2|
|827   |                \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                 |microblaze_v10_0_1_MB_MUXCY_XORCY_1015                              |     2|
|828   |                \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                 |microblaze_v10_0_1_MB_MUXCY_XORCY_1016                              |     4|
|829   |                \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                 |microblaze_v10_0_1_MB_MUXCY_XORCY_1017                              |     4|
|830   |                \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                 |microblaze_v10_0_1_MB_MUXCY_XORCY_1018                              |     2|
|831   |                \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                 |microblaze_v10_0_1_MB_MUXCY_XORCY_1019                              |     2|
|832   |                \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_1020                              |     2|
|833   |                \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                 |microblaze_v10_0_1_MB_MUXCY_XORCY_1021                              |     2|
|834   |                \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                 |microblaze_v10_0_1_MB_MUXCY_XORCY_1022                              |     2|
|835   |                \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                 |microblaze_v10_0_1_MB_MUXCY_XORCY_1023                              |     2|
|836   |                \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                 |microblaze_v10_0_1_MB_MUXCY_XORCY_1024                              |     2|
|837   |                \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                 |microblaze_v10_0_1_MB_MUXCY_XORCY_1025                              |     2|
|838   |                \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                 |microblaze_v10_0_1_MB_MUXCY_XORCY_1026                              |     2|
|839   |                \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                 |microblaze_v10_0_1_MB_MUXCY_XORCY_1027                              |     2|
|840   |                \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                 |microblaze_v10_0_1_MB_MUXCY_XORCY_1028                              |     2|
|841   |                \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                 |microblaze_v10_0_1_MB_MUXCY_XORCY_1029                              |     2|
|842   |                \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                 |microblaze_v10_0_1_MB_MUXCY_XORCY_1030                              |     2|
|843   |                \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_1031                              |     2|
|844   |                \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_1032                              |     2|
|845   |                \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_1033                              |     2|
|846   |                \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_1034                              |     3|
|847   |                \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_1035                              |     2|
|848   |                \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_1036                              |     2|
|849   |                \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_1037                              |     4|
|850   |                \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_1038                              |     4|
|851   |              PreFetch_Buffer_I1                                                                    |PreFetch_Buffer_gti                                                 |   458|
|852   |                \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                 |MB_FDR_842                                                          |     2|
|853   |                \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                             |microblaze_v10_0_1_MB_LUT6                                          |     1|
|854   |                \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                 |MB_FDR_843                                                          |     5|
|855   |                \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                             |microblaze_v10_0_1_MB_LUT6_844                                      |     1|
|856   |                \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                 |MB_FDR_845                                                          |     1|
|857   |                \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                             |microblaze_v10_0_1_MB_LUT6_846                                      |     1|
|858   |                \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                 |MB_FDR_847                                                          |     8|
|859   |                \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                             |microblaze_v10_0_1_MB_LUT6_848                                      |     1|
|860   |                \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                    |microblaze_v10_0_1_MB_LUT6__parameterized0                          |     1|
|861   |                \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                |microblaze_v10_0_1_MB_MUXF7_849                                     |     2|
|862   |                \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                          |MB_FDR_850                                                          |    15|
|863   |                \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                        |microblaze_v10_0_1_MB_MUXF7_851                                     |     1|
|864   |                \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                         |MB_FDR_852                                                          |     4|
|865   |                \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_853                                     |     1|
|866   |                \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                         |MB_FDR_854                                                          |     3|
|867   |                \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_855                                     |     1|
|868   |                \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                         |MB_FDR_856                                                          |     1|
|869   |                \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_857                                     |     1|
|870   |                \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                         |MB_FDR_858                                                          |     2|
|871   |                \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_859                                     |     1|
|872   |                \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                         |MB_FDR_860                                                          |     2|
|873   |                \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_861                                     |     1|
|874   |                \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                         |MB_FDR_862                                                          |     2|
|875   |                \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_863                                     |     1|
|876   |                \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                         |MB_FDR_864                                                          |    19|
|877   |                \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_865                                     |     1|
|878   |                \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                         |MB_FDR_866                                                          |     3|
|879   |                \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_867                                     |     1|
|880   |                \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                         |MB_FDR_868                                                          |     4|
|881   |                \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_869                                     |     1|
|882   |                \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                         |MB_FDR_870                                                          |     6|
|883   |                \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_871                                     |     1|
|884   |                \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                          |MB_FDR_872                                                          |     4|
|885   |                \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                        |microblaze_v10_0_1_MB_MUXF7_873                                     |     1|
|886   |                \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                         |MB_FDR_874                                                          |     1|
|887   |                \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_875                                     |     1|
|888   |                \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                         |MB_FDR_876                                                          |    10|
|889   |                \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_877                                     |     1|
|890   |                \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                         |MB_FDR_878                                                          |     2|
|891   |                \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_879                                     |     1|
|892   |                \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                         |MB_FDR_880                                                          |     3|
|893   |                \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_881                                     |     1|
|894   |                \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                         |MB_FDR_882                                                          |     3|
|895   |                \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_883                                     |     1|
|896   |                \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                         |MB_FDR_884                                                          |     1|
|897   |                \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_885                                     |     1|
|898   |                \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                         |MB_FDR_886                                                          |     2|
|899   |                \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_887                                     |     1|
|900   |                \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                         |MB_FDR_888                                                          |     1|
|901   |                \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_889                                     |     1|
|902   |                \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                         |MB_FDR_890                                                          |     3|
|903   |                \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_891                                     |     1|
|904   |                \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                         |MB_FDR_892                                                          |     4|
|905   |                \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_893                                     |     1|
|906   |                \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                          |MB_FDR_894                                                          |    18|
|907   |                \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                        |microblaze_v10_0_1_MB_MUXF7_895                                     |     1|
|908   |                \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                         |MB_FDR_896                                                          |     5|
|909   |                \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_897                                     |     1|
|910   |                \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                         |MB_FDR_898                                                          |    11|
|911   |                \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_899                                     |     1|
|912   |                \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                         |MB_FDR_900                                                          |     4|
|913   |                \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_901                                     |     1|
|914   |                \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                         |MB_FDR_902                                                          |     2|
|915   |                \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_903                                     |     1|
|916   |                \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                         |MB_FDR_904                                                          |     1|
|917   |                \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_905                                     |     1|
|918   |                \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                         |MB_FDR_906                                                          |     1|
|919   |                \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_907                                     |     1|
|920   |                \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                         |MB_FDR_908                                                          |     6|
|921   |                \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_909                                     |     1|
|922   |                \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                         |MB_FDR_910                                                          |     4|
|923   |                \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_911                                     |     1|
|924   |                \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                         |MB_FDR_912                                                          |     1|
|925   |                \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_913                                     |     1|
|926   |                \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                         |MB_FDR_914                                                          |     3|
|927   |                \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_915                                     |     1|
|928   |                \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                          |MB_FDR_916                                                          |    19|
|929   |                \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                        |microblaze_v10_0_1_MB_MUXF7_917                                     |     1|
|930   |                \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                         |MB_FDR_918                                                          |     2|
|931   |                \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_919                                     |     1|
|932   |                \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                         |MB_FDR_920                                                          |     4|
|933   |                \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_921                                     |     1|
|934   |                \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                         |MB_FDR_922                                                          |    41|
|935   |                \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_923                                     |     1|
|936   |                \Instruction_Prefetch_Mux[43].Gen_Instr_DFF                                         |MB_FDR_924                                                          |     1|
|937   |                \Instruction_Prefetch_Mux[43].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_925                                     |     1|
|938   |                \Instruction_Prefetch_Mux[44].Gen_Instr_DFF                                         |MB_FDR_926                                                          |     1|
|939   |                \Instruction_Prefetch_Mux[44].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_927                                     |     1|
|940   |                \Instruction_Prefetch_Mux[45].Gen_Instr_DFF                                         |MB_FDR_928                                                          |     3|
|941   |                \Instruction_Prefetch_Mux[45].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_929                                     |     1|
|942   |                \Instruction_Prefetch_Mux[46].Gen_Instr_DFF                                         |MB_FDR_930                                                          |     3|
|943   |                \Instruction_Prefetch_Mux[46].Instr_Mux_MUXF7                                       |microblaze_v10_0_1_MB_MUXF7_931                                     |     1|
|944   |                \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                          |MB_FDR_932                                                          |    32|
|945   |                \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                        |microblaze_v10_0_1_MB_MUXF7_933                                     |     1|
|946   |                \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                          |MB_FDR_934                                                          |    14|
|947   |                \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                        |microblaze_v10_0_1_MB_MUXF7_935                                     |     1|
|948   |                \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                          |MB_FDR_936                                                          |     3|
|949   |                \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                        |microblaze_v10_0_1_MB_MUXF7_937                                     |     1|
|950   |                \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                          |MB_FDR_938                                                          |     7|
|951   |                \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                        |microblaze_v10_0_1_MB_MUXF7_939                                     |     1|
|952   |                \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                          |MB_FDR_940                                                          |     3|
|953   |                \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                        |microblaze_v10_0_1_MB_MUXF7_941                                     |     1|
|954   |                \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                          |MB_FDR_942                                                          |     4|
|955   |                \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                        |microblaze_v10_0_1_MB_MUXF7_943                                     |     1|
|956   |                Last_Sel_DFF                                                                        |MB_FDS                                                              |    47|
|957   |                Mux_Select_Empty_LUT6                                                               |microblaze_v10_0_1_MB_LUT6__parameterized1                          |     1|
|958   |                Mux_Select_OF_Valid_LUT6                                                            |microblaze_v10_0_1_MB_LUT6__parameterized2                          |     1|
|959   |                OF_Valid_DFF                                                                        |MB_FDR_944                                                          |     2|
|960   |              \Use_MuxCy[10].OF_Piperun_Stage                                                       |microblaze_v10_0_1_carry_and_779                                    |     1|
|961   |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_841                                     |     1|
|962   |              \Use_MuxCy[11].OF_Piperun_Stage                                                       |microblaze_v10_0_1_carry_and_780                                    |     9|
|963   |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_840                                     |     9|
|964   |              \Use_MuxCy[1].OF_Piperun_Stage                                                        |microblaze_v10_0_1_carry_and_781                                    |     2|
|965   |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_839                                     |     2|
|966   |              \Use_MuxCy[2].OF_Piperun_Stage                                                        |microblaze_v10_0_1_carry_and_782                                    |     2|
|967   |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_838                                     |     2|
|968   |              \Use_MuxCy[3].OF_Piperun_Stage                                                        |microblaze_v10_0_1_carry_and_783                                    |    34|
|969   |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_837                                     |    34|
|970   |              \Use_MuxCy[4].OF_Piperun_Stage                                                        |microblaze_v10_0_1_carry_and_784                                    |     1|
|971   |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_836                                     |     1|
|972   |              \Use_MuxCy[5].OF_Piperun_Stage                                                        |microblaze_v10_0_1_carry_and_785                                    |     1|
|973   |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_835                                     |     1|
|974   |              \Use_MuxCy[6].OF_Piperun_Stage                                                        |microblaze_v10_0_1_carry_and_786                                    |     1|
|975   |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_834                                     |     1|
|976   |              \Use_MuxCy[7].OF_Piperun_Stage                                                        |microblaze_v10_0_1_carry_and_787                                    |     1|
|977   |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_833                                     |     1|
|978   |              \Use_MuxCy[8].OF_Piperun_Stage                                                        |microblaze_v10_0_1_carry_and_788                                    |     1|
|979   |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_832                                     |     1|
|980   |              \Use_MuxCy[9].OF_Piperun_Stage                                                        |microblaze_v10_0_1_carry_and_789                                    |     1|
|981   |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_831                                     |     1|
|982   |              \Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst                                           |microblaze_v10_0_1_MB_FDRE_790                                      |     3|
|983   |              \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                           |microblaze_v10_0_1_MB_FDRE_791                                      |     2|
|984   |              \Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst                                           |microblaze_v10_0_1_MB_FDRE_792                                      |     2|
|985   |              \Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                           |microblaze_v10_0_1_MB_FDRE_793                                      |     5|
|986   |              \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                           |microblaze_v10_0_1_MB_FDRE_794                                      |     3|
|987   |              \Using_FPGA_2.ex_byte_access_i_Inst                                                   |microblaze_v10_0_1_MB_FDRE_795                                      |     1|
|988   |              \Using_FPGA_2.ex_doublet_access_i_Inst                                                |microblaze_v10_0_1_MB_FDRE_796                                      |     2|
|989   |              \Using_FPGA_2.ex_is_load_instr_Inst                                                   |microblaze_v10_0_1_MB_FDRE_797                                      |     6|
|990   |              \Using_FPGA_2.ex_is_lwx_instr_Inst                                                    |microblaze_v10_0_1_MB_FDRE_798                                      |     2|
|991   |              \Using_FPGA_2.ex_is_swx_instr_Inst                                                    |microblaze_v10_0_1_MB_FDRE_799                                      |     8|
|992   |              \Using_FPGA_2.ex_load_store_instr_Inst                                                |microblaze_v10_0_1_MB_FDRE_800                                      |    10|
|993   |              \Using_FPGA_2.ex_reverse_mem_access_inst                                              |microblaze_v10_0_1_MB_FDRE_801                                      |     1|
|994   |              \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                             |microblaze_v10_0_1_MB_FDRE_802                                      |    11|
|995   |              \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                              |MB_FDR_803                                                          |     5|
|996   |              \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                     |microblaze_v10_0_1_MB_LUT6__parameterized3                          |     2|
|997   |              \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                     |microblaze_v10_0_1_MB_LUT6__parameterized4                          |     1|
|998   |              \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                     |microblaze_v10_0_1_MB_LUT6__parameterized7                          |     1|
|999   |              \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                     |microblaze_v10_0_1_MB_LUT6__parameterized8                          |     1|
|1000  |              \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                     |microblaze_v10_0_1_MB_LUT6__parameterized11                         |     1|
|1001  |              \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                     |microblaze_v10_0_1_MB_LUT6__parameterized12                         |     1|
|1002  |              \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                    |microblaze_v10_0_1_MB_LUT6__parameterized5                          |     1|
|1003  |              \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                    |microblaze_v10_0_1_MB_LUT6__parameterized6                          |     2|
|1004  |              \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                    |microblaze_v10_0_1_MB_LUT6__parameterized9                          |     1|
|1005  |              \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                    |microblaze_v10_0_1_MB_LUT6__parameterized10                         |     1|
|1006  |              \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                    |microblaze_v10_0_1_MB_LUT6__parameterized13                         |     1|
|1007  |              \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                    |microblaze_v10_0_1_MB_LUT6__parameterized14                         |     1|
|1008  |              \Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1                             |MB_AND2B1L_804                                                      |     1|
|1009  |              \Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                                  |microblaze_v10_0_1_carry_and_805                                    |     5|
|1010  |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_830                                     |     5|
|1011  |              \Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                                   |microblaze_v10_0_1_carry_or_806                                     |     1|
|1012  |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_829                                     |     1|
|1013  |              \Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and                                 |microblaze_v10_0_1_carry_and_807                                    |     1|
|1014  |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_828                                     |     1|
|1015  |              \Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                                       |microblaze_v10_0_1_carry_or_808                                     |     3|
|1016  |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_827                                     |     3|
|1017  |              \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                     |microblaze_v10_0_1_carry_and_809                                    |     2|
|1018  |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_826                                     |     2|
|1019  |              \Using_PC_Incr_Prot.if_pc_incr_carry_and_2                                            |microblaze_v10_0_1_carry_and_810                                    |     2|
|1020  |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_825                                     |     2|
|1021  |              if_pc_incr_carry_and_0                                                                |microblaze_v10_0_1_carry_and_811                                    |     2|
|1022  |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_824                                     |     2|
|1023  |              if_pc_incr_carry_and_3                                                                |microblaze_v10_0_1_carry_and_812                                    |     1|
|1024  |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_823                                     |     1|
|1025  |              jump_logic_I1                                                                         |jump_logic                                                          |   165|
|1026  |                MUXCY_JUMP_CARRY                                                                    |microblaze_v10_0_1_MB_MUXCY_817                                     |     3|
|1027  |                MUXCY_JUMP_CARRY2                                                                   |microblaze_v10_0_1_MB_MUXCY_818                                     |     3|
|1028  |                MUXCY_JUMP_CARRY3                                                                   |microblaze_v10_0_1_MB_MUXCY_819                                     |     4|
|1029  |                MUXCY_JUMP_CARRY4                                                                   |microblaze_v10_0_1_MB_MUXCY_820                                     |     2|
|1030  |                MUXCY_JUMP_CARRY5                                                                   |microblaze_v10_0_1_MB_MUXCY_821                                     |     2|
|1031  |                MUXCY_JUMP_CARRY6                                                                   |microblaze_v10_0_1_MB_MUXCY_822                                     |   142|
|1032  |              mem_PipeRun_carry_and                                                                 |microblaze_v10_0_1_carry_and_813                                    |    11|
|1033  |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_816                                     |    11|
|1034  |              mem_wait_on_ready_N_carry_or                                                          |microblaze_v10_0_1_carry_or_814                                     |     2|
|1035  |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_815                                     |     2|
|1036  |            MMU_I                                                                                   |MMU                                                                 |  1317|
|1037  |              \Using_TLBS.DTLB_I                                                                    |MMU_TLB__parameterized1                                             |   416|
|1038  |                \Lookup_Shadow_Reg[0].No_C_STORE_TID.Mask_bits_compare                              |carry_compare_mask__parameterized16                                 |    28|
|1039  |                  \The_Compare[0].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_751                                    |     2|
|1040  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_778                                     |     2|
|1041  |                  \The_Compare[10].carry_and_I1                                                     |microblaze_v10_0_1_carry_and_752                                    |     2|
|1042  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_777                                     |     2|
|1043  |                  \The_Compare[11].carry_and_I1                                                     |microblaze_v10_0_1_carry_and_753                                    |     2|
|1044  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_776                                     |     2|
|1045  |                  \The_Compare[12].carry_and_I1                                                     |microblaze_v10_0_1_carry_and_754                                    |     2|
|1046  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_775                                     |     2|
|1047  |                  \The_Compare[13].carry_and_I1                                                     |microblaze_v10_0_1_carry_and_755                                    |     2|
|1048  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_774                                     |     2|
|1049  |                  \The_Compare[1].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_756                                    |     2|
|1050  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_773                                     |     2|
|1051  |                  \The_Compare[2].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_757                                    |     2|
|1052  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_772                                     |     2|
|1053  |                  \The_Compare[3].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_758                                    |     2|
|1054  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_771                                     |     2|
|1055  |                  \The_Compare[4].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_759                                    |     2|
|1056  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_770                                     |     2|
|1057  |                  \The_Compare[5].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_760                                    |     2|
|1058  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_769                                     |     2|
|1059  |                  \The_Compare[6].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_761                                    |     2|
|1060  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_768                                     |     2|
|1061  |                  \The_Compare[7].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_762                                    |     2|
|1062  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_767                                     |     2|
|1063  |                  \The_Compare[8].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_763                                    |     2|
|1064  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_766                                     |     2|
|1065  |                  \The_Compare[9].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_764                                    |     2|
|1066  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_765                                     |     2|
|1067  |                \Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_compare                                 |carry_compare_603                                                   |     5|
|1068  |                  \The_Compare[0].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_745                                    |     2|
|1069  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_750                                     |     2|
|1070  |                  \The_Compare[1].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_746                                    |     2|
|1071  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_749                                     |     2|
|1072  |                  \The_Compare[2].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_747                                    |     1|
|1073  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_748                                     |     1|
|1074  |                \Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_en_carry                                |microblaze_v10_0_1_carry_and_604                                    |     3|
|1075  |                  MUXCY_I                                                                           |microblaze_v10_0_1_MB_MUXCY_744                                     |     3|
|1076  |                \Lookup_Shadow_Reg[0].Using_Extra_Carry.MUXCY_EXTRA_I                               |microblaze_v10_0_1_MB_MUXCY_605                                     |     1|
|1077  |                \Lookup_Shadow_Reg[1].No_C_STORE_TID.Mask_bits_compare                              |carry_compare_mask__parameterized18                                 |    28|
|1078  |                  \The_Compare[0].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_716                                    |     2|
|1079  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_743                                     |     2|
|1080  |                  \The_Compare[10].carry_and_I1                                                     |microblaze_v10_0_1_carry_and_717                                    |     2|
|1081  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_742                                     |     2|
|1082  |                  \The_Compare[11].carry_and_I1                                                     |microblaze_v10_0_1_carry_and_718                                    |     2|
|1083  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_741                                     |     2|
|1084  |                  \The_Compare[12].carry_and_I1                                                     |microblaze_v10_0_1_carry_and_719                                    |     2|
|1085  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_740                                     |     2|
|1086  |                  \The_Compare[13].carry_and_I1                                                     |microblaze_v10_0_1_carry_and_720                                    |     2|
|1087  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_739                                     |     2|
|1088  |                  \The_Compare[1].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_721                                    |     2|
|1089  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_738                                     |     2|
|1090  |                  \The_Compare[2].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_722                                    |     2|
|1091  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_737                                     |     2|
|1092  |                  \The_Compare[3].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_723                                    |     2|
|1093  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_736                                     |     2|
|1094  |                  \The_Compare[4].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_724                                    |     2|
|1095  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_735                                     |     2|
|1096  |                  \The_Compare[5].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_725                                    |     2|
|1097  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_734                                     |     2|
|1098  |                  \The_Compare[6].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_726                                    |     2|
|1099  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_733                                     |     2|
|1100  |                  \The_Compare[7].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_727                                    |     2|
|1101  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_732                                     |     2|
|1102  |                  \The_Compare[8].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_728                                    |     2|
|1103  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_731                                     |     2|
|1104  |                  \The_Compare[9].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_729                                    |     2|
|1105  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_730                                     |     2|
|1106  |                \Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare                                 |carry_compare_606                                                   |     6|
|1107  |                  \The_Compare[0].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_710                                    |     2|
|1108  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_715                                     |     2|
|1109  |                  \The_Compare[1].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_711                                    |     2|
|1110  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_714                                     |     2|
|1111  |                  \The_Compare[2].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_712                                    |     2|
|1112  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_713                                     |     2|
|1113  |                \Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_en_carry                                |microblaze_v10_0_1_carry_and_607                                    |     1|
|1114  |                  MUXCY_I                                                                           |microblaze_v10_0_1_MB_MUXCY_709                                     |     1|
|1115  |                \Lookup_Shadow_Reg[1].Using_Extra_Carry.MUXCY_EXTRA_I                               |microblaze_v10_0_1_MB_MUXCY_608                                     |     1|
|1116  |                \Lookup_Shadow_Reg[2].No_C_STORE_TID.Mask_bits_compare                              |carry_compare_mask__parameterized20                                 |    28|
|1117  |                  \The_Compare[0].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_681                                    |     2|
|1118  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_708                                     |     2|
|1119  |                  \The_Compare[10].carry_and_I1                                                     |microblaze_v10_0_1_carry_and_682                                    |     2|
|1120  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_707                                     |     2|
|1121  |                  \The_Compare[11].carry_and_I1                                                     |microblaze_v10_0_1_carry_and_683                                    |     2|
|1122  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_706                                     |     2|
|1123  |                  \The_Compare[12].carry_and_I1                                                     |microblaze_v10_0_1_carry_and_684                                    |     2|
|1124  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_705                                     |     2|
|1125  |                  \The_Compare[13].carry_and_I1                                                     |microblaze_v10_0_1_carry_and_685                                    |     2|
|1126  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_704                                     |     2|
|1127  |                  \The_Compare[1].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_686                                    |     2|
|1128  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_703                                     |     2|
|1129  |                  \The_Compare[2].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_687                                    |     2|
|1130  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_702                                     |     2|
|1131  |                  \The_Compare[3].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_688                                    |     2|
|1132  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_701                                     |     2|
|1133  |                  \The_Compare[4].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_689                                    |     2|
|1134  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_700                                     |     2|
|1135  |                  \The_Compare[5].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_690                                    |     2|
|1136  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_699                                     |     2|
|1137  |                  \The_Compare[6].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_691                                    |     2|
|1138  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_698                                     |     2|
|1139  |                  \The_Compare[7].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_692                                    |     2|
|1140  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_697                                     |     2|
|1141  |                  \The_Compare[8].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_693                                    |     2|
|1142  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_696                                     |     2|
|1143  |                  \The_Compare[9].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_694                                    |     2|
|1144  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_695                                     |     2|
|1145  |                \Lookup_Shadow_Reg[2].No_C_STORE_TID.direct_compare                                 |carry_compare_609                                                   |     6|
|1146  |                  \The_Compare[0].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_675                                    |     2|
|1147  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_680                                     |     2|
|1148  |                  \The_Compare[1].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_676                                    |     2|
|1149  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_679                                     |     2|
|1150  |                  \The_Compare[2].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_677                                    |     2|
|1151  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_678                                     |     2|
|1152  |                \Lookup_Shadow_Reg[2].No_C_STORE_TID.direct_en_carry                                |microblaze_v10_0_1_carry_and_610                                    |     2|
|1153  |                  MUXCY_I                                                                           |microblaze_v10_0_1_MB_MUXCY_674                                     |     2|
|1154  |                \Lookup_Shadow_Reg[2].Using_Extra_Carry.MUXCY_EXTRA_I                               |microblaze_v10_0_1_MB_MUXCY_611                                     |     1|
|1155  |                \Lookup_Shadow_Reg[3].No_C_STORE_TID.Mask_bits_compare                              |carry_compare_mask__parameterized22                                 |    28|
|1156  |                  \The_Compare[0].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_646                                    |     2|
|1157  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_673                                     |     2|
|1158  |                  \The_Compare[10].carry_and_I1                                                     |microblaze_v10_0_1_carry_and_647                                    |     2|
|1159  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_672                                     |     2|
|1160  |                  \The_Compare[11].carry_and_I1                                                     |microblaze_v10_0_1_carry_and_648                                    |     2|
|1161  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_671                                     |     2|
|1162  |                  \The_Compare[12].carry_and_I1                                                     |microblaze_v10_0_1_carry_and_649                                    |     2|
|1163  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_670                                     |     2|
|1164  |                  \The_Compare[13].carry_and_I1                                                     |microblaze_v10_0_1_carry_and_650                                    |     2|
|1165  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_669                                     |     2|
|1166  |                  \The_Compare[1].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_651                                    |     2|
|1167  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_668                                     |     2|
|1168  |                  \The_Compare[2].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_652                                    |     2|
|1169  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_667                                     |     2|
|1170  |                  \The_Compare[3].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_653                                    |     2|
|1171  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_666                                     |     2|
|1172  |                  \The_Compare[4].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_654                                    |     2|
|1173  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_665                                     |     2|
|1174  |                  \The_Compare[5].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_655                                    |     2|
|1175  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_664                                     |     2|
|1176  |                  \The_Compare[6].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_656                                    |     2|
|1177  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_663                                     |     2|
|1178  |                  \The_Compare[7].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_657                                    |     2|
|1179  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_662                                     |     2|
|1180  |                  \The_Compare[8].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_658                                    |     2|
|1181  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_661                                     |     2|
|1182  |                  \The_Compare[9].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_659                                    |     2|
|1183  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_660                                     |     2|
|1184  |                \Lookup_Shadow_Reg[3].No_C_STORE_TID.direct_compare                                 |carry_compare_612                                                   |     6|
|1185  |                  \The_Compare[0].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_640                                    |     2|
|1186  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_645                                     |     2|
|1187  |                  \The_Compare[1].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_641                                    |     2|
|1188  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_644                                     |     2|
|1189  |                  \The_Compare[2].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_642                                    |     2|
|1190  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_643                                     |     2|
|1191  |                \Lookup_Shadow_Reg[3].No_C_STORE_TID.direct_en_carry                                |microblaze_v10_0_1_carry_and_613                                    |    32|
|1192  |                  MUXCY_I                                                                           |microblaze_v10_0_1_MB_MUXCY_639                                     |    32|
|1193  |                \Lookup_Shadow_Reg[3].Using_Extra_Carry.MUXCY_EXTRA_I                               |microblaze_v10_0_1_MB_MUXCY_614                                     |     1|
|1194  |                \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[0].TLBLO_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7                                         |     1|
|1195  |                \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[10].TLBLO_Mux_MUXF7                          |microblaze_v10_0_1_MB_MUXF7_615                                     |     1|
|1196  |                \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[11].TLBLO_Mux_MUXF7                          |microblaze_v10_0_1_MB_MUXF7_616                                     |     1|
|1197  |                \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[12].TLBLO_Mux_MUXF7                          |microblaze_v10_0_1_MB_MUXF7_617                                     |     1|
|1198  |                \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[13].TLBLO_Mux_MUXF7                          |microblaze_v10_0_1_MB_MUXF7_618                                     |     1|
|1199  |                \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[14].TLBLO_Mux_MUXF7                          |microblaze_v10_0_1_MB_MUXF7_619                                     |     1|
|1200  |                \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[15].TLBLO_Mux_MUXF7                          |microblaze_v10_0_1_MB_MUXF7_620                                     |     1|
|1201  |                \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[16].TLBLO_Mux_MUXF7                          |microblaze_v10_0_1_MB_MUXF7_621                                     |     1|
|1202  |                \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[17].TLBLO_Mux_MUXF7                          |microblaze_v10_0_1_MB_MUXF7_622                                     |     1|
|1203  |                \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[18].TLBLO_Mux_MUXF7                          |microblaze_v10_0_1_MB_MUXF7_623                                     |     1|
|1204  |                \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[19].TLBLO_Mux_MUXF7                          |microblaze_v10_0_1_MB_MUXF7_624                                     |     1|
|1205  |                \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[1].TLBLO_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_625                                     |     1|
|1206  |                \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[20].TLBLO_Mux_MUXF7                          |microblaze_v10_0_1_MB_MUXF7_626                                     |     1|
|1207  |                \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[21].TLBLO_Mux_MUXF7                          |microblaze_v10_0_1_MB_MUXF7_627                                     |     1|
|1208  |                \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[22].TLBLO_Mux_MUXF7                          |microblaze_v10_0_1_MB_MUXF7_628                                     |     1|
|1209  |                \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[23].TLBLO_Mux_MUXF7                          |microblaze_v10_0_1_MB_MUXF7_629                                     |     3|
|1210  |                \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[24].TLBLO_Mux_MUXF7                          |microblaze_v10_0_1_MB_MUXF7_630                                     |     1|
|1211  |                \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[2].TLBLO_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_631                                     |     1|
|1212  |                \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[3].TLBLO_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_632                                     |     1|
|1213  |                \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[4].TLBLO_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_633                                     |     1|
|1214  |                \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[5].TLBLO_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_634                                     |     1|
|1215  |                \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[6].TLBLO_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_635                                     |     1|
|1216  |                \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[7].TLBLO_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_636                                     |     1|
|1217  |                \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[8].TLBLO_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_637                                     |     1|
|1218  |                \Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[9].TLBLO_Mux_MUXF7                           |microblaze_v10_0_1_MB_MUXF7_638                                     |     1|
|1219  |              \Using_TLBS.ITLB_I                                                                    |MMU_TLB                                                             |   261|
|1220  |                \Lookup_Shadow_Reg[0].No_C_STORE_TID.Mask_bits_compare                              |carry_compare_mask__parameterized12                                 |    28|
|1221  |                  \The_Compare[0].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_575                                    |     2|
|1222  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_602                                     |     2|
|1223  |                  \The_Compare[10].carry_and_I1                                                     |microblaze_v10_0_1_carry_and_576                                    |     2|
|1224  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_601                                     |     2|
|1225  |                  \The_Compare[11].carry_and_I1                                                     |microblaze_v10_0_1_carry_and_577                                    |     2|
|1226  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_600                                     |     2|
|1227  |                  \The_Compare[12].carry_and_I1                                                     |microblaze_v10_0_1_carry_and_578                                    |     2|
|1228  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_599                                     |     2|
|1229  |                  \The_Compare[13].carry_and_I1                                                     |microblaze_v10_0_1_carry_and_579                                    |     2|
|1230  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_598                                     |     2|
|1231  |                  \The_Compare[1].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_580                                    |     2|
|1232  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_597                                     |     2|
|1233  |                  \The_Compare[2].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_581                                    |     2|
|1234  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_596                                     |     2|
|1235  |                  \The_Compare[3].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_582                                    |     2|
|1236  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_595                                     |     2|
|1237  |                  \The_Compare[4].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_583                                    |     2|
|1238  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_594                                     |     2|
|1239  |                  \The_Compare[5].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_584                                    |     2|
|1240  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_593                                     |     2|
|1241  |                  \The_Compare[6].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_585                                    |     2|
|1242  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_592                                     |     2|
|1243  |                  \The_Compare[7].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_586                                    |     2|
|1244  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_591                                     |     2|
|1245  |                  \The_Compare[8].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_587                                    |     2|
|1246  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_590                                     |     2|
|1247  |                  \The_Compare[9].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_588                                    |     2|
|1248  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_589                                     |     2|
|1249  |                \Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_compare                                 |carry_compare_527                                                   |     5|
|1250  |                  \The_Compare[0].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_569                                    |     2|
|1251  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_574                                     |     2|
|1252  |                  \The_Compare[1].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_570                                    |     2|
|1253  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_573                                     |     2|
|1254  |                  \The_Compare[2].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_571                                    |     1|
|1255  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_572                                     |     1|
|1256  |                \Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_en_carry                                |microblaze_v10_0_1_carry_and_528                                    |     3|
|1257  |                  MUXCY_I                                                                           |microblaze_v10_0_1_MB_MUXCY_568                                     |     3|
|1258  |                \Lookup_Shadow_Reg[0].Using_Extra_Carry.MUXCY_EXTRA_I                               |microblaze_v10_0_1_MB_MUXCY_529                                     |     1|
|1259  |                \Lookup_Shadow_Reg[1].No_C_STORE_TID.Mask_bits_compare                              |carry_compare_mask__parameterized14                                 |    28|
|1260  |                  \The_Compare[0].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_540                                    |     2|
|1261  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_567                                     |     2|
|1262  |                  \The_Compare[10].carry_and_I1                                                     |microblaze_v10_0_1_carry_and_541                                    |     2|
|1263  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_566                                     |     2|
|1264  |                  \The_Compare[11].carry_and_I1                                                     |microblaze_v10_0_1_carry_and_542                                    |     2|
|1265  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_565                                     |     2|
|1266  |                  \The_Compare[12].carry_and_I1                                                     |microblaze_v10_0_1_carry_and_543                                    |     2|
|1267  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_564                                     |     2|
|1268  |                  \The_Compare[13].carry_and_I1                                                     |microblaze_v10_0_1_carry_and_544                                    |     2|
|1269  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_563                                     |     2|
|1270  |                  \The_Compare[1].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_545                                    |     2|
|1271  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_562                                     |     2|
|1272  |                  \The_Compare[2].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_546                                    |     2|
|1273  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_561                                     |     2|
|1274  |                  \The_Compare[3].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_547                                    |     2|
|1275  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_560                                     |     2|
|1276  |                  \The_Compare[4].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_548                                    |     2|
|1277  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_559                                     |     2|
|1278  |                  \The_Compare[5].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_549                                    |     2|
|1279  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_558                                     |     2|
|1280  |                  \The_Compare[6].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_550                                    |     2|
|1281  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_557                                     |     2|
|1282  |                  \The_Compare[7].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_551                                    |     2|
|1283  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_556                                     |     2|
|1284  |                  \The_Compare[8].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_552                                    |     2|
|1285  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_555                                     |     2|
|1286  |                  \The_Compare[9].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_553                                    |     2|
|1287  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_554                                     |     2|
|1288  |                \Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare                                 |carry_compare_530                                                   |     5|
|1289  |                  \The_Compare[0].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_534                                    |     2|
|1290  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_539                                     |     2|
|1291  |                  \The_Compare[1].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_535                                    |     2|
|1292  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_538                                     |     2|
|1293  |                  \The_Compare[2].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_536                                    |     1|
|1294  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_537                                     |     1|
|1295  |                \Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_en_carry                                |microblaze_v10_0_1_carry_and_531                                    |    78|
|1296  |                  MUXCY_I                                                                           |microblaze_v10_0_1_MB_MUXCY_533                                     |    78|
|1297  |                \Lookup_Shadow_Reg[1].Using_Extra_Carry.MUXCY_EXTRA_I                               |microblaze_v10_0_1_MB_MUXCY_532                                     |     1|
|1298  |              \Using_TLBS.UTLB_I                                                                    |MMU_UTLB                                                            |   387|
|1299  |                Hit_DirectA_carry                                                                   |microblaze_v10_0_1_carry_and_422                                    |     2|
|1300  |                  MUXCY_I                                                                           |microblaze_v10_0_1_MB_MUXCY_526                                     |     2|
|1301  |                Hit_DirectB_carry                                                                   |microblaze_v10_0_1_carry_and_423                                    |     8|
|1302  |                  MUXCY_I                                                                           |microblaze_v10_0_1_MB_MUXCY_525                                     |     8|
|1303  |                MMU_UTLB_RAM_I                                                                      |MMU_UTLB_RAM                                                        |   178|
|1304  |                eqa1_carry_compare                                                                  |carry_compare                                                       |     3|
|1305  |                  \The_Compare[0].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_519                                    |     1|
|1306  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_524                                     |     1|
|1307  |                  \The_Compare[1].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_520                                    |     1|
|1308  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_523                                     |     1|
|1309  |                  \The_Compare[2].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_521                                    |     1|
|1310  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_522                                     |     1|
|1311  |                eqa1_carry_compare_mask                                                             |carry_compare_mask                                                  |     4|
|1312  |                  \The_Compare[0].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_511                                    |     1|
|1313  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_518                                     |     1|
|1314  |                  \The_Compare[1].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_512                                    |     1|
|1315  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_517                                     |     1|
|1316  |                  \The_Compare[2].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_513                                    |     1|
|1317  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_516                                     |     1|
|1318  |                  \The_Compare[3].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_514                                    |     1|
|1319  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_515                                     |     1|
|1320  |                eqa2_carry_compare_mask_I1                                                          |carry_compare_mask__parameterized5                                  |    15|
|1321  |                  \The_Compare[0].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_495                                    |     8|
|1322  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_510                                     |     8|
|1323  |                  \The_Compare[1].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_496                                    |     1|
|1324  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_509                                     |     1|
|1325  |                  \The_Compare[2].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_497                                    |     1|
|1326  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_508                                     |     1|
|1327  |                  \The_Compare[3].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_498                                    |     1|
|1328  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_507                                     |     1|
|1329  |                  \The_Compare[4].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_499                                    |     1|
|1330  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_506                                     |     1|
|1331  |                  \The_Compare[5].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_500                                    |     1|
|1332  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_505                                     |     1|
|1333  |                  \The_Compare[6].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_501                                    |     1|
|1334  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_504                                     |     1|
|1335  |                  \The_Compare[7].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_502                                    |     1|
|1336  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_503                                     |     1|
|1337  |                eqa3_carry_compare_mask_I1                                                          |carry_compare_mask__parameterized1                                  |     2|
|1338  |                  \The_Compare[0].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_491                                    |     1|
|1339  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_494                                     |     1|
|1340  |                  \The_Compare[1].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_492                                    |     1|
|1341  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_493                                     |     1|
|1342  |                eqapid_carry_compare_mask_I1                                                        |carry_compare_mask__parameterized3                                  |     8|
|1343  |                  \The_Compare[0].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_475                                    |     1|
|1344  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_490                                     |     1|
|1345  |                  \The_Compare[1].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_476                                    |     1|
|1346  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_489                                     |     1|
|1347  |                  \The_Compare[2].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_477                                    |     1|
|1348  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_488                                     |     1|
|1349  |                  \The_Compare[3].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_478                                    |     1|
|1350  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_487                                     |     1|
|1351  |                  \The_Compare[4].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_479                                    |     1|
|1352  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_486                                     |     1|
|1353  |                  \The_Compare[5].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_480                                    |     1|
|1354  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_485                                     |     1|
|1355  |                  \The_Compare[6].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_481                                    |     1|
|1356  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_484                                     |     1|
|1357  |                  \The_Compare[7].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_482                                    |     1|
|1358  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_483                                     |     1|
|1359  |                eqb1_carry_compare                                                                  |carry_compare__parameterized1                                       |     2|
|1360  |                  \The_Compare[0].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_471                                    |     1|
|1361  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_474                                     |     1|
|1362  |                  \The_Compare[1].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_472                                    |     1|
|1363  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_473                                     |     1|
|1364  |                eqb2_carry_compare                                                                  |carry_compare__parameterized3                                       |     1|
|1365  |                  \The_Compare[0].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_469                                    |     1|
|1366  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_470                                     |     1|
|1367  |                eqb2_carry_compare_mask                                                             |carry_compare_mask_424                                              |    19|
|1368  |                  \The_Compare[0].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_461                                    |    16|
|1369  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_468                                     |    16|
|1370  |                  \The_Compare[1].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_462                                    |     1|
|1371  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_467                                     |     1|
|1372  |                  \The_Compare[2].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_463                                    |     1|
|1373  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_466                                     |     1|
|1374  |                  \The_Compare[3].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_464                                    |     1|
|1375  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_465                                     |     1|
|1376  |                eqb3_carry_compare_mask_I1                                                          |carry_compare_mask__parameterized7                                  |    10|
|1377  |                  \The_Compare[0].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_441                                    |     1|
|1378  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_460                                     |     1|
|1379  |                  \The_Compare[1].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_442                                    |     1|
|1380  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_459                                     |     1|
|1381  |                  \The_Compare[2].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_443                                    |     1|
|1382  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_458                                     |     1|
|1383  |                  \The_Compare[3].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_444                                    |     1|
|1384  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_457                                     |     1|
|1385  |                  \The_Compare[4].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_445                                    |     1|
|1386  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_456                                     |     1|
|1387  |                  \The_Compare[5].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_446                                    |     1|
|1388  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_455                                     |     1|
|1389  |                  \The_Compare[6].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_447                                    |     1|
|1390  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_454                                     |     1|
|1391  |                  \The_Compare[7].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_448                                    |     1|
|1392  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_453                                     |     1|
|1393  |                  \The_Compare[8].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_449                                    |     1|
|1394  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_452                                     |     1|
|1395  |                  \The_Compare[9].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_450                                    |     1|
|1396  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_451                                     |     1|
|1397  |                eqbpid_carry_compare_mask_I1                                                        |carry_compare_mask__parameterized9                                  |     8|
|1398  |                  \The_Compare[0].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_425                                    |     1|
|1399  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_440                                     |     1|
|1400  |                  \The_Compare[1].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_426                                    |     1|
|1401  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_439                                     |     1|
|1402  |                  \The_Compare[2].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_427                                    |     1|
|1403  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_438                                     |     1|
|1404  |                  \The_Compare[3].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_428                                    |     1|
|1405  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_437                                     |     1|
|1406  |                  \The_Compare[4].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_429                                    |     1|
|1407  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_436                                     |     1|
|1408  |                  \The_Compare[5].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_430                                    |     1|
|1409  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_435                                     |     1|
|1410  |                  \The_Compare[6].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_431                                    |     1|
|1411  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_434                                     |     1|
|1412  |                  \The_Compare[7].carry_and_I1                                                      |microblaze_v10_0_1_carry_and_432                                    |     1|
|1413  |                    MUXCY_I                                                                         |microblaze_v10_0_1_MB_MUXCY_433                                     |     1|
|1414  |            \Use_DBUS.DAXI_Interface_I1                                                             |DAXI_interface                                                      |    82|
|1415  |            \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                               |MB_AND2B1L                                                          |     1|
|1416  |            \Use_Debug_Logic.Master_Core.Debug_Perf                                                 |Debug                                                               |   458|
|1417  |              \Serial_Dbg_Intf.SRL16E_1                                                             |microblaze_v10_0_1_MB_SRL16E                                        |     1|
|1418  |              \Serial_Dbg_Intf.SRL16E_2                                                             |microblaze_v10_0_1_MB_SRL16E__parameterized0                        |     1|
|1419  |              \Serial_Dbg_Intf.SRL16E_3                                                             |microblaze_v10_0_1_MB_SRL16E__parameterized9                        |     1|
|1420  |              \Serial_Dbg_Intf.SRL16E_4                                                             |microblaze_v10_0_1_MB_SRL16E__parameterized10                       |     3|
|1421  |              \Serial_Dbg_Intf.SRL16E_7                                                             |microblaze_v10_0_1_MB_SRL16E__parameterized13                       |     1|
|1422  |              \Serial_Dbg_Intf.SRL16E_8                                                             |microblaze_v10_0_1_MB_SRL16E__parameterized14                       |     2|
|1423  |              \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                |microblaze_v10_0_1_MB_SRL16E__parameterized1                        |     1|
|1424  |              \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                |microblaze_v10_0_1_MB_SRL16E__parameterized2                        |     7|
|1425  |              \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                                |microblaze_v10_0_1_MB_SRL16E__parameterized3                        |     1|
|1426  |              \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                |microblaze_v10_0_1_MB_SRL16E__parameterized4                        |     1|
|1427  |              \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                |microblaze_v10_0_1_MB_SRL16E__parameterized5                        |     1|
|1428  |              \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                |microblaze_v10_0_1_MB_SRL16E__parameterized6                        |     2|
|1429  |              \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                                |microblaze_v10_0_1_MB_SRL16E__parameterized7                        |     1|
|1430  |              \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                |microblaze_v10_0_1_MB_SRL16E__parameterized8                        |     1|
|1431  |              \Serial_Dbg_Intf.Use_PVR_Full.SRL16E_5                                                |microblaze_v10_0_1_MB_SRL16E__parameterized11                       |     1|
|1432  |              \Serial_Dbg_Intf.Use_PVR_Full.SRL16E_6                                                |microblaze_v10_0_1_MB_SRL16E__parameterized12                       |     1|
|1433  |              \Serial_Dbg_Intf.sync_dbg_brk_hit                                                     |mb_sync_bit__parameterized37                                        |     1|
|1434  |              \Serial_Dbg_Intf.sync_dbg_hit                                                         |mb_sync_vec                                                         |     1|
|1435  |                \sync_bits[0].sync_bit                                                              |mb_sync_bit__parameterized3                                         |     1|
|1436  |              \Serial_Dbg_Intf.sync_dbg_wakeup                                                      |mb_sync_bit__parameterized47                                        |     3|
|1437  |              \Serial_Dbg_Intf.sync_pause                                                           |mb_sync_bit__parameterized45                                        |     2|
|1438  |              \Serial_Dbg_Intf.sync_running_clock                                                   |mb_sync_bit__parameterized39                                        |     1|
|1439  |              \Serial_Dbg_Intf.sync_sample                                                          |mb_sync_vec__parameterized1                                         |    29|
|1440  |                \sync_bits[0].sync_bit                                                              |mb_sync_bit_412                                                     |     3|
|1441  |                \sync_bits[1].sync_bit                                                              |mb_sync_bit_413                                                     |     3|
|1442  |                \sync_bits[2].sync_bit                                                              |mb_sync_bit_414                                                     |     3|
|1443  |                \sync_bits[3].sync_bit                                                              |mb_sync_bit_415                                                     |     3|
|1444  |                \sync_bits[4].sync_bit                                                              |mb_sync_bit_416                                                     |     3|
|1445  |                \sync_bits[5].sync_bit                                                              |mb_sync_bit_417                                                     |     4|
|1446  |                \sync_bits[6].sync_bit                                                              |mb_sync_bit_418                                                     |     3|
|1447  |                \sync_bits[7].sync_bit                                                              |mb_sync_bit_419                                                     |     3|
|1448  |                \sync_bits[8].sync_bit                                                              |mb_sync_bit_420                                                     |     2|
|1449  |                \sync_bits[9].sync_bit                                                              |mb_sync_bit_421                                                     |     2|
|1450  |              \Serial_Dbg_Intf.sync_sleep                                                           |mb_sync_bit__parameterized43                                        |     1|
|1451  |              \Serial_Dbg_Intf.sync_stop_CPU                                                        |mb_sync_bit__parameterized35                                        |     1|
|1452  |              \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                 |address_hit                                                         |    23|
|1453  |                \Compare[0].MUXCY_I                                                                 |microblaze_v10_0_1_MB_MUXCY_396                                     |     1|
|1454  |                \Compare[0].SRLC16E_I                                                               |MB_SRLC16E                                                          |     3|
|1455  |                \Compare[1].MUXCY_I                                                                 |microblaze_v10_0_1_MB_MUXCY_397                                     |     1|
|1456  |                \Compare[1].SRLC16E_I                                                               |MB_SRLC16E_398                                                      |     1|
|1457  |                \Compare[2].MUXCY_I                                                                 |microblaze_v10_0_1_MB_MUXCY_399                                     |     1|
|1458  |                \Compare[2].SRLC16E_I                                                               |MB_SRLC16E_400                                                      |     1|
|1459  |                \Compare[3].MUXCY_I                                                                 |microblaze_v10_0_1_MB_MUXCY_401                                     |     1|
|1460  |                \Compare[3].SRLC16E_I                                                               |MB_SRLC16E_402                                                      |     1|
|1461  |                \Compare[4].MUXCY_I                                                                 |microblaze_v10_0_1_MB_MUXCY_403                                     |     1|
|1462  |                \Compare[4].SRLC16E_I                                                               |MB_SRLC16E_404                                                      |     1|
|1463  |                \Compare[5].MUXCY_I                                                                 |microblaze_v10_0_1_MB_MUXCY_405                                     |     1|
|1464  |                \Compare[5].SRLC16E_I                                                               |MB_SRLC16E_406                                                      |     1|
|1465  |                \Compare[6].MUXCY_I                                                                 |microblaze_v10_0_1_MB_MUXCY_407                                     |     1|
|1466  |                \Compare[6].SRLC16E_I                                                               |MB_SRLC16E_408                                                      |     1|
|1467  |                \Compare[7].MUXCY_I                                                                 |microblaze_v10_0_1_MB_MUXCY_409                                     |     1|
|1468  |                \Compare[7].SRLC16E_I                                                               |MB_SRLC16E_410                                                      |     1|
|1469  |                \The_First_BreakPoints.MUXCY_Post                                                   |microblaze_v10_0_1_MB_MUXCY_411                                     |     5|
|1470  |              sync_trig_ack_in_0                                                                    |mb_sync_bit__parameterized59                                        |     2|
|1471  |              sync_trig_out_0                                                                       |mb_sync_bit__parameterized61                                        |     4|
|1472  |            \Using_DCache.Using_WriteThrough.DCache_I1                                              |DCache_gti                                                          |   634|
|1473  |              DATA_RAM_Module                                                                       |RAM_Module__parameterized1                                          |     8|
|1474  |                \Using_B36_S4.The_BRAMs[0].RAMB36_I1                                                |MB_RAMB36__parameterized2                                           |     1|
|1475  |                \Using_B36_S4.The_BRAMs[1].RAMB36_I1                                                |MB_RAMB36__parameterized4                                           |     1|
|1476  |                \Using_B36_S4.The_BRAMs[2].RAMB36_I1                                                |MB_RAMB36__parameterized6                                           |     1|
|1477  |                \Using_B36_S4.The_BRAMs[3].RAMB36_I1                                                |MB_RAMB36__parameterized8                                           |     1|
|1478  |                \Using_B36_S4.The_BRAMs[4].RAMB36_I1                                                |MB_RAMB36__parameterized10                                          |     1|
|1479  |                \Using_B36_S4.The_BRAMs[5].RAMB36_I1                                                |MB_RAMB36__parameterized12                                          |     1|
|1480  |                \Using_B36_S4.The_BRAMs[6].RAMB36_I1                                                |MB_RAMB36__parameterized14                                          |     1|
|1481  |                \Using_B36_S4.The_BRAMs[7].RAMB36_I1                                                |MB_RAMB36__parameterized16                                          |     1|
|1482  |              \Gen_WE[0].SUM_I                                                                      |MB_LUT4__parameterized65                                            |     1|
|1483  |              \Gen_WE[1].SUM_I                                                                      |MB_LUT4__parameterized67                                            |     1|
|1484  |              \Gen_WE[2].SUM_I                                                                      |MB_LUT4__parameterized69                                            |     1|
|1485  |              \Gen_WE[3].SUM_I                                                                      |MB_LUT4__parameterized71                                            |     1|
|1486  |              TAG_RAM_Module                                                                        |RAM_Module                                                          |    16|
|1487  |                \Using_B36_S18.The_BRAMs[0].RAMB36_I1                                               |MB_RAMB36                                                           |    12|
|1488  |                \Using_B36_S18.The_BRAMs[1].RAMB36_I1                                               |MB_RAMB36_395                                                       |     4|
|1489  |              \Use_XX_Accesses3.xx_access_read_miss                                                 |microblaze_v10_0_1_carry_or_234                                     |     7|
|1490  |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_394                                     |     7|
|1491  |              \Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or                                 |microblaze_v10_0_1_carry_or_235                                     |     2|
|1492  |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_393                                     |     2|
|1493  |              \Using_Latch_AS_Logic_1.AND2B1L_I1                                                    |MB_AND2B1L_236                                                      |     2|
|1494  |              \Using_Latch_AS_Logic_3.AND2B1L_I1                                                    |MB_AND2B1L_237                                                      |     3|
|1495  |              \Using_New_CacheInterface_for_AXI.Cache_Interface_I1                                  |Cache_Interface                                                     |   382|
|1496  |                \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                                  |MB_FDSE                                                             |     2|
|1497  |                \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                                   |microblaze_v10_0_1_MB_LUT6__parameterized83                         |     1|
|1498  |                \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                                  |MB_FDSE_389                                                         |     4|
|1499  |                \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                                   |microblaze_v10_0_1_MB_LUT6__parameterized84                         |     1|
|1500  |                \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                                  |MB_FDSE_390                                                         |     4|
|1501  |                \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                                   |microblaze_v10_0_1_MB_LUT6__parameterized85                         |     1|
|1502  |                \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                                  |MB_FDSE_391                                                         |     4|
|1503  |                \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                                   |microblaze_v10_0_1_MB_LUT6__parameterized86                         |     2|
|1504  |                \Using_AXI.Use_AXI_Write.exist_bit_FDRE                                             |microblaze_v10_0_1_MB_FDRE_392                                      |    16|
|1505  |                \Using_AXI.Use_AXI_Write.exist_bit_LUT                                              |microblaze_v10_0_1_MB_LUT6__parameterized87                         |     1|
|1506  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem                            |MB_RAM16X1D                                                         |     1|
|1507  |                Retarget                                                                            |MB_RAM32X1D_388                                                     |     1|
|1508  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem                           |MB_RAM16X1D_238                                                     |     1|
|1509  |                Retarget                                                                            |MB_RAM32X1D_387                                                     |     1|
|1510  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem                           |MB_RAM16X1D_239                                                     |     1|
|1511  |                Retarget                                                                            |MB_RAM32X1D_386                                                     |     1|
|1512  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem                           |MB_RAM16X1D_240                                                     |     1|
|1513  |                Retarget                                                                            |MB_RAM32X1D_385                                                     |     1|
|1514  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem                           |MB_RAM16X1D_241                                                     |     1|
|1515  |                Retarget                                                                            |MB_RAM32X1D_384                                                     |     1|
|1516  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[14].Copy_Mem                           |MB_RAM16X1D_242                                                     |     1|
|1517  |                Retarget                                                                            |MB_RAM32X1D_383                                                     |     1|
|1518  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[15].Copy_Mem                           |MB_RAM16X1D_243                                                     |     1|
|1519  |                Retarget                                                                            |MB_RAM32X1D_382                                                     |     1|
|1520  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem                           |MB_RAM16X1D_244                                                     |     1|
|1521  |                Retarget                                                                            |MB_RAM32X1D_381                                                     |     1|
|1522  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[17].Copy_Mem                           |MB_RAM16X1D_245                                                     |     1|
|1523  |                Retarget                                                                            |MB_RAM32X1D_380                                                     |     1|
|1524  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[18].Copy_Mem                           |MB_RAM16X1D_246                                                     |     1|
|1525  |                Retarget                                                                            |MB_RAM32X1D_379                                                     |     1|
|1526  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[19].Copy_Mem                           |MB_RAM16X1D_247                                                     |     1|
|1527  |                Retarget                                                                            |MB_RAM32X1D_378                                                     |     1|
|1528  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[1].Copy_Mem                            |MB_RAM16X1D_248                                                     |     1|
|1529  |                Retarget                                                                            |MB_RAM32X1D_377                                                     |     1|
|1530  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem                           |MB_RAM16X1D_249                                                     |     1|
|1531  |                Retarget                                                                            |MB_RAM32X1D_376                                                     |     1|
|1532  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem                           |MB_RAM16X1D_250                                                     |     1|
|1533  |                Retarget                                                                            |MB_RAM32X1D_375                                                     |     1|
|1534  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem                           |MB_RAM16X1D_251                                                     |     1|
|1535  |                Retarget                                                                            |MB_RAM32X1D_374                                                     |     1|
|1536  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem                           |MB_RAM16X1D_252                                                     |     1|
|1537  |                Retarget                                                                            |MB_RAM32X1D_373                                                     |     1|
|1538  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem                           |MB_RAM16X1D_253                                                     |     1|
|1539  |                Retarget                                                                            |MB_RAM32X1D_372                                                     |     1|
|1540  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem                           |MB_RAM16X1D_254                                                     |     1|
|1541  |                Retarget                                                                            |MB_RAM32X1D_371                                                     |     1|
|1542  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem                           |MB_RAM16X1D_255                                                     |     1|
|1543  |                Retarget                                                                            |MB_RAM32X1D_370                                                     |     1|
|1544  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem                           |MB_RAM16X1D_256                                                     |     1|
|1545  |                Retarget                                                                            |MB_RAM32X1D_369                                                     |     1|
|1546  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[28].Copy_Mem                           |MB_RAM16X1D_257                                                     |     1|
|1547  |                Retarget                                                                            |MB_RAM32X1D_368                                                     |     1|
|1548  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[29].Copy_Mem                           |MB_RAM16X1D_258                                                     |     1|
|1549  |                Retarget                                                                            |MB_RAM32X1D_367                                                     |     1|
|1550  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem                            |MB_RAM16X1D_259                                                     |     1|
|1551  |                Retarget                                                                            |MB_RAM32X1D_366                                                     |     1|
|1552  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem                           |MB_RAM16X1D_260                                                     |     1|
|1553  |                Retarget                                                                            |MB_RAM32X1D_365                                                     |     1|
|1554  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem                           |MB_RAM16X1D_261                                                     |     1|
|1555  |                Retarget                                                                            |MB_RAM32X1D_364                                                     |     1|
|1556  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[3].Copy_Mem                            |MB_RAM16X1D_262                                                     |     1|
|1557  |                Retarget                                                                            |MB_RAM32X1D_363                                                     |     1|
|1558  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem                            |MB_RAM16X1D_263                                                     |     1|
|1559  |                Retarget                                                                            |MB_RAM32X1D_362                                                     |     1|
|1560  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[5].Copy_Mem                            |MB_RAM16X1D_264                                                     |     1|
|1561  |                Retarget                                                                            |MB_RAM32X1D_361                                                     |     1|
|1562  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[6].Copy_Mem                            |MB_RAM16X1D_265                                                     |     1|
|1563  |                Retarget                                                                            |MB_RAM32X1D_360                                                     |     1|
|1564  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[7].Copy_Mem                            |MB_RAM16X1D_266                                                     |     1|
|1565  |                Retarget                                                                            |MB_RAM32X1D_359                                                     |     1|
|1566  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[8].Copy_Mem                            |MB_RAM16X1D_267                                                     |     1|
|1567  |                Retarget                                                                            |MB_RAM32X1D_358                                                     |     1|
|1568  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[9].Copy_Mem                            |MB_RAM16X1D_268                                                     |     1|
|1569  |                Retarget                                                                            |MB_RAM32X1D                                                         |     1|
|1570  |              \WB_DCache_Valid_Read_data_Mux[0].Gen_Instr_DFF                                       |MB_FDR                                                              |     1|
|1571  |              \WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5                                     |MB_LUT5                                                             |     1|
|1572  |              \WB_DCache_Valid_Read_data_Mux[10].Gen_Instr_DFF                                      |MB_FDR_269                                                          |     1|
|1573  |              \WB_DCache_Valid_Read_data_Mux[10].Mux_Select_LUT5                                    |MB_LUT5_270                                                         |     1|
|1574  |              \WB_DCache_Valid_Read_data_Mux[11].Gen_Instr_DFF                                      |MB_FDR_271                                                          |     1|
|1575  |              \WB_DCache_Valid_Read_data_Mux[11].Mux_Select_LUT5                                    |MB_LUT5_272                                                         |     1|
|1576  |              \WB_DCache_Valid_Read_data_Mux[12].Gen_Instr_DFF                                      |MB_FDR_273                                                          |     1|
|1577  |              \WB_DCache_Valid_Read_data_Mux[12].Mux_Select_LUT5                                    |MB_LUT5_274                                                         |     1|
|1578  |              \WB_DCache_Valid_Read_data_Mux[13].Gen_Instr_DFF                                      |MB_FDR_275                                                          |     1|
|1579  |              \WB_DCache_Valid_Read_data_Mux[13].Mux_Select_LUT5                                    |MB_LUT5_276                                                         |     1|
|1580  |              \WB_DCache_Valid_Read_data_Mux[14].Gen_Instr_DFF                                      |MB_FDR_277                                                          |     1|
|1581  |              \WB_DCache_Valid_Read_data_Mux[14].Mux_Select_LUT5                                    |MB_LUT5_278                                                         |     1|
|1582  |              \WB_DCache_Valid_Read_data_Mux[15].Gen_Instr_DFF                                      |MB_FDR_279                                                          |     1|
|1583  |              \WB_DCache_Valid_Read_data_Mux[15].Mux_Select_LUT5                                    |MB_LUT5_280                                                         |     1|
|1584  |              \WB_DCache_Valid_Read_data_Mux[16].Gen_Instr_DFF                                      |MB_FDR_281                                                          |     1|
|1585  |              \WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5                                    |MB_LUT5_282                                                         |     1|
|1586  |              \WB_DCache_Valid_Read_data_Mux[17].Gen_Instr_DFF                                      |MB_FDR_283                                                          |     1|
|1587  |              \WB_DCache_Valid_Read_data_Mux[17].Mux_Select_LUT5                                    |MB_LUT5_284                                                         |     1|
|1588  |              \WB_DCache_Valid_Read_data_Mux[18].Gen_Instr_DFF                                      |MB_FDR_285                                                          |     1|
|1589  |              \WB_DCache_Valid_Read_data_Mux[18].Mux_Select_LUT5                                    |MB_LUT5_286                                                         |     1|
|1590  |              \WB_DCache_Valid_Read_data_Mux[19].Gen_Instr_DFF                                      |MB_FDR_287                                                          |     1|
|1591  |              \WB_DCache_Valid_Read_data_Mux[19].Mux_Select_LUT5                                    |MB_LUT5_288                                                         |     1|
|1592  |              \WB_DCache_Valid_Read_data_Mux[1].Gen_Instr_DFF                                       |MB_FDR_289                                                          |     1|
|1593  |              \WB_DCache_Valid_Read_data_Mux[1].Mux_Select_LUT5                                     |MB_LUT5_290                                                         |     1|
|1594  |              \WB_DCache_Valid_Read_data_Mux[20].Gen_Instr_DFF                                      |MB_FDR_291                                                          |     1|
|1595  |              \WB_DCache_Valid_Read_data_Mux[20].Mux_Select_LUT5                                    |MB_LUT5_292                                                         |     1|
|1596  |              \WB_DCache_Valid_Read_data_Mux[21].Gen_Instr_DFF                                      |MB_FDR_293                                                          |     1|
|1597  |              \WB_DCache_Valid_Read_data_Mux[21].Mux_Select_LUT5                                    |MB_LUT5_294                                                         |     1|
|1598  |              \WB_DCache_Valid_Read_data_Mux[22].Gen_Instr_DFF                                      |MB_FDR_295                                                          |     1|
|1599  |              \WB_DCache_Valid_Read_data_Mux[22].Mux_Select_LUT5                                    |MB_LUT5_296                                                         |     1|
|1600  |              \WB_DCache_Valid_Read_data_Mux[23].Gen_Instr_DFF                                      |MB_FDR_297                                                          |     1|
|1601  |              \WB_DCache_Valid_Read_data_Mux[23].Mux_Select_LUT5                                    |MB_LUT5_298                                                         |     1|
|1602  |              \WB_DCache_Valid_Read_data_Mux[24].Gen_Instr_DFF                                      |MB_FDR_299                                                          |     1|
|1603  |              \WB_DCache_Valid_Read_data_Mux[24].Mux_Select_LUT5                                    |MB_LUT5_300                                                         |     1|
|1604  |              \WB_DCache_Valid_Read_data_Mux[25].Gen_Instr_DFF                                      |MB_FDR_301                                                          |     1|
|1605  |              \WB_DCache_Valid_Read_data_Mux[25].Mux_Select_LUT5                                    |MB_LUT5_302                                                         |     1|
|1606  |              \WB_DCache_Valid_Read_data_Mux[26].Gen_Instr_DFF                                      |MB_FDR_303                                                          |     1|
|1607  |              \WB_DCache_Valid_Read_data_Mux[26].Mux_Select_LUT5                                    |MB_LUT5_304                                                         |     1|
|1608  |              \WB_DCache_Valid_Read_data_Mux[27].Gen_Instr_DFF                                      |MB_FDR_305                                                          |     1|
|1609  |              \WB_DCache_Valid_Read_data_Mux[27].Mux_Select_LUT5                                    |MB_LUT5_306                                                         |     1|
|1610  |              \WB_DCache_Valid_Read_data_Mux[28].Gen_Instr_DFF                                      |MB_FDR_307                                                          |     1|
|1611  |              \WB_DCache_Valid_Read_data_Mux[28].Mux_Select_LUT5                                    |MB_LUT5_308                                                         |     1|
|1612  |              \WB_DCache_Valid_Read_data_Mux[29].Gen_Instr_DFF                                      |MB_FDR_309                                                          |     1|
|1613  |              \WB_DCache_Valid_Read_data_Mux[29].Mux_Select_LUT5                                    |MB_LUT5_310                                                         |     1|
|1614  |              \WB_DCache_Valid_Read_data_Mux[2].Gen_Instr_DFF                                       |MB_FDR_311                                                          |     1|
|1615  |              \WB_DCache_Valid_Read_data_Mux[2].Mux_Select_LUT5                                     |MB_LUT5_312                                                         |     1|
|1616  |              \WB_DCache_Valid_Read_data_Mux[30].Gen_Instr_DFF                                      |MB_FDR_313                                                          |     1|
|1617  |              \WB_DCache_Valid_Read_data_Mux[30].Mux_Select_LUT5                                    |MB_LUT5_314                                                         |     1|
|1618  |              \WB_DCache_Valid_Read_data_Mux[31].Gen_Instr_DFF                                      |MB_FDR_315                                                          |     1|
|1619  |              \WB_DCache_Valid_Read_data_Mux[31].Mux_Select_LUT5                                    |MB_LUT5_316                                                         |     1|
|1620  |              \WB_DCache_Valid_Read_data_Mux[3].Gen_Instr_DFF                                       |MB_FDR_317                                                          |     1|
|1621  |              \WB_DCache_Valid_Read_data_Mux[3].Mux_Select_LUT5                                     |MB_LUT5_318                                                         |     1|
|1622  |              \WB_DCache_Valid_Read_data_Mux[4].Gen_Instr_DFF                                       |MB_FDR_319                                                          |     1|
|1623  |              \WB_DCache_Valid_Read_data_Mux[4].Mux_Select_LUT5                                     |MB_LUT5_320                                                         |     1|
|1624  |              \WB_DCache_Valid_Read_data_Mux[5].Gen_Instr_DFF                                       |MB_FDR_321                                                          |     1|
|1625  |              \WB_DCache_Valid_Read_data_Mux[5].Mux_Select_LUT5                                     |MB_LUT5_322                                                         |     1|
|1626  |              \WB_DCache_Valid_Read_data_Mux[6].Gen_Instr_DFF                                       |MB_FDR_323                                                          |     1|
|1627  |              \WB_DCache_Valid_Read_data_Mux[6].Mux_Select_LUT5                                     |MB_LUT5_324                                                         |     1|
|1628  |              \WB_DCache_Valid_Read_data_Mux[7].Gen_Instr_DFF                                       |MB_FDR_325                                                          |     1|
|1629  |              \WB_DCache_Valid_Read_data_Mux[7].Mux_Select_LUT5                                     |MB_LUT5_326                                                         |     1|
|1630  |              \WB_DCache_Valid_Read_data_Mux[8].Gen_Instr_DFF                                       |MB_FDR_327                                                          |     1|
|1631  |              \WB_DCache_Valid_Read_data_Mux[8].Mux_Select_LUT5                                     |MB_LUT5_328                                                         |     1|
|1632  |              \WB_DCache_Valid_Read_data_Mux[9].Gen_Instr_DFF                                       |MB_FDR_329                                                          |     1|
|1633  |              \WB_DCache_Valid_Read_data_Mux[9].Mux_Select_LUT5                                     |MB_LUT5_330                                                         |     1|
|1634  |              cache_valid_bit_detect_I1                                                             |cache_valid_bit_detect                                              |     2|
|1635  |                \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                        |microblaze_v10_0_1_carry_and_356                                    |     2|
|1636  |                  MUXCY_I                                                                           |microblaze_v10_0_1_MB_MUXCY_357                                     |     2|
|1637  |              dcache_data_strobe_sel_carry_or_0                                                     |microblaze_v10_0_1_carry_or_331                                     |     1|
|1638  |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_355                                     |     1|
|1639  |              dcache_data_strobe_sel_carry_or_1                                                     |microblaze_v10_0_1_carry_or_332                                     |     1|
|1640  |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_354                                     |     1|
|1641  |              dcache_data_strobe_sel_carry_or_2                                                     |microblaze_v10_0_1_carry_or_333                                     |     2|
|1642  |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_353                                     |     2|
|1643  |              mem_read_cache_hit_carry_or                                                           |microblaze_v10_0_1_carry_or_334                                     |     3|
|1644  |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_352                                     |     3|
|1645  |              mem_read_cache_hit_direct_carry_and                                                   |microblaze_v10_0_1_carry_and_335                                    |     1|
|1646  |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_351                                     |     1|
|1647  |              mem_read_cache_miss_sel_carry_and                                                     |microblaze_v10_0_1_carry_and_336                                    |     2|
|1648  |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_350                                     |     2|
|1649  |              mem_tag_hit_comparator                                                                |comparator                                                          |     6|
|1650  |                \Comp_Carry_Chain[0].MUXCY_I                                                        |microblaze_v10_0_1_MB_MUXCY_344                                     |     1|
|1651  |                \Comp_Carry_Chain[1].MUXCY_I                                                        |microblaze_v10_0_1_MB_MUXCY_345                                     |     1|
|1652  |                \Comp_Carry_Chain[2].MUXCY_I                                                        |microblaze_v10_0_1_MB_MUXCY_346                                     |     1|
|1653  |                \Comp_Carry_Chain[3].MUXCY_I                                                        |microblaze_v10_0_1_MB_MUXCY_347                                     |     1|
|1654  |                \Comp_Carry_Chain[4].MUXCY_I                                                        |microblaze_v10_0_1_MB_MUXCY_348                                     |     1|
|1655  |                \Comp_Carry_Chain[5].MUXCY_I                                                        |microblaze_v10_0_1_MB_MUXCY_349                                     |     1|
|1656  |              mem_tag_miss_comparator                                                               |comparator_337                                                      |     7|
|1657  |                \Comp_Carry_Chain[0].MUXCY_I                                                        |microblaze_v10_0_1_MB_MUXCY_338                                     |     1|
|1658  |                \Comp_Carry_Chain[1].MUXCY_I                                                        |microblaze_v10_0_1_MB_MUXCY_339                                     |     1|
|1659  |                \Comp_Carry_Chain[2].MUXCY_I                                                        |microblaze_v10_0_1_MB_MUXCY_340                                     |     1|
|1660  |                \Comp_Carry_Chain[3].MUXCY_I                                                        |microblaze_v10_0_1_MB_MUXCY_341                                     |     1|
|1661  |                \Comp_Carry_Chain[4].MUXCY_I                                                        |microblaze_v10_0_1_MB_MUXCY_342                                     |     1|
|1662  |                \Comp_Carry_Chain[5].MUXCY_I                                                        |microblaze_v10_0_1_MB_MUXCY_343                                     |     2|
|1663  |            \Using_Debug.Using_ICache.combined_carry_and_I2                                         |microblaze_v10_0_1_carry_and                                        |     1|
|1664  |              MUXCY_I                                                                               |microblaze_v10_0_1_MB_MUXCY_233                                     |     1|
|1665  |            \Using_Debug.Using_ICache.combined_carry_or_I                                           |microblaze_v10_0_1_carry_or                                         |     1|
|1666  |              MUXCY_I                                                                               |microblaze_v10_0_1_MB_MUXCY_232                                     |     1|
|1667  |            \Using_Debug.Using_ICache.debug_combinded_carry_or_I                                    |microblaze_v10_0_1_carry_or_151                                     |     1|
|1668  |              MUXCY_I                                                                               |microblaze_v10_0_1_MB_MUXCY_231                                     |     1|
|1669  |            \Using_ICache.ICache_I1                                                                 |Icache                                                              |  1460|
|1670  |              Cache_Interface_I1                                                                    |Cache_Interface__parameterized1                                     |   162|
|1671  |              Data_RAM_Module                                                                       |RAM_Module__parameterized5                                          |     8|
|1672  |                \Using_B36_S4.The_BRAMs[0].RAMB36_I1                                                |MB_RAMB36__parameterized20                                          |     1|
|1673  |                \Using_B36_S4.The_BRAMs[1].RAMB36_I1                                                |MB_RAMB36__parameterized22                                          |     1|
|1674  |                \Using_B36_S4.The_BRAMs[2].RAMB36_I1                                                |MB_RAMB36__parameterized24                                          |     1|
|1675  |                \Using_B36_S4.The_BRAMs[3].RAMB36_I1                                                |MB_RAMB36__parameterized26                                          |     1|
|1676  |                \Using_B36_S4.The_BRAMs[4].RAMB36_I1                                                |MB_RAMB36__parameterized28                                          |     1|
|1677  |                \Using_B36_S4.The_BRAMs[5].RAMB36_I1                                                |MB_RAMB36__parameterized30                                          |     1|
|1678  |                \Using_B36_S4.The_BRAMs[6].RAMB36_I1                                                |MB_RAMB36__parameterized32                                          |     1|
|1679  |                \Using_B36_S4.The_BRAMs[7].RAMB36_I1                                                |MB_RAMB36__parameterized34                                          |     1|
|1680  |              Tag_RAM_Module                                                                        |RAM_Module__parameterized3                                          |    16|
|1681  |                \Using_B36_S36.The_BRAMs[0].RAMB36_I1                                               |MB_RAMB36__parameterized18                                          |    16|
|1682  |              \Using_FPGA_FSL_1.tag_hit_comparator                                                  |comparator__parameterized2                                          |    16|
|1683  |                \Comp_Carry_Chain[0].MUXCY_I                                                        |microblaze_v10_0_1_MB_MUXCY_221                                     |     1|
|1684  |                \Comp_Carry_Chain[1].MUXCY_I                                                        |microblaze_v10_0_1_MB_MUXCY_222                                     |     1|
|1685  |                \Comp_Carry_Chain[2].MUXCY_I                                                        |microblaze_v10_0_1_MB_MUXCY_223                                     |     1|
|1686  |                \Comp_Carry_Chain[3].MUXCY_I                                                        |microblaze_v10_0_1_MB_MUXCY_224                                     |     1|
|1687  |                \Comp_Carry_Chain[4].MUXCY_I                                                        |microblaze_v10_0_1_MB_MUXCY_225                                     |     1|
|1688  |                \Comp_Carry_Chain[5].MUXCY_I                                                        |microblaze_v10_0_1_MB_MUXCY_226                                     |     1|
|1689  |                \Comp_Carry_Chain[6].MUXCY_I                                                        |microblaze_v10_0_1_MB_MUXCY_227                                     |     1|
|1690  |                \Comp_Carry_Chain[7].MUXCY_I                                                        |microblaze_v10_0_1_MB_MUXCY_228                                     |     1|
|1691  |                \Comp_Carry_Chain[8].MUXCY_I                                                        |microblaze_v10_0_1_MB_MUXCY_229                                     |     7|
|1692  |                \Using_Extra_Carry.MUXCY_EXTRA_I                                                    |microblaze_v10_0_1_MB_MUXCY_230                                     |     1|
|1693  |              \Using_Stream.stream_cache_I1                                                         |stream_cache                                                        |   375|
|1694  |                \Addr_Handler[0].MUXCY_XOR_I                                                        |microblaze_v10_0_1_MB_MUXCY_XORCY                                   |     2|
|1695  |                \Addr_Handler[10].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_161                               |     3|
|1696  |                \Addr_Handler[11].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_162                               |     3|
|1697  |                \Addr_Handler[12].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_163                               |     3|
|1698  |                \Addr_Handler[13].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_164                               |     3|
|1699  |                \Addr_Handler[14].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_165                               |     3|
|1700  |                \Addr_Handler[15].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_166                               |     3|
|1701  |                \Addr_Handler[16].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_167                               |     3|
|1702  |                \Addr_Handler[17].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_168                               |     3|
|1703  |                \Addr_Handler[18].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_169                               |     3|
|1704  |                \Addr_Handler[19].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_170                               |     3|
|1705  |                \Addr_Handler[1].MUXCY_XOR_I                                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_171                               |     3|
|1706  |                \Addr_Handler[20].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_172                               |     3|
|1707  |                \Addr_Handler[21].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_173                               |     3|
|1708  |                \Addr_Handler[22].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_174                               |     3|
|1709  |                \Addr_Handler[23].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_175                               |     3|
|1710  |                \Addr_Handler[24].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_176                               |     3|
|1711  |                \Addr_Handler[25].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_177                               |     3|
|1712  |                \Addr_Handler[26].MUXCY_XOR_I                                                       |microblaze_v10_0_1_MB_MUXCY_XORCY_178                               |     4|
|1713  |                \Addr_Handler[2].MUXCY_XOR_I                                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_179                               |     3|
|1714  |                \Addr_Handler[3].MUXCY_XOR_I                                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_180                               |     3|
|1715  |                \Addr_Handler[4].MUXCY_XOR_I                                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_181                               |     3|
|1716  |                \Addr_Handler[5].MUXCY_XOR_I                                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_182                               |     3|
|1717  |                \Addr_Handler[6].MUXCY_XOR_I                                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_183                               |     3|
|1718  |                \Addr_Handler[7].MUXCY_XOR_I                                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_184                               |     3|
|1719  |                \Addr_Handler[8].MUXCY_XOR_I                                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_185                               |     3|
|1720  |                \Addr_Handler[9].MUXCY_XOR_I                                                        |microblaze_v10_0_1_MB_MUXCY_XORCY_186                               |     3|
|1721  |                \Next_Addr_Handler[0].MUXCY_XOR_I                                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_187                               |     3|
|1722  |                \Next_Addr_Handler[10].MUXCY_XOR_I                                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_188                               |     4|
|1723  |                \Next_Addr_Handler[11].MUXCY_XOR_I                                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_189                               |     4|
|1724  |                \Next_Addr_Handler[12].MUXCY_XOR_I                                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_190                               |     4|
|1725  |                \Next_Addr_Handler[13].MUXCY_XOR_I                                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_191                               |     4|
|1726  |                \Next_Addr_Handler[14].MUXCY_XOR_I                                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_192                               |     4|
|1727  |                \Next_Addr_Handler[15].MUXCY_XOR_I                                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_193                               |     4|
|1728  |                \Next_Addr_Handler[16].MUXCY_XOR_I                                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_194                               |     4|
|1729  |                \Next_Addr_Handler[17].MUXCY_XOR_I                                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_195                               |     4|
|1730  |                \Next_Addr_Handler[18].MUXCY_XOR_I                                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_196                               |     4|
|1731  |                \Next_Addr_Handler[19].MUXCY_XOR_I                                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_197                               |     4|
|1732  |                \Next_Addr_Handler[1].MUXCY_XOR_I                                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_198                               |     4|
|1733  |                \Next_Addr_Handler[20].MUXCY_XOR_I                                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_199                               |     4|
|1734  |                \Next_Addr_Handler[21].MUXCY_XOR_I                                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_200                               |     4|
|1735  |                \Next_Addr_Handler[22].MUXCY_XOR_I                                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_201                               |     4|
|1736  |                \Next_Addr_Handler[23].MUXCY_XOR_I                                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_202                               |     4|
|1737  |                \Next_Addr_Handler[24].MUXCY_XOR_I                                                  |microblaze_v10_0_1_MB_MUXCY_XORCY_203                               |     4|
|1738  |                \Next_Addr_Handler[2].MUXCY_XOR_I                                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_204                               |     4|
|1739  |                \Next_Addr_Handler[3].MUXCY_XOR_I                                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_205                               |     4|
|1740  |                \Next_Addr_Handler[4].MUXCY_XOR_I                                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_206                               |     4|
|1741  |                \Next_Addr_Handler[5].MUXCY_XOR_I                                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_207                               |     4|
|1742  |                \Next_Addr_Handler[6].MUXCY_XOR_I                                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_208                               |     4|
|1743  |                \Next_Addr_Handler[7].MUXCY_XOR_I                                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_209                               |     4|
|1744  |                \Next_Addr_Handler[8].MUXCY_XOR_I                                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_210                               |     4|
|1745  |                \Next_Addr_Handler[9].MUXCY_XOR_I                                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_211                               |     4|
|1746  |                \Read_Addr_Counter[0].FDRE_I                                                        |microblaze_v10_0_1_MB_FDRE                                          |     1|
|1747  |                \Read_Addr_Counter[0].MUXCY_XOR_I                                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_212                               |     1|
|1748  |                \Read_Addr_Counter[1].FDRE_I                                                        |microblaze_v10_0_1_MB_FDRE_213                                      |     1|
|1749  |                \Read_Addr_Counter[1].MUXCY_XOR_I                                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_214                               |     2|
|1750  |                \Read_Addr_Counter[2].FDRE_I                                                        |microblaze_v10_0_1_MB_FDRE_215                                      |     7|
|1751  |                \Read_Addr_Counter[2].MUXCY_XOR_I                                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_216                               |     2|
|1752  |                \Read_Addr_Counter[3].FDRE_I                                                        |microblaze_v10_0_1_MB_FDRE_217                                      |     3|
|1753  |                \Read_Addr_Counter[3].MUXCY_XOR_I                                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_218                               |     2|
|1754  |                \Read_Addr_Counter[4].FDRE_I                                                        |microblaze_v10_0_1_MB_FDRE_219                                      |     5|
|1755  |                \Read_Addr_Counter[4].MUXCY_XOR_I                                                   |microblaze_v10_0_1_MB_MUXCY_XORCY_220                               |     2|
|1756  |              \Using_Victim_Cache.victim_cache_I1                                                   |victim_cache                                                        |   554|
|1757  |                LRU_Module_I1                                                                       |LRU_Module                                                          |    25|
|1758  |              \Using_XX_Access_Part2.carry_or_I1                                                    |microblaze_v10_0_1_carry_or_153                                     |     3|
|1759  |                MUXCY_I                                                                             |microblaze_v10_0_1_MB_MUXCY_160                                     |     3|
|1760  |              cache_valid_bit_detect_I1                                                             |cache_valid_bit_detect__parameterized1                              |     3|
|1761  |                \Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I  |microblaze_v10_0_1_carry_and_154                                    |     1|
|1762  |                  MUXCY_I                                                                           |microblaze_v10_0_1_MB_MUXCY_159                                     |     1|
|1763  |                \Valid_check_with_8word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I  |microblaze_v10_0_1_carry_and_155                                    |     1|
|1764  |                  MUXCY_I                                                                           |microblaze_v10_0_1_MB_MUXCY_158                                     |     1|
|1765  |                \Valid_check_with_8word_cacheline.valid_check_cacheline[2].valid_check_carry_and_I  |microblaze_v10_0_1_carry_and_156                                    |     1|
|1766  |                  MUXCY_I                                                                           |microblaze_v10_0_1_MB_MUXCY_157                                     |     1|
|1767  |            instr_mux_I                                                                             |instr_mux                                                           |    64|
|1768  |            mem_databus_ready_sel_carry_or                                                          |microblaze_v10_0_1_carry_or_152                                     |     1|
|1769  |              MUXCY_I                                                                               |microblaze_v10_0_1_MB_MUXCY                                         |     1|
|1770  |            read_data_mux_I                                                                         |read_data_mux                                                       |    32|
|1771  |          Reset_DFF                                                                                 |mb_sync_bit                                                         |     2|
|1772  |          \Using_Async_Wakeup_0.Wakeup_DFF                                                          |mb_sync_bit_149                                                     |     2|
|1773  |          \Using_Async_Wakeup_1.Wakeup_DFF                                                          |mb_sync_bit_150                                                     |     2|
|1774  |    microblaze_0_axi_intc                                                                           |design_1_microblaze_0_axi_intc_0                                    |   378|
|1775  |      U0                                                                                            |axi_intc                                                            |   378|
|1776  |        AXI_LITE_IPIF_I                                                                             |axi_lite_ipif__parameterized1                                       |   196|
|1777  |          I_SLAVE_ATTACHMENT                                                                        |slave_attachment__parameterized1                                    |   196|
|1778  |            I_DECODER                                                                               |address_decoder__parameterized1                                     |   101|
|1779  |        INTC_CORE_I                                                                                 |intc_core                                                           |   178|
|1780  |          \IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I                               |shared_ram_ivar                                                     |    96|
|1781  |    microblaze_0_axi_periph                                                                         |design_1_microblaze_0_axi_periph_0                                  |   440|
|1782  |      xbar                                                                                          |design_1_xbar_1                                                     |   440|
|1783  |        inst                                                                                        |axi_crossbar_v2_1_12_axi_crossbar__parameterized0                   |   440|
|1784  |          \gen_sasd.crossbar_sasd_0                                                                 |axi_crossbar_v2_1_12_crossbar_sasd                                  |   440|
|1785  |            addr_arbiter_inst                                                                       |axi_crossbar_v2_1_12_addr_arbiter_sasd                              |   165|
|1786  |            \gen_decerr.decerr_slave_inst                                                           |axi_crossbar_v2_1_12_decerr_slave__parameterized0                   |    17|
|1787  |            reg_slice_r                                                                             |axi_register_slice_v2_1_11_axic_register_slice__parameterized24     |   226|
|1788  |            splitter_ar                                                                             |axi_crossbar_v2_1_12_splitter                                       |     4|
|1789  |            splitter_aw                                                                             |axi_crossbar_v2_1_12_splitter__parameterized0                       |     7|
|1790  |    microblaze_0_xlconcat                                                                           |design_1_microblaze_0_xlconcat_0                                    |     0|
|1791  |    rst_mig_7series_0_125M                                                                          |design_1_rst_mig_7series_0_125M_0                                   |    66|
|1792  |      U0                                                                                            |proc_sys_reset                                                      |    66|
|1793  |        EXT_LPF                                                                                     |lpf                                                                 |    23|
|1794  |          \ACTIVE_HIGH_EXT.ACT_HI_EXT                                                               |cdc_sync__parameterized0                                            |     6|
|1795  |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |cdc_sync__parameterized1                                            |     6|
|1796  |        SEQ                                                                                         |sequence_psr                                                        |    38|
|1797  |          SEQ_COUNTER                                                                               |upcnt_n                                                             |    13|
|1798  |    xadc_wiz_0                                                                                      |design_1_xadc_wiz_0_0                                               |   747|
|1799  |      U0                                                                                            |design_1_xadc_wiz_0_0_axi_xadc                                      |   747|
|1800  |        AXI_LITE_IPIF_I                                                                             |design_1_xadc_wiz_0_0_axi_lite_ipif                                 |   192|
|1801  |          I_SLAVE_ATTACHMENT                                                                        |design_1_xadc_wiz_0_0_slave_attachment                              |   192|
|1802  |            I_DECODER                                                                               |design_1_xadc_wiz_0_0_address_decoder                               |   135|
|1803  |        AXI_XADC_CORE_I                                                                             |design_1_xadc_wiz_0_0_xadc_core_drp                                 |   389|
|1804  |          Inst_drp_arbiter                                                                          |drp_arbiter                                                         |   211|
|1805  |          temperature_update_inst                                                                   |temperature_update                                                  |    91|
|1806  |        \INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                                       |design_1_xadc_wiz_0_0_interrupt_control                             |    97|
|1807  |        SOFT_RESET_I                                                                                |design_1_xadc_wiz_0_0_soft_reset                                    |    36|
|1808  |    ila_0                                                                                           |design_1_ila_0_0                                                    |  3342|
|1809  |      U0                                                                                            |ila_v6_2_1_ila                                                      |  3342|
|1810  |        ila_core_inst                                                                               |ila_v6_2_1_ila_core                                                 |  3341|
|1811  |          ila_trace_memory_inst                                                                     |ila_v6_2_1_ila_trace_memory                                         |   650|
|1812  |            \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                               |blk_mem_gen_v8_3_5__parameterized2                                  |   650|
|1813  |              inst_blk_mem_gen                                                                      |blk_mem_gen_v8_3_5_synth__parameterized1                            |   650|
|1814  |                \gnbram.gnativebmg.native_blk_mem_gen                                               |blk_mem_gen_top__parameterized1                                     |   650|
|1815  |                  \valid.cstr                                                                       |blk_mem_gen_generic_cstr__parameterized1                            |   650|
|1816  |                    \has_mux_b.B                                                                    |blk_mem_gen_mux__parameterized0                                     |   490|
|1817  |                    \ramloop[0].ram.r                                                               |blk_mem_gen_prim_width__parameterized4                              |     1|
|1818  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized4                            |     1|
|1819  |                    \ramloop[100].ram.r                                                             |blk_mem_gen_prim_width__parameterized104                            |     1|
|1820  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized104                          |     1|
|1821  |                    \ramloop[101].ram.r                                                             |blk_mem_gen_prim_width__parameterized105                            |     1|
|1822  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized105                          |     1|
|1823  |                    \ramloop[102].ram.r                                                             |blk_mem_gen_prim_width__parameterized106                            |     1|
|1824  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized106                          |     1|
|1825  |                    \ramloop[103].ram.r                                                             |blk_mem_gen_prim_width__parameterized107                            |     1|
|1826  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized107                          |     1|
|1827  |                    \ramloop[104].ram.r                                                             |blk_mem_gen_prim_width__parameterized108                            |     1|
|1828  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized108                          |     1|
|1829  |                    \ramloop[105].ram.r                                                             |blk_mem_gen_prim_width__parameterized109                            |     1|
|1830  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized109                          |     1|
|1831  |                    \ramloop[106].ram.r                                                             |blk_mem_gen_prim_width__parameterized110                            |     1|
|1832  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized110                          |     1|
|1833  |                    \ramloop[107].ram.r                                                             |blk_mem_gen_prim_width__parameterized111                            |     1|
|1834  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized111                          |     1|
|1835  |                    \ramloop[108].ram.r                                                             |blk_mem_gen_prim_width__parameterized112                            |     1|
|1836  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized112                          |     1|
|1837  |                    \ramloop[109].ram.r                                                             |blk_mem_gen_prim_width__parameterized113                            |     1|
|1838  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized113                          |     1|
|1839  |                    \ramloop[10].ram.r                                                              |blk_mem_gen_prim_width__parameterized14                             |     1|
|1840  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized14                           |     1|
|1841  |                    \ramloop[110].ram.r                                                             |blk_mem_gen_prim_width__parameterized114                            |     1|
|1842  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized114                          |     1|
|1843  |                    \ramloop[111].ram.r                                                             |blk_mem_gen_prim_width__parameterized115                            |     1|
|1844  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized115                          |     1|
|1845  |                    \ramloop[112].ram.r                                                             |blk_mem_gen_prim_width__parameterized116                            |     1|
|1846  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized116                          |     1|
|1847  |                    \ramloop[113].ram.r                                                             |blk_mem_gen_prim_width__parameterized117                            |     1|
|1848  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized117                          |     1|
|1849  |                    \ramloop[114].ram.r                                                             |blk_mem_gen_prim_width__parameterized118                            |     1|
|1850  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized118                          |     1|
|1851  |                    \ramloop[115].ram.r                                                             |blk_mem_gen_prim_width__parameterized119                            |     1|
|1852  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized119                          |     1|
|1853  |                    \ramloop[116].ram.r                                                             |blk_mem_gen_prim_width__parameterized120                            |     1|
|1854  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized120                          |     1|
|1855  |                    \ramloop[117].ram.r                                                             |blk_mem_gen_prim_width__parameterized121                            |     1|
|1856  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized121                          |     1|
|1857  |                    \ramloop[118].ram.r                                                             |blk_mem_gen_prim_width__parameterized122                            |     1|
|1858  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized122                          |     1|
|1859  |                    \ramloop[119].ram.r                                                             |blk_mem_gen_prim_width__parameterized123                            |     1|
|1860  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized123                          |     1|
|1861  |                    \ramloop[11].ram.r                                                              |blk_mem_gen_prim_width__parameterized15                             |     1|
|1862  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized15                           |     1|
|1863  |                    \ramloop[120].ram.r                                                             |blk_mem_gen_prim_width__parameterized124                            |     1|
|1864  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized124                          |     1|
|1865  |                    \ramloop[121].ram.r                                                             |blk_mem_gen_prim_width__parameterized125                            |     1|
|1866  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized125                          |     1|
|1867  |                    \ramloop[122].ram.r                                                             |blk_mem_gen_prim_width__parameterized126                            |     1|
|1868  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized126                          |     1|
|1869  |                    \ramloop[123].ram.r                                                             |blk_mem_gen_prim_width__parameterized127                            |     1|
|1870  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized127                          |     1|
|1871  |                    \ramloop[124].ram.r                                                             |blk_mem_gen_prim_width__parameterized128                            |     1|
|1872  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized128                          |     1|
|1873  |                    \ramloop[125].ram.r                                                             |blk_mem_gen_prim_width__parameterized129                            |     1|
|1874  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized129                          |     1|
|1875  |                    \ramloop[126].ram.r                                                             |blk_mem_gen_prim_width__parameterized130                            |     1|
|1876  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized130                          |     1|
|1877  |                    \ramloop[127].ram.r                                                             |blk_mem_gen_prim_width__parameterized131                            |     1|
|1878  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized131                          |     1|
|1879  |                    \ramloop[128].ram.r                                                             |blk_mem_gen_prim_width__parameterized132                            |     2|
|1880  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized132                          |     2|
|1881  |                    \ramloop[129].ram.r                                                             |blk_mem_gen_prim_width__parameterized133                            |     2|
|1882  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized133                          |     2|
|1883  |                    \ramloop[12].ram.r                                                              |blk_mem_gen_prim_width__parameterized16                             |     1|
|1884  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized16                           |     1|
|1885  |                    \ramloop[130].ram.r                                                             |blk_mem_gen_prim_width__parameterized134                            |     2|
|1886  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized134                          |     2|
|1887  |                    \ramloop[131].ram.r                                                             |blk_mem_gen_prim_width__parameterized135                            |     2|
|1888  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized135                          |     2|
|1889  |                    \ramloop[132].ram.r                                                             |blk_mem_gen_prim_width__parameterized136                            |     2|
|1890  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized136                          |     2|
|1891  |                    \ramloop[133].ram.r                                                             |blk_mem_gen_prim_width__parameterized137                            |     2|
|1892  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized137                          |     2|
|1893  |                    \ramloop[134].ram.r                                                             |blk_mem_gen_prim_width__parameterized138                            |     2|
|1894  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized138                          |     2|
|1895  |                    \ramloop[135].ram.r                                                             |blk_mem_gen_prim_width__parameterized139                            |     2|
|1896  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized139                          |     2|
|1897  |                    \ramloop[136].ram.r                                                             |blk_mem_gen_prim_width__parameterized140                            |     2|
|1898  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized140                          |     2|
|1899  |                    \ramloop[137].ram.r                                                             |blk_mem_gen_prim_width__parameterized141                            |     2|
|1900  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized141                          |     2|
|1901  |                    \ramloop[138].ram.r                                                             |blk_mem_gen_prim_width__parameterized142                            |     2|
|1902  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized142                          |     2|
|1903  |                    \ramloop[139].ram.r                                                             |blk_mem_gen_prim_width__parameterized143                            |     2|
|1904  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized143                          |     2|
|1905  |                    \ramloop[13].ram.r                                                              |blk_mem_gen_prim_width__parameterized17                             |     1|
|1906  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized17                           |     1|
|1907  |                    \ramloop[140].ram.r                                                             |blk_mem_gen_prim_width__parameterized144                            |     2|
|1908  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized144                          |     2|
|1909  |                    \ramloop[141].ram.r                                                             |blk_mem_gen_prim_width__parameterized145                            |     2|
|1910  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized145                          |     2|
|1911  |                    \ramloop[142].ram.r                                                             |blk_mem_gen_prim_width__parameterized146                            |     2|
|1912  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized146                          |     2|
|1913  |                    \ramloop[143].ram.r                                                             |blk_mem_gen_prim_width__parameterized147                            |     2|
|1914  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized147                          |     2|
|1915  |                    \ramloop[14].ram.r                                                              |blk_mem_gen_prim_width__parameterized18                             |     1|
|1916  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized18                           |     1|
|1917  |                    \ramloop[15].ram.r                                                              |blk_mem_gen_prim_width__parameterized19                             |     1|
|1918  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized19                           |     1|
|1919  |                    \ramloop[16].ram.r                                                              |blk_mem_gen_prim_width__parameterized20                             |     1|
|1920  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized20                           |     1|
|1921  |                    \ramloop[17].ram.r                                                              |blk_mem_gen_prim_width__parameterized21                             |     1|
|1922  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized21                           |     1|
|1923  |                    \ramloop[18].ram.r                                                              |blk_mem_gen_prim_width__parameterized22                             |     1|
|1924  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized22                           |     1|
|1925  |                    \ramloop[19].ram.r                                                              |blk_mem_gen_prim_width__parameterized23                             |     1|
|1926  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized23                           |     1|
|1927  |                    \ramloop[1].ram.r                                                               |blk_mem_gen_prim_width__parameterized5                              |     1|
|1928  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized5                            |     1|
|1929  |                    \ramloop[20].ram.r                                                              |blk_mem_gen_prim_width__parameterized24                             |     1|
|1930  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized24                           |     1|
|1931  |                    \ramloop[21].ram.r                                                              |blk_mem_gen_prim_width__parameterized25                             |     1|
|1932  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized25                           |     1|
|1933  |                    \ramloop[22].ram.r                                                              |blk_mem_gen_prim_width__parameterized26                             |     1|
|1934  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized26                           |     1|
|1935  |                    \ramloop[23].ram.r                                                              |blk_mem_gen_prim_width__parameterized27                             |     1|
|1936  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized27                           |     1|
|1937  |                    \ramloop[24].ram.r                                                              |blk_mem_gen_prim_width__parameterized28                             |     1|
|1938  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized28                           |     1|
|1939  |                    \ramloop[25].ram.r                                                              |blk_mem_gen_prim_width__parameterized29                             |     1|
|1940  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized29                           |     1|
|1941  |                    \ramloop[26].ram.r                                                              |blk_mem_gen_prim_width__parameterized30                             |     1|
|1942  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized30                           |     1|
|1943  |                    \ramloop[27].ram.r                                                              |blk_mem_gen_prim_width__parameterized31                             |     1|
|1944  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized31                           |     1|
|1945  |                    \ramloop[28].ram.r                                                              |blk_mem_gen_prim_width__parameterized32                             |     1|
|1946  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized32                           |     1|
|1947  |                    \ramloop[29].ram.r                                                              |blk_mem_gen_prim_width__parameterized33                             |     1|
|1948  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized33                           |     1|
|1949  |                    \ramloop[2].ram.r                                                               |blk_mem_gen_prim_width__parameterized6                              |     1|
|1950  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized6                            |     1|
|1951  |                    \ramloop[30].ram.r                                                              |blk_mem_gen_prim_width__parameterized34                             |     1|
|1952  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized34                           |     1|
|1953  |                    \ramloop[31].ram.r                                                              |blk_mem_gen_prim_width__parameterized35                             |     1|
|1954  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized35                           |     1|
|1955  |                    \ramloop[32].ram.r                                                              |blk_mem_gen_prim_width__parameterized36                             |     1|
|1956  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized36                           |     1|
|1957  |                    \ramloop[33].ram.r                                                              |blk_mem_gen_prim_width__parameterized37                             |     1|
|1958  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized37                           |     1|
|1959  |                    \ramloop[34].ram.r                                                              |blk_mem_gen_prim_width__parameterized38                             |     1|
|1960  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized38                           |     1|
|1961  |                    \ramloop[35].ram.r                                                              |blk_mem_gen_prim_width__parameterized39                             |     1|
|1962  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized39                           |     1|
|1963  |                    \ramloop[36].ram.r                                                              |blk_mem_gen_prim_width__parameterized40                             |     1|
|1964  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized40                           |     1|
|1965  |                    \ramloop[37].ram.r                                                              |blk_mem_gen_prim_width__parameterized41                             |     1|
|1966  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized41                           |     1|
|1967  |                    \ramloop[38].ram.r                                                              |blk_mem_gen_prim_width__parameterized42                             |     1|
|1968  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized42                           |     1|
|1969  |                    \ramloop[39].ram.r                                                              |blk_mem_gen_prim_width__parameterized43                             |     1|
|1970  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized43                           |     1|
|1971  |                    \ramloop[3].ram.r                                                               |blk_mem_gen_prim_width__parameterized7                              |     1|
|1972  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized7                            |     1|
|1973  |                    \ramloop[40].ram.r                                                              |blk_mem_gen_prim_width__parameterized44                             |     1|
|1974  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized44                           |     1|
|1975  |                    \ramloop[41].ram.r                                                              |blk_mem_gen_prim_width__parameterized45                             |     1|
|1976  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized45                           |     1|
|1977  |                    \ramloop[42].ram.r                                                              |blk_mem_gen_prim_width__parameterized46                             |     1|
|1978  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized46                           |     1|
|1979  |                    \ramloop[43].ram.r                                                              |blk_mem_gen_prim_width__parameterized47                             |     1|
|1980  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized47                           |     1|
|1981  |                    \ramloop[44].ram.r                                                              |blk_mem_gen_prim_width__parameterized48                             |     1|
|1982  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized48                           |     1|
|1983  |                    \ramloop[45].ram.r                                                              |blk_mem_gen_prim_width__parameterized49                             |     1|
|1984  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized49                           |     1|
|1985  |                    \ramloop[46].ram.r                                                              |blk_mem_gen_prim_width__parameterized50                             |     1|
|1986  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized50                           |     1|
|1987  |                    \ramloop[47].ram.r                                                              |blk_mem_gen_prim_width__parameterized51                             |     1|
|1988  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized51                           |     1|
|1989  |                    \ramloop[48].ram.r                                                              |blk_mem_gen_prim_width__parameterized52                             |     1|
|1990  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized52                           |     1|
|1991  |                    \ramloop[49].ram.r                                                              |blk_mem_gen_prim_width__parameterized53                             |     1|
|1992  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized53                           |     1|
|1993  |                    \ramloop[4].ram.r                                                               |blk_mem_gen_prim_width__parameterized8                              |     1|
|1994  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized8                            |     1|
|1995  |                    \ramloop[50].ram.r                                                              |blk_mem_gen_prim_width__parameterized54                             |     1|
|1996  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized54                           |     1|
|1997  |                    \ramloop[51].ram.r                                                              |blk_mem_gen_prim_width__parameterized55                             |     1|
|1998  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized55                           |     1|
|1999  |                    \ramloop[52].ram.r                                                              |blk_mem_gen_prim_width__parameterized56                             |     1|
|2000  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized56                           |     1|
|2001  |                    \ramloop[53].ram.r                                                              |blk_mem_gen_prim_width__parameterized57                             |     1|
|2002  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized57                           |     1|
|2003  |                    \ramloop[54].ram.r                                                              |blk_mem_gen_prim_width__parameterized58                             |     1|
|2004  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized58                           |     1|
|2005  |                    \ramloop[55].ram.r                                                              |blk_mem_gen_prim_width__parameterized59                             |     1|
|2006  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized59                           |     1|
|2007  |                    \ramloop[56].ram.r                                                              |blk_mem_gen_prim_width__parameterized60                             |     1|
|2008  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized60                           |     1|
|2009  |                    \ramloop[57].ram.r                                                              |blk_mem_gen_prim_width__parameterized61                             |     1|
|2010  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized61                           |     1|
|2011  |                    \ramloop[58].ram.r                                                              |blk_mem_gen_prim_width__parameterized62                             |     1|
|2012  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized62                           |     1|
|2013  |                    \ramloop[59].ram.r                                                              |blk_mem_gen_prim_width__parameterized63                             |     1|
|2014  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized63                           |     1|
|2015  |                    \ramloop[5].ram.r                                                               |blk_mem_gen_prim_width__parameterized9                              |     1|
|2016  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized9                            |     1|
|2017  |                    \ramloop[60].ram.r                                                              |blk_mem_gen_prim_width__parameterized64                             |     1|
|2018  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized64                           |     1|
|2019  |                    \ramloop[61].ram.r                                                              |blk_mem_gen_prim_width__parameterized65                             |     1|
|2020  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized65                           |     1|
|2021  |                    \ramloop[62].ram.r                                                              |blk_mem_gen_prim_width__parameterized66                             |     1|
|2022  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized66                           |     1|
|2023  |                    \ramloop[63].ram.r                                                              |blk_mem_gen_prim_width__parameterized67                             |     1|
|2024  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized67                           |     1|
|2025  |                    \ramloop[64].ram.r                                                              |blk_mem_gen_prim_width__parameterized68                             |     1|
|2026  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized68                           |     1|
|2027  |                    \ramloop[65].ram.r                                                              |blk_mem_gen_prim_width__parameterized69                             |     1|
|2028  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized69                           |     1|
|2029  |                    \ramloop[66].ram.r                                                              |blk_mem_gen_prim_width__parameterized70                             |     1|
|2030  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized70                           |     1|
|2031  |                    \ramloop[67].ram.r                                                              |blk_mem_gen_prim_width__parameterized71                             |     1|
|2032  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized71                           |     1|
|2033  |                    \ramloop[68].ram.r                                                              |blk_mem_gen_prim_width__parameterized72                             |     1|
|2034  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized72                           |     1|
|2035  |                    \ramloop[69].ram.r                                                              |blk_mem_gen_prim_width__parameterized73                             |     1|
|2036  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized73                           |     1|
|2037  |                    \ramloop[6].ram.r                                                               |blk_mem_gen_prim_width__parameterized10                             |     1|
|2038  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized10                           |     1|
|2039  |                    \ramloop[70].ram.r                                                              |blk_mem_gen_prim_width__parameterized74                             |     1|
|2040  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized74                           |     1|
|2041  |                    \ramloop[71].ram.r                                                              |blk_mem_gen_prim_width__parameterized75                             |     1|
|2042  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized75                           |     1|
|2043  |                    \ramloop[72].ram.r                                                              |blk_mem_gen_prim_width__parameterized76                             |     1|
|2044  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized76                           |     1|
|2045  |                    \ramloop[73].ram.r                                                              |blk_mem_gen_prim_width__parameterized77                             |     1|
|2046  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized77                           |     1|
|2047  |                    \ramloop[74].ram.r                                                              |blk_mem_gen_prim_width__parameterized78                             |     1|
|2048  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized78                           |     1|
|2049  |                    \ramloop[75].ram.r                                                              |blk_mem_gen_prim_width__parameterized79                             |     1|
|2050  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized79                           |     1|
|2051  |                    \ramloop[76].ram.r                                                              |blk_mem_gen_prim_width__parameterized80                             |     1|
|2052  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized80                           |     1|
|2053  |                    \ramloop[77].ram.r                                                              |blk_mem_gen_prim_width__parameterized81                             |     1|
|2054  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized81                           |     1|
|2055  |                    \ramloop[78].ram.r                                                              |blk_mem_gen_prim_width__parameterized82                             |     1|
|2056  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized82                           |     1|
|2057  |                    \ramloop[79].ram.r                                                              |blk_mem_gen_prim_width__parameterized83                             |     1|
|2058  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized83                           |     1|
|2059  |                    \ramloop[7].ram.r                                                               |blk_mem_gen_prim_width__parameterized11                             |     1|
|2060  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized11                           |     1|
|2061  |                    \ramloop[80].ram.r                                                              |blk_mem_gen_prim_width__parameterized84                             |     1|
|2062  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized84                           |     1|
|2063  |                    \ramloop[81].ram.r                                                              |blk_mem_gen_prim_width__parameterized85                             |     1|
|2064  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized85                           |     1|
|2065  |                    \ramloop[82].ram.r                                                              |blk_mem_gen_prim_width__parameterized86                             |     1|
|2066  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized86                           |     1|
|2067  |                    \ramloop[83].ram.r                                                              |blk_mem_gen_prim_width__parameterized87                             |     1|
|2068  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized87                           |     1|
|2069  |                    \ramloop[84].ram.r                                                              |blk_mem_gen_prim_width__parameterized88                             |     1|
|2070  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized88                           |     1|
|2071  |                    \ramloop[85].ram.r                                                              |blk_mem_gen_prim_width__parameterized89                             |     1|
|2072  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized89                           |     1|
|2073  |                    \ramloop[86].ram.r                                                              |blk_mem_gen_prim_width__parameterized90                             |     1|
|2074  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized90                           |     1|
|2075  |                    \ramloop[87].ram.r                                                              |blk_mem_gen_prim_width__parameterized91                             |     1|
|2076  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized91                           |     1|
|2077  |                    \ramloop[88].ram.r                                                              |blk_mem_gen_prim_width__parameterized92                             |     1|
|2078  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized92                           |     1|
|2079  |                    \ramloop[89].ram.r                                                              |blk_mem_gen_prim_width__parameterized93                             |     1|
|2080  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized93                           |     1|
|2081  |                    \ramloop[8].ram.r                                                               |blk_mem_gen_prim_width__parameterized12                             |     1|
|2082  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized12                           |     1|
|2083  |                    \ramloop[90].ram.r                                                              |blk_mem_gen_prim_width__parameterized94                             |     1|
|2084  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized94                           |     1|
|2085  |                    \ramloop[91].ram.r                                                              |blk_mem_gen_prim_width__parameterized95                             |     1|
|2086  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized95                           |     1|
|2087  |                    \ramloop[92].ram.r                                                              |blk_mem_gen_prim_width__parameterized96                             |     1|
|2088  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized96                           |     1|
|2089  |                    \ramloop[93].ram.r                                                              |blk_mem_gen_prim_width__parameterized97                             |     1|
|2090  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized97                           |     1|
|2091  |                    \ramloop[94].ram.r                                                              |blk_mem_gen_prim_width__parameterized98                             |     1|
|2092  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized98                           |     1|
|2093  |                    \ramloop[95].ram.r                                                              |blk_mem_gen_prim_width__parameterized99                             |     1|
|2094  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized99                           |     1|
|2095  |                    \ramloop[96].ram.r                                                              |blk_mem_gen_prim_width__parameterized100                            |     1|
|2096  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized100                          |     1|
|2097  |                    \ramloop[97].ram.r                                                              |blk_mem_gen_prim_width__parameterized101                            |     1|
|2098  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized101                          |     1|
|2099  |                    \ramloop[98].ram.r                                                              |blk_mem_gen_prim_width__parameterized102                            |     1|
|2100  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized102                          |     1|
|2101  |                    \ramloop[99].ram.r                                                              |blk_mem_gen_prim_width__parameterized103                            |     1|
|2102  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized103                          |     1|
|2103  |                    \ramloop[9].ram.r                                                               |blk_mem_gen_prim_width__parameterized13                             |     1|
|2104  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized13                           |     1|
|2105  |          u_ila_cap_ctrl                                                                            |ila_v6_2_1_ila_cap_ctrl_legacy_73                                   |   324|
|2106  |            U_CDONE                                                                                 |ltlib_v1_0_0_cfglut6__parameterized0_118                            |     5|
|2107  |            U_NS0                                                                                   |ltlib_v1_0_0_cfglut7_119                                            |     6|
|2108  |            U_NS1                                                                                   |ltlib_v1_0_0_cfglut7_120                                            |     6|
|2109  |            u_cap_addrgen                                                                           |ila_v6_2_1_ila_cap_addrgen_121                                      |   302|
|2110  |              U_CMPRESET                                                                            |ltlib_v1_0_0_cfglut6_122                                            |     3|
|2111  |              u_cap_sample_counter                                                                  |ila_v6_2_1_ila_cap_sample_counter_123                               |    80|
|2112  |                U_SCE                                                                               |ltlib_v1_0_0_cfglut4_140                                            |     1|
|2113  |                U_SCMPCE                                                                            |ltlib_v1_0_0_cfglut5_141                                            |     1|
|2114  |                U_SCRST                                                                             |ltlib_v1_0_0_cfglut6_142                                            |     4|
|2115  |                u_scnt_cmp                                                                          |ltlib_v1_0_0_match_nodelay_143                                      |    34|
|2116  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_144                                 |    34|
|2117  |                    DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized1_145                          |    17|
|2118  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized3_146                    |     5|
|2119  |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized4_147                    |     5|
|2120  |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized5_148                    |     5|
|2121  |              u_cap_window_counter                                                                  |ila_v6_2_1_ila_cap_window_counter_124                               |    95|
|2122  |                U_WCE                                                                               |ltlib_v1_0_0_cfglut4_125                                            |     1|
|2123  |                U_WHCMPCE                                                                           |ltlib_v1_0_0_cfglut5_126                                            |     1|
|2124  |                U_WLCMPCE                                                                           |ltlib_v1_0_0_cfglut5_127                                            |     1|
|2125  |                u_wcnt_hcmp                                                                         |ltlib_v1_0_0_match_nodelay_128                                      |    17|
|2126  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_135                                 |    17|
|2127  |                    DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized1_136                          |    17|
|2128  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized3_137                    |     5|
|2129  |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized4_138                    |     5|
|2130  |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized5_139                    |     5|
|2131  |                u_wcnt_lcmp                                                                         |ltlib_v1_0_0_match_nodelay_129                                      |    34|
|2132  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_130                                 |    34|
|2133  |                    DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized1_131                          |    17|
|2134  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized3_132                    |     5|
|2135  |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized4_133                    |     5|
|2136  |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized5_134                    |     5|
|2137  |          u_ila_regs                                                                                |ila_v6_2_1_ila_register                                             |  1652|
|2138  |            U_XSDB_SLAVE                                                                            |xsdbs_v1_0_2_xsdbs__1                                               |   119|
|2139  |            reg_890                                                                                 |xsdbs_v1_0_2_reg__parameterized58                                   |    16|
|2140  |              \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_117                                           |    16|
|2141  |            \MU_SRL[0].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s_98                                             |    74|
|2142  |            \MU_SRL[1].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized0                                |    74|
|2143  |            \MU_SRL[2].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized1                                |    75|
|2144  |            \MU_SRL[3].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized2                                |   105|
|2145  |            \MU_SRL[4].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized3                                |    72|
|2146  |            \MU_SRL[5].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized4                                |    72|
|2147  |            \MU_SRL[6].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized5                                |    76|
|2148  |            \MU_SRL[7].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized6                                |    90|
|2149  |            \TC_SRL[0].tc_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized7                                |    73|
|2150  |            reg_15                                                                                  |xsdbs_v1_0_2_reg__parameterized40                                   |    40|
|2151  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_116                                            |    40|
|2152  |            reg_16                                                                                  |xsdbs_v1_0_2_reg__parameterized41                                   |    17|
|2153  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_115                                            |    17|
|2154  |            reg_17                                                                                  |xsdbs_v1_0_2_reg__parameterized42                                   |    22|
|2155  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_114                                            |    22|
|2156  |            reg_18                                                                                  |xsdbs_v1_0_2_reg__parameterized43                                   |    38|
|2157  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_113                                            |    38|
|2158  |            reg_19                                                                                  |xsdbs_v1_0_2_reg__parameterized44                                   |    17|
|2159  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_112                                            |    17|
|2160  |            reg_1a                                                                                  |xsdbs_v1_0_2_reg__parameterized45                                   |    22|
|2161  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized1                                |    22|
|2162  |            reg_6                                                                                   |xsdbs_v1_0_2_reg__parameterized25                                   |    27|
|2163  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_111                                            |    27|
|2164  |            reg_7                                                                                   |xsdbs_v1_0_2_reg__parameterized26                                   |    22|
|2165  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized0                                |    22|
|2166  |            reg_8                                                                                   |xsdbs_v1_0_2_reg__parameterized27                                   |     6|
|2167  |              \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_110                                           |     6|
|2168  |            reg_80                                                                                  |xsdbs_v1_0_2_reg__parameterized46                                   |    19|
|2169  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized2                                |    19|
|2170  |            reg_81                                                                                  |xsdbs_v1_0_2_reg__parameterized47                                   |    17|
|2171  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_109                                            |    17|
|2172  |            reg_82                                                                                  |xsdbs_v1_0_2_reg__parameterized48                                   |    17|
|2173  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized3                                |    17|
|2174  |            reg_83                                                                                  |xsdbs_v1_0_2_reg__parameterized49                                   |    61|
|2175  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_108                                            |    61|
|2176  |            reg_84                                                                                  |xsdbs_v1_0_2_reg__parameterized50                                   |    21|
|2177  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_107                                            |    21|
|2178  |            reg_85                                                                                  |xsdbs_v1_0_2_reg__parameterized51                                   |    17|
|2179  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_106                                            |    17|
|2180  |            reg_887                                                                                 |xsdbs_v1_0_2_reg__parameterized53                                   |     2|
|2181  |              \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_105                                           |     2|
|2182  |            reg_88d                                                                                 |xsdbs_v1_0_2_reg__parameterized55                                   |     6|
|2183  |              \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_104                                           |     6|
|2184  |            reg_9                                                                                   |xsdbs_v1_0_2_reg__parameterized28                                   |    22|
|2185  |              \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_103                                           |    22|
|2186  |            reg_a                                                                                   |xsdbs_v1_0_2_reg__parameterized29                                   |     2|
|2187  |              \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_102                                           |     2|
|2188  |            reg_srl_fff                                                                             |xsdbs_v1_0_2_reg_p2s__parameterized8                                |    95|
|2189  |            reg_stream_ffd                                                                          |xsdbs_v1_0_2_reg_stream_99                                          |    29|
|2190  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_101                                            |    29|
|2191  |            reg_stream_ffe                                                                          |xsdbs_v1_0_2_reg_stream__parameterized0                             |    24|
|2192  |              \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_100                                           |    24|
|2193  |          u_ila_reset_ctrl                                                                          |ila_v6_2_1_ila_reset_ctrl_74                                        |    46|
|2194  |            arm_detection_inst                                                                      |ltlib_v1_0_0_rising_edge_detection_92                               |     5|
|2195  |            \asyncrounous_transfer.arm_in_transfer_inst                                             |ltlib_v1_0_0_async_edge_xfer_93                                     |     7|
|2196  |            \asyncrounous_transfer.arm_out_transfer_inst                                            |ltlib_v1_0_0_async_edge_xfer_94                                     |     6|
|2197  |            \asyncrounous_transfer.halt_in_transfer_inst                                            |ltlib_v1_0_0_async_edge_xfer_95                                     |     7|
|2198  |            \asyncrounous_transfer.halt_out_transfer_inst                                           |ltlib_v1_0_0_async_edge_xfer_96                                     |     6|
|2199  |            halt_detection_inst                                                                     |ltlib_v1_0_0_rising_edge_detection_97                               |     6|
|2200  |          u_trig                                                                                    |ila_v6_2_1_ila_trigger                                              |   192|
|2201  |            \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                         |ltlib_v1_0_0_match                                                  |    18|
|2202  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA                                             |    16|
|2203  |                DUT                                                                                 |ltlib_v1_0_0_all_typeA_90                                           |     8|
|2204  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_91                                     |     6|
|2205  |            U_TM                                                                                    |ila_v6_2_1_ila_trig_match                                           |   173|
|2206  |              \N_DDR_MODE.G_NMU[0].U_M                                                              |ltlib_v1_0_0_match__parameterized0                                  |    88|
|2207  |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized0                             |    87|
|2208  |                  DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized0                              |    23|
|2209  |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0                        |     5|
|2210  |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized1                        |     5|
|2211  |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized2                        |     5|
|2212  |                    \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_89                                     |     6|
|2213  |              \N_DDR_MODE.G_NMU[1].U_M                                                              |ltlib_v1_0_0_match__parameterized1                                  |    13|
|2214  |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1                             |    12|
|2215  |                  DUT                                                                               |ltlib_v1_0_0_all_typeA_87                                           |     8|
|2216  |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_88                                     |     6|
|2217  |              \N_DDR_MODE.G_NMU[2].U_M                                                              |ltlib_v1_0_0_match__parameterized2                                  |    13|
|2218  |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2                             |    12|
|2219  |                  DUT                                                                               |ltlib_v1_0_0_all_typeA_85                                           |     8|
|2220  |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_86                                     |     6|
|2221  |              \N_DDR_MODE.G_NMU[3].U_M                                                              |ltlib_v1_0_0_match__parameterized3                                  |    13|
|2222  |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3                             |    12|
|2223  |                  DUT                                                                               |ltlib_v1_0_0_all_typeA_83                                           |     8|
|2224  |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_84                                     |     6|
|2225  |              \N_DDR_MODE.G_NMU[4].U_M                                                              |ltlib_v1_0_0_match__parameterized4                                  |    13|
|2226  |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized4                             |    12|
|2227  |                  DUT                                                                               |ltlib_v1_0_0_all_typeA_81                                           |     8|
|2228  |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_82                                     |     6|
|2229  |              \N_DDR_MODE.G_NMU[5].U_M                                                              |ltlib_v1_0_0_match__parameterized5                                  |    11|
|2230  |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized5                             |    10|
|2231  |                  DUT                                                                               |ltlib_v1_0_0_all_typeA_79                                           |     8|
|2232  |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_80                                     |     6|
|2233  |              \N_DDR_MODE.G_NMU[6].U_M                                                              |ltlib_v1_0_0_match__parameterized6                                  |    11|
|2234  |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized6                             |    10|
|2235  |                  DUT                                                                               |ltlib_v1_0_0_all_typeA_77                                           |     8|
|2236  |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_78                                     |     6|
|2237  |              \N_DDR_MODE.G_NMU[7].U_M                                                              |ltlib_v1_0_0_match__parameterized7                                  |    11|
|2238  |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized7                             |    10|
|2239  |                  DUT                                                                               |ltlib_v1_0_0_all_typeA_75                                           |     8|
|2240  |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_76                                     |     6|
|2241  |          xsdb_memory_read_inst                                                                     |ltlib_v1_0_0_generic_memrd                                          |   352|
|2242  |    ila_1                                                                                           |design_1_ila_1_0                                                    |  3586|
|2243  |      U0                                                                                            |ila_v6_2_1_ila__parameterized1                                      |  3586|
|2244  |        ila_core_inst                                                                               |ila_v6_2_1_ila_core__parameterized0                                 |  3585|
|2245  |          ila_trace_memory_inst                                                                     |ila_v6_2_1_ila_trace_memory__parameterized0                         |   769|
|2246  |            \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                               |blk_mem_gen_v8_3_5__parameterized3                                  |   769|
|2247  |              inst_blk_mem_gen                                                                      |blk_mem_gen_v8_3_5_synth__parameterized2                            |   769|
|2248  |                \gnbram.gnativebmg.native_blk_mem_gen                                               |blk_mem_gen_top__parameterized2                                     |   769|
|2249  |                  \valid.cstr                                                                       |blk_mem_gen_generic_cstr__parameterized2                            |   769|
|2250  |                    \has_mux_b.B                                                                    |blk_mem_gen_mux__parameterized2                                     |   601|
|2251  |                    \ramloop[0].ram.r                                                               |blk_mem_gen_prim_width__parameterized148                            |     1|
|2252  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized148                          |     1|
|2253  |                    \ramloop[100].ram.r                                                             |blk_mem_gen_prim_width__parameterized248                            |     1|
|2254  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized248                          |     1|
|2255  |                    \ramloop[101].ram.r                                                             |blk_mem_gen_prim_width__parameterized249                            |     1|
|2256  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized249                          |     1|
|2257  |                    \ramloop[102].ram.r                                                             |blk_mem_gen_prim_width__parameterized250                            |     1|
|2258  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized250                          |     1|
|2259  |                    \ramloop[103].ram.r                                                             |blk_mem_gen_prim_width__parameterized251                            |     1|
|2260  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized251                          |     1|
|2261  |                    \ramloop[104].ram.r                                                             |blk_mem_gen_prim_width__parameterized252                            |     1|
|2262  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized252                          |     1|
|2263  |                    \ramloop[105].ram.r                                                             |blk_mem_gen_prim_width__parameterized253                            |     1|
|2264  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized253                          |     1|
|2265  |                    \ramloop[106].ram.r                                                             |blk_mem_gen_prim_width__parameterized254                            |     1|
|2266  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized254                          |     1|
|2267  |                    \ramloop[107].ram.r                                                             |blk_mem_gen_prim_width__parameterized255                            |     1|
|2268  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized255                          |     1|
|2269  |                    \ramloop[108].ram.r                                                             |blk_mem_gen_prim_width__parameterized256                            |     1|
|2270  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized256                          |     1|
|2271  |                    \ramloop[109].ram.r                                                             |blk_mem_gen_prim_width__parameterized257                            |     1|
|2272  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized257                          |     1|
|2273  |                    \ramloop[10].ram.r                                                              |blk_mem_gen_prim_width__parameterized158                            |     1|
|2274  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized158                          |     1|
|2275  |                    \ramloop[110].ram.r                                                             |blk_mem_gen_prim_width__parameterized258                            |     1|
|2276  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized258                          |     1|
|2277  |                    \ramloop[111].ram.r                                                             |blk_mem_gen_prim_width__parameterized259                            |     1|
|2278  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized259                          |     1|
|2279  |                    \ramloop[112].ram.r                                                             |blk_mem_gen_prim_width__parameterized260                            |     1|
|2280  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized260                          |     1|
|2281  |                    \ramloop[113].ram.r                                                             |blk_mem_gen_prim_width__parameterized261                            |     1|
|2282  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized261                          |     1|
|2283  |                    \ramloop[114].ram.r                                                             |blk_mem_gen_prim_width__parameterized262                            |     1|
|2284  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized262                          |     1|
|2285  |                    \ramloop[115].ram.r                                                             |blk_mem_gen_prim_width__parameterized263                            |     1|
|2286  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized263                          |     1|
|2287  |                    \ramloop[116].ram.r                                                             |blk_mem_gen_prim_width__parameterized264                            |     1|
|2288  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized264                          |     1|
|2289  |                    \ramloop[117].ram.r                                                             |blk_mem_gen_prim_width__parameterized265                            |     1|
|2290  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized265                          |     1|
|2291  |                    \ramloop[118].ram.r                                                             |blk_mem_gen_prim_width__parameterized266                            |     1|
|2292  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized266                          |     1|
|2293  |                    \ramloop[119].ram.r                                                             |blk_mem_gen_prim_width__parameterized267                            |     1|
|2294  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized267                          |     1|
|2295  |                    \ramloop[11].ram.r                                                              |blk_mem_gen_prim_width__parameterized159                            |     1|
|2296  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized159                          |     1|
|2297  |                    \ramloop[120].ram.r                                                             |blk_mem_gen_prim_width__parameterized268                            |     1|
|2298  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized268                          |     1|
|2299  |                    \ramloop[121].ram.r                                                             |blk_mem_gen_prim_width__parameterized269                            |     1|
|2300  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized269                          |     1|
|2301  |                    \ramloop[122].ram.r                                                             |blk_mem_gen_prim_width__parameterized270                            |     1|
|2302  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized270                          |     1|
|2303  |                    \ramloop[123].ram.r                                                             |blk_mem_gen_prim_width__parameterized271                            |     1|
|2304  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized271                          |     1|
|2305  |                    \ramloop[124].ram.r                                                             |blk_mem_gen_prim_width__parameterized272                            |     1|
|2306  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized272                          |     1|
|2307  |                    \ramloop[125].ram.r                                                             |blk_mem_gen_prim_width__parameterized273                            |     1|
|2308  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized273                          |     1|
|2309  |                    \ramloop[126].ram.r                                                             |blk_mem_gen_prim_width__parameterized274                            |     1|
|2310  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized274                          |     1|
|2311  |                    \ramloop[127].ram.r                                                             |blk_mem_gen_prim_width__parameterized275                            |     1|
|2312  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized275                          |     1|
|2313  |                    \ramloop[128].ram.r                                                             |blk_mem_gen_prim_width__parameterized276                            |     1|
|2314  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized276                          |     1|
|2315  |                    \ramloop[129].ram.r                                                             |blk_mem_gen_prim_width__parameterized277                            |     1|
|2316  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized277                          |     1|
|2317  |                    \ramloop[12].ram.r                                                              |blk_mem_gen_prim_width__parameterized160                            |     1|
|2318  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized160                          |     1|
|2319  |                    \ramloop[130].ram.r                                                             |blk_mem_gen_prim_width__parameterized278                            |     1|
|2320  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized278                          |     1|
|2321  |                    \ramloop[131].ram.r                                                             |blk_mem_gen_prim_width__parameterized279                            |     1|
|2322  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized279                          |     1|
|2323  |                    \ramloop[132].ram.r                                                             |blk_mem_gen_prim_width__parameterized280                            |     1|
|2324  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized280                          |     1|
|2325  |                    \ramloop[133].ram.r                                                             |blk_mem_gen_prim_width__parameterized281                            |     1|
|2326  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized281                          |     1|
|2327  |                    \ramloop[134].ram.r                                                             |blk_mem_gen_prim_width__parameterized282                            |     1|
|2328  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized282                          |     1|
|2329  |                    \ramloop[135].ram.r                                                             |blk_mem_gen_prim_width__parameterized283                            |     1|
|2330  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized283                          |     1|
|2331  |                    \ramloop[136].ram.r                                                             |blk_mem_gen_prim_width__parameterized284                            |     1|
|2332  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized284                          |     1|
|2333  |                    \ramloop[137].ram.r                                                             |blk_mem_gen_prim_width__parameterized285                            |     1|
|2334  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized285                          |     1|
|2335  |                    \ramloop[138].ram.r                                                             |blk_mem_gen_prim_width__parameterized286                            |     1|
|2336  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized286                          |     1|
|2337  |                    \ramloop[139].ram.r                                                             |blk_mem_gen_prim_width__parameterized287                            |     1|
|2338  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized287                          |     1|
|2339  |                    \ramloop[13].ram.r                                                              |blk_mem_gen_prim_width__parameterized161                            |     1|
|2340  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized161                          |     1|
|2341  |                    \ramloop[140].ram.r                                                             |blk_mem_gen_prim_width__parameterized288                            |     1|
|2342  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized288                          |     1|
|2343  |                    \ramloop[141].ram.r                                                             |blk_mem_gen_prim_width__parameterized289                            |     1|
|2344  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized289                          |     1|
|2345  |                    \ramloop[142].ram.r                                                             |blk_mem_gen_prim_width__parameterized290                            |     1|
|2346  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized290                          |     1|
|2347  |                    \ramloop[143].ram.r                                                             |blk_mem_gen_prim_width__parameterized291                            |     1|
|2348  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized291                          |     1|
|2349  |                    \ramloop[144].ram.r                                                             |blk_mem_gen_prim_width__parameterized292                            |     1|
|2350  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized292                          |     1|
|2351  |                    \ramloop[145].ram.r                                                             |blk_mem_gen_prim_width__parameterized293                            |     1|
|2352  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized293                          |     1|
|2353  |                    \ramloop[146].ram.r                                                             |blk_mem_gen_prim_width__parameterized294                            |     1|
|2354  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized294                          |     1|
|2355  |                    \ramloop[147].ram.r                                                             |blk_mem_gen_prim_width__parameterized295                            |     1|
|2356  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized295                          |     1|
|2357  |                    \ramloop[148].ram.r                                                             |blk_mem_gen_prim_width__parameterized296                            |     1|
|2358  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized296                          |     1|
|2359  |                    \ramloop[149].ram.r                                                             |blk_mem_gen_prim_width__parameterized297                            |     1|
|2360  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized297                          |     1|
|2361  |                    \ramloop[14].ram.r                                                              |blk_mem_gen_prim_width__parameterized162                            |     1|
|2362  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized162                          |     1|
|2363  |                    \ramloop[150].ram.r                                                             |blk_mem_gen_prim_width__parameterized298                            |     1|
|2364  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized298                          |     1|
|2365  |                    \ramloop[151].ram.r                                                             |blk_mem_gen_prim_width__parameterized299                            |     1|
|2366  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized299                          |     1|
|2367  |                    \ramloop[152].ram.r                                                             |blk_mem_gen_prim_width__parameterized300                            |     1|
|2368  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized300                          |     1|
|2369  |                    \ramloop[153].ram.r                                                             |blk_mem_gen_prim_width__parameterized301                            |     1|
|2370  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized301                          |     1|
|2371  |                    \ramloop[154].ram.r                                                             |blk_mem_gen_prim_width__parameterized302                            |     1|
|2372  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized302                          |     1|
|2373  |                    \ramloop[155].ram.r                                                             |blk_mem_gen_prim_width__parameterized303                            |     1|
|2374  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized303                          |     1|
|2375  |                    \ramloop[156].ram.r                                                             |blk_mem_gen_prim_width__parameterized304                            |     1|
|2376  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized304                          |     1|
|2377  |                    \ramloop[157].ram.r                                                             |blk_mem_gen_prim_width__parameterized305                            |     1|
|2378  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized305                          |     1|
|2379  |                    \ramloop[158].ram.r                                                             |blk_mem_gen_prim_width__parameterized306                            |     1|
|2380  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized306                          |     1|
|2381  |                    \ramloop[159].ram.r                                                             |blk_mem_gen_prim_width__parameterized307                            |     1|
|2382  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized307                          |     1|
|2383  |                    \ramloop[15].ram.r                                                              |blk_mem_gen_prim_width__parameterized163                            |     1|
|2384  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized163                          |     1|
|2385  |                    \ramloop[160].ram.r                                                             |blk_mem_gen_prim_width__parameterized308                            |     2|
|2386  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized308                          |     2|
|2387  |                    \ramloop[161].ram.r                                                             |blk_mem_gen_prim_width__parameterized309                            |     2|
|2388  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized309                          |     2|
|2389  |                    \ramloop[162].ram.r                                                             |blk_mem_gen_prim_width__parameterized310                            |     2|
|2390  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized310                          |     2|
|2391  |                    \ramloop[163].ram.r                                                             |blk_mem_gen_prim_width__parameterized311                            |     2|
|2392  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized311                          |     2|
|2393  |                    \ramloop[16].ram.r                                                              |blk_mem_gen_prim_width__parameterized164                            |     1|
|2394  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized164                          |     1|
|2395  |                    \ramloop[17].ram.r                                                              |blk_mem_gen_prim_width__parameterized165                            |     1|
|2396  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized165                          |     1|
|2397  |                    \ramloop[18].ram.r                                                              |blk_mem_gen_prim_width__parameterized166                            |     1|
|2398  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized166                          |     1|
|2399  |                    \ramloop[19].ram.r                                                              |blk_mem_gen_prim_width__parameterized167                            |     1|
|2400  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized167                          |     1|
|2401  |                    \ramloop[1].ram.r                                                               |blk_mem_gen_prim_width__parameterized149                            |     1|
|2402  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized149                          |     1|
|2403  |                    \ramloop[20].ram.r                                                              |blk_mem_gen_prim_width__parameterized168                            |     1|
|2404  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized168                          |     1|
|2405  |                    \ramloop[21].ram.r                                                              |blk_mem_gen_prim_width__parameterized169                            |     1|
|2406  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized169                          |     1|
|2407  |                    \ramloop[22].ram.r                                                              |blk_mem_gen_prim_width__parameterized170                            |     1|
|2408  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized170                          |     1|
|2409  |                    \ramloop[23].ram.r                                                              |blk_mem_gen_prim_width__parameterized171                            |     1|
|2410  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized171                          |     1|
|2411  |                    \ramloop[24].ram.r                                                              |blk_mem_gen_prim_width__parameterized172                            |     1|
|2412  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized172                          |     1|
|2413  |                    \ramloop[25].ram.r                                                              |blk_mem_gen_prim_width__parameterized173                            |     1|
|2414  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized173                          |     1|
|2415  |                    \ramloop[26].ram.r                                                              |blk_mem_gen_prim_width__parameterized174                            |     1|
|2416  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized174                          |     1|
|2417  |                    \ramloop[27].ram.r                                                              |blk_mem_gen_prim_width__parameterized175                            |     1|
|2418  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized175                          |     1|
|2419  |                    \ramloop[28].ram.r                                                              |blk_mem_gen_prim_width__parameterized176                            |     1|
|2420  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized176                          |     1|
|2421  |                    \ramloop[29].ram.r                                                              |blk_mem_gen_prim_width__parameterized177                            |     1|
|2422  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized177                          |     1|
|2423  |                    \ramloop[2].ram.r                                                               |blk_mem_gen_prim_width__parameterized150                            |     1|
|2424  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized150                          |     1|
|2425  |                    \ramloop[30].ram.r                                                              |blk_mem_gen_prim_width__parameterized178                            |     1|
|2426  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized178                          |     1|
|2427  |                    \ramloop[31].ram.r                                                              |blk_mem_gen_prim_width__parameterized179                            |     1|
|2428  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized179                          |     1|
|2429  |                    \ramloop[32].ram.r                                                              |blk_mem_gen_prim_width__parameterized180                            |     1|
|2430  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized180                          |     1|
|2431  |                    \ramloop[33].ram.r                                                              |blk_mem_gen_prim_width__parameterized181                            |     1|
|2432  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized181                          |     1|
|2433  |                    \ramloop[34].ram.r                                                              |blk_mem_gen_prim_width__parameterized182                            |     1|
|2434  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized182                          |     1|
|2435  |                    \ramloop[35].ram.r                                                              |blk_mem_gen_prim_width__parameterized183                            |     1|
|2436  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized183                          |     1|
|2437  |                    \ramloop[36].ram.r                                                              |blk_mem_gen_prim_width__parameterized184                            |     1|
|2438  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized184                          |     1|
|2439  |                    \ramloop[37].ram.r                                                              |blk_mem_gen_prim_width__parameterized185                            |     1|
|2440  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized185                          |     1|
|2441  |                    \ramloop[38].ram.r                                                              |blk_mem_gen_prim_width__parameterized186                            |     1|
|2442  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized186                          |     1|
|2443  |                    \ramloop[39].ram.r                                                              |blk_mem_gen_prim_width__parameterized187                            |     1|
|2444  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized187                          |     1|
|2445  |                    \ramloop[3].ram.r                                                               |blk_mem_gen_prim_width__parameterized151                            |     1|
|2446  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized151                          |     1|
|2447  |                    \ramloop[40].ram.r                                                              |blk_mem_gen_prim_width__parameterized188                            |     1|
|2448  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized188                          |     1|
|2449  |                    \ramloop[41].ram.r                                                              |blk_mem_gen_prim_width__parameterized189                            |     1|
|2450  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized189                          |     1|
|2451  |                    \ramloop[42].ram.r                                                              |blk_mem_gen_prim_width__parameterized190                            |     1|
|2452  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized190                          |     1|
|2453  |                    \ramloop[43].ram.r                                                              |blk_mem_gen_prim_width__parameterized191                            |     1|
|2454  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized191                          |     1|
|2455  |                    \ramloop[44].ram.r                                                              |blk_mem_gen_prim_width__parameterized192                            |     1|
|2456  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized192                          |     1|
|2457  |                    \ramloop[45].ram.r                                                              |blk_mem_gen_prim_width__parameterized193                            |     1|
|2458  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized193                          |     1|
|2459  |                    \ramloop[46].ram.r                                                              |blk_mem_gen_prim_width__parameterized194                            |     1|
|2460  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized194                          |     1|
|2461  |                    \ramloop[47].ram.r                                                              |blk_mem_gen_prim_width__parameterized195                            |     1|
|2462  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized195                          |     1|
|2463  |                    \ramloop[48].ram.r                                                              |blk_mem_gen_prim_width__parameterized196                            |     1|
|2464  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized196                          |     1|
|2465  |                    \ramloop[49].ram.r                                                              |blk_mem_gen_prim_width__parameterized197                            |     1|
|2466  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized197                          |     1|
|2467  |                    \ramloop[4].ram.r                                                               |blk_mem_gen_prim_width__parameterized152                            |     1|
|2468  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized152                          |     1|
|2469  |                    \ramloop[50].ram.r                                                              |blk_mem_gen_prim_width__parameterized198                            |     1|
|2470  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized198                          |     1|
|2471  |                    \ramloop[51].ram.r                                                              |blk_mem_gen_prim_width__parameterized199                            |     1|
|2472  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized199                          |     1|
|2473  |                    \ramloop[52].ram.r                                                              |blk_mem_gen_prim_width__parameterized200                            |     1|
|2474  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized200                          |     1|
|2475  |                    \ramloop[53].ram.r                                                              |blk_mem_gen_prim_width__parameterized201                            |     1|
|2476  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized201                          |     1|
|2477  |                    \ramloop[54].ram.r                                                              |blk_mem_gen_prim_width__parameterized202                            |     1|
|2478  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized202                          |     1|
|2479  |                    \ramloop[55].ram.r                                                              |blk_mem_gen_prim_width__parameterized203                            |     1|
|2480  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized203                          |     1|
|2481  |                    \ramloop[56].ram.r                                                              |blk_mem_gen_prim_width__parameterized204                            |     1|
|2482  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized204                          |     1|
|2483  |                    \ramloop[57].ram.r                                                              |blk_mem_gen_prim_width__parameterized205                            |     1|
|2484  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized205                          |     1|
|2485  |                    \ramloop[58].ram.r                                                              |blk_mem_gen_prim_width__parameterized206                            |     1|
|2486  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized206                          |     1|
|2487  |                    \ramloop[59].ram.r                                                              |blk_mem_gen_prim_width__parameterized207                            |     1|
|2488  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized207                          |     1|
|2489  |                    \ramloop[5].ram.r                                                               |blk_mem_gen_prim_width__parameterized153                            |     1|
|2490  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized153                          |     1|
|2491  |                    \ramloop[60].ram.r                                                              |blk_mem_gen_prim_width__parameterized208                            |     1|
|2492  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized208                          |     1|
|2493  |                    \ramloop[61].ram.r                                                              |blk_mem_gen_prim_width__parameterized209                            |     1|
|2494  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized209                          |     1|
|2495  |                    \ramloop[62].ram.r                                                              |blk_mem_gen_prim_width__parameterized210                            |     1|
|2496  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized210                          |     1|
|2497  |                    \ramloop[63].ram.r                                                              |blk_mem_gen_prim_width__parameterized211                            |     1|
|2498  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized211                          |     1|
|2499  |                    \ramloop[64].ram.r                                                              |blk_mem_gen_prim_width__parameterized212                            |     1|
|2500  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized212                          |     1|
|2501  |                    \ramloop[65].ram.r                                                              |blk_mem_gen_prim_width__parameterized213                            |     1|
|2502  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized213                          |     1|
|2503  |                    \ramloop[66].ram.r                                                              |blk_mem_gen_prim_width__parameterized214                            |     1|
|2504  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized214                          |     1|
|2505  |                    \ramloop[67].ram.r                                                              |blk_mem_gen_prim_width__parameterized215                            |     1|
|2506  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized215                          |     1|
|2507  |                    \ramloop[68].ram.r                                                              |blk_mem_gen_prim_width__parameterized216                            |     1|
|2508  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized216                          |     1|
|2509  |                    \ramloop[69].ram.r                                                              |blk_mem_gen_prim_width__parameterized217                            |     1|
|2510  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized217                          |     1|
|2511  |                    \ramloop[6].ram.r                                                               |blk_mem_gen_prim_width__parameterized154                            |     1|
|2512  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized154                          |     1|
|2513  |                    \ramloop[70].ram.r                                                              |blk_mem_gen_prim_width__parameterized218                            |     1|
|2514  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized218                          |     1|
|2515  |                    \ramloop[71].ram.r                                                              |blk_mem_gen_prim_width__parameterized219                            |     1|
|2516  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized219                          |     1|
|2517  |                    \ramloop[72].ram.r                                                              |blk_mem_gen_prim_width__parameterized220                            |     1|
|2518  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized220                          |     1|
|2519  |                    \ramloop[73].ram.r                                                              |blk_mem_gen_prim_width__parameterized221                            |     1|
|2520  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized221                          |     1|
|2521  |                    \ramloop[74].ram.r                                                              |blk_mem_gen_prim_width__parameterized222                            |     1|
|2522  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized222                          |     1|
|2523  |                    \ramloop[75].ram.r                                                              |blk_mem_gen_prim_width__parameterized223                            |     1|
|2524  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized223                          |     1|
|2525  |                    \ramloop[76].ram.r                                                              |blk_mem_gen_prim_width__parameterized224                            |     1|
|2526  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized224                          |     1|
|2527  |                    \ramloop[77].ram.r                                                              |blk_mem_gen_prim_width__parameterized225                            |     1|
|2528  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized225                          |     1|
|2529  |                    \ramloop[78].ram.r                                                              |blk_mem_gen_prim_width__parameterized226                            |     1|
|2530  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized226                          |     1|
|2531  |                    \ramloop[79].ram.r                                                              |blk_mem_gen_prim_width__parameterized227                            |     1|
|2532  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized227                          |     1|
|2533  |                    \ramloop[7].ram.r                                                               |blk_mem_gen_prim_width__parameterized155                            |     1|
|2534  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized155                          |     1|
|2535  |                    \ramloop[80].ram.r                                                              |blk_mem_gen_prim_width__parameterized228                            |     1|
|2536  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized228                          |     1|
|2537  |                    \ramloop[81].ram.r                                                              |blk_mem_gen_prim_width__parameterized229                            |     1|
|2538  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized229                          |     1|
|2539  |                    \ramloop[82].ram.r                                                              |blk_mem_gen_prim_width__parameterized230                            |     1|
|2540  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized230                          |     1|
|2541  |                    \ramloop[83].ram.r                                                              |blk_mem_gen_prim_width__parameterized231                            |     1|
|2542  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized231                          |     1|
|2543  |                    \ramloop[84].ram.r                                                              |blk_mem_gen_prim_width__parameterized232                            |     1|
|2544  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized232                          |     1|
|2545  |                    \ramloop[85].ram.r                                                              |blk_mem_gen_prim_width__parameterized233                            |     1|
|2546  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized233                          |     1|
|2547  |                    \ramloop[86].ram.r                                                              |blk_mem_gen_prim_width__parameterized234                            |     1|
|2548  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized234                          |     1|
|2549  |                    \ramloop[87].ram.r                                                              |blk_mem_gen_prim_width__parameterized235                            |     1|
|2550  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized235                          |     1|
|2551  |                    \ramloop[88].ram.r                                                              |blk_mem_gen_prim_width__parameterized236                            |     1|
|2552  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized236                          |     1|
|2553  |                    \ramloop[89].ram.r                                                              |blk_mem_gen_prim_width__parameterized237                            |     1|
|2554  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized237                          |     1|
|2555  |                    \ramloop[8].ram.r                                                               |blk_mem_gen_prim_width__parameterized156                            |     1|
|2556  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized156                          |     1|
|2557  |                    \ramloop[90].ram.r                                                              |blk_mem_gen_prim_width__parameterized238                            |     1|
|2558  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized238                          |     1|
|2559  |                    \ramloop[91].ram.r                                                              |blk_mem_gen_prim_width__parameterized239                            |     1|
|2560  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized239                          |     1|
|2561  |                    \ramloop[92].ram.r                                                              |blk_mem_gen_prim_width__parameterized240                            |     1|
|2562  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized240                          |     1|
|2563  |                    \ramloop[93].ram.r                                                              |blk_mem_gen_prim_width__parameterized241                            |     1|
|2564  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized241                          |     1|
|2565  |                    \ramloop[94].ram.r                                                              |blk_mem_gen_prim_width__parameterized242                            |     1|
|2566  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized242                          |     1|
|2567  |                    \ramloop[95].ram.r                                                              |blk_mem_gen_prim_width__parameterized243                            |     1|
|2568  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized243                          |     1|
|2569  |                    \ramloop[96].ram.r                                                              |blk_mem_gen_prim_width__parameterized244                            |     1|
|2570  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized244                          |     1|
|2571  |                    \ramloop[97].ram.r                                                              |blk_mem_gen_prim_width__parameterized245                            |     1|
|2572  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized245                          |     1|
|2573  |                    \ramloop[98].ram.r                                                              |blk_mem_gen_prim_width__parameterized246                            |     1|
|2574  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized246                          |     1|
|2575  |                    \ramloop[99].ram.r                                                              |blk_mem_gen_prim_width__parameterized247                            |     1|
|2576  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized247                          |     1|
|2577  |                    \ramloop[9].ram.r                                                               |blk_mem_gen_prim_width__parameterized157                            |     1|
|2578  |                      \prim_noinit.ram                                                              |blk_mem_gen_prim_wrapper__parameterized157                          |     1|
|2579  |          u_ila_cap_ctrl                                                                            |ila_v6_2_1_ila_cap_ctrl_legacy                                      |   324|
|2580  |            U_CDONE                                                                                 |ltlib_v1_0_0_cfglut6__parameterized0                                |     5|
|2581  |            U_NS0                                                                                   |ltlib_v1_0_0_cfglut7                                                |     6|
|2582  |            U_NS1                                                                                   |ltlib_v1_0_0_cfglut7_56                                             |     6|
|2583  |            u_cap_addrgen                                                                           |ila_v6_2_1_ila_cap_addrgen                                          |   302|
|2584  |              U_CMPRESET                                                                            |ltlib_v1_0_0_cfglut6                                                |     3|
|2585  |              u_cap_sample_counter                                                                  |ila_v6_2_1_ila_cap_sample_counter                                   |    80|
|2586  |                U_SCE                                                                               |ltlib_v1_0_0_cfglut4_64                                             |     1|
|2587  |                U_SCMPCE                                                                            |ltlib_v1_0_0_cfglut5_65                                             |     1|
|2588  |                U_SCRST                                                                             |ltlib_v1_0_0_cfglut6_66                                             |     4|
|2589  |                u_scnt_cmp                                                                          |ltlib_v1_0_0_match_nodelay_67                                       |    34|
|2590  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_68                                  |    34|
|2591  |                    DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized1_69                           |    17|
|2592  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized3_70                     |     5|
|2593  |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized4_71                     |     5|
|2594  |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized5_72                     |     5|
|2595  |              u_cap_window_counter                                                                  |ila_v6_2_1_ila_cap_window_counter                                   |    95|
|2596  |                U_WCE                                                                               |ltlib_v1_0_0_cfglut4                                                |     1|
|2597  |                U_WHCMPCE                                                                           |ltlib_v1_0_0_cfglut5                                                |     1|
|2598  |                U_WLCMPCE                                                                           |ltlib_v1_0_0_cfglut5_57                                             |     1|
|2599  |                u_wcnt_hcmp                                                                         |ltlib_v1_0_0_match_nodelay                                          |    17|
|2600  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_59                                  |    17|
|2601  |                    DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized1_60                           |    17|
|2602  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized3_61                     |     5|
|2603  |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized4_62                     |     5|
|2604  |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized5_63                     |     5|
|2605  |                u_wcnt_lcmp                                                                         |ltlib_v1_0_0_match_nodelay_58                                       |    34|
|2606  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay                                     |    34|
|2607  |                    DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized1                              |    17|
|2608  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized3                        |     5|
|2609  |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized4                        |     5|
|2610  |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized5                        |     5|
|2611  |          u_ila_regs                                                                                |ila_v6_2_1_ila_register__parameterized0                             |  1735|
|2612  |            U_XSDB_SLAVE                                                                            |xsdbs_v1_0_2_xsdbs                                                  |   119|
|2613  |            reg_890                                                                                 |xsdbs_v1_0_2_reg__parameterized119                                  |    16|
|2614  |              \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_55                                            |    16|
|2615  |            \MU_SRL[0].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s                                                |    74|
|2616  |            \MU_SRL[1].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized9                                |    74|
|2617  |            \MU_SRL[2].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized10                               |    74|
|2618  |            \MU_SRL[3].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized11                               |    90|
|2619  |            \MU_SRL[4].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized12                               |    72|
|2620  |            \MU_SRL[5].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized13                               |    74|
|2621  |            \MU_SRL[6].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized14                               |    74|
|2622  |            \MU_SRL[7].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized15                               |    90|
|2623  |            \MU_SRL[8].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized16                               |    91|
|2624  |            \TC_SRL[0].tc_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized17                               |    77|
|2625  |            reg_15                                                                                  |xsdbs_v1_0_2_reg__parameterized101                                  |    37|
|2626  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_54                                             |    37|
|2627  |            reg_16                                                                                  |xsdbs_v1_0_2_reg__parameterized102                                  |    17|
|2628  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_53                                             |    17|
|2629  |            reg_17                                                                                  |xsdbs_v1_0_2_reg__parameterized103                                  |    28|
|2630  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_52                                             |    28|
|2631  |            reg_18                                                                                  |xsdbs_v1_0_2_reg__parameterized104                                  |    40|
|2632  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_51                                             |    40|
|2633  |            reg_19                                                                                  |xsdbs_v1_0_2_reg__parameterized105                                  |    17|
|2634  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_50                                             |    17|
|2635  |            reg_1a                                                                                  |xsdbs_v1_0_2_reg__parameterized106                                  |    22|
|2636  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized5                                |    22|
|2637  |            reg_6                                                                                   |xsdbs_v1_0_2_reg__parameterized86                                   |    23|
|2638  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_49                                             |    23|
|2639  |            reg_7                                                                                   |xsdbs_v1_0_2_reg__parameterized87                                   |    33|
|2640  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized4                                |    33|
|2641  |            reg_8                                                                                   |xsdbs_v1_0_2_reg__parameterized88                                   |     5|
|2642  |              \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_48                                            |     5|
|2643  |            reg_80                                                                                  |xsdbs_v1_0_2_reg__parameterized107                                  |    19|
|2644  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized6                                |    19|
|2645  |            reg_81                                                                                  |xsdbs_v1_0_2_reg__parameterized108                                  |    17|
|2646  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_47                                             |    17|
|2647  |            reg_82                                                                                  |xsdbs_v1_0_2_reg__parameterized109                                  |    17|
|2648  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized7                                |    17|
|2649  |            reg_83                                                                                  |xsdbs_v1_0_2_reg__parameterized110                                  |    59|
|2650  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_46                                             |    59|
|2651  |            reg_84                                                                                  |xsdbs_v1_0_2_reg__parameterized111                                  |    20|
|2652  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_45                                             |    20|
|2653  |            reg_85                                                                                  |xsdbs_v1_0_2_reg__parameterized112                                  |    17|
|2654  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_44                                             |    17|
|2655  |            reg_887                                                                                 |xsdbs_v1_0_2_reg__parameterized114                                  |     3|
|2656  |              \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_43                                            |     3|
|2657  |            reg_88d                                                                                 |xsdbs_v1_0_2_reg__parameterized116                                  |     6|
|2658  |              \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_42                                            |     6|
|2659  |            reg_9                                                                                   |xsdbs_v1_0_2_reg__parameterized89                                   |    18|
|2660  |              \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_41                                            |    18|
|2661  |            reg_a                                                                                   |xsdbs_v1_0_2_reg__parameterized90                                   |     2|
|2662  |              \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_40                                            |     2|
|2663  |            reg_srl_fff                                                                             |xsdbs_v1_0_2_reg_p2s__parameterized18                               |    86|
|2664  |            reg_stream_ffd                                                                          |xsdbs_v1_0_2_reg_stream                                             |    47|
|2665  |              \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl                                                |    47|
|2666  |            reg_stream_ffe                                                                          |xsdbs_v1_0_2_reg_stream__parameterized1                             |    16|
|2667  |              \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat                                               |    16|
|2668  |          u_ila_reset_ctrl                                                                          |ila_v6_2_1_ila_reset_ctrl                                           |    46|
|2669  |            arm_detection_inst                                                                      |ltlib_v1_0_0_rising_edge_detection                                  |     5|
|2670  |            \asyncrounous_transfer.arm_in_transfer_inst                                             |ltlib_v1_0_0_async_edge_xfer                                        |     7|
|2671  |            \asyncrounous_transfer.arm_out_transfer_inst                                            |ltlib_v1_0_0_async_edge_xfer_36                                     |     6|
|2672  |            \asyncrounous_transfer.halt_in_transfer_inst                                            |ltlib_v1_0_0_async_edge_xfer_37                                     |     7|
|2673  |            \asyncrounous_transfer.halt_out_transfer_inst                                           |ltlib_v1_0_0_async_edge_xfer_38                                     |     6|
|2674  |            halt_detection_inst                                                                     |ltlib_v1_0_0_rising_edge_detection_39                               |     6|
|2675  |          u_trig                                                                                    |ila_v6_2_1_ila_trigger__parameterized0                              |   213|
|2676  |            \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                         |ltlib_v1_0_0_match__parameterized8                                  |    24|
|2677  |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA__parameterized8                             |    22|
|2678  |                DUT                                                                                 |ltlib_v1_0_0_all_typeA__parameterized2                              |    13|
|2679  |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized6                        |     5|
|2680  |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_35                                     |     6|
|2681  |            U_TM                                                                                    |ila_v6_2_1_ila_trig_match__parameterized0                           |   188|
|2682  |              \N_DDR_MODE.G_NMU[0].U_M                                                              |ltlib_v1_0_0_match__parameterized9                                  |    11|
|2683  |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized9                             |    10|
|2684  |                  DUT                                                                               |ltlib_v1_0_0_all_typeA_33                                           |     8|
|2685  |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_34                                     |     6|
|2686  |              \N_DDR_MODE.G_NMU[1].U_M                                                              |ltlib_v1_0_0_match__parameterized10                                 |    88|
|2687  |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized10                            |    87|
|2688  |                  DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized3                              |    23|
|2689  |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized7                        |     5|
|2690  |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized8                        |     5|
|2691  |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized9                        |     5|
|2692  |                    \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_32                                     |     6|
|2693  |              \N_DDR_MODE.G_NMU[2].U_M                                                              |ltlib_v1_0_0_match__parameterized11                                 |    17|
|2694  |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized11                            |    16|
|2695  |                  DUT                                                                               |ltlib_v1_0_0_all_typeA_30                                           |     8|
|2696  |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_31                                     |     6|
|2697  |              \N_DDR_MODE.G_NMU[3].U_M                                                              |ltlib_v1_0_0_match__parameterized12                                 |    11|
|2698  |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized12                            |    10|
|2699  |                  DUT                                                                               |ltlib_v1_0_0_all_typeA_28                                           |     8|
|2700  |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_29                                     |     6|
|2701  |              \N_DDR_MODE.G_NMU[4].U_M                                                              |ltlib_v1_0_0_match__parameterized13                                 |    11|
|2702  |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized13                            |    10|
|2703  |                  DUT                                                                               |ltlib_v1_0_0_all_typeA_26                                           |     8|
|2704  |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_27                                     |     6|
|2705  |              \N_DDR_MODE.G_NMU[5].U_M                                                              |ltlib_v1_0_0_match__parameterized14                                 |    11|
|2706  |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized14                            |    10|
|2707  |                  DUT                                                                               |ltlib_v1_0_0_all_typeA_24                                           |     8|
|2708  |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_25                                     |     6|
|2709  |              \N_DDR_MODE.G_NMU[6].U_M                                                              |ltlib_v1_0_0_match__parameterized15                                 |    17|
|2710  |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized15                            |    16|
|2711  |                  DUT                                                                               |ltlib_v1_0_0_all_typeA_22                                           |     8|
|2712  |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_23                                     |     6|
|2713  |              \N_DDR_MODE.G_NMU[7].U_M                                                              |ltlib_v1_0_0_match__parameterized16                                 |    11|
|2714  |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized16                            |    10|
|2715  |                  DUT                                                                               |ltlib_v1_0_0_all_typeA_20                                           |     8|
|2716  |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_21                                     |     6|
|2717  |              \N_DDR_MODE.G_NMU[8].U_M                                                              |ltlib_v1_0_0_match__parameterized17                                 |    11|
|2718  |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized17                            |    10|
|2719  |                  DUT                                                                               |ltlib_v1_0_0_all_typeA                                              |     8|
|2720  |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice                                        |     6|
|2721  |          xsdb_memory_read_inst                                                                     |ltlib_v1_0_0_generic_memrd__parameterized0                          |   366|
|2722  |    axis_pwm_generator_0                                                                            |design_1_axis_pwm_generator_0_2                                     |   858|
|2723  |      U0                                                                                            |axis_pwm_generator_v1_0                                             |   858|
|2724  |        axis_pwm_generator_v1_0_S_AXIS_inst                                                         |axis_pwm_generator_v1_0_S_AXIS                                      |   182|
|2725  |        axis_pwm_generator_v1_0_S_AXI_LITE_inst                                                     |axis_pwm_generator_v1_0_S_AXI_LITE                                  |   235|
|2726  |    axis_pwm_data_fifo_0                                                                            |design_1_axis_data_fifo_0_0                                         |   321|
|2727  |      inst                                                                                          |axis_data_fifo_v1_1_12_axis_data_fifo                               |   321|
|2728  |        \gen_fifo_generator.fifo_generator_inst                                                     |fifo_generator_v13_1_3__parameterized0                              |   321|
|2729  |          inst_fifo_gen                                                                             |fifo_generator_v13_1_3_synth__parameterized0                        |   321|
|2730  |            \gaxis_fifo.gaxisf.axisf                                                                |fifo_generator_top__parameterized0                                  |   250|
|2731  |              \grf.rf                                                                               |fifo_generator_ramfifo__parameterized0                              |   250|
|2732  |                \gntv_or_sync_fifo.gl0.rd                                                           |rd_logic__parameterized0                                            |    71|
|2733  |                  \gr1.gr1_int.rfwft                                                                |rd_fwft__parameterized0                                             |    27|
|2734  |                  \grss.rsts                                                                        |rd_status_flags_ss__parameterized0                                  |    13|
|2735  |                    c1                                                                              |compare__parameterized0                                             |     6|
|2736  |                    c2                                                                              |compare__parameterized1                                             |     5|
|2737  |                  rpntr                                                                             |rd_bin_cntr__parameterized0                                         |    31|
|2738  |                \gntv_or_sync_fifo.gl0.wr                                                           |wr_logic__parameterized0                                            |    93|
|2739  |                  \gwss.wsts                                                                        |wr_status_flags_ss__parameterized0                                  |    27|
|2740  |                    c0                                                                              |compare__parameterized2                                             |     5|
|2741  |                    c1                                                                              |compare__parameterized3                                             |     6|
|2742  |                    \gaf.c2                                                                         |compare__parameterized4                                             |     6|
|2743  |                  wpntr                                                                             |wr_bin_cntr__parameterized0                                         |    66|
|2744  |                \gntv_or_sync_fifo.mem                                                              |memory__parameterized0                                              |    44|
|2745  |                  \gbm.gbmg.gbmga.ngecc.bmg                                                         |blk_mem_gen_v8_3_5__parameterized1                                  |     2|
|2746  |                    inst_blk_mem_gen                                                                |blk_mem_gen_v8_3_5_synth__parameterized0                            |     2|
|2747  |                      \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top__parameterized0                                     |     2|
|2748  |                        \valid.cstr                                                                 |blk_mem_gen_generic_cstr__parameterized0                            |     2|
|2749  |                          \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width__parameterized2                              |     1|
|2750  |                            \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper__parameterized2                            |     1|
|2751  |                          \ramloop[1].ram.r                                                         |blk_mem_gen_prim_width__parameterized3                              |     1|
|2752  |                            \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper__parameterized3                            |     1|
|2753  |                rstblk                                                                              |reset_blk_ramfifo__parameterized1                                   |    42|
|2754  |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                   |synchronizer_ff_9                                                   |     1|
|2755  |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                   |synchronizer_ff_10                                                  |     2|
|2756  |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                   |synchronizer_ff_11                                                  |     1|
|2757  |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst        |synchronizer_ff_12                                                  |     1|
|2758  |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst        |synchronizer_ff_13                                                  |     1|
|2759  |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                         |synchronizer_ff_14                                                  |     1|
|2760  |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                         |synchronizer_ff_15                                                  |     1|
|2761  |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                         |synchronizer_ff_16                                                  |     2|
|2762  |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                         |synchronizer_ff_17                                                  |     2|
|2763  |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                         |synchronizer_ff_18                                                  |     2|
|2764  |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                         |synchronizer_ff_19                                                  |     2|
|2765  |            \reset_gen_cc.rstblk_cc                                                                 |reset_blk_ramfifo__parameterized0                                   |    21|
|2766  |              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                             |synchronizer_ff                                                     |     2|
|2767  |              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                             |synchronizer_ff_6                                                   |     2|
|2768  |              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                             |synchronizer_ff_7                                                   |     2|
|2769  |              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                             |synchronizer_ff_8                                                   |     2|
|2770  |    axi_pwm_dma_0                                                                                   |design_1_axi_dma_0_0                                                |  1534|
|2771  |      U0                                                                                            |axi_dma                                                             |  1534|
|2772  |        \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                             |axi_dma_mm2s_mngr                                                   |    90|
|2773  |          \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                                  |axi_dma_smple_sm                                                    |    69|
|2774  |          \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                       |axi_dma_mm2s_cmdsts_if                                              |    15|
|2775  |          \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                     |axi_dma_mm2s_sts_mngr                                               |     5|
|2776  |        \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN                                           |axi_dma_sofeof_gen                                                  |    12|
|2777  |        I_AXI_DMA_REG_MODULE                                                                        |axi_dma_reg_module                                                  |   259|
|2778  |          \GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                            |axi_dma_lite_if                                                     |   130|
|2779  |          \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                   |axi_dma_register                                                    |   129|
|2780  |        I_PRMRY_DATAMOVER                                                                           |axi_datamover                                                       |  1129|
|2781  |          \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                        |axi_datamover_mm2s_full_wrap                                        |  1129|
|2782  |            \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                       |axi_datamover_skid_buf                                              |   122|
|2783  |            \GEN_INCLUDE_MM2S_SF.I_RD_SF                                                            |axi_datamover_rd_sf                                                 |   223|
|2784  |              I_DATA_FIFO                                                                           |axi_datamover_sfifo_autord                                          |   199|
|2785  |                \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                        |sync_fifo_fg                                                        |   198|
|2786  |                  \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                |fifo_generator_v13_1_3                                              |   198|
|2787  |                    inst_fifo_gen                                                                   |fifo_generator_v13_1_3_synth                                        |   198|
|2788  |                      \gconvfifo.rf                                                                 |fifo_generator_top                                                  |   198|
|2789  |                        \grf.rf                                                                     |fifo_generator_ramfifo                                              |   198|
|2790  |                          \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic                                                            |   117|
|2791  |                            \gr1.gr1_int.rfwft                                                      |rd_fwft                                                             |    22|
|2792  |                            \grss.gdc.dc                                                            |dc_ss                                                               |    30|
|2793  |                              \gsym_dc.dc                                                           |updn_cntr                                                           |    30|
|2794  |                            \grss.rsts                                                              |rd_status_flags_ss                                                  |    16|
|2795  |                              c1                                                                    |compare_4                                                           |     6|
|2796  |                              c2                                                                    |compare_5                                                           |     7|
|2797  |                            rpntr                                                                   |rd_bin_cntr                                                         |    49|
|2798  |                          \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic                                                            |    72|
|2799  |                            \gwss.wsts                                                              |wr_status_flags_ss                                                  |    18|
|2800  |                              c0                                                                    |compare                                                             |     7|
|2801  |                              c1                                                                    |compare_3                                                           |     6|
|2802  |                            wpntr                                                                   |wr_bin_cntr                                                         |    54|
|2803  |                          \gntv_or_sync_fifo.mem                                                    |memory                                                              |     9|
|2804  |                            \gbm.gbmg.gbmgb.ngecc.bmg                                               |blk_mem_gen_v8_3_5                                                  |     9|
|2805  |                              inst_blk_mem_gen                                                      |blk_mem_gen_v8_3_5_synth                                            |     9|
|2806  |                                \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top                                                     |     9|
|2807  |                                  \valid.cstr                                                       |blk_mem_gen_generic_cstr                                            |     9|
|2808  |                                    \ramloop[0].ram.r                                               |blk_mem_gen_prim_width                                              |     1|
|2809  |                                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper                                            |     1|
|2810  |                                    \ramloop[1].ram.r                                               |blk_mem_gen_prim_width__parameterized0                              |     1|
|2811  |                                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized0                            |     1|
|2812  |                                    \ramloop[2].ram.r                                               |blk_mem_gen_prim_width__parameterized1                              |     7|
|2813  |                                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized1                            |     7|
|2814  |              \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                        |axi_datamover_fifo__parameterized3                                  |    12|
|2815  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f__parameterized1                                          |     9|
|2816  |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f__parameterized1                                      |     9|
|2817  |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f_2                                             |     8|
|2818  |            I_ADDR_CNTL                                                                             |axi_datamover_addr_cntl                                             |   109|
|2819  |              \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                       |axi_datamover_fifo__parameterized1                                  |    60|
|2820  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f                                                          |    55|
|2821  |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f                                                      |    55|
|2822  |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f_1                                             |     9|
|2823  |                    DYNSHREG_F_I                                                                    |dynshreg_f                                                          |    45|
|2824  |            I_CMD_STATUS                                                                            |axi_datamover_cmd_status                                            |    82|
|2825  |              \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                   |axi_datamover_fifo__parameterized0                                  |    15|
|2826  |              I_CMD_FIFO                                                                            |axi_datamover_fifo                                                  |    67|
|2827  |            I_MSTR_PCC                                                                              |axi_datamover_pcc                                                   |   458|
|2828  |              I_STRT_STRB_GEN                                                                       |axi_datamover_strb_gen2                                             |     2|
|2829  |            I_RD_DATA_CNTL                                                                          |axi_datamover_rddata_cntl                                           |   123|
|2830  |              \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                  |axi_datamover_fifo__parameterized2                                  |    51|
|2831  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f__parameterized0                                          |    48|
|2832  |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f__parameterized0                                      |    48|
|2833  |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f                                               |    14|
|2834  |                    DYNSHREG_F_I                                                                    |dynshreg_f__parameterized0                                          |    33|
|2835  |            I_RD_STATUS_CNTLR                                                                       |axi_datamover_rd_status_cntl                                        |     7|
|2836  |            I_RESET                                                                                 |axi_datamover_reset                                                 |     5|
|2837  |        I_RST_MODULE                                                                                |axi_dma_rst_module                                                  |    44|
|2838  |          \GEN_RESET_FOR_MM2S.RESET_I                                                               |axi_dma_reset                                                       |    30|
|2839  |          REG_HRD_RST                                                                               |cdc_sync                                                            |     4|
|2840  |          REG_HRD_RST_OUT                                                                           |cdc_sync_0                                                          |     4|
|2841  |    microblaze_0_local_memory                                                                       |microblaze_0_local_memory_imp_1K0VQXK                               |    26|
|2842  |      dlmb_bram_if_cntlr                                                                            |design_1_dlmb_bram_if_cntlr_0                                       |     8|
|2843  |        U0                                                                                          |lmb_bram_if_cntlr                                                   |     8|
|2844  |      dlmb_v10                                                                                      |design_1_dlmb_v10_0                                                 |     1|
|2845  |        U0                                                                                          |lmb_v10                                                             |     1|
|2846  |      ilmb_bram_if_cntlr                                                                            |design_1_ilmb_bram_if_cntlr_0                                       |     8|
|2847  |        U0                                                                                          |lmb_bram_if_cntlr__parameterized1                                   |     8|
|2848  |      ilmb_v10                                                                                      |design_1_ilmb_v10_0                                                 |     1|
|2849  |        U0                                                                                          |lmb_v10__1                                                          |     1|
|2850  |      lmb_bram                                                                                      |design_1_lmb_bram_0                                                 |     8|
|2851  |        U0                                                                                          |blk_mem_gen_v8_3_5__parameterized5                                  |     8|
|2852  |          inst_blk_mem_gen                                                                          |blk_mem_gen_v8_3_5_synth__parameterized3                            |     8|
|2853  |            \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                  |blk_mem_gen_top__parameterized3                                     |     8|
|2854  |              \valid.cstr                                                                           |blk_mem_gen_generic_cstr__parameterized3                            |     8|
|2855  |                \ramloop[0].ram.r                                                                   |blk_mem_gen_prim_width__parameterized312                            |     1|
|2856  |                  \prim_noinit.ram                                                                  |blk_mem_gen_prim_wrapper__parameterized312                          |     1|
|2857  |                \ramloop[1].ram.r                                                                   |blk_mem_gen_prim_width__parameterized313                            |     1|
|2858  |                  \prim_noinit.ram                                                                  |blk_mem_gen_prim_wrapper__parameterized313                          |     1|
|2859  |                \ramloop[2].ram.r                                                                   |blk_mem_gen_prim_width__parameterized314                            |     1|
|2860  |                  \prim_noinit.ram                                                                  |blk_mem_gen_prim_wrapper__parameterized314                          |     1|
|2861  |                \ramloop[3].ram.r                                                                   |blk_mem_gen_prim_width__parameterized315                            |     1|
|2862  |                  \prim_noinit.ram                                                                  |blk_mem_gen_prim_wrapper__parameterized315                          |     1|
|2863  |                \ramloop[4].ram.r                                                                   |blk_mem_gen_prim_width__parameterized316                            |     1|
|2864  |                  \prim_noinit.ram                                                                  |blk_mem_gen_prim_wrapper__parameterized316                          |     1|
|2865  |                \ramloop[5].ram.r                                                                   |blk_mem_gen_prim_width__parameterized317                            |     1|
|2866  |                  \prim_noinit.ram                                                                  |blk_mem_gen_prim_wrapper__parameterized317                          |     1|
|2867  |                \ramloop[6].ram.r                                                                   |blk_mem_gen_prim_width__parameterized318                            |     1|
|2868  |                  \prim_noinit.ram                                                                  |blk_mem_gen_prim_wrapper__parameterized318                          |     1|
|2869  |                \ramloop[7].ram.r                                                                   |blk_mem_gen_prim_width__parameterized319                            |     1|
|2870  |                  \prim_noinit.ram                                                                  |blk_mem_gen_prim_wrapper__parameterized319                          |     1|
+------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:24:28 ; elapsed = 00:26:18 . Memory (MB): peak = 2221.789 ; gain = 2012.180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9016 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:26 ; elapsed = 00:23:35 . Memory (MB): peak = 2221.789 ; gain = 1333.621
Synthesis Optimization Complete : Time (s): cpu = 00:24:28 ; elapsed = 00:26:24 . Memory (MB): peak = 2221.789 ; gain = 2012.180
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2923 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 8 inverter(s) to 64 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1275 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 183 instances
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 176 instances
  CFGLUT5 => SRLC32E: 25 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 176 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 3 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 440 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 11 instances
  SRL16 => SRL16E: 1 instances
  SRLC16E => SRL16E: 1 instances
  SRLC32E => SRL16E: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
2304 Infos, 357 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:24:46 ; elapsed = 00:26:23 . Memory (MB): peak = 2226.121 ; gain = 1805.313
INFO: [Common 17-1381] The checkpoint 'C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.runs/synth_1/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2226.121 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.995 . Memory (MB): peak = 2226.121 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jul 25 12:34:40 2019...
