{
	"author": [
		"Se-Hyun Yang",
		"Michael D. Powell",
		"Babak Falsafi",
		"Kaushik Roy",
		"T. N. Vijaykumar"
	],
	"booktitle": "Proceedings of the Seventh International Symposium on High-Performance Computer Architecture",
	"booktitleshort": "HPCA",
	"crossref": "conf/hpca/2001",
	"dblpkey": "conf/hpca/YangPFRV01",
	"doi": "10.1109/HPCA.2001.903259",
	"ee": [
		"http://dx.doi.org/10.1109/HPCA.2001.903259",
		"http://doi.ieeecomputersociety.org/10.1109/HPCA.2001.903259"
	],
	"pages": "147-157",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": [
		"an",
		"integr",
		"circuit",
		"architectur",
		"approach",
		"to",
		"reduc",
		"leakag",
		"in",
		"deep",
		"submicron",
		"high",
		"perform",
		"i",
		"cach"
	],
	"tag": [
		"approach",
		"architecture"
	],
	"title": "An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches",
	"type": "inproceedings",
	"venue": "HPCA",
	"year": 2001
}