#Build: Fabric Compiler 2023.2-SP1, Build 147282, Jun 03 13:26 2024
#Install: D:\Pango\PDS_2023.2-SP1\bin
#Application name: pds_shell.exe
#OS: Windows 11 10.0.22631
#Hostname: WORK_BOIKOV
Generated by Fabric Compiler (version 2023.2-SP1 build 147282) at Tue Jun 11 15:56:37 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling place grid timing.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
place strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 4)] Port sfp_1_tx_dis has been placed at location V19, whose type is share pin.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 5)] Port txd has been placed at location P22, whose type is share pin.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 12)] Port rxd has been placed at location P21, whose type is share pin.
C: ConstraintEditor-2001: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 13)] Object 'sfp_1_loss' is dangling, which has no connection. it will be ignored.
C: ConstraintEditor-2012: The U_HSSTHP_COMMON of HSSTHP_664_918 have a top priority when you constraints HSSTHP. Please check your constraint file.
W: ConstraintEditor-4019: Port 'sfp_1_rx_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_rx_p' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_tx_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_tx_p' unspecified I/O constraint.
Found 0 error(s), 2 critical warning(s), 7 warning(s), out of 13 constraint(s)
Constraint check end.
Total time(hh:mm:ss) of constraint check : 00:00:00
Elaborate the liberty model.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Write file layers.txt end
Placement Logic Optimization "Enable".
LUT6D Packing Strategy "3".
Collected 495 lut, soft packing 223.
Mapping instance GRS_INST/grs_ccs to CCS_87_622.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_88_618.
Phase 1.1 Base clock placement started.
Mapping instance LinkMain/CLKBUFX_u0/clkbufc_inst to HCKB_357_2016.
Mapping instance LinkMain/CLKBUFX_u1/clkbufc_inst to HCKB_357_2017.
Mapping instance clkbufg_3/gopclkbufg to USCM_359_930.
Mapping instance Pll_50mhz/u_gpll/gpll_inst to GPLL_7_769.
Mapping instance clkbufg_4/gopclkbufg to USCM_359_882.
Mapping instance Debug/u_gpll/gpll_inst to GPLL_7_463.
Mapping instance clkbufg_5/gopclkbufg to USCM_359_885.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_88_618 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_6/gopclkbufg to USCM_359_888.
Base clock placement takes 0.00 sec.

Design Utilization : 1%.
Phase 1.2 1st GP placement started.
[GP] Placement Decongestion Mode 1.
[GP] Recovery Analysis in GP "Disable".
Init coarse delay table.
Read place coarse delay table takes 0.11 sec.
Build SRB system takes 0.34 sec.
[GP] Init timing API takes 6.88 sec.
[GP] Init GP graph takes 7.44 sec.
Device graph total memory: 124.67246056 MB
[GP] GP graph memory: 427.71058655 MB
[GP] Read position from netlist take 0 msec
[GP] Total node move: 276321.52, average node move: 204.23
[GP] SA handle 1 clusters.
[GP] SA init_cost=337332.521429 final_cost=306665.928571 final_cost/init_cost=0.909091 occupied region_num=1
[GP] SA Optimize take time: 0.001000 sec.
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Place thread size: 4
[GP] Node size: 60301, net size: 1919
[GP] Design graph total memory: 220.29420853 MB
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 0 take 0.143 secs: WL=4925.55 OF=0.860377
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 1 take 0.874 secs: WL=5664.16 OF=0.822999
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 2 take 0.649 secs: WL=7421.76 OF=0.649000
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 3 take 0.675 secs: WL=7211.89 OF=0.584494
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 4 take 0.683 secs: WL=7184.71 OF=0.556556
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 5 take 0.674 secs: WL=7168.92 OF=0.503038
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 6 take 0.685 secs: WL=7221.97 OF=0.459256
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 7 take 0.656 secs: WL=7329.76 OF=0.403050
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 8 take 0.672 secs: WL=7409.55 OF=0.335406
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 9 take 0.660 secs: WL=7524.83 OF=0.267309
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 10 take 0.667 secs: WL=7646.09 OF=0.204207
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 11 take 0.670 secs: WL=7745.92 OF=0.146060
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 12 take 0.657 secs: WL=7876.18 OF=0.102285
[GP] Best WL=7886.899092 OF=0.099153, take 8.365000 secs.
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Total node move: 76590.50, average node move: 56.61
[GP] Placer use memory: 41.28534317 MB
[GP] GP graph memory: 439.93922520 MB
Wirelength after clock region global placement is 7423 and checksum is 7AE136977B89BCF5.
1st GP placement takes 2.78 sec.

Wirelength after Pre Global Placement is 7423 and checksum is 7AE136977B89BCF5.
Pre global placement takes 2.88 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst Debug/u_buf1/opit_2 on IOLHR_16_1692.
Placed fixed group with base inst LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_spadp on SPAD_663_1837.
Placed fixed group with base inst fan_obuf/opit_1 on IOLHR_16_6.
Placed fixed group with base inst fpga_rst_n_ibuf/opit_1 on IOLHR_16_786.
Placed fixed group with base inst i_clk_50_ibuf/opit_1 on IOLHR_16_774.
Placed fixed group with base inst rxd_ibuf/opit_1 on IOLHR_16_954.
Placed fixed group with base inst sfp_1_tx_dis_obuf/opit_1 on IOLHR_16_684.
Placed fixed group with base inst txd_obuf/opit_1 on IOLHR_16_948.
Placed fixed instance LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane on HSSTHP_664_1836.
Placed fixed instance LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/U_HPLL/gatehsst_hpll on HSSTHP_664_1836.
Placed fixed instance Debug/u_gpll/gpll_inst on GPLL_7_463.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_622.
Placed fixed instance LinkMain/CLKBUFX_u0/clkbufc_inst on HCKB_357_2016.
Placed fixed instance LinkMain/CLKBUFX_u1/clkbufc_inst on HCKB_357_2017.
Placed fixed instance Pll_50mhz/u_gpll/gpll_inst on GPLL_7_769.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_359_930.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_359_882.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_359_885.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_359_888.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_88_618.
Placed fixed instance BKCL_auto_0 on BKCL_1_1564.
Placed fixed instance BKCL_auto_1 on BKCL_1_952.
Placed fixed instance BKCL_auto_2 on BKCL_1_646.
Placed fixed instance BKCL_auto_3 on BKCL_1_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
DRC Placement Start.
DRC final successful.
DRC Placement Process takes 0.00 sec.
DRC Placement End.
DRCP end, takes 0.002 secs.
Process placement takes 0.08 sec.

Phase 2.3 IO placement started.
The average distance in IO place is 0.000000.
IO placement takes 0.00 sec.

Phase 2.4 Post Process placement started.
Post Process placement takes 0.00 sec.

Planning Before Place "Enable".
PBM start.
First map gop timing takes 0.00 sec
PBM of GP end, takes 0.00 sec.
Design Utilization : 1%.
Phase 2.5 2nd GP placement started.
Wirelength before global placement is 7423 and checksum is A392CF4D9E52B89B.
[GP] Init timing API takes 0.00 sec.
[GP] Init GP graph takes 0.28 sec.
Device graph total memory: 124.67246056 MB
[GP] GP graph memory: 434.08572483 MB
[GP] Read position from netlist take 0 msec
[GP] Total node move: 45064.79, average node move: 33.31
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Place thread size: 4
[GP] Node size: 60301, net size: 1919
[GP] Design graph total memory: 226.66934681 MB
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 0 take 0.134 secs: WL=5187.30 OF=0.806958
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 1 take 0.888 secs: WL=6162.75 OF=0.758024
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 2 take 0.853 secs: WL=6961.29 OF=0.672642
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 3 take 0.850 secs: WL=7125.77 OF=0.600738
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 4 take 0.850 secs: WL=7066.36 OF=0.544107
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 5 take 0.855 secs: WL=7134.87 OF=0.501906
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 6 take 0.848 secs: WL=7235.30 OF=0.451826
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 7 take 0.850 secs: WL=7359.20 OF=0.400590
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 8 take 0.851 secs: WL=7479.08 OF=0.328244
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 9 take 0.859 secs: WL=7658.56 OF=0.264780
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 10 take 0.859 secs: WL=7763.75 OF=0.197968
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 11 take 0.876 secs: WL=8098.41 OF=0.130290
[GP] Best WL=8096.434755 OF=0.096197, take 9.964000 secs.
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Total node move: 10318.81, average node move: 7.63
[GP] Placer use memory: 41.51260757 MB
[GP] GP graph memory: 440.01513767 MB
2nd GP placement takes 2.05 sec.

Wirelength after global placement is 7574 and checksum is 42D555DDB8D6FED4.
Global placement takes 2.12 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Early Place Macro "Global".
Auto Dispose Macro Object "Enable".
Wirelength after macro cell placement is 7574 and checksum is 881862F5DEAF481C.
Macro cell placement takes 0.00 sec.

PBM start.
PBM of PostGP end, takes 0.00 sec.
Design Utilization : 1%.
Phase 3.2 3rd GP placement started.
Wirelength before post global placement is 7574 and checksum is 881862F5DEAF481C.
[GP] Init timing API takes 0.00 sec.
[GP] Init GP graph takes 0.28 sec.
Device graph total memory: 124.67246056 MB
[GP] GP graph memory: 434.01675129 MB
[GP] Read position from netlist take 0 msec
[GP] Place thread size: 4
[GP] Node size: 60294, net size: 1919
[GP] Design graph total memory: 226.60037327 MB
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 0 take 0.143 secs: WL=8225.35 OF=0.089637
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 1 take 0.670 secs: WL=7988.27 OF=0.118975
[GP] Best WL=8051.732620 OF=0.097398, take 1.096000 secs.
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Total node move: 769.69, average node move: 0.57
[GP] Placer use memory: 40.93227768 MB
[GP] GP graph memory: 439.94616413 MB
3rd GP placement takes 0.41 sec.

Wirelength after post global placement is 7532 and checksum is 6D0083DC2E6684BF.
I: Soft packing 247 LUT6D, real packing 230(92.93%) LUT6D.
The total number of packing LUT6D is 230.
Worst slack after packing LUT6D is 14845.
Wirelength after packing LUT6D is 7532 and checksum is FE41F6CDA873475A.
Packing LUT6D takes 0.03 sec.
Post global placement takes 0.52 sec.

Optimize timing started.
Start lp timing optimize, WNS: 14845, TNS: 0.
End lp timing optimize, WNS: 14845, TNS: 0.
Timing driven place optimize takes 0.00 sec.
Wirelength after timing drive place optimize is 7532 and checksum is FE41F6CDA873475A.
Phase 4 Legalization started.
The average distance in LP is 0.211436.
Wirelength after legalization is 8150 and checksum is A846D33996ADA7CB.
Legalization takes 0.03 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Design Cells Duplication "Enable".
Recovery Analysis in RP "Disable".
Worst slack before Replication Place is 15071, TNS before Replication Place is 0. 
Replication placement takes 0.05 sec.

Wirelength after replication placement is 8150 and checksum is A846D33996ADA7CB.
Recovery Analysis in DP "Disable".
RefinePlacement Mode "Swap".
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 15071, TNS before detailed placement is 0. 
RefinePlacement Iteration "20".
Worst slack after detailed placement is 15071, TNS after detailed placement is 0. 
Swapping placement takes 0.02 sec.

Wirelength after detailed placement is 8150 and checksum is A846D33996ADA7CB.
Timing-driven detailed placement takes 0.06 sec.

Worst slack is 15085, TNS after placement is 0.

Congestion analysis started.
Congestion analysis takes 0.00 sec.



Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 840           | 0                  
| Use of BKCL                 | 4        | 7             | 58                 
| Use of BKCLHP               | 0        | 3             | 0                  
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 327      | 42050         | 1                  
|   FF                        | 1045     | 336400        | 1                  
|   LUT                       | 697      | 168200        | 1                  
|   LUT-FF pairs              | 463      | 168200        | 1                  
|   LUT-CONST                 | 0        | 168200        | 0                  
| Use of CLMS                 | 123      | 18850         | 1                  
|   FF                        | 327      | 150800        | 1                  
|   LUT                       | 249      | 75400         | 1                  
|   LUT-FF pairs              | 125      | 75400         | 1                  
|   LUT-CONST                 | 0        | 75400         | 0                  
|   Distributed RAM           | 8        | 75400         | 1                  
| Use of DDRPHY_CPD           | 0        | 17            | 0                  
| Use of DDRPHY_CPD_HP        | 0        | 3             | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 10            | 0                  
| Use of DDR_PHY              | 0        | 28            | 0                  
| Use of DDR_PHY_R            | 0        | 12            | 0                  
| Use of DRM                  | 0.5      | 480           | 1                  
| Use of GCLK_INBUF_SYN       | 0        | 40            | 0                  
| Use of GPLL                 | 2        | 10            | 20                 
| Use of GSEB                 | 0        | 746           | 0                  
| Use of HARD0                | 0        | 36600         | 0                  
| Use of HCKB                 | 2        | 168           | 2                  
|  HCKB dataused              | 1        | 168           | 1                  
|  HCKB-BYPASS                | 0        | 168           | 0                  
| Use of HSSTHP               | 1        | 4             | 25                 
|   HSST_LANE                 | 1        | 16            | 7                  
|   HSST_PLL                  | 1        | 4             | 25                 
| Use of HSSTHP_BUFDS         | 1        | 8             | 13                 
| Use of IO                   | 8        | 500           | 2                  
|   IOBD                      | 5        | 168           | 3                  
|   IOBDHP                    | 0        | 72            | 0                  
|   IOBS                      | 3        | 182           | 2                  
|   IOBSHP                    | 0        | 78            | 0                  
| Use of IOCKB                | 0        | 40            | 0                  
| Use of IOLHP                | 0        | 150           | 0                  
| Use of IOLHP_FIFO           | 0        | 12            | 0                  
|  IOLHP_FIFO-BYPASS          | 0        | 12            | 0                  
| Use of IOLHR                | 7        | 350           | 2                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 20            | 0                  
| Use of PCIEGEN3             | 0        | 1             | 0                  
| Use of PPLL                 | 0        | 10            | 0                  
| Use of RCKB                 | 0        | 40            | 0                  
|  RCKB dataused              | 0        | 40            | 0                  
|  RCKB-BYPASS                | 0        | 40            | 0                  
| Use of RESCAL               | 0        | 3             | 0                  
| Use of SCANCHAIN            | 1        | 1             | 100                
| Use of SPAD                 | 2        | 16            | 13                 
| Use of TSERDES              | 0        | 56            | 0                  
| Use of USCM                 | 4        | 32            | 13                 
|  USCM dataused              | 1        | 32            | 4                  
|  USCM-BYPASS                | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Action place: Export DB successfully.
Placement done.
Total placement takes 5.77 sec.
Finished placement.
Design 'Main' has been placed successfully.
Action place: Real time elapsed is 0h:0m:46s
Action place: CPU time elapsed is 0h:0m:6s
Action place: Process CPU time elapsed is 0h:0m:15s
Action place: Peak memory pool usage is 3,111 MB

Current time: Tue Jun 11 15:57:22 2024
