

================================================================
== Vivado HLS Report for 'digitrec_update_knn'
================================================================
* Date:           Fri Jun 18 23:28:23 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        3-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.65|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------+-------------------+-----+-----+-----+-----+----------+
        |                                    |                   |  Latency  |  Interval | Pipeline |
        |              Instance              |       Module      | min | max | min | max |   Type   |
        +------------------------------------+-------------------+-----+-----+-----+-----+----------+
        |distance_V_digitrec_bitcount_fu_89  |digitrec_bitcount  |    0|    0|    1|    1| function |
        +------------------------------------+-------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     85|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|    111|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     18|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|    214|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+----------------------------+---------+-------+---+-----+
    |              Instance              |           Module           | BRAM_18K| DSP48E| FF| LUT |
    +------------------------------------+----------------------------+---------+-------+---+-----+
    |distance_V_digitrec_bitcount_fu_89  |digitrec_bitcount           |        0|      0|  0|  105|
    |digitrec_mux_3to1_sel2_6_1_U2       |digitrec_mux_3to1_sel2_6_1  |        0|      0|  0|    6|
    +------------------------------------+----------------------------+---------+-------+---+-----+
    |Total                               |                            |        0|      0|  0|  111|
    +------------------------------------+----------------------------+---------+-------+---+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |tmp_1_fu_152_p2                         |   icmp   |      0|  0|   3|           6|           6|
    |tmp_3_1_fu_108_p2                       |   icmp   |      0|  0|   3|           6|           6|
    |tmp_3_2_fu_126_p2                       |   icmp   |      0|  0|   3|           6|           6|
    |p_026_1_2_fu_132_p3                     |  select  |      0|  0|   3|           1|           3|
    |p_030_1_1_fu_114_p3                     |  select  |      0|  0|   6|           1|           6|
    |distance_V_digitrec_bitcount_fu_89_n_V  |    xor   |      0|  0|  67|          49|          49|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                   |          |      0|  0|  85|          69|          76|
    +----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |min_distances_0_V_o  |   6|          2|    6|         12|
    |min_distances_1_V_o  |   6|          2|    6|         12|
    |min_distances_2_V_o  |   6|          2|    6|         12|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  18|          6|   18|         36|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+---------+-------------------+---------+
|          RTL Ports         | Dir | Bits| Protocol|   Source Object   |  C Type |
+----------------------------+-----+-----+---------+-------------------+---------+
|test_inst_V                 |  in |   49| ap_none |    test_inst_V    |  scalar |
|train_inst_V                |  in |   48| ap_none |    train_inst_V   |  scalar |
|min_distances_0_V_i         |  in |    6| ap_ovld | min_distances_0_V | pointer |
|min_distances_0_V_o         | out |    6| ap_ovld | min_distances_0_V | pointer |
|min_distances_0_V_o_ap_vld  | out |    1| ap_ovld | min_distances_0_V | pointer |
|min_distances_1_V_i         |  in |    6| ap_ovld | min_distances_1_V | pointer |
|min_distances_1_V_o         | out |    6| ap_ovld | min_distances_1_V | pointer |
|min_distances_1_V_o_ap_vld  | out |    1| ap_ovld | min_distances_1_V | pointer |
|min_distances_2_V_i         |  in |    6| ap_ovld | min_distances_2_V | pointer |
|min_distances_2_V_o         | out |    6| ap_ovld | min_distances_2_V | pointer |
|min_distances_2_V_o_ap_vld  | out |    1| ap_ovld | min_distances_2_V | pointer |
+----------------------------+-----+-----+---------+-------------------+---------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 10.65ns
ST_1: train_inst_V_read [1/1] 1.48ns
branch4:0  %train_inst_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %train_inst_V)

ST_1: test_inst_V_read [1/1] 1.48ns
branch4:1  %test_inst_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %test_inst_V)

ST_1: train_inst_V_cast [1/1] 0.00ns
branch4:2  %train_inst_V_cast = zext i48 %train_inst_V_read to i49

ST_1: stg_5 [1/1] 0.00ns
branch4:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: r_V [1/1] 1.37ns
branch4:4  %r_V = xor i49 %train_inst_V_cast, %test_inst_V_read

ST_1: distance_V [1/1] 5.87ns
branch4:5  %distance_V = call fastcc i6 @digitrec_bitcount(i49 %r_V)

ST_1: min_distances_0_V_read [1/1] 1.48ns
branch4:6  %min_distances_0_V_read = call i6 @_ssdm_op_Read.ap_auto.i6P(i6* %min_distances_0_V)

ST_1: min_distances_1_V_read [1/1] 1.48ns
branch4:7  %min_distances_1_V_read = call i6 @_ssdm_op_Read.ap_auto.i6P(i6* %min_distances_1_V)

ST_1: tmp_3_1 [1/1] 1.94ns
branch4:8  %tmp_3_1 = icmp ugt i6 %min_distances_1_V_read, %min_distances_0_V_read

ST_1: p_030_1_1 [1/1] 0.00ns (grouped into LUT with out node tmp_3_2)
branch4:9  %p_030_1_1 = select i1 %tmp_3_1, i6 %min_distances_1_V_read, i6 %min_distances_0_V_read

ST_1: p_026_1_1 [1/1] 0.00ns
branch4:10  %p_026_1_1 = zext i1 %tmp_3_1 to i2

ST_1: min_distances_2_V_read [1/1] 1.48ns
branch4:11  %min_distances_2_V_read = call i6 @_ssdm_op_Read.ap_auto.i6P(i6* %min_distances_2_V)

ST_1: tmp_3_2 [1/1] 1.94ns (out node of the LUT)
branch4:12  %tmp_3_2 = icmp ugt i6 %min_distances_2_V_read, %p_030_1_1

ST_1: p_026_1_2 [1/1] 1.37ns
branch4:13  %p_026_1_2 = select i1 %tmp_3_2, i2 -2, i2 %p_026_1_1

ST_1: tmp [1/1] 1.57ns
branch4:14  %tmp = call i6 @_ssdm_op_Mux.ap_auto.3i6.i2(i6 %min_distances_0_V_read, i6 %min_distances_1_V_read, i6 %min_distances_2_V_read, i2 %p_026_1_2)

ST_1: tmp_1 [1/1] 1.94ns
branch4:15  %tmp_1 = icmp ult i6 %distance_V, %tmp

ST_1: stg_18 [1/1] 0.00ns
branch4:16  br i1 %tmp_1, label %branch0, label %._crit_edge54

ST_1: stg_19 [1/1] 1.62ns
branch0:0  switch i2 %p_026_1_2, label %branch28 [
    i2 0, label %branch06
    i2 1, label %branch17
  ]

ST_1: stg_20 [1/1] 0.00ns
branch17:0  call void @_ssdm_op_Write.ap_auto.i6P(i6* %min_distances_1_V, i6 %distance_V)

ST_1: stg_21 [1/1] 0.00ns
branch17:1  br label %branch05

ST_1: stg_22 [1/1] 0.00ns
branch06:0  call void @_ssdm_op_Write.ap_auto.i6P(i6* %min_distances_0_V, i6 %distance_V)

ST_1: stg_23 [1/1] 0.00ns
branch06:1  br label %branch05

ST_1: stg_24 [1/1] 0.00ns
branch28:0  call void @_ssdm_op_Write.ap_auto.i6P(i6* %min_distances_2_V, i6 %distance_V)

ST_1: stg_25 [1/1] 0.00ns
branch28:1  br label %branch05

ST_1: stg_26 [1/1] 0.00ns
branch05:0  br label %._crit_edge54

ST_1: stg_27 [1/1] 0.00ns
._crit_edge54:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ test_inst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ train_inst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_distances_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ min_distances_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ min_distances_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
train_inst_V_read      (read        ) [ 00]
test_inst_V_read       (read        ) [ 00]
train_inst_V_cast      (zext        ) [ 00]
stg_5                  (specpipeline) [ 00]
r_V                    (xor         ) [ 00]
distance_V             (call        ) [ 00]
min_distances_0_V_read (read        ) [ 00]
min_distances_1_V_read (read        ) [ 00]
tmp_3_1                (icmp        ) [ 00]
p_030_1_1              (select      ) [ 00]
p_026_1_1              (zext        ) [ 00]
min_distances_2_V_read (read        ) [ 00]
tmp_3_2                (icmp        ) [ 01]
p_026_1_2              (select      ) [ 01]
tmp                    (mux         ) [ 00]
tmp_1                  (icmp        ) [ 01]
stg_18                 (br          ) [ 00]
stg_19                 (switch      ) [ 00]
stg_20                 (write       ) [ 00]
stg_21                 (br          ) [ 00]
stg_22                 (write       ) [ 00]
stg_23                 (br          ) [ 00]
stg_24                 (write       ) [ 00]
stg_25                 (br          ) [ 00]
stg_26                 (br          ) [ 00]
stg_27                 (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="test_inst_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_inst_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="train_inst_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="train_inst_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="min_distances_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_distances_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="min_distances_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_distances_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="min_distances_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_distances_2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i49"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="digitrec_bitcount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i6.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i6P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="train_inst_V_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="48" slack="0"/>
<pin id="40" dir="0" index="1" bw="48" slack="0"/>
<pin id="41" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="train_inst_V_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="test_inst_V_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="49" slack="0"/>
<pin id="46" dir="0" index="1" bw="49" slack="0"/>
<pin id="47" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="test_inst_V_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="min_distances_0_V_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="6" slack="0"/>
<pin id="52" dir="0" index="1" bw="6" slack="0"/>
<pin id="53" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_distances_0_V_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="min_distances_1_V_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="6" slack="0"/>
<pin id="58" dir="0" index="1" bw="6" slack="0"/>
<pin id="59" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_distances_1_V_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="min_distances_2_V_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="6" slack="0"/>
<pin id="64" dir="0" index="1" bw="6" slack="0"/>
<pin id="65" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_distances_2_V_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="stg_20_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="6" slack="0"/>
<pin id="71" dir="0" index="2" bw="6" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_20/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="stg_22_write_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="6" slack="0"/>
<pin id="78" dir="0" index="2" bw="6" slack="0"/>
<pin id="79" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_22/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="stg_24_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="6" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_24/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="distance_V_digitrec_bitcount_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="0"/>
<pin id="91" dir="0" index="1" bw="49" slack="0"/>
<pin id="92" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="distance_V/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="train_inst_V_cast_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="48" slack="0"/>
<pin id="99" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="train_inst_V_cast/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="r_V_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="49" slack="0"/>
<pin id="103" dir="0" index="1" bw="49" slack="0"/>
<pin id="104" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_3_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="0" index="1" bw="6" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_030_1_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="6" slack="0"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_030_1_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_026_1_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_026_1_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_3_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="0" index="1" bw="6" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_026_1_2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="2" slack="0"/>
<pin id="135" dir="0" index="2" bw="2" slack="0"/>
<pin id="136" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_026_1_2/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="0"/>
<pin id="142" dir="0" index="1" bw="6" slack="0"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="0" index="3" bw="6" slack="0"/>
<pin id="145" dir="0" index="4" bw="2" slack="0"/>
<pin id="146" dir="1" index="5" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="0" index="1" bw="6" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="26" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="26" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="36" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="36" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="89" pin="2"/><net_sink comp="68" pin=2"/></net>

<net id="95"><net_src comp="89" pin="2"/><net_sink comp="75" pin=2"/></net>

<net id="96"><net_src comp="89" pin="2"/><net_sink comp="82" pin=2"/></net>

<net id="100"><net_src comp="38" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="44" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="107"><net_src comp="101" pin="2"/><net_sink comp="89" pin=1"/></net>

<net id="112"><net_src comp="56" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="50" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="108" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="56" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="50" pin="2"/><net_sink comp="114" pin=2"/></net>

<net id="125"><net_src comp="108" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="62" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="114" pin="3"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="122" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="50" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="56" pin="2"/><net_sink comp="140" pin=2"/></net>

<net id="150"><net_src comp="62" pin="2"/><net_sink comp="140" pin=3"/></net>

<net id="151"><net_src comp="132" pin="3"/><net_sink comp="140" pin=4"/></net>

<net id="156"><net_src comp="89" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="140" pin="5"/><net_sink comp="152" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: min_distances_0_V | {1 }
	Port: min_distances_1_V | {1 }
	Port: min_distances_2_V | {1 }
 - Input state : 
	Port: digitrec_update_knn : test_inst_V | {1 }
	Port: digitrec_update_knn : train_inst_V | {1 }
	Port: digitrec_update_knn : min_distances_0_V | {1 }
	Port: digitrec_update_knn : min_distances_1_V | {1 }
	Port: digitrec_update_knn : min_distances_2_V | {1 }
  - Chain level:
	State 1
		r_V : 1
		distance_V : 1
		p_030_1_1 : 1
		p_026_1_1 : 1
		tmp_3_2 : 2
		p_026_1_2 : 3
		tmp : 4
		tmp_1 : 5
		stg_18 : 6
		stg_19 : 4
		stg_20 : 2
		stg_22 : 2
		stg_24 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|   call   | distance_V_digitrec_bitcount_fu_89 |    0    |    89   |
|----------|------------------------------------|---------|---------|
|    xor   |             r_V_fu_101             |    0    |    67   |
|----------|------------------------------------|---------|---------|
|          |           tmp_3_1_fu_108           |    0    |    3    |
|   icmp   |           tmp_3_2_fu_126           |    0    |    3    |
|          |            tmp_1_fu_152            |    0    |    3    |
|----------|------------------------------------|---------|---------|
|  select  |          p_030_1_1_fu_114          |    0    |    6    |
|          |          p_026_1_2_fu_132          |    0    |    2    |
|----------|------------------------------------|---------|---------|
|    mux   |             tmp_fu_140             |    0    |    6    |
|----------|------------------------------------|---------|---------|
|          |    train_inst_V_read_read_fu_38    |    0    |    0    |
|          |     test_inst_V_read_read_fu_44    |    0    |    0    |
|   read   |  min_distances_0_V_read_read_fu_50 |    0    |    0    |
|          |  min_distances_1_V_read_read_fu_56 |    0    |    0    |
|          |  min_distances_2_V_read_read_fu_62 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |         stg_20_write_fu_68         |    0    |    0    |
|   write  |         stg_22_write_fu_75         |    0    |    0    |
|          |         stg_24_write_fu_82         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   zext   |       train_inst_V_cast_fu_97      |    0    |    0    |
|          |          p_026_1_1_fu_122          |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   179   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   179  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   179  |
+-----------+--------+--------+
