# Processor_Design_Lab_Fall_2023
Repo for processor design project

# Pipeline Architecture
## Verilog Files
- Located in ./lab1/cs3220-labs/lab1
- FE, DE, EX, MEM, WB as the following: fe_stage.v, de_stage.v, agex_stage.v, mem_stage.v, wb_stage.v
## Testing
- Testing is automated using script: ./run_tests.sh part3
