// Seed: 3744973981
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  assign id_1 = 1;
  wire id_6;
  reg  id_7;
  wire id_8;
  wire id_9;
  assign module_1.id_0 = 0;
  reg id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  assign id_15 = {id_10, 1, 1};
  always id_16#(.id_18(1)) <= #id_22 id_7;
  reg id_23 = id_20;
endmodule
module module_1 (
    output uwire   id_0,
    output supply1 id_1
);
  logic [7:0] id_3;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  id_5(
      .id_0(1 == 1),
      .id_1(1),
      .id_2(id_4),
      .id_3(1),
      .id_4(id_1),
      .id_5(id_3[1]),
      .id_6(1),
      .id_7(1)
  );
endmodule
