/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [27:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  reg [4:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [13:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_1z ? celloutsig_0_10z : celloutsig_0_0z;
  assign celloutsig_1_2z = celloutsig_1_1z ? celloutsig_1_1z : in_data[138];
  assign celloutsig_0_13z = ~((celloutsig_0_7z | celloutsig_0_7z) & celloutsig_0_11z);
  assign celloutsig_1_3z = ~((celloutsig_1_1z | celloutsig_1_1z) & celloutsig_1_0z);
  assign celloutsig_1_4z = ~((in_data[177] | celloutsig_1_3z) & in_data[102]);
  assign celloutsig_1_13z = ~((celloutsig_1_12z[4] | celloutsig_1_3z) & celloutsig_1_6z);
  assign celloutsig_1_14z = ~((celloutsig_1_8z | celloutsig_1_11z) & celloutsig_1_10z);
  always_ff @(posedge clkin_data[64], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 28'h0000000;
    else _00_ <= { in_data[154:143], celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_12z = { celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_4z } / { 1'h1, celloutsig_0_8z[7:0], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_1_12z = { celloutsig_1_7z[2:0], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_11z } / { 1'h1, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_9z };
  assign celloutsig_1_7z = in_data[167:164] / { 1'h1, in_data[133:132], celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_7z === celloutsig_1_12z[3:0];
  assign celloutsig_1_5z = { in_data[172], celloutsig_1_3z, celloutsig_1_1z } >= { in_data[118], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_1z = in_data[155:148] <= in_data[110:103];
  assign celloutsig_0_4z = ! { in_data[65:50], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z } < { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z } * { in_data[89:87], celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[167:163] !== in_data[111:107];
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z } !== { in_data[119:118], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_8z } !== celloutsig_1_7z[2:0];
  assign celloutsig_1_9z = & { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_15z = & { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_5z = in_data[41] & in_data[11];
  assign celloutsig_0_11z = celloutsig_0_6z[2] & celloutsig_0_10z;
  assign celloutsig_1_19z = | { _00_[24:12], celloutsig_1_14z, celloutsig_1_9z };
  assign celloutsig_1_6z = | { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_0z = ~^ in_data[57:50];
  assign celloutsig_0_1z = ~^ in_data[88:78];
  assign celloutsig_0_10z = ~^ celloutsig_0_2z[4:2];
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z } >>> { in_data[33:23], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_2z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_2z = in_data[39:35];
  assign { out_data[128], out_data[96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
