Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Oct 13 20:33:44 2019
| Host         : nyashabryan-Aspire-E1-531 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file PMODNIC100_control_sets_placed.rpt
| Design       : PMODNIC100
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            3 |
| Yes          | No                    | No                     |              33 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              82 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------------------------+---------------------+------------------+----------------+
|       Clock Signal      |                Enable Signal               |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-------------------------+--------------------------------------------+---------------------+------------------+----------------+
|  IN_AXI_ACLK_IBUF_BUFG  | rx_last1_out                               |                     |                1 |              1 |
|  PMOD_SCLK_OBUF_BUFG[0] | spi/pmod_mosi[0]_i_1_n_0                   | spi/SR[0]           |                1 |              1 |
|  IN_AXI_ACLK_IBUF_BUFG  |                                            |                     |                3 |              3 |
|  IN_AXI_ACLK_IBUF_BUFG  | controller/state_reg[0][0]                 | rx_state[7]_i_1_n_0 |                1 |              4 |
|  PMOD_SCLK_OBUF_BUFG[0] |                                            | spi/SR[0]           |                3 |              6 |
|  PMOD_SCLK_OBUF_BUFG[0] | controller/wr_data[7]_i_1_n_0              | spi/SR[0]           |                3 |              8 |
|  PMOD_SCLK_OBUF_BUFG[0] | controller/E[0]                            | spi/SR[0]           |                4 |              9 |
|  PMOD_SCLK_OBUF_BUFG[0] | controller/FSM_onehot_CS_STATE[27]_i_2_n_0 | spi/SR[0]           |                6 |             28 |
|  IN_AXI_ACLK_IBUF_BUFG  | DATA[31]_i_1_n_0                           |                     |               11 |             32 |
|  PMOD_SCLK_OBUF_BUFG[0] | spi/i                                      | spi/SR[0]           |                9 |             32 |
+-------------------------+--------------------------------------------+---------------------+------------------+----------------+


