;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -100, -9
	CMP -207, <-120
	DJN -1, @-20
	SUB @400, @5
	SUB @400, @5
	SUB -100, -9
	SUB -100, -9
	JMP 210, 60
	SUB @400, @5
	CMP -207, <-120
	SUB @121, 103
	SUB @121, 103
	ADD @0, @2
	SUB @121, 103
	ADD 100, -9
	SUB #121, 906
	SUB 12, @0
	SPL 100, -200
	ADD 210, 60
	SUB -100, -9
	ADD 210, 60
	CMP -207, <-120
	DAT #400, <5
	SUB 100, -100
	ADD 130, 9
	SLT @13, 0
	SLT 0, @750
	SUB @121, 103
	SUB #60, @90
	SLT 20, @12
	ADD #270, <1
	ADD #270, <1
	SLT -7, <-920
	SUB 12, @0
	SUB 12, @15
	SUB 12, @0
	SLT 20, @12
	SLT 20, @12
	SPL 800, -270
	CMP -207, <-120
	ADD 270, 60
	ADD 270, 60
	MOV -1, <-20
	ADD 270, 60
	CMP 1, 500
	CMP -207, <-120
	DJN -1, @-20
	ADD 0, @0
	CMP -207, <-120
