#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55a7fb51cec0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55a7fb4f70f0 .scope module, "test_single_cycle" "test_single_cycle" 3 3;
 .timescale -9 -10;
v0x55a7fb5539d0_0 .var "clk", 0 0;
v0x55a7fb553ba0_0 .var "reset", 0 0;
S_0x55a7fb495af0 .scope module, "processor0" "single_cycle" 3 8, 4 5 0, S_0x55a7fb4f70f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 32 "single_reg";
    .port_info 4 /OUTPUT 8 "led_out";
    .port_info 5 /OUTPUT 1 "tx";
v0x55a7fb552e30_0 .net "alu_res", 31 0, L_0x55a7fb5544f0;  1 drivers
v0x55a7fb552ef0_0 .net "clk", 0 0, v0x55a7fb5539d0_0;  1 drivers
v0x55a7fb552fb0_0 .net "instr", 31 0, L_0x55a7fb564b40;  1 drivers
v0x55a7fb5530a0_0 .net "led_out", 7 0, v0x55a7fb54df20_0;  1 drivers
v0x55a7fb553190_0 .net "mem_ctrl", 1 0, L_0x55a7fb5542a0;  1 drivers
v0x55a7fb5532a0_0 .net "pc", 31 0, L_0x55a7fb505360;  1 drivers
v0x55a7fb553360_0 .net "ram_read_data", 31 0, L_0x55a7fb565490;  1 drivers
v0x55a7fb553420_0 .net "ram_we", 0 0, v0x55a7fb54af50_0;  1 drivers
v0x55a7fb5534c0_0 .net "ram_write_data", 31 0, L_0x55a7fb4515e0;  1 drivers
v0x55a7fb553610_0 .net "reset", 0 0, v0x55a7fb553ba0_0;  1 drivers
o0x7fe40345d4d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a7fb5536b0_0 .net "rx", 0 0, o0x7fe40345d4d8;  0 drivers
o0x7fe40345dda8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a7fb553750_0 .net "single_reg", 31 0, o0x7fe40345dda8;  0 drivers
v0x55a7fb553830_0 .net "tx", 0 0, L_0x55a7fb5651a0;  1 drivers
S_0x55a7fb495c80 .scope module, "core0" "core" 4 26, 5 3 0, S_0x55a7fb495af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /OUTPUT 32 "pc";
    .port_info 4 /INPUT 32 "ram_read_data";
    .port_info 5 /OUTPUT 1 "ram_we";
    .port_info 6 /OUTPUT 2 "mem_ctrl";
    .port_info 7 /OUTPUT 32 "alu_res";
    .port_info 8 /OUTPUT 32 "ram_write_data";
v0x55a7fb54b620_0 .net "alu_ctrl", 3 0, v0x55a7fb52ac60_0;  1 drivers
v0x55a7fb54b700_0 .net "alu_res", 31 0, L_0x55a7fb5544f0;  alias, 1 drivers
v0x55a7fb54b810_0 .net "alu_src", 0 0, v0x55a7fb54aa70_0;  1 drivers
v0x55a7fb54b8b0_0 .net "clk", 0 0, v0x55a7fb5539d0_0;  alias, 1 drivers
v0x55a7fb54b950_0 .net "imm_src", 2 0, v0x55a7fb54ace0_0;  1 drivers
v0x55a7fb54ba40_0 .net "instr", 31 0, L_0x55a7fb564b40;  alias, 1 drivers
v0x55a7fb54bb20_0 .net "instr_A1", 19 15, L_0x55a7fb553ed0;  1 drivers
v0x55a7fb54bc30_0 .net "instr_A2", 24 20, L_0x55a7fb553f70;  1 drivers
v0x55a7fb54bd40_0 .net "instr_A3", 11 7, L_0x55a7fb554010;  1 drivers
v0x55a7fb54be90_0 .net "instr_func3", 14 12, L_0x55a7fb553d00;  1 drivers
v0x55a7fb54bf50_0 .net "instr_func7", 0 0, L_0x55a7fb553e30;  1 drivers
v0x55a7fb54bff0_0 .net "instr_imm", 31 7, L_0x55a7fb554200;  1 drivers
v0x55a7fb54c0e0_0 .net "instr_op", 6 0, L_0x55a7fb553c60;  1 drivers
v0x55a7fb54c180_0 .net "mem_ctrl", 1 0, L_0x55a7fb5542a0;  alias, 1 drivers
v0x55a7fb54c240_0 .net "mem_ctrl_from_decoder", 2 0, v0x55a7fb54ae40_0;  1 drivers
v0x55a7fb54c300_0 .net "pc", 31 0, L_0x55a7fb505360;  alias, 1 drivers
v0x55a7fb54c3c0_0 .net "pc_src", 1 0, v0x55a7fb54b0f0_0;  1 drivers
v0x55a7fb54c570_0 .net "ram_read_data", 31 0, L_0x55a7fb565490;  alias, 1 drivers
v0x55a7fb54c680_0 .net "ram_we", 0 0, v0x55a7fb54af50_0;  alias, 1 drivers
v0x55a7fb54c720_0 .net "ram_write_data", 31 0, L_0x55a7fb4515e0;  alias, 1 drivers
v0x55a7fb54c7c0_0 .net "reg_file_we", 0 0, v0x55a7fb54b1b0_0;  1 drivers
v0x55a7fb54c860_0 .net "res_src", 2 0, v0x55a7fb54b2a0_0;  1 drivers
v0x55a7fb54c900_0 .net "reset", 0 0, v0x55a7fb553ba0_0;  alias, 1 drivers
v0x55a7fb54c9f0_0 .net "zero", 0 0, v0x55a7fb5489f0_0;  1 drivers
L_0x55a7fb553c60 .part L_0x55a7fb564b40, 0, 7;
L_0x55a7fb553d00 .part L_0x55a7fb564b40, 12, 3;
L_0x55a7fb553e30 .part L_0x55a7fb564b40, 30, 1;
L_0x55a7fb553ed0 .part L_0x55a7fb564b40, 15, 5;
L_0x55a7fb553f70 .part L_0x55a7fb564b40, 20, 5;
L_0x55a7fb554010 .part L_0x55a7fb564b40, 7, 5;
L_0x55a7fb554200 .part L_0x55a7fb564b40, 7, 25;
L_0x55a7fb5542a0 .part v0x55a7fb54ae40_0, 0, 2;
S_0x55a7fb48b020 .scope module, "datapath0" "datapath" 5 46, 6 11 0, S_0x55a7fb495c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "pc_src";
    .port_info 3 /INPUT 1 "reg_file_we3";
    .port_info 4 /INPUT 1 "alu_src";
    .port_info 5 /INPUT 4 "alu_ctrl";
    .port_info 6 /INPUT 3 "mem_ctrl";
    .port_info 7 /INPUT 3 "res_src";
    .port_info 8 /INPUT 3 "imm_src";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /INPUT 5 "instr_A1";
    .port_info 11 /INPUT 5 "instr_A2";
    .port_info 12 /INPUT 5 "instr_A3";
    .port_info 13 /INPUT 25 "instr_imm";
    .port_info 14 /OUTPUT 32 "pc_out";
    .port_info 15 /INPUT 32 "ram_read_data";
    .port_info 16 /OUTPUT 32 "alu_res";
    .port_info 17 /OUTPUT 32 "write_data";
L_0x55a7fb505360 .functor BUFZ 32, v0x55a7fb545d30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a7fb4515e0 .functor BUFZ 32, v0x55a7fb546f90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a7fb5544f0 .functor BUFZ 32, v0x55a7fb548680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a7fb548b80_0 .net "alu_ctrl", 3 0, v0x55a7fb52ac60_0;  alias, 1 drivers
v0x55a7fb548c60_0 .net "alu_res", 31 0, L_0x55a7fb5544f0;  alias, 1 drivers
v0x55a7fb548d30_0 .net "alu_res_internal", 31 0, v0x55a7fb548680_0;  1 drivers
v0x55a7fb548e50_0 .net "alu_src", 0 0, v0x55a7fb54aa70_0;  alias, 1 drivers
v0x55a7fb548ef0_0 .net "clk", 0 0, v0x55a7fb5539d0_0;  alias, 1 drivers
v0x55a7fb549030_0 .net "imm_ext", 31 0, v0x55a7fb48f960_0;  1 drivers
v0x55a7fb5490d0_0 .net "imm_src", 2 0, v0x55a7fb54ace0_0;  alias, 1 drivers
v0x55a7fb549170_0 .net "instr_A1", 19 15, L_0x55a7fb553ed0;  alias, 1 drivers
v0x55a7fb549210_0 .net "instr_A2", 24 20, L_0x55a7fb553f70;  alias, 1 drivers
v0x55a7fb5492e0_0 .net "instr_A3", 11 7, L_0x55a7fb554010;  alias, 1 drivers
v0x55a7fb5493b0_0 .net "instr_imm", 31 7, L_0x55a7fb554200;  alias, 1 drivers
v0x55a7fb549480_0 .net "load_module_out", 31 0, v0x55a7fb544a30_0;  1 drivers
v0x55a7fb549520_0 .net "low_ram_address", 1 0, L_0x55a7fb5549d0;  1 drivers
v0x55a7fb5495e0_0 .net "mem_ctrl", 2 0, v0x55a7fb54ae40_0;  alias, 1 drivers
v0x55a7fb5496b0_0 .net "pc", 31 0, v0x55a7fb545d30_0;  1 drivers
v0x55a7fb5497e0_0 .net "pc_next", 31 0, v0x55a7fb544f90_0;  1 drivers
v0x55a7fb5498a0_0 .net "pc_out", 31 0, L_0x55a7fb505360;  alias, 1 drivers
v0x55a7fb549980_0 .net "pc_plus4", 31 0, L_0x55a7fb564aa0;  1 drivers
v0x55a7fb549a40_0 .net "pc_src", 1 0, v0x55a7fb54b0f0_0;  alias, 1 drivers
v0x55a7fb549b00_0 .net "pc_target", 31 0, L_0x55a7fb564c40;  1 drivers
v0x55a7fb549ba0_0 .net "ram_read_data", 31 0, L_0x55a7fb565490;  alias, 1 drivers
v0x55a7fb549c90_0 .net "rd1", 31 0, v0x55a7fb546eb0_0;  1 drivers
v0x55a7fb549d30_0 .net "rd2", 31 0, v0x55a7fb546f90_0;  1 drivers
v0x55a7fb549e40_0 .net "reg_file_we3", 0 0, v0x55a7fb54b1b0_0;  alias, 1 drivers
v0x55a7fb549ee0_0 .net "res_res", 31 0, v0x55a7fb547f40_0;  1 drivers
v0x55a7fb549fd0_0 .net "res_src", 2 0, v0x55a7fb54b2a0_0;  alias, 1 drivers
v0x55a7fb54a090_0 .net "reset", 0 0, v0x55a7fb553ba0_0;  alias, 1 drivers
v0x55a7fb54a130_0 .net "rs2", 31 0, L_0x55a7fb554580;  1 drivers
v0x55a7fb54a220_0 .net "write_data", 31 0, L_0x55a7fb4515e0;  alias, 1 drivers
v0x55a7fb54a2e0_0 .net "zero", 0 0, v0x55a7fb5489f0_0;  alias, 1 drivers
L_0x55a7fb5549d0 .part L_0x55a7fb5544f0, 0, 2;
S_0x55a7fb485570 .scope module, "alu_src_mux0" "alu_src_mux" 6 72, 7 1 0, S_0x55a7fb48b020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "alu_src";
    .port_info 1 /INPUT 32 "rd2";
    .port_info 2 /INPUT 32 "imm_ext";
    .port_info 3 /OUTPUT 32 "alu_rs2";
v0x55a7fb52c5c0_0 .net "alu_rs2", 31 0, L_0x55a7fb554580;  alias, 1 drivers
v0x55a7fb52ebd0_0 .net "alu_src", 0 0, v0x55a7fb54aa70_0;  alias, 1 drivers
v0x55a7fb532c60_0 .net "imm_ext", 31 0, v0x55a7fb48f960_0;  alias, 1 drivers
v0x55a7fb505480_0 .net "rd2", 31 0, v0x55a7fb546f90_0;  alias, 1 drivers
L_0x55a7fb554580 .functor MUXZ 32, v0x55a7fb546f90_0, v0x55a7fb48f960_0, v0x55a7fb54aa70_0, C4<>;
S_0x55a7fb544080 .scope module, "imm_sign_ext0" "imm_sign_ext" 6 81, 8 2 0, S_0x55a7fb48b020;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "imm_src";
    .port_info 1 /INPUT 25 "instr";
    .port_info 2 /OUTPUT 32 "imm_out";
v0x55a7fb48f960_0 .var "imm_out", 31 0;
v0x55a7fb544350_0 .net "imm_src", 2 0, v0x55a7fb54ace0_0;  alias, 1 drivers
v0x55a7fb544410_0 .net "instr", 31 7, L_0x55a7fb554200;  alias, 1 drivers
E_0x55a7fb46f550 .event edge, v0x55a7fb544350_0, v0x55a7fb544410_0;
S_0x55a7fb544550 .scope module, "load_module0" "load_module" 6 76, 9 3 0, S_0x55a7fb48b020;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "load_enable";
    .port_info 1 /INPUT 2 "low_address";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
v0x55a7fb544780_0 .net "in", 31 0, L_0x55a7fb565490;  alias, 1 drivers
v0x55a7fb544860_0 .net "load_enable", 2 0, v0x55a7fb54ae40_0;  alias, 1 drivers
v0x55a7fb544940_0 .net "low_address", 1 0, L_0x55a7fb5549d0;  alias, 1 drivers
v0x55a7fb544a30_0 .var "out", 31 0;
E_0x55a7fb46f110 .event edge, v0x55a7fb544860_0, v0x55a7fb544940_0, v0x55a7fb544780_0;
S_0x55a7fb544bc0 .scope module, "pc_mux0" "pc_mux" 6 69, 10 3 0, S_0x55a7fb48b020;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "pc_src";
    .port_info 1 /INPUT 32 "pc_plus4";
    .port_info 2 /INPUT 32 "pc_target";
    .port_info 3 /INPUT 32 "pc_alu";
    .port_info 4 /INPUT 32 "pc_prev";
    .port_info 5 /OUTPUT 32 "pc_next";
v0x55a7fb544e90_0 .net "pc_alu", 31 0, v0x55a7fb548680_0;  alias, 1 drivers
v0x55a7fb544f90_0 .var "pc_next", 31 0;
v0x55a7fb545070_0 .net "pc_plus4", 31 0, L_0x55a7fb564aa0;  alias, 1 drivers
v0x55a7fb545130_0 .net "pc_prev", 31 0, v0x55a7fb545d30_0;  alias, 1 drivers
v0x55a7fb545210_0 .net "pc_src", 1 0, v0x55a7fb54b0f0_0;  alias, 1 drivers
v0x55a7fb545340_0 .net "pc_target", 31 0, L_0x55a7fb564c40;  alias, 1 drivers
E_0x55a7fb5327f0/0 .event edge, v0x55a7fb545210_0, v0x55a7fb545070_0, v0x55a7fb545340_0, v0x55a7fb544e90_0;
E_0x55a7fb5327f0/1 .event edge, v0x55a7fb545130_0;
E_0x55a7fb5327f0 .event/or E_0x55a7fb5327f0/0, E_0x55a7fb5327f0/1;
S_0x55a7fb5454e0 .scope module, "pc_plus4_adder0" "pc_plus4_adder" 6 79, 11 1 0, S_0x55a7fb48b020;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_next";
    .port_info 1 /OUTPUT 32 "pc_prev";
L_0x7fe403412018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55a7fb545730_0 .net/2u *"_ivl_0", 31 0, L_0x7fe403412018;  1 drivers
v0x55a7fb545830_0 .net "pc_next", 31 0, v0x55a7fb545d30_0;  alias, 1 drivers
v0x55a7fb5458f0_0 .net "pc_prev", 31 0, L_0x55a7fb564aa0;  alias, 1 drivers
L_0x55a7fb564aa0 .arith/sum 32, v0x55a7fb545d30_0, L_0x7fe403412018;
S_0x55a7fb5459e0 .scope module, "pc_reg0" "pc_reg" 6 70, 12 1 0, S_0x55a7fb48b020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_prev";
    .port_info 3 /OUTPUT 32 "pc_next";
v0x55a7fb545c50_0 .net "clk", 0 0, v0x55a7fb5539d0_0;  alias, 1 drivers
v0x55a7fb545d30_0 .var "pc_next", 31 0;
v0x55a7fb545e40_0 .net "pc_prev", 31 0, v0x55a7fb544f90_0;  alias, 1 drivers
v0x55a7fb545f10_0 .net "reset", 0 0, v0x55a7fb553ba0_0;  alias, 1 drivers
E_0x55a7fb545bf0 .event posedge, v0x55a7fb545c50_0;
S_0x55a7fb546060 .scope module, "pc_target_adder0" "pc_target_adder" 6 80, 13 1 0, S_0x55a7fb48b020;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_next";
    .port_info 1 /INPUT 32 "imm_ext";
    .port_info 2 /OUTPUT 32 "pc_target";
v0x55a7fb5462b0_0 .net "imm_ext", 31 0, v0x55a7fb48f960_0;  alias, 1 drivers
v0x55a7fb5463e0_0 .net "pc_next", 31 0, v0x55a7fb545d30_0;  alias, 1 drivers
v0x55a7fb5464a0_0 .net "pc_target", 31 0, L_0x55a7fb564c40;  alias, 1 drivers
L_0x55a7fb564c40 .arith/sum 32, v0x55a7fb545d30_0, v0x55a7fb48f960_0;
S_0x55a7fb5465a0 .scope module, "regfile0" "reg_file" 6 71, 14 1 0, S_0x55a7fb48b020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x55a7fb546a00_0 .net "a1", 4 0, L_0x55a7fb553ed0;  alias, 1 drivers
v0x55a7fb546b00_0 .net "a2", 4 0, L_0x55a7fb553f70;  alias, 1 drivers
v0x55a7fb546be0_0 .net "a3", 4 0, L_0x55a7fb554010;  alias, 1 drivers
v0x55a7fb546cd0_0 .net "clk", 0 0, v0x55a7fb5539d0_0;  alias, 1 drivers
v0x55a7fb546da0_0 .var/i "i", 31 0;
v0x55a7fb546eb0_0 .var "rd1", 31 0;
v0x55a7fb546f90_0 .var "rd2", 31 0;
v0x55a7fb547050 .array "rf", 0 31, 31 0;
v0x55a7fb5474f0_0 .net "wd3", 31 0, v0x55a7fb547f40_0;  alias, 1 drivers
v0x55a7fb5475d0_0 .net "we3", 0 0, v0x55a7fb54b1b0_0;  alias, 1 drivers
v0x55a7fb547050_0 .array/port v0x55a7fb547050, 0;
v0x55a7fb547050_1 .array/port v0x55a7fb547050, 1;
v0x55a7fb547050_2 .array/port v0x55a7fb547050, 2;
E_0x55a7fb5468a0/0 .event edge, v0x55a7fb546a00_0, v0x55a7fb547050_0, v0x55a7fb547050_1, v0x55a7fb547050_2;
v0x55a7fb547050_3 .array/port v0x55a7fb547050, 3;
v0x55a7fb547050_4 .array/port v0x55a7fb547050, 4;
v0x55a7fb547050_5 .array/port v0x55a7fb547050, 5;
v0x55a7fb547050_6 .array/port v0x55a7fb547050, 6;
E_0x55a7fb5468a0/1 .event edge, v0x55a7fb547050_3, v0x55a7fb547050_4, v0x55a7fb547050_5, v0x55a7fb547050_6;
v0x55a7fb547050_7 .array/port v0x55a7fb547050, 7;
v0x55a7fb547050_8 .array/port v0x55a7fb547050, 8;
v0x55a7fb547050_9 .array/port v0x55a7fb547050, 9;
v0x55a7fb547050_10 .array/port v0x55a7fb547050, 10;
E_0x55a7fb5468a0/2 .event edge, v0x55a7fb547050_7, v0x55a7fb547050_8, v0x55a7fb547050_9, v0x55a7fb547050_10;
v0x55a7fb547050_11 .array/port v0x55a7fb547050, 11;
v0x55a7fb547050_12 .array/port v0x55a7fb547050, 12;
v0x55a7fb547050_13 .array/port v0x55a7fb547050, 13;
v0x55a7fb547050_14 .array/port v0x55a7fb547050, 14;
E_0x55a7fb5468a0/3 .event edge, v0x55a7fb547050_11, v0x55a7fb547050_12, v0x55a7fb547050_13, v0x55a7fb547050_14;
v0x55a7fb547050_15 .array/port v0x55a7fb547050, 15;
v0x55a7fb547050_16 .array/port v0x55a7fb547050, 16;
v0x55a7fb547050_17 .array/port v0x55a7fb547050, 17;
v0x55a7fb547050_18 .array/port v0x55a7fb547050, 18;
E_0x55a7fb5468a0/4 .event edge, v0x55a7fb547050_15, v0x55a7fb547050_16, v0x55a7fb547050_17, v0x55a7fb547050_18;
v0x55a7fb547050_19 .array/port v0x55a7fb547050, 19;
v0x55a7fb547050_20 .array/port v0x55a7fb547050, 20;
v0x55a7fb547050_21 .array/port v0x55a7fb547050, 21;
v0x55a7fb547050_22 .array/port v0x55a7fb547050, 22;
E_0x55a7fb5468a0/5 .event edge, v0x55a7fb547050_19, v0x55a7fb547050_20, v0x55a7fb547050_21, v0x55a7fb547050_22;
v0x55a7fb547050_23 .array/port v0x55a7fb547050, 23;
v0x55a7fb547050_24 .array/port v0x55a7fb547050, 24;
v0x55a7fb547050_25 .array/port v0x55a7fb547050, 25;
v0x55a7fb547050_26 .array/port v0x55a7fb547050, 26;
E_0x55a7fb5468a0/6 .event edge, v0x55a7fb547050_23, v0x55a7fb547050_24, v0x55a7fb547050_25, v0x55a7fb547050_26;
v0x55a7fb547050_27 .array/port v0x55a7fb547050, 27;
v0x55a7fb547050_28 .array/port v0x55a7fb547050, 28;
v0x55a7fb547050_29 .array/port v0x55a7fb547050, 29;
v0x55a7fb547050_30 .array/port v0x55a7fb547050, 30;
E_0x55a7fb5468a0/7 .event edge, v0x55a7fb547050_27, v0x55a7fb547050_28, v0x55a7fb547050_29, v0x55a7fb547050_30;
v0x55a7fb547050_31 .array/port v0x55a7fb547050, 31;
E_0x55a7fb5468a0/8 .event edge, v0x55a7fb547050_31, v0x55a7fb546b00_0;
E_0x55a7fb5468a0 .event/or E_0x55a7fb5468a0/0, E_0x55a7fb5468a0/1, E_0x55a7fb5468a0/2, E_0x55a7fb5468a0/3, E_0x55a7fb5468a0/4, E_0x55a7fb5468a0/5, E_0x55a7fb5468a0/6, E_0x55a7fb5468a0/7, E_0x55a7fb5468a0/8;
S_0x55a7fb547790 .scope module, "result_mux0" "result_mux" 6 78, 15 2 0, S_0x55a7fb48b020;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "res_src";
    .port_info 1 /INPUT 32 "alu_res";
    .port_info 2 /INPUT 32 "mem";
    .port_info 3 /INPUT 32 "pc_plus4";
    .port_info 4 /INPUT 32 "imm_lui";
    .port_info 5 /INPUT 32 "imm_auipc";
    .port_info 6 /OUTPUT 32 "res";
v0x55a7fb547ab0_0 .net "alu_res", 31 0, L_0x55a7fb5544f0;  alias, 1 drivers
v0x55a7fb547bb0_0 .net "imm_auipc", 31 0, L_0x55a7fb564c40;  alias, 1 drivers
v0x55a7fb547c70_0 .net "imm_lui", 31 0, v0x55a7fb48f960_0;  alias, 1 drivers
v0x55a7fb547d10_0 .net "mem", 31 0, v0x55a7fb544a30_0;  alias, 1 drivers
v0x55a7fb547e00_0 .net "pc_plus4", 31 0, L_0x55a7fb564aa0;  alias, 1 drivers
v0x55a7fb547f40_0 .var "res", 31 0;
v0x55a7fb548000_0 .net "res_src", 2 0, v0x55a7fb54b2a0_0;  alias, 1 drivers
E_0x55a7fb547a10/0 .event edge, v0x55a7fb548000_0, v0x55a7fb547ab0_0, v0x55a7fb544a30_0, v0x55a7fb545070_0;
E_0x55a7fb547a10/1 .event edge, v0x55a7fb532c60_0, v0x55a7fb545340_0;
E_0x55a7fb547a10 .event/or E_0x55a7fb547a10/0, E_0x55a7fb547a10/1;
S_0x55a7fb5481e0 .scope module, "rv_alu0" "rv_alu" 6 73, 16 7 0, S_0x55a7fb48b020;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "op_in";
    .port_info 1 /INPUT 32 "rs1";
    .port_info 2 /INPUT 32 "rs2";
    .port_info 3 /OUTPUT 32 "rd";
    .port_info 4 /OUTPUT 1 "zero";
v0x55a7fb548490_0 .net "op_in", 3 0, v0x55a7fb52ac60_0;  alias, 1 drivers
v0x55a7fb548590_0 .net "rd", 31 0, v0x55a7fb548680_0;  alias, 1 drivers
v0x55a7fb548680_0 .var "result_r", 31 0;
v0x55a7fb548750_0 .net "rs1", 31 0, v0x55a7fb546eb0_0;  alias, 1 drivers
v0x55a7fb548840_0 .net "rs2", 31 0, L_0x55a7fb554580;  alias, 1 drivers
v0x55a7fb548930_0 .net "sub_res", 31 0, L_0x55a7fb554780;  1 drivers
v0x55a7fb5489f0_0 .var "zero", 0 0;
E_0x55a7fb547920/0 .event edge, v0x55a7fb548930_0, v0x55a7fb548490_0, v0x55a7fb546eb0_0, v0x55a7fb52c5c0_0;
E_0x55a7fb547920/1 .event edge, v0x55a7fb548680_0;
E_0x55a7fb547920 .event/or E_0x55a7fb547920/0, E_0x55a7fb547920/1;
L_0x55a7fb554780 .arith/sub 32, v0x55a7fb546eb0_0, L_0x55a7fb554580;
S_0x55a7fb54a640 .scope module, "decoder0" "decoder" 5 41, 17 3 0, S_0x55a7fb495c80;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /OUTPUT 2 "pc_src";
    .port_info 5 /OUTPUT 3 "res_src";
    .port_info 6 /OUTPUT 1 "reg_file_we";
    .port_info 7 /OUTPUT 1 "mem_we";
    .port_info 8 /OUTPUT 4 "alu_ctrl";
    .port_info 9 /OUTPUT 1 "alu_src";
    .port_info 10 /OUTPUT 3 "imm_src";
    .port_info 11 /OUTPUT 3 "mem_ctrl";
v0x55a7fb52ac60_0 .var "alu_ctrl", 3 0;
v0x55a7fb54aa70_0 .var "alu_src", 0 0;
v0x55a7fb54ab80_0 .net "funct3", 14 12, L_0x55a7fb553d00;  alias, 1 drivers
v0x55a7fb54ac20_0 .net "funct7", 0 0, L_0x55a7fb553e30;  alias, 1 drivers
v0x55a7fb54ace0_0 .var "imm_src", 2 0;
v0x55a7fb54ae40_0 .var "mem_ctrl", 2 0;
v0x55a7fb54af50_0 .var "mem_we", 0 0;
v0x55a7fb54b010_0 .net "op", 6 0, L_0x55a7fb553c60;  alias, 1 drivers
v0x55a7fb54b0f0_0 .var "pc_src", 1 0;
v0x55a7fb54b1b0_0 .var "reg_file_we", 0 0;
v0x55a7fb54b2a0_0 .var "res_src", 2 0;
v0x55a7fb54b3b0_0 .net "zero", 0 0, v0x55a7fb5489f0_0;  alias, 1 drivers
E_0x55a7fb54a970 .event edge, v0x55a7fb54b010_0, v0x55a7fb54ab80_0, v0x55a7fb54ac20_0, v0x55a7fb5489f0_0;
S_0x55a7fb54cc00 .scope module, "io_ram_datapath0" "io_ram_datapath" 4 40, 18 7 0, S_0x55a7fb495af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "wd";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 2 "mem_ctrl";
    .port_info 5 /INPUT 1 "rx";
    .port_info 6 /OUTPUT 32 "rd";
    .port_info 7 /OUTPUT 8 "led_out";
    .port_info 8 /OUTPUT 1 "tx";
v0x55a7fb5514d0_0 .net "address", 31 0, L_0x55a7fb5544f0;  alias, 1 drivers
v0x55a7fb5515b0_0 .net "address_to_ram", 31 0, v0x55a7fb54d340_0;  1 drivers
v0x55a7fb551670_0 .net "clk", 0 0, v0x55a7fb5539d0_0;  alias, 1 drivers
v0x55a7fb551710_0 .net "led_out", 7 0, v0x55a7fb54df20_0;  alias, 1 drivers
v0x55a7fb5517e0_0 .net "load_mux", 0 0, v0x55a7fb54d580_0;  1 drivers
v0x55a7fb5518d0_0 .net "mem_ctrl", 1 0, L_0x55a7fb5542a0;  alias, 1 drivers
v0x55a7fb5519c0_0 .net "rd", 31 0, L_0x55a7fb565490;  alias, 1 drivers
v0x55a7fb551b10_0 .net "rd_ram", 31 0, v0x55a7fb54ec10_0;  1 drivers
v0x55a7fb551bd0_0 .net "rd_uart", 31 0, v0x55a7fb5508a0_0;  1 drivers
v0x55a7fb551d20_0 .net "rx", 0 0, o0x7fe40345d4d8;  alias, 0 drivers
v0x55a7fb551e10_0 .net "tx", 0 0, L_0x55a7fb5651a0;  alias, 1 drivers
v0x55a7fb551eb0_0 .net "uart_reg_mux_out", 2 0, v0x55a7fb54d690_0;  1 drivers
v0x55a7fb551fa0_0 .net "wd", 31 0, L_0x55a7fb4515e0;  alias, 1 drivers
v0x55a7fb5520f0_0 .net "we", 0 0, v0x55a7fb54af50_0;  alias, 1 drivers
v0x55a7fb552190_0 .net "we_led", 0 0, v0x55a7fb54d860_0;  1 drivers
v0x55a7fb552230_0 .net "we_ram", 0 0, v0x55a7fb54d920_0;  1 drivers
v0x55a7fb552320_0 .net "we_uart", 0 0, v0x55a7fb54d9e0_0;  1 drivers
L_0x55a7fb565100 .part L_0x55a7fb4515e0, 0, 8;
S_0x55a7fb54cee0 .scope module, "io_ram_decoder0" "io_ram_decoder" 18 28, 19 2 0, S_0x55a7fb54cc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 32 "address_to_ram";
    .port_info 3 /OUTPUT 1 "we_ram";
    .port_info 4 /OUTPUT 1 "we_uart";
    .port_info 5 /OUTPUT 1 "we_led";
    .port_info 6 /OUTPUT 3 "uart_reg_mux_out";
    .port_info 7 /OUTPUT 1 "load_mux";
v0x55a7fb54d260_0 .net "address", 31 0, L_0x55a7fb5544f0;  alias, 1 drivers
v0x55a7fb54d340_0 .var "address_to_ram", 31 0;
v0x55a7fb54d420_0 .net "isIO", 0 0, L_0x55a7fb564eb0;  1 drivers
v0x55a7fb54d4c0_0 .net "isRam", 0 0, L_0x55a7fb565060;  1 drivers
v0x55a7fb54d580_0 .var "load_mux", 0 0;
v0x55a7fb54d690_0 .var "uart_reg_mux_out", 2 0;
v0x55a7fb54d770_0 .net "we", 0 0, v0x55a7fb54af50_0;  alias, 1 drivers
v0x55a7fb54d860_0 .var "we_led", 0 0;
v0x55a7fb54d920_0 .var "we_ram", 0 0;
v0x55a7fb54d9e0_0 .var "we_uart", 0 0;
E_0x55a7fb54d1e0 .event edge, v0x55a7fb547ab0_0, v0x55a7fb54d4c0_0, v0x55a7fb54af50_0;
L_0x55a7fb564eb0 .part L_0x55a7fb5544f0, 22, 1;
L_0x55a7fb565060 .reduce/nor L_0x55a7fb564eb0;
S_0x55a7fb54dba0 .scope module, "led0" "led" 18 33, 20 1 0, S_0x55a7fb54cc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "we";
    .port_info 1 /INPUT 8 "led_in";
    .port_info 2 /OUTPUT 8 "led_out";
v0x55a7fb54de20_0 .net "led_in", 7 0, L_0x55a7fb565100;  1 drivers
v0x55a7fb54df20_0 .var "led_out", 7 0;
v0x55a7fb54e000_0 .net "we", 0 0, v0x55a7fb54d860_0;  alias, 1 drivers
E_0x55a7fb54dda0 .event edge, v0x55a7fb54d860_0, v0x55a7fb54de20_0;
S_0x55a7fb54e0e0 .scope module, "load_mux0" "load_mux" 18 48, 21 1 0, S_0x55a7fb54cc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 32 "data_ram";
    .port_info 2 /INPUT 32 "data_uart";
    .port_info 3 /OUTPUT 32 "loaded_data";
v0x55a7fb54e2c0_0 .net "data_ram", 31 0, v0x55a7fb54ec10_0;  alias, 1 drivers
v0x55a7fb54e380_0 .net "data_uart", 31 0, v0x55a7fb5508a0_0;  alias, 1 drivers
v0x55a7fb54e460_0 .net "in", 0 0, v0x55a7fb54d580_0;  alias, 1 drivers
v0x55a7fb54e500_0 .net "loaded_data", 31 0, L_0x55a7fb565490;  alias, 1 drivers
L_0x55a7fb565490 .functor MUXZ 32, v0x55a7fb54ec10_0, v0x55a7fb5508a0_0, v0x55a7fb54d580_0, C4<>;
S_0x55a7fb54e600 .scope module, "ram0" "ram" 18 43, 22 3 0, S_0x55a7fb54cc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 2 "mem_ctrl";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x55a7fb54e7e0 .param/l "N" 0 22 4, +C4<00000000000000000000000000000100>;
v0x55a7fb54e9f0_0 .net "address", 31 0, v0x55a7fb54d340_0;  alias, 1 drivers
v0x55a7fb54ead0_0 .net "clk", 0 0, v0x55a7fb5539d0_0;  alias, 1 drivers
v0x55a7fb54eb70_0 .net "data_in", 31 0, L_0x55a7fb4515e0;  alias, 1 drivers
v0x55a7fb54ec10_0 .var "data_out", 31 0;
v0x55a7fb54ecb0_0 .var/i "i", 31 0;
v0x55a7fb54edc0 .array "mem", 0 15, 31 0;
v0x55a7fb54ee80_0 .net "mem_ctrl", 1 0, L_0x55a7fb5542a0;  alias, 1 drivers
v0x55a7fb54ef40_0 .net "we", 0 0, v0x55a7fb54d920_0;  alias, 1 drivers
v0x55a7fb54efe0_0 .net "word_addr", 29 0, L_0x55a7fb5653f0;  1 drivers
L_0x55a7fb5653f0 .part v0x55a7fb54d340_0, 2, 30;
S_0x55a7fb54f210 .scope module, "uart0" "uart" 18 38, 23 9 0, S_0x55a7fb54cc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "we";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 3 "reg_num";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /INPUT 1 "rx";
    .port_info 5 /OUTPUT 32 "rd";
    .port_info 6 /OUTPUT 1 "tx";
L_0x55a7fb5651a0 .functor BUFZ 1, v0x55a7fb54fff0_0, C4<0>, C4<0>, C4<0>;
v0x55a7fb5510f0_2 .array/port v0x55a7fb5510f0, 2;
L_0x55a7fb5652b0 .functor BUFZ 32, v0x55a7fb5510f0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a7fb54fff0_0 .var "Tx", 0 0;
v0x55a7fb5500d0_0 .net "baud", 31 0, L_0x55a7fb5652b0;  1 drivers
v0x55a7fb5501b0_0 .var "baud_counter_clk", 31 0;
v0x55a7fb550270_0 .var "baud_counter_tx", 31 0;
v0x55a7fb550350_0 .var "brr_clk", 0 0;
v0x55a7fb550440_0 .net "clk", 0 0, v0x55a7fb5539d0_0;  alias, 1 drivers
v0x55a7fb5504e0_0 .var "current_bit", 0 0;
v0x55a7fb550580_0 .var/i "i", 31 0;
v0x55a7fb550660_0 .var "is_need_start_tx", 0 0;
v0x55a7fb550720_0 .var "is_rx_started", 0 0;
v0x55a7fb5507e0_0 .var "is_tx_started", 0 0;
v0x55a7fb5508a0_0 .var "rd", 31 0;
v0x55a7fb550990_0 .net "reg_num", 2 0, v0x55a7fb54d690_0;  alias, 1 drivers
v0x55a7fb550a60_0 .net "rx", 0 0, o0x7fe40345d4d8;  alias, 0 drivers
v0x55a7fb550b30_0 .var "rx_counter", 3 0;
v0x55a7fb550bd0_0 .net "rx_data", 7 0, v0x55a7fb54fc40_0;  1 drivers
v0x55a7fb550cc0_0 .net "rx_not_empty", 0 0, L_0x55a7fb565210;  1 drivers
v0x55a7fb550e70_0 .var "shift_transmit", 7 0;
v0x55a7fb550f50_0 .net "tx", 0 0, L_0x55a7fb5651a0;  alias, 1 drivers
v0x55a7fb551010_0 .var "tx_counter", 3 0;
v0x55a7fb5510f0 .array "uart_regs", 0 4, 31 0;
v0x55a7fb551280_0 .net "wd", 31 0, L_0x55a7fb4515e0;  alias, 1 drivers
v0x55a7fb551340_0 .net "we", 0 0, v0x55a7fb54d9e0_0;  alias, 1 drivers
E_0x55a7fb54f4a0 .event negedge, v0x55a7fb545c50_0;
v0x55a7fb5510f0_1 .array/port v0x55a7fb5510f0, 1;
L_0x55a7fb565210 .part v0x55a7fb5510f0_1, 31, 1;
S_0x55a7fb54f520 .scope module, "shift_reg_rx" "shift_reg" 23 226, 24 1 0, S_0x55a7fb54f210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "par_in";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /OUTPUT 8 "par_out";
    .port_info 5 /OUTPUT 1 "ser_out";
P_0x55a7fb54f720 .param/l "N" 0 24 1, +C4<00000000000000000000000000001000>;
v0x55a7fb54f9b0_0 .net "clk", 0 0, v0x55a7fb550350_0;  1 drivers
o0x7fe40345d448 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a7fb54fa90_0 .net "load", 0 0, o0x7fe40345d448;  0 drivers
o0x7fe40345d478 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55a7fb54fb50_0 .net "par_in", 7 0, o0x7fe40345d478;  0 drivers
v0x55a7fb54fc40_0 .var "par_out", 7 0;
v0x55a7fb54fd20_0 .net "ser_in", 0 0, o0x7fe40345d4d8;  alias, 0 drivers
v0x55a7fb54fe30_0 .net "ser_out", 0 0, L_0x55a7fb565320;  1 drivers
E_0x55a7fb54f930 .event posedge, v0x55a7fb54f9b0_0;
L_0x55a7fb565320 .part v0x55a7fb54fc40_0, 0, 1;
S_0x55a7fb552690 .scope module, "rom0" "rom" 4 35, 25 1 0, S_0x55a7fb495af0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x55a7fb551c70 .param/l "LENGTH" 0 25 2, +C4<00000000000000000000000000100000>;
P_0x55a7fb551cb0 .param/l "WIDTH" 0 25 3, +C4<00000000000000000000000000100000>;
L_0x55a7fb564b40 .functor BUFZ 32, L_0x55a7fb564d70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a7fb552950_0 .net *"_ivl_0", 31 0, L_0x55a7fb564d70;  1 drivers
v0x55a7fb552a50_0 .net *"_ivl_3", 29 0, L_0x55a7fb564e10;  1 drivers
v0x55a7fb552b30_0 .net "address", 31 0, L_0x55a7fb505360;  alias, 1 drivers
v0x55a7fb552c20_0 .net "instruction", 31 0, L_0x55a7fb564b40;  alias, 1 drivers
v0x55a7fb552ce0 .array "mem", 0 31, 31 0;
L_0x55a7fb564d70 .array/port v0x55a7fb552ce0, L_0x55a7fb564e10;
L_0x55a7fb564e10 .part L_0x55a7fb505360, 2, 30;
    .scope S_0x55a7fb54a640;
T_0 ;
    %wait E_0x55a7fb54a970;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a7fb54b0f0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a7fb54b2a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54b1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54af50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54aa70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a7fb54ace0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a7fb54ae40_0, 0, 3;
    %load/vec4 v0x55a7fb54b010_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a7fb54b0f0_0, 0, 2;
    %jmp T_0.11;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb54b1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54af50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a7fb54b2a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54aa70_0, 0, 1;
    %load/vec4 v0x55a7fb54ab80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %load/vec4 v0x55a7fb54ac20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0x55a7fb54ac20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
T_0.16 ;
T_0.15 ;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x55a7fb54ab80_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x55a7fb54ab80_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v0x55a7fb54ab80_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_0.22, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v0x55a7fb54ab80_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_0.24, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
    %jmp T_0.25;
T_0.24 ;
    %load/vec4 v0x55a7fb54ab80_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_0.26, 4;
    %load/vec4 v0x55a7fb54ac20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.28, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
    %jmp T_0.29;
T_0.28 ;
    %load/vec4 v0x55a7fb54ac20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.30, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
T_0.30 ;
T_0.29 ;
    %jmp T_0.27;
T_0.26 ;
    %load/vec4 v0x55a7fb54ab80_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.32, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
    %jmp T_0.33;
T_0.32 ;
    %load/vec4 v0x55a7fb54ab80_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.34, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
T_0.34 ;
T_0.33 ;
T_0.27 ;
T_0.25 ;
T_0.23 ;
T_0.21 ;
T_0.19 ;
T_0.13 ;
    %jmp T_0.11;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb54b1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54af50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a7fb54b2a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb54aa70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a7fb54ace0_0, 0, 3;
    %load/vec4 v0x55a7fb54ab80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.36, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
    %jmp T_0.37;
T_0.36 ;
    %load/vec4 v0x55a7fb54ab80_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.38, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
    %jmp T_0.39;
T_0.38 ;
    %load/vec4 v0x55a7fb54ab80_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_0.40, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
    %jmp T_0.41;
T_0.40 ;
    %load/vec4 v0x55a7fb54ab80_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_0.42, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
    %jmp T_0.43;
T_0.42 ;
    %load/vec4 v0x55a7fb54ab80_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_0.44, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
    %jmp T_0.45;
T_0.44 ;
    %load/vec4 v0x55a7fb54ab80_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_0.46, 4;
    %load/vec4 v0x55a7fb54ac20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.48, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
    %jmp T_0.49;
T_0.48 ;
    %load/vec4 v0x55a7fb54ac20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.50, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
T_0.50 ;
T_0.49 ;
    %jmp T_0.47;
T_0.46 ;
    %load/vec4 v0x55a7fb54ab80_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.52, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x55a7fb54ab80_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.54, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
T_0.54 ;
T_0.53 ;
T_0.47 ;
T_0.45 ;
T_0.43 ;
T_0.41 ;
T_0.39 ;
T_0.37 ;
    %jmp T_0.11;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb54b1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54af50_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55a7fb54b2a0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb54aa70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a7fb54ace0_0, 0, 3;
    %load/vec4 v0x55a7fb54ab80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.56, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.57, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.58, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.59, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.60, 6;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55a7fb54ae40_0, 0, 3;
    %jmp T_0.62;
T_0.56 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a7fb54ae40_0, 0, 3;
    %jmp T_0.62;
T_0.57 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55a7fb54ae40_0, 0, 3;
    %jmp T_0.62;
T_0.58 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55a7fb54ae40_0, 0, 3;
    %jmp T_0.62;
T_0.59 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55a7fb54ae40_0, 0, 3;
    %jmp T_0.62;
T_0.60 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55a7fb54ae40_0, 0, 3;
    %jmp T_0.62;
T_0.62 ;
    %pop/vec4 1;
    %jmp T_0.11;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54b1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb54af50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb54aa70_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55a7fb54ace0_0, 0, 3;
    %load/vec4 v0x55a7fb54ab80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.63, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.64, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.65, 6;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55a7fb54ae40_0, 0, 3;
    %jmp T_0.67;
T_0.63 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a7fb54ae40_0, 0, 3;
    %jmp T_0.67;
T_0.64 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55a7fb54ae40_0, 0, 3;
    %jmp T_0.67;
T_0.65 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55a7fb54ae40_0, 0, 3;
    %jmp T_0.67;
T_0.67 ;
    %pop/vec4 1;
    %jmp T_0.11;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54b1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54af50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54aa70_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55a7fb54ace0_0, 0, 3;
    %load/vec4 v0x55a7fb54ab80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.68, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.69, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.70, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.71, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.72, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.73, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
    %load/vec4 v0x55a7fb54b3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.76, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.77, 8;
T_0.76 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.77, 8;
 ; End of false expr.
    %blend;
T_0.77;
    %store/vec4 v0x55a7fb54b0f0_0, 0, 2;
    %jmp T_0.75;
T_0.68 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
    %load/vec4 v0x55a7fb54b3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.78, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.79, 8;
T_0.78 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.79, 8;
 ; End of false expr.
    %blend;
T_0.79;
    %store/vec4 v0x55a7fb54b0f0_0, 0, 2;
    %jmp T_0.75;
T_0.69 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
    %load/vec4 v0x55a7fb54b3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.80, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.81, 8;
T_0.80 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.81, 8;
 ; End of false expr.
    %blend;
T_0.81;
    %store/vec4 v0x55a7fb54b0f0_0, 0, 2;
    %jmp T_0.75;
T_0.70 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
    %load/vec4 v0x55a7fb54b3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.82, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.83, 8;
T_0.82 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.83, 8;
 ; End of false expr.
    %blend;
T_0.83;
    %store/vec4 v0x55a7fb54b0f0_0, 0, 2;
    %jmp T_0.75;
T_0.71 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
    %load/vec4 v0x55a7fb54b3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.84, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.85, 8;
T_0.84 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.85, 8;
 ; End of false expr.
    %blend;
T_0.85;
    %store/vec4 v0x55a7fb54b0f0_0, 0, 2;
    %jmp T_0.75;
T_0.72 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
    %load/vec4 v0x55a7fb54b3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.86, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.87, 8;
T_0.86 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.87, 8;
 ; End of false expr.
    %blend;
T_0.87;
    %store/vec4 v0x55a7fb54b0f0_0, 0, 2;
    %jmp T_0.75;
T_0.73 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
    %load/vec4 v0x55a7fb54b3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.88, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.89, 8;
T_0.88 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.89, 8;
 ; End of false expr.
    %blend;
T_0.89;
    %store/vec4 v0x55a7fb54b0f0_0, 0, 2;
    %jmp T_0.75;
T_0.75 ;
    %pop/vec4 1;
    %jmp T_0.11;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb54b1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54af50_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55a7fb54b2a0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55a7fb54ace0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55a7fb54b0f0_0, 0, 2;
    %jmp T_0.11;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb54b1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54af50_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55a7fb54b2a0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a7fb54ace0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb54aa70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a7fb52ac60_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55a7fb54b0f0_0, 0, 2;
    %jmp T_0.11;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb54b1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54af50_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55a7fb54ace0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55a7fb54b2a0_0, 0, 3;
    %jmp T_0.11;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb54b1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54af50_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55a7fb54ace0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55a7fb54b2a0_0, 0, 3;
    %jmp T_0.11;
T_0.9 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55a7fb54b0f0_0, 0, 2;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55a7fb544bc0;
T_1 ;
    %wait E_0x55a7fb5327f0;
    %load/vec4 v0x55a7fb545210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x55a7fb545070_0;
    %store/vec4 v0x55a7fb544f90_0, 0, 32;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x55a7fb545340_0;
    %store/vec4 v0x55a7fb544f90_0, 0, 32;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x55a7fb544e90_0;
    %store/vec4 v0x55a7fb544f90_0, 0, 32;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x55a7fb545130_0;
    %store/vec4 v0x55a7fb544f90_0, 0, 32;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55a7fb5459e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a7fb545d30_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x55a7fb5459e0;
T_3 ;
    %wait E_0x55a7fb545bf0;
    %load/vec4 v0x55a7fb545f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55a7fb545e40_0;
    %assign/vec4 v0x55a7fb545d30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7fb545d30_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55a7fb5465a0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a7fb546da0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x55a7fb546da0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55a7fb546da0_0;
    %store/vec4a v0x55a7fb547050, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55a7fb546da0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55a7fb546da0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x55a7fb5465a0;
T_5 ;
    %wait E_0x55a7fb545bf0;
    %load/vec4 v0x55a7fb5475d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55a7fb5474f0_0;
    %load/vec4 v0x55a7fb546be0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a7fb547050, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55a7fb5465a0;
T_6 ;
    %wait E_0x55a7fb5468a0;
    %load/vec4 v0x55a7fb546a00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x55a7fb546a00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55a7fb547050, 4;
    %store/vec4 v0x55a7fb546eb0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a7fb546eb0_0, 0, 32;
T_6.1 ;
    %load/vec4 v0x55a7fb546b00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x55a7fb546b00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55a7fb547050, 4;
    %store/vec4 v0x55a7fb546f90_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a7fb546f90_0, 0, 32;
T_6.3 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55a7fb5481e0;
T_7 ;
    %wait E_0x55a7fb547920;
    %load/vec4 v0x55a7fb548930_0;
    %store/vec4 v0x55a7fb548680_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb5489f0_0, 0, 1;
    %load/vec4 v0x55a7fb548490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb5489f0_0, 0, 1;
    %jmp T_7.11;
T_7.0 ;
    %load/vec4 v0x55a7fb548750_0;
    %load/vec4 v0x55a7fb548840_0;
    %add;
    %store/vec4 v0x55a7fb548680_0, 0, 32;
    %jmp T_7.11;
T_7.1 ;
    %load/vec4 v0x55a7fb548930_0;
    %store/vec4 v0x55a7fb548680_0, 0, 32;
    %load/vec4 v0x55a7fb548930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %store/vec4 v0x55a7fb5489f0_0, 0, 1;
    %jmp T_7.11;
T_7.2 ;
    %load/vec4 v0x55a7fb548750_0;
    %load/vec4 v0x55a7fb548840_0;
    %xor;
    %store/vec4 v0x55a7fb548680_0, 0, 32;
    %jmp T_7.11;
T_7.3 ;
    %load/vec4 v0x55a7fb548750_0;
    %load/vec4 v0x55a7fb548840_0;
    %or;
    %store/vec4 v0x55a7fb548680_0, 0, 32;
    %jmp T_7.11;
T_7.4 ;
    %load/vec4 v0x55a7fb548750_0;
    %load/vec4 v0x55a7fb548840_0;
    %and;
    %store/vec4 v0x55a7fb548680_0, 0, 32;
    %jmp T_7.11;
T_7.5 ;
    %load/vec4 v0x55a7fb548750_0;
    %load/vec4 v0x55a7fb548840_0;
    %pushi/vec4 31, 0, 32;
    %and;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55a7fb548680_0, 0, 32;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v0x55a7fb548750_0;
    %load/vec4 v0x55a7fb548840_0;
    %pushi/vec4 31, 0, 32;
    %and;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55a7fb548680_0, 0, 32;
    %jmp T_7.11;
T_7.7 ;
    %load/vec4 v0x55a7fb548750_0;
    %load/vec4 v0x55a7fb548840_0;
    %pushi/vec4 31, 0, 32;
    %and;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55a7fb548680_0, 0, 32;
    %jmp T_7.11;
T_7.8 ;
    %load/vec4 v0x55a7fb548750_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55a7fb548840_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x55a7fb548750_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_7.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.17, 8;
T_7.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.17, 8;
 ; End of false expr.
    %blend;
T_7.17;
    %store/vec4 v0x55a7fb548680_0, 0, 32;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x55a7fb548930_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_7.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.19, 8;
T_7.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.19, 8;
 ; End of false expr.
    %blend;
T_7.19;
    %store/vec4 v0x55a7fb548680_0, 0, 32;
T_7.15 ;
    %load/vec4 v0x55a7fb548680_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x55a7fb5489f0_0, 0, 1;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v0x55a7fb548750_0;
    %load/vec4 v0x55a7fb548840_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x55a7fb548680_0, 0, 32;
    %load/vec4 v0x55a7fb548680_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x55a7fb5489f0_0, 0, 1;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55a7fb544550;
T_8 ;
    %wait E_0x55a7fb46f110;
    %load/vec4 v0x55a7fb544860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55a7fb544a30_0, 0, 32;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v0x55a7fb544940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55a7fb544a30_0, 0, 32;
    %jmp T_8.12;
T_8.7 ;
    %load/vec4 v0x55a7fb544780_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x55a7fb544780_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a7fb544a30_0, 0, 32;
    %jmp T_8.12;
T_8.8 ;
    %load/vec4 v0x55a7fb544780_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x55a7fb544780_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a7fb544a30_0, 0, 32;
    %jmp T_8.12;
T_8.9 ;
    %load/vec4 v0x55a7fb544780_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x55a7fb544780_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a7fb544a30_0, 0, 32;
    %jmp T_8.12;
T_8.10 ;
    %load/vec4 v0x55a7fb544780_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x55a7fb544780_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a7fb544a30_0, 0, 32;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v0x55a7fb544940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55a7fb544a30_0, 0, 32;
    %jmp T_8.17;
T_8.13 ;
    %load/vec4 v0x55a7fb544780_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55a7fb544780_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a7fb544a30_0, 0, 32;
    %jmp T_8.17;
T_8.14 ;
    %load/vec4 v0x55a7fb544780_0;
    %parti/s 1, 23, 6;
    %replicate 16;
    %load/vec4 v0x55a7fb544780_0;
    %parti/s 16, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a7fb544a30_0, 0, 32;
    %jmp T_8.17;
T_8.15 ;
    %load/vec4 v0x55a7fb544780_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v0x55a7fb544780_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a7fb544a30_0, 0, 32;
    %jmp T_8.17;
T_8.17 ;
    %pop/vec4 1;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x55a7fb544780_0;
    %store/vec4 v0x55a7fb544a30_0, 0, 32;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x55a7fb544940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55a7fb544a30_0, 0, 32;
    %jmp T_8.23;
T_8.18 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55a7fb544780_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a7fb544a30_0, 0, 32;
    %jmp T_8.23;
T_8.19 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55a7fb544780_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a7fb544a30_0, 0, 32;
    %jmp T_8.23;
T_8.20 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55a7fb544780_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a7fb544a30_0, 0, 32;
    %jmp T_8.23;
T_8.21 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55a7fb544780_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a7fb544a30_0, 0, 32;
    %jmp T_8.23;
T_8.23 ;
    %pop/vec4 1;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x55a7fb544940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55a7fb544a30_0, 0, 32;
    %jmp T_8.28;
T_8.24 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55a7fb544780_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a7fb544a30_0, 0, 32;
    %jmp T_8.28;
T_8.25 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55a7fb544780_0;
    %parti/s 16, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a7fb544a30_0, 0, 32;
    %jmp T_8.28;
T_8.26 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55a7fb544780_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a7fb544a30_0, 0, 32;
    %jmp T_8.28;
T_8.28 ;
    %pop/vec4 1;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55a7fb547790;
T_9 ;
    %wait E_0x55a7fb547a10;
    %load/vec4 v0x55a7fb548000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %load/vec4 v0x55a7fb547ab0_0;
    %store/vec4 v0x55a7fb547f40_0, 0, 32;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0x55a7fb547ab0_0;
    %store/vec4 v0x55a7fb547f40_0, 0, 32;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0x55a7fb547d10_0;
    %store/vec4 v0x55a7fb547f40_0, 0, 32;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x55a7fb547e00_0;
    %store/vec4 v0x55a7fb547f40_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x55a7fb547c70_0;
    %store/vec4 v0x55a7fb547f40_0, 0, 32;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x55a7fb547bb0_0;
    %store/vec4 v0x55a7fb547f40_0, 0, 32;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55a7fb544080;
T_10 ;
    %wait E_0x55a7fb46f550;
    %load/vec4 v0x55a7fb544350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a7fb48f960_0, 0, 32;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v0x55a7fb544410_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x55a7fb544410_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a7fb48f960_0, 0, 32;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v0x55a7fb544410_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x55a7fb544410_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a7fb544410_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a7fb48f960_0, 0, 32;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x55a7fb544410_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x55a7fb544410_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a7fb544410_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a7fb544410_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb48f960_0, 0, 32;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x55a7fb544410_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x55a7fb48f960_0, 0, 32;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x55a7fb544410_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x55a7fb544410_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a7fb544410_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a7fb544410_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb48f960_0, 0, 32;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55a7fb552690;
T_11 ;
    %vpi_call/w 25 12 "$readmemh", "./program.txt", v0x55a7fb552ce0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x55a7fb54cee0;
T_12 ;
    %wait E_0x55a7fb54d1e0;
    %load/vec4 v0x55a7fb54d260_0;
    %store/vec4 v0x55a7fb54d340_0, 0, 32;
    %load/vec4 v0x55a7fb54d4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55a7fb54d770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb54d920_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d920_0, 0, 1;
T_12.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d580_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55a7fb54d260_0;
    %cmpi/e 4194304, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb54d860_0, 0, 1;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x55a7fb54d260_0;
    %cmpi/e 4194560, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0x55a7fb54d770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb54d9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d860_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a7fb54d690_0, 0, 3;
    %jmp T_12.9;
T_12.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb54d580_0, 0, 1;
T_12.9 ;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x55a7fb54d260_0;
    %cmpi/e 4194564, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %load/vec4 v0x55a7fb54d770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb54d9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d860_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55a7fb54d690_0, 0, 3;
    %jmp T_12.13;
T_12.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb54d580_0, 0, 1;
T_12.13 ;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0x55a7fb54d260_0;
    %cmpi/e 4194568, 0, 32;
    %jmp/0xz  T_12.14, 4;
    %load/vec4 v0x55a7fb54d770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb54d9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d860_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55a7fb54d690_0, 0, 3;
    %jmp T_12.17;
T_12.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb54d580_0, 0, 1;
T_12.17 ;
    %jmp T_12.15;
T_12.14 ;
    %load/vec4 v0x55a7fb54d260_0;
    %cmpi/e 4194572, 0, 32;
    %jmp/0xz  T_12.18, 4;
    %load/vec4 v0x55a7fb54d770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb54d9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d860_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55a7fb54d690_0, 0, 3;
    %jmp T_12.21;
T_12.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb54d580_0, 0, 1;
T_12.21 ;
    %jmp T_12.19;
T_12.18 ;
    %load/vec4 v0x55a7fb54d260_0;
    %cmpi/e 4194576, 0, 32;
    %jmp/0xz  T_12.22, 4;
    %load/vec4 v0x55a7fb54d770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.24, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb54d9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d860_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55a7fb54d690_0, 0, 3;
    %jmp T_12.25;
T_12.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54d860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb54d580_0, 0, 1;
T_12.25 ;
T_12.22 ;
T_12.19 ;
T_12.15 ;
T_12.11 ;
T_12.7 ;
T_12.5 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55a7fb54dba0;
T_13 ;
    %wait E_0x55a7fb54dda0;
    %load/vec4 v0x55a7fb54e000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55a7fb54de20_0;
    %store/vec4 v0x55a7fb54df20_0, 0, 8;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55a7fb54f520;
T_14 ;
    %wait E_0x55a7fb54f930;
    %load/vec4 v0x55a7fb54fa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55a7fb54fb50_0;
    %assign/vec4 v0x55a7fb54fc40_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55a7fb54fd20_0;
    %load/vec4 v0x55a7fb54fc40_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a7fb54fc40_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55a7fb54f210;
T_15 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a7fb550e70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb550350_0, 0, 1;
    %end;
    .thread T_15, $init;
    .scope S_0x55a7fb54f210;
T_16 ;
    %wait E_0x55a7fb545bf0;
    %load/vec4 v0x55a7fb550990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %jmp T_16.5;
T_16.0 ;
    %load/vec4 v0x55a7fb551340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x55a7fb551280_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a7fb5510f0, 0, 4;
    %jmp T_16.7;
T_16.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a7fb5510f0, 4;
    %assign/vec4 v0x55a7fb5508a0_0, 0;
T_16.7 ;
    %jmp T_16.5;
T_16.1 ;
    %load/vec4 v0x55a7fb551340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v0x55a7fb551280_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a7fb5510f0, 0, 4;
    %jmp T_16.9;
T_16.8 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a7fb5510f0, 4;
    %assign/vec4 v0x55a7fb5508a0_0, 0;
T_16.9 ;
    %jmp T_16.5;
T_16.2 ;
    %load/vec4 v0x55a7fb551340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %load/vec4 v0x55a7fb551280_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a7fb5510f0, 0, 4;
    %jmp T_16.11;
T_16.10 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a7fb5510f0, 4;
    %assign/vec4 v0x55a7fb5508a0_0, 0;
T_16.11 ;
    %jmp T_16.5;
T_16.3 ;
    %load/vec4 v0x55a7fb551340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %load/vec4 v0x55a7fb551280_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a7fb5510f0, 0, 4;
    %jmp T_16.13;
T_16.12 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a7fb5510f0, 4;
    %assign/vec4 v0x55a7fb5508a0_0, 0;
T_16.13 ;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x55a7fb551340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a7fb5510f0, 4;
    %assign/vec4 v0x55a7fb5508a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 31, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55a7fb5510f0, 4, 5;
T_16.14 ;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55a7fb54f210;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a7fb550580_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x55a7fb550580_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_17.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55a7fb550580_0;
    %store/vec4a v0x55a7fb5510f0, 4, 0;
    %load/vec4 v0x55a7fb550580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a7fb550580_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb54fff0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a7fb551010_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a7fb550270_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb5507e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb550660_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x55a7fb54f210;
T_18 ;
    %wait E_0x55a7fb545bf0;
    %load/vec4 v0x55a7fb550660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a7fb5510f0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a7fb5510f0, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55a7fb550e70_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a7fb5510f0, 4, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a7fb550270_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x55a7fb5507e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x55a7fb551010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.13, 6;
    %jmp T_18.14;
T_18.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb54fff0_0, 0, 1;
    %load/vec4 v0x55a7fb550270_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a7fb5510f0, 4;
    %cmp/e;
    %jmp/0xz  T_18.15, 4;
    %load/vec4 v0x55a7fb551010_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55a7fb551010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7fb550270_0, 0;
    %load/vec4 v0x55a7fb550e70_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x55a7fb5504e0_0, 0;
    %jmp T_18.16;
T_18.15 ;
    %load/vec4 v0x55a7fb550270_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55a7fb550270_0, 0;
T_18.16 ;
    %jmp T_18.14;
T_18.5 ;
    %load/vec4 v0x55a7fb5504e0_0;
    %assign/vec4 v0x55a7fb54fff0_0, 0;
    %load/vec4 v0x55a7fb550270_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a7fb5510f0, 4;
    %cmp/e;
    %jmp/0xz  T_18.17, 4;
    %load/vec4 v0x55a7fb551010_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55a7fb551010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7fb550270_0, 0;
    %load/vec4 v0x55a7fb550e70_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x55a7fb5504e0_0, 0;
    %jmp T_18.18;
T_18.17 ;
    %load/vec4 v0x55a7fb550270_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55a7fb550270_0, 0;
T_18.18 ;
    %jmp T_18.14;
T_18.6 ;
    %load/vec4 v0x55a7fb5504e0_0;
    %assign/vec4 v0x55a7fb54fff0_0, 0;
    %load/vec4 v0x55a7fb550270_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a7fb5510f0, 4;
    %cmp/e;
    %jmp/0xz  T_18.19, 4;
    %load/vec4 v0x55a7fb551010_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55a7fb551010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7fb550270_0, 0;
    %load/vec4 v0x55a7fb550e70_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x55a7fb5504e0_0, 0;
    %jmp T_18.20;
T_18.19 ;
    %load/vec4 v0x55a7fb550270_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55a7fb550270_0, 0;
T_18.20 ;
    %jmp T_18.14;
T_18.7 ;
    %load/vec4 v0x55a7fb5504e0_0;
    %assign/vec4 v0x55a7fb54fff0_0, 0;
    %load/vec4 v0x55a7fb550270_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a7fb5510f0, 4;
    %cmp/e;
    %jmp/0xz  T_18.21, 4;
    %load/vec4 v0x55a7fb551010_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55a7fb551010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7fb550270_0, 0;
    %load/vec4 v0x55a7fb550e70_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x55a7fb5504e0_0, 0;
    %jmp T_18.22;
T_18.21 ;
    %load/vec4 v0x55a7fb550270_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55a7fb550270_0, 0;
T_18.22 ;
    %jmp T_18.14;
T_18.8 ;
    %load/vec4 v0x55a7fb5504e0_0;
    %assign/vec4 v0x55a7fb54fff0_0, 0;
    %load/vec4 v0x55a7fb550270_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a7fb5510f0, 4;
    %cmp/e;
    %jmp/0xz  T_18.23, 4;
    %load/vec4 v0x55a7fb551010_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55a7fb551010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7fb550270_0, 0;
    %load/vec4 v0x55a7fb550e70_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x55a7fb5504e0_0, 0;
    %jmp T_18.24;
T_18.23 ;
    %load/vec4 v0x55a7fb550270_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55a7fb550270_0, 0;
T_18.24 ;
    %jmp T_18.14;
T_18.9 ;
    %load/vec4 v0x55a7fb5504e0_0;
    %assign/vec4 v0x55a7fb54fff0_0, 0;
    %load/vec4 v0x55a7fb550270_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a7fb5510f0, 4;
    %cmp/e;
    %jmp/0xz  T_18.25, 4;
    %load/vec4 v0x55a7fb551010_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55a7fb551010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7fb550270_0, 0;
    %load/vec4 v0x55a7fb550e70_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v0x55a7fb5504e0_0, 0;
    %jmp T_18.26;
T_18.25 ;
    %load/vec4 v0x55a7fb550270_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55a7fb550270_0, 0;
T_18.26 ;
    %jmp T_18.14;
T_18.10 ;
    %load/vec4 v0x55a7fb5504e0_0;
    %assign/vec4 v0x55a7fb54fff0_0, 0;
    %load/vec4 v0x55a7fb550270_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a7fb5510f0, 4;
    %cmp/e;
    %jmp/0xz  T_18.27, 4;
    %load/vec4 v0x55a7fb551010_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55a7fb551010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7fb550270_0, 0;
    %load/vec4 v0x55a7fb550e70_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x55a7fb5504e0_0, 0;
    %jmp T_18.28;
T_18.27 ;
    %load/vec4 v0x55a7fb550270_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55a7fb550270_0, 0;
T_18.28 ;
    %jmp T_18.14;
T_18.11 ;
    %load/vec4 v0x55a7fb5504e0_0;
    %assign/vec4 v0x55a7fb54fff0_0, 0;
    %load/vec4 v0x55a7fb550270_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a7fb5510f0, 4;
    %cmp/e;
    %jmp/0xz  T_18.29, 4;
    %load/vec4 v0x55a7fb551010_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55a7fb551010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7fb550270_0, 0;
    %load/vec4 v0x55a7fb550e70_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x55a7fb5504e0_0, 0;
    %jmp T_18.30;
T_18.29 ;
    %load/vec4 v0x55a7fb550270_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55a7fb550270_0, 0;
T_18.30 ;
    %jmp T_18.14;
T_18.12 ;
    %load/vec4 v0x55a7fb5504e0_0;
    %assign/vec4 v0x55a7fb54fff0_0, 0;
    %load/vec4 v0x55a7fb550270_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a7fb5510f0, 4;
    %cmp/e;
    %jmp/0xz  T_18.31, 4;
    %load/vec4 v0x55a7fb551010_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55a7fb551010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7fb550270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a7fb5504e0_0, 0;
    %jmp T_18.32;
T_18.31 ;
    %load/vec4 v0x55a7fb550270_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55a7fb550270_0, 0;
T_18.32 ;
    %jmp T_18.14;
T_18.13 ;
    %load/vec4 v0x55a7fb5504e0_0;
    %assign/vec4 v0x55a7fb54fff0_0, 0;
    %load/vec4 v0x55a7fb550270_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a7fb5510f0, 4;
    %cmp/e;
    %jmp/0xz  T_18.33, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a7fb551010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7fb550270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a7fb5504e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a7fb5510f0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a7fb5507e0_0, 0;
    %jmp T_18.34;
T_18.33 ;
    %load/vec4 v0x55a7fb550270_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55a7fb550270_0, 0;
T_18.34 ;
    %jmp T_18.14;
T_18.14 ;
    %pop/vec4 1;
    %jmp T_18.3;
T_18.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a7fb5510f0, 4;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x55a7fb550660_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a7fb5510f0, 4;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x55a7fb5507e0_0, 0;
T_18.3 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55a7fb54f210;
T_19 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a7fb550b30_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb550720_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a7fb5501b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb550350_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x55a7fb54f210;
T_20 ;
    %wait E_0x55a7fb545bf0;
    %load/vec4 v0x55a7fb5500d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x55a7fb550440_0;
    %assign/vec4 v0x55a7fb550350_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55a7fb5501b0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a7fb5510f0, 4;
    %cmp/e;
    %jmp/0xz  T_20.2, 4;
    %load/vec4 v0x55a7fb550350_0;
    %inv;
    %assign/vec4 v0x55a7fb550350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a7fb5501b0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x55a7fb5501b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55a7fb5501b0_0, 0;
T_20.3 ;
    %load/vec4 v0x55a7fb5500d0_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_20.4, 4;
    %load/vec4 v0x55a7fb5501b0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a7fb5510f0, 4;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/e;
    %jmp/0xz  T_20.6, 4;
    %load/vec4 v0x55a7fb550350_0;
    %inv;
    %assign/vec4 v0x55a7fb550350_0, 0;
T_20.6 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55a7fb54f210;
T_21 ;
    %wait E_0x55a7fb54f4a0;
    %load/vec4 v0x55a7fb5500d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x55a7fb550350_0;
    %inv;
    %assign/vec4 v0x55a7fb550350_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55a7fb5500d0_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v0x55a7fb5501b0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a7fb5510f0, 4;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/e;
    %jmp/0xz  T_21.4, 4;
    %load/vec4 v0x55a7fb550350_0;
    %inv;
    %assign/vec4 v0x55a7fb550350_0, 0;
T_21.4 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55a7fb54f210;
T_22 ;
    %wait E_0x55a7fb54f930;
    %load/vec4 v0x55a7fb550720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x55a7fb550b30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.2, 4;
    %load/vec4 v0x55a7fb550b30_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55a7fb550b30_0, 0, 4;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x55a7fb550b30_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_22.4, 4;
    %load/vec4 v0x55a7fb550bd0_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a7fb5510f0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a7fb550b30_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb550720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 31, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55a7fb5510f0, 4, 5;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x55a7fb550b30_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55a7fb550b30_0, 0, 4;
T_22.5 ;
T_22.3 ;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x55a7fb550cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x55a7fb550a60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb550720_0, 0, 1;
T_22.8 ;
T_22.6 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55a7fb54e600;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a7fb54ecb0_0, 0, 32;
T_23.0 ;
    %load/vec4 v0x55a7fb54ecb0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_23.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55a7fb54ecb0_0;
    %store/vec4a v0x55a7fb54edc0, 4, 0;
    %load/vec4 v0x55a7fb54ecb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a7fb54ecb0_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %end;
    .thread T_23;
    .scope S_0x55a7fb54e600;
T_24 ;
    %wait E_0x55a7fb545bf0;
    %load/vec4 v0x55a7fb54ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x55a7fb54ee80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %jmp T_24.5;
T_24.2 ;
    %load/vec4 v0x55a7fb54e9f0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %jmp T_24.10;
T_24.6 ;
    %ix/getv 4, v0x55a7fb54efe0_0;
    %load/vec4a v0x55a7fb54edc0, 4;
    %parti/s 24, 8, 5;
    %load/vec4 v0x55a7fb54eb70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x55a7fb54efe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a7fb54edc0, 0, 4;
    %jmp T_24.10;
T_24.7 ;
    %ix/getv 4, v0x55a7fb54efe0_0;
    %load/vec4a v0x55a7fb54edc0, 4;
    %parti/s 16, 16, 6;
    %load/vec4 v0x55a7fb54eb70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x55a7fb54efe0_0;
    %load/vec4a v0x55a7fb54edc0, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x55a7fb54efe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a7fb54edc0, 0, 4;
    %jmp T_24.10;
T_24.8 ;
    %ix/getv 4, v0x55a7fb54efe0_0;
    %load/vec4a v0x55a7fb54edc0, 4;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55a7fb54eb70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x55a7fb54efe0_0;
    %load/vec4a v0x55a7fb54edc0, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x55a7fb54efe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a7fb54edc0, 0, 4;
    %jmp T_24.10;
T_24.9 ;
    %load/vec4 v0x55a7fb54eb70_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x55a7fb54efe0_0;
    %load/vec4a v0x55a7fb54edc0, 4;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x55a7fb54efe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a7fb54edc0, 0, 4;
    %jmp T_24.10;
T_24.10 ;
    %pop/vec4 1;
    %jmp T_24.5;
T_24.3 ;
    %load/vec4 v0x55a7fb54e9f0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.14, 6;
    %jmp T_24.15;
T_24.11 ;
    %ix/getv 4, v0x55a7fb54efe0_0;
    %load/vec4a v0x55a7fb54edc0, 4;
    %parti/s 16, 16, 6;
    %load/vec4 v0x55a7fb54eb70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x55a7fb54efe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a7fb54edc0, 0, 4;
    %jmp T_24.15;
T_24.12 ;
    %ix/getv 4, v0x55a7fb54efe0_0;
    %load/vec4a v0x55a7fb54edc0, 4;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55a7fb54eb70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x55a7fb54efe0_0;
    %load/vec4a v0x55a7fb54edc0, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x55a7fb54efe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a7fb54edc0, 0, 4;
    %jmp T_24.15;
T_24.13 ;
    %load/vec4 v0x55a7fb54eb70_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x55a7fb54efe0_0;
    %load/vec4a v0x55a7fb54edc0, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x55a7fb54efe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a7fb54edc0, 0, 4;
    %jmp T_24.15;
T_24.14 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %ix/getv 3, v0x55a7fb54efe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a7fb54edc0, 0, 4;
    %jmp T_24.15;
T_24.15 ;
    %pop/vec4 1;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x55a7fb54eb70_0;
    %ix/getv 3, v0x55a7fb54efe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a7fb54edc0, 0, 4;
    %jmp T_24.5;
T_24.5 ;
    %pop/vec4 1;
    %jmp T_24.1;
T_24.0 ;
    %ix/getv 4, v0x55a7fb54e9f0_0;
    %load/vec4a v0x55a7fb54edc0, 4;
    %assign/vec4 v0x55a7fb54ec10_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55a7fb4f70f0;
T_25 ;
    %vpi_call/w 3 11 "$dumpvars" {0 0 0};
    %vpi_call/w 3 12 "$display", "test starteddd" {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 3 14 "$finish" {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x55a7fb4f70f0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7fb5539d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7fb553ba0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x55a7fb4f70f0;
T_27 ;
    %delay 10, 0;
    %load/vec4 v0x55a7fb5539d0_0;
    %inv;
    %store/vec4 v0x55a7fb5539d0_0, 0, 1;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "-";
    "test_single_cycle.v";
    "single_cycle.v";
    "./../core/core.v";
    "./../datapath/datapath.v";
    "./../alu_src_mux/alu_src_mux.v";
    "./../imm_sign_ext/imm_sign_ext.v";
    "./../load_module/load_module.v";
    "./../pc_mux/pc_mux.v";
    "./../pc_plus4_adder/pc_plus4_adder.v";
    "./../pc_reg/pc_reg.v";
    "./../pc_target_adder/pc_target_adder.v";
    "./../reg_file/reg_file.v";
    "./../result_mux/result_mux.v";
    "./../rv_alu/rv_alu.v";
    "./../decoder/decoder.v";
    "./../io_ram_datapath/io_ram_datapath.v";
    "./../io_ram_decoder/io_ram_decoder.v";
    "./../led/led.v";
    "./../load_mux/load_mux.v";
    "./../ram/ram.v";
    "./../uart/uart.v";
    "./../shift_reg/shift_reg.v";
    "./../rom/rom.v";
