; BTOR description generated by Yosys 0.47+46 (git sha1 8d0bf3f35, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3) for module or1200_dc_fsm.
1 sort bitvec 1
2 input 1 biudata_error ; or1200_dc_fsm_dut.v:13.26-13.39
3 input 1 biudata_valid ; or1200_dc_fsm_dut.v:12.26-12.39
4 input 1 clk ; or1200_dc_fsm_dut.v:4.26-4.29
5 input 1 dc_block_flush ; or1200_dc_fsm_dut.v:32.26-32.40
6 input 1 dc_block_writeback ; or1200_dc_fsm_dut.v:33.26-33.44
7 input 1 dc_en ; or1200_dc_fsm_dut.v:6.26-6.31
8 input 1 dc_no_writethrough ; or1200_dc_fsm_dut.v:27.26-27.44
9 input 1 dcqmem_ci_i ; or1200_dc_fsm_dut.v:8.26-8.37
10 input 1 dcqmem_cycstb_i ; or1200_dc_fsm_dut.v:7.26-7.41
11 sort bitvec 4
12 input 11 dcqmem_sel_i ; or1200_dc_fsm_dut.v:10.26-10.38
13 input 1 dcqmem_we_i ; or1200_dc_fsm_dut.v:9.26-9.37
14 input 1 dirty ; or1200_dc_fsm_dut.v:29.26-29.31
15 sort bitvec 32
16 input 15 lsu_addr ; or1200_dc_fsm_dut.v:14.26-14.34
17 input 1 rst ; or1200_dc_fsm_dut.v:5.26-5.29
18 input 1 spr_cswe ; or1200_dc_fsm_dut.v:36.26-36.34
19 input 15 spr_dat_i ; or1200_dc_fsm_dut.v:34.26-34.35
20 sort bitvec 19
21 input 20 tag ; or1200_dc_fsm_dut.v:30.26-30.29
22 input 1 tag_v ; or1200_dc_fsm_dut.v:31.26-31.31
23 input 1 tagcomp_miss ; or1200_dc_fsm_dut.v:11.26-11.38
24 sort bitvec 3
25 const 24 000
26 state 24
27 init 24 26 25
28 ite 24 17 25 26
29 sort bitvec 2
30 const 29 10
31 uext 24 30 1
32 eq 1 28 31
33 const 1 0
34 state 1
35 init 1 34 33
36 ite 1 17 33 34
37 and 1 32 36
38 output 37 biu_do_sel ; or1200_dc_fsm_dut.v:19.26-19.36
39 const 1 1
40 uext 24 39 2
41 eq 1 28 40
42 state 1
43 init 1 42 33
44 ite 1 17 33 42
45 and 1 44 23
46 not 1 14
47 and 1 45 46
48 not 1 36
49 and 1 47 48
50 state 1
51 init 1 50 33
52 ite 1 17 33 50
53 and 1 44 9
54 not 1 44
55 state 1
56 init 1 55 33
57 ite 1 17 33 55
58 and 1 54 57
59 or 1 53 58
60 and 1 52 59
61 or 1 49 60
62 and 1 61 10
63 and 1 41 62
64 and 1 32 52
65 or 1 63 64
66 output 65 biu_read ; or1200_dc_fsm_dut.v:16.26-16.34
67 and 1 45 14
68 or 1 67 36
69 and 1 36 59
70 or 1 68 69
71 and 1 41 70
72 and 1 71 10
73 or 1 72 37
74 output 73 biu_write ; or1200_dc_fsm_dut.v:17.26-17.35
75 output 32 burst ; or1200_dc_fsm_dut.v:23.26-23.31
76 const 15 00000000000000000000000000000000
77 state 15
78 init 15 77 76
79 ite 15 17 76 77
80 slice 11 79 3 0
81 const 29 00
82 slice 29 79 3 2
83 uext 29 39 1
84 add 29 82 83
85 concat 11 84 81
86 and 1 32 3
87 and 1 86 36
88 ite 11 87 85 80
89 sort bitvec 28
90 slice 89 79 31 4
91 concat 15 90 88
92 redor 1 28
93 not 1 92
94 or 1 93 44
95 ite 15 94 16 91
96 const 24 101
97 eq 1 28 96
98 ite 15 97 79 95
99 state 1
100 init 1 99 33
101 ite 1 17 33 99
102 not 1 101
103 and 1 5 102
104 state 1
105 init 1 104 33
106 ite 1 17 33 104
107 not 1 106
108 and 1 6 107
109 or 1 103 108
110 ite 15 109 19 98
111 output 110 dc_addr ; or1200_dc_fsm_dut.v:26.26-26.33
112 output 52 dcram_di_sel ; or1200_dc_fsm_dut.v:18.26-18.38
113 state 1
114 init 1 113 33
115 ite 1 17 33 113
116 not 1 115
117 and 1 41 116
118 not 1 57
119 and 1 117 118
120 and 1 119 36
121 and 1 120 3
122 concat 29 121 121
123 concat 24 121 122
124 concat 11 121 123
125 const 29 11
126 uext 24 125 1
127 eq 1 28 126
128 and 1 127 13
129 state 1
130 init 1 129 33
131 ite 1 17 33 129
132 not 1 131
133 and 1 128 132
134 state 1
135 init 1 134 33
136 ite 1 17 33 134
137 not 1 136
138 and 1 133 137
139 concat 29 138 138
140 concat 24 138 139
141 concat 11 138 140
142 or 11 124 141
143 and 11 142 12
144 and 1 64 3
145 concat 29 144 144
146 concat 24 144 145
147 concat 11 144 146
148 or 11 143 147
149 output 148 dcram_we ; or1200_dc_fsm_dut.v:15.26-15.34
150 and 1 41 44
151 not 1 23
152 and 1 150 151
153 not 1 9
154 and 1 152 153
155 and 1 154 52
156 or 1 155 121
157 and 1 41 115
158 and 1 157 118
159 and 1 158 36
160 and 1 159 3
161 or 1 156 160
162 and 1 41 36
163 and 1 162 57
164 and 1 163 3
165 or 1 161 164
166 or 1 165 138
167 output 166 first_hit_ack ; or1200_dc_fsm_dut.v:20.26-20.39
168 not 1 166
169 const 11 0000
170 state 11
171 init 11 170 169
172 ite 11 17 169 170
173 const 11 1100
174 eq 1 172 173
175 and 1 64 174
176 and 1 175 3
177 and 1 41 52
178 and 1 177 57
179 and 1 178 3
180 or 1 176 179
181 and 1 168 180
182 output 181 first_miss_ack ; or1200_dc_fsm_dut.v:21.26-21.40
183 and 1 2 10
184 output 183 first_miss_err ; or1200_dc_fsm_dut.v:22.26-22.40
185 output 39 mtspr_dc_done ; or1200_dc_fsm_dut.v:35.26-35.39
186 output 33 tag_dirty ; or1200_dc_fsm_dut.v:28.26-28.35
187 redor 1 172
188 not 1 187
189 and 1 86 188
190 and 1 36 106
191 or 1 52 190
192 and 1 189 191
193 output 192 tag_valid ; or1200_dc_fsm_dut.v:25.26-25.35
194 const 24 110
195 eq 1 28 194
196 or 1 189 195
197 output 196 tag_we ; or1200_dc_fsm_dut.v:24.26-24.32
198 state 24
199 init 24 198 25
200 slice 1 198 2 2
201 not 1 200
202 not 1 201
203 and 1 39 202
204 bad 203 or1200_dc_fsm_dut.v:467.73-469.72
205 slice 1 198 1 1
206 not 1 205
207 not 1 206
208 and 1 39 207
209 bad 208 or1200_dc_fsm_dut.v:465.65-467.72
210 slice 1 198 0 0
211 not 1 210
212 not 1 211
213 and 1 39 212
214 bad 213 or1200_dc_fsm_dut.v:463.73-465.64
215 state 29
216 init 29 215 81
217 slice 1 215 1 1
218 not 1 217
219 not 1 218
220 and 1 39 219
221 bad 220 or1200_dc_fsm_dut.v:461.73-463.72
222 slice 1 215 0 0
223 not 1 222
224 not 1 223
225 and 1 39 224
226 bad 225 or1200_dc_fsm_dut.v:459.65-461.72
227 state 1
228 init 1 227 33
229 not 1 227
230 not 1 229
231 and 1 39 230
232 bad 231 or1200_dc_fsm_dut.v:457.81-459.64
233 state 11
234 init 11 233 169
235 slice 1 233 1 1
236 not 1 235
237 not 1 236
238 and 1 39 237
239 bad 238 or1200_dc_fsm_dut.v:455.105-457.80
240 state 29
241 init 29 240 81
242 slice 1 240 1 1
243 not 1 242
244 not 1 243
245 and 1 39 244
246 bad 245 or1200_dc_fsm_dut.v:453.105-455.104
247 slice 1 240 0 0
248 not 1 247
249 not 1 248
250 and 1 39 249
251 bad 250 or1200_dc_fsm_dut.v:451.97-453.104
252 state 29
253 init 29 252 81
254 slice 1 252 1 1
255 not 1 254
256 not 1 255
257 and 1 39 256
258 bad 257 or1200_dc_fsm_dut.v:449.97-451.96
259 slice 1 252 0 0
260 not 1 259
261 not 1 260
262 and 1 39 261
263 bad 262 or1200_dc_fsm_dut.v:447.89-449.96
264 slice 1 233 3 3
265 not 1 264
266 not 1 265
267 and 1 39 266
268 bad 267 or1200_dc_fsm_dut.v:445.89-447.88
269 slice 1 233 2 2
270 not 1 269
271 not 1 270
272 and 1 39 271
273 bad 272 or1200_dc_fsm_dut.v:443.81-445.88
274 slice 1 233 0 0
275 not 1 274
276 not 1 275
277 and 1 39 276
278 bad 277 or1200_dc_fsm_dut.v:441.73-443.80
279 state 29
280 init 29 279 81
281 slice 1 279 1 1
282 not 1 281
283 not 1 282
284 and 1 39 283
285 bad 284 or1200_dc_fsm_dut.v:439.73-441.72
286 slice 1 279 0 0
287 not 1 286
288 not 1 287
289 and 1 39 288
290 bad 289 or1200_dc_fsm_dut.v:437.65-439.72
291 state 1
292 init 1 291 33
293 not 1 291
294 not 1 293
295 and 1 39 294
296 bad 295 or1200_dc_fsm_dut.v:435.65-437.64
297 state 1
298 init 1 297 33
299 not 1 297
300 not 1 299
301 and 1 39 300
302 bad 301 or1200_dc_fsm_dut.v:433.81-435.64
303 state 29
304 init 29 303 81
305 slice 1 303 1 1
306 not 1 305
307 not 1 306
308 and 1 39 307
309 bad 308 or1200_dc_fsm_dut.v:431.81-433.80
310 slice 1 303 0 0
311 not 1 310
312 not 1 311
313 and 1 39 312
314 bad 313 or1200_dc_fsm_dut.v:429.73-431.80
315 state 24
316 init 24 315 25
317 slice 1 315 2 2
318 not 1 317
319 not 1 318
320 and 1 39 319
321 bad 320 or1200_dc_fsm_dut.v:427.73-429.72
322 slice 1 315 1 1
323 not 1 322
324 not 1 323
325 and 1 39 324
326 bad 325 or1200_dc_fsm_dut.v:425.65-427.72
327 slice 1 315 0 0
328 not 1 327
329 not 1 328
330 and 1 39 329
331 bad 330 or1200_dc_fsm_dut.v:423.73-425.64
332 state 29
333 init 29 332 81
334 slice 1 332 1 1
335 not 1 334
336 not 1 335
337 and 1 39 336
338 bad 337 or1200_dc_fsm_dut.v:421.73-423.72
339 slice 1 332 0 0
340 not 1 339
341 not 1 340
342 and 1 39 341
343 bad 342 or1200_dc_fsm_dut.v:419.80-421.72
344 state 29
345 init 29 344 81
346 slice 1 344 1 1
347 not 1 346
348 not 1 347
349 and 1 39 348
350 bad 349 or1200_dc_fsm_dut.v:417.80-419.79
351 slice 1 344 0 0
352 not 1 351
353 not 1 352
354 and 1 39 353
355 bad 354 or1200_dc_fsm_dut.v:415.72-417.79
356 state 29
357 init 29 356 81
358 slice 1 356 1 1
359 not 1 358
360 not 1 359
361 and 1 39 360
362 bad 361 or1200_dc_fsm_dut.v:413.72-415.71
363 slice 1 356 0 0
364 not 1 363
365 not 1 364
366 and 1 39 365
367 bad 366 or1200_dc_fsm_dut.v:411.72-413.71
368 state 24
369 init 24 368 25
370 slice 1 368 2 2
371 not 1 370
372 not 1 371
373 and 1 39 372
374 bad 373 or1200_dc_fsm_dut.v:409.72-411.71
375 slice 1 368 1 1
376 not 1 375
377 not 1 376
378 and 1 39 377
379 bad 378 or1200_dc_fsm_dut.v:407.64-409.71
380 slice 1 368 0 0
381 not 1 380
382 not 1 381
383 and 1 39 382
384 bad 383 or1200_dc_fsm_dut.v:405.80-407.63
385 state 29
386 init 29 385 81
387 slice 1 385 1 1
388 not 1 387
389 not 1 388
390 and 1 39 389
391 bad 390 or1200_dc_fsm_dut.v:403.80-405.79
392 slice 1 385 0 0
393 not 1 392
394 not 1 393
395 and 1 39 394
396 bad 395 or1200_dc_fsm_dut.v:401.72-403.79
397 state 11
398 init 11 397 169
399 slice 1 397 1 1
400 not 1 399
401 not 1 400
402 and 1 39 401
403 bad 402 or1200_dc_fsm_dut.v:399.80-401.71
404 slice 1 397 3 3
405 not 1 404
406 not 1 405
407 and 1 39 406
408 bad 407 or1200_dc_fsm_dut.v:397.80-399.79
409 slice 1 397 2 2
410 not 1 409
411 not 1 410
412 and 1 39 411
413 bad 412 or1200_dc_fsm_dut.v:395.72-397.79
414 slice 1 397 0 0
415 not 1 414
416 not 1 415
417 and 1 39 416
418 bad 417 or1200_dc_fsm_dut.v:393.72-395.71
419 state 29
420 init 29 419 81
421 slice 1 419 1 1
422 not 1 421
423 not 1 422
424 and 1 39 423
425 bad 424 or1200_dc_fsm_dut.v:391.72-393.71
426 slice 1 419 0 0
427 not 1 426
428 not 1 427
429 and 1 39 428
430 bad 429 or1200_dc_fsm_dut.v:389.64-391.71
431 state 1
432 init 1 431 33
433 not 1 431
434 not 1 433
435 and 1 39 434
436 bad 435 or1200_dc_fsm_dut.v:387.80-389.63
437 state 29
438 init 29 437 81
439 slice 1 437 1 1
440 not 1 439
441 not 1 440
442 and 1 39 441
443 bad 442 or1200_dc_fsm_dut.v:385.80-387.79
444 slice 1 437 0 0
445 not 1 444
446 not 1 445
447 and 1 39 446
448 bad 447 or1200_dc_fsm_dut.v:383.72-385.79
449 state 24
450 init 24 449 25
451 slice 1 449 2 2
452 not 1 451
453 not 1 452
454 and 1 39 453
455 bad 454 or1200_dc_fsm_dut.v:381.72-383.71
456 slice 1 449 1 1
457 not 1 456
458 not 1 457
459 and 1 39 458
460 bad 459 or1200_dc_fsm_dut.v:379.64-381.71
461 slice 1 449 0 0
462 not 1 461
463 not 1 462
464 and 1 39 463
465 bad 464 or1200_dc_fsm_dut.v:377.64-379.63
466 state 1
467 init 1 466 33
468 ite 1 17 39 466
469 not 1 468
470 not 1 469
471 and 1 39 470
472 bad 471 or1200_dc_fsm_dut.v:376.12-377.63
473 uext 15 79 0 addr_r ; or1200_dc_fsm_dut.v:37.17-37.23
474 uext 1 131 0 cache_dirty_needs_writeback ; or1200_dc_fsm_dut.v:45.10-45.37
475 uext 1 57 0 cache_inhibit ; or1200_dc_fsm_dut.v:43.10-43.23
476 uext 1 59 0 cache_inhibit_with_eval ; or1200_dc_fsm_dut.v:63.12-63.35
477 uext 1 115 0 cache_miss ; or1200_dc_fsm_dut.v:44.10-44.20
478 uext 1 101 0 cache_spr_block_flush ; or1200_dc_fsm_dut.v:47.10-47.31
479 uext 1 106 0 cache_spr_block_writeback ; or1200_dc_fsm_dut.v:48.10-48.35
480 uext 1 33 0 cache_wb ; or1200_dc_fsm_dut.v:49.10-49.18
481 uext 11 172 0 cnt ; or1200_dc_fsm_dut.v:39.17-39.20
482 sort bitvec 1000
483 sort bitvec 29
484 const 483 00000000000000000000000000000
485 sort bitvec 13
486 const 485 0000000000000
487 sort bitvec 5
488 const 487 00000
489 sort bitvec 8
490 const 489 00000000
491 sort bitvec 848
492 const 491 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
493 sort bitvec 30
494 concat 493 468 484
495 sort bitvec 43
496 concat 495 486 494
497 sort bitvec 46
498 concat 497 449 496
499 sort bitvec 51
500 concat 499 488 498
501 sort bitvec 53
502 concat 501 437 500
503 sort bitvec 57
504 concat 503 169 502
505 sort bitvec 58
506 concat 505 431 504
507 sort bitvec 59
508 concat 507 33 506
509 sort bitvec 61
510 concat 509 419 508
511 sort bitvec 65
512 concat 511 169 510
513 sort bitvec 69
514 concat 513 397 512
515 sort bitvec 77
516 concat 515 490 514
517 sort bitvec 79
518 concat 517 385 516
519 sort bitvec 84
520 concat 519 488 518
521 sort bitvec 87
522 concat 521 368 520
523 sort bitvec 91
524 concat 523 169 522
525 sort bitvec 93
526 concat 525 356 524
527 sort bitvec 95
528 concat 527 81 526
529 sort bitvec 97
530 concat 529 344 528
531 sort bitvec 101
532 concat 531 169 530
533 sort bitvec 103
534 concat 533 332 532
535 sort bitvec 104
536 concat 535 33 534
537 sort bitvec 107
538 concat 537 315 536
539 sort bitvec 112
540 concat 539 488 538
541 sort bitvec 114
542 concat 541 303 540
543 sort bitvec 119
544 concat 543 488 542
545 sort bitvec 120
546 concat 545 297 544
547 sort bitvec 121
548 concat 547 33 546
549 sort bitvec 122
550 concat 549 291 548
551 sort bitvec 123
552 concat 551 33 550
553 sort bitvec 125
554 concat 553 279 552
555 sort bitvec 128
556 concat 555 25 554
557 sort bitvec 132
558 concat 557 233 556
559 sort bitvec 137
560 concat 559 488 558
561 sort bitvec 139
562 concat 561 252 560
563 sort bitvec 140
564 concat 563 33 562
565 sort bitvec 142
566 concat 565 240 564
567 sort bitvec 144
568 concat 567 81 566
569 sort bitvec 145
570 concat 569 227 568
571 sort bitvec 146
572 concat 571 33 570
573 sort bitvec 148
574 concat 573 215 572
575 sort bitvec 149
576 concat 575 33 574
577 sort bitvec 152
578 concat 577 198 576
579 concat 482 492 578
580 uext 482 579 0 coverage0 ; or1200_dc_fsm_dut.v:65.17-65.26
581 uext 1 138 0 dcram_we_after_line_load ; or1200_dc_fsm_dut.v:58.12-58.36
582 uext 1 144 0 dcram_we_during_line_load ; or1200_dc_fsm_dut.v:59.12-59.37
583 uext 1 136 0 did_early_load_ack ; or1200_dc_fsm_dut.v:46.10-46.28
584 uext 1 44 0 hitmiss_eval ; or1200_dc_fsm_dut.v:40.10-40.22
585 uext 1 52 0 load ; or1200_dc_fsm_dut.v:42.10-42.14
586 uext 1 155 0 load_hit_ack ; or1200_dc_fsm_dut.v:50.12-50.24
587 uext 1 179 0 load_inhibit_ack ; or1200_dc_fsm_dut.v:52.12-52.28
588 uext 1 176 0 load_miss_ack ; or1200_dc_fsm_dut.v:51.12-51.25
589 uext 29 84 0 next_addr_word ; or1200_dc_fsm_dut.v:64.17-64.31
590 uext 24 28 0 state ; or1200_dc_fsm_dut.v:38.17-38.22
591 uext 1 36 0 store ; or1200_dc_fsm_dut.v:41.10-41.15
592 uext 1 33 0 store_hit_ack ; or1200_dc_fsm_dut.v:53.12-53.25
593 uext 1 121 0 store_hit_writethrough_ack ; or1200_dc_fsm_dut.v:54.12-54.38
594 uext 1 164 0 store_inhibit_ack ; or1200_dc_fsm_dut.v:56.12-56.29
595 uext 1 138 0 store_miss_ack ; or1200_dc_fsm_dut.v:57.12-57.26
596 uext 1 160 0 store_miss_writethrough_ack ; or1200_dc_fsm_dut.v:55.12-55.39
597 uext 1 33 0 tagram_dirty_bit_set ; or1200_dc_fsm_dut.v:61.12-61.32
598 uext 1 189 0 tagram_we_end_of_loadstore_loop ; or1200_dc_fsm_dut.v:60.12-60.43
599 uext 1 39 0 writethrough ; or1200_dc_fsm_dut.v:62.12-62.24
600 ite 24 18 28 25
601 const 24 111
602 eq 1 28 601
603 concat 29 602 195
604 redor 1 603
605 ite 24 604 600 28
606 and 1 106 46
607 ite 24 606 601 28
608 and 1 101 46
609 ite 24 608 194 607
610 const 24 010
611 or 1 101 106
612 and 1 611 14
613 ite 24 612 610 609
614 and 1 44 22
615 ite 24 614 613 28
616 not 1 22
617 and 1 44 616
618 ite 24 617 601 615
619 ite 24 97 618 605
620 const 24 100
621 eq 1 28 620
622 ite 24 621 25 619
623 ite 29 611 125 81
624 concat 24 39 623
625 ite 24 131 610 624
626 ite 24 127 625 622
627 not 1 7
628 or 1 627 2
629 ite 24 628 25 28
630 const 24 011
631 and 1 3 188
632 ite 24 631 630 629
633 and 1 3 187
634 ite 24 633 629 632
635 ite 24 32 634 626
636 not 1 10
637 or 1 3 2
638 and 1 54 637
639 or 1 636 638
640 and 1 44 151
641 and 1 640 153
642 and 1 641 48
643 or 1 639 642
644 ite 24 643 25 28
645 and 1 45 48
646 and 1 645 153
647 ite 24 646 610 644
648 ite 24 41 647 635
649 const 24 001
650 and 1 7 10
651 ite 24 650 649 28
652 or 1 5 6
653 and 1 7 652
654 ite 24 653 96 651
655 ite 24 93 654 648
656 ite 24 17 25 655
657 next 24 26 656
658 ite 1 612 39 36
659 ite 1 614 658 36
660 ite 1 617 36 659
661 ite 1 97 660 36
662 ite 1 628 33 36
663 ite 1 631 33 662
664 ite 1 633 662 663
665 ite 1 32 664 661
666 ite 1 643 33 36
667 ite 1 14 39 33
668 ite 1 646 667 666
669 ite 1 41 668 665
670 ite 1 650 13 36
671 ite 1 653 36 670
672 ite 1 93 671 669
673 ite 1 17 33 672
674 next 1 34 673
675 concat 29 41 97
676 redor 1 675
677 ite 1 676 33 44
678 ite 1 650 39 44
679 ite 1 653 39 678
680 ite 1 93 679 677
681 ite 1 17 33 680
682 next 1 42 681
683 ite 1 612 33 52
684 ite 1 614 683 52
685 ite 1 617 52 684
686 ite 1 97 685 52
687 ite 1 131 39 52
688 ite 1 127 687 686
689 ite 1 628 33 52
690 ite 1 631 33 689
691 ite 1 633 689 690
692 ite 1 32 691 688
693 ite 1 643 33 52
694 ite 1 14 33 39
695 ite 1 646 694 693
696 ite 1 41 695 692
697 not 1 13
698 ite 1 650 697 52
699 ite 1 653 52 698
700 ite 1 93 699 696
701 ite 1 17 33 700
702 next 1 50 701
703 ite 1 44 9 57
704 ite 1 643 33 703
705 ite 1 646 703 704
706 ite 1 41 705 57
707 ite 1 17 33 706
708 next 1 55 707
709 sort bitvec 11
710 slice 709 79 12 2
711 concat 485 710 81
712 concat 15 21 711
713 ite 15 612 712 79
714 ite 15 614 713 79
715 ite 15 617 79 714
716 ite 15 97 715 79
717 ite 15 131 16 79
718 ite 15 127 717 716
719 ite 15 631 16 79
720 slice 29 79 1 0
721 concat 11 84 720
722 slice 89 79 31 4
723 concat 15 722 721
724 ite 15 633 723 719
725 ite 15 32 724 718
726 ite 15 44 16 79
727 slice 709 16 12 2
728 concat 485 727 81
729 concat 15 21 728
730 ite 15 14 729 16
731 ite 15 646 730 726
732 ite 15 41 731 725
733 ite 15 653 19 79
734 ite 15 93 733 732
735 ite 15 17 76 734
736 next 15 77 735
737 ite 1 195 33 101
738 ite 1 617 33 101
739 ite 1 97 738 737
740 ite 1 611 33 101
741 ite 1 131 101 740
742 ite 1 127 741 739
743 ite 1 653 5 101
744 ite 1 93 743 742
745 ite 1 17 33 744
746 next 1 99 745
747 ite 1 606 33 106
748 ite 1 608 106 747
749 ite 1 612 106 748
750 ite 1 614 749 106
751 ite 1 617 33 750
752 ite 1 97 751 106
753 ite 1 611 33 106
754 ite 1 131 106 753
755 ite 1 127 754 752
756 ite 1 653 6 106
757 ite 1 93 756 755
758 ite 1 17 33 757
759 next 1 104 758
760 ite 1 44 23 115
761 ite 1 41 760 115
762 ite 1 17 33 761
763 next 1 113 762
764 ite 1 127 33 131
765 ite 1 44 14 131
766 ite 1 643 33 765
767 ite 1 646 765 766
768 ite 1 41 767 764
769 ite 1 17 33 768
770 next 1 129 769
771 ite 1 611 136 33
772 ite 1 131 136 771
773 ite 1 127 772 136
774 ite 1 176 39 136
775 ite 1 32 774 773
776 ite 1 17 33 775
777 next 1 134 776
778 ite 11 612 173 172
779 ite 11 614 778 172
780 ite 11 617 172 779
781 ite 11 97 780 172
782 ite 11 131 173 172
783 ite 11 127 782 781
784 ite 11 628 169 172
785 uext 11 620 1
786 sub 11 172 785
787 ite 11 633 786 784
788 ite 11 32 787 783
789 ite 11 646 173 172
790 ite 11 41 789 788
791 ite 11 17 169 790
792 next 11 170 791
793 input 1
794 ite 1 602 39 793
795 concat 29 127 32
796 concat 24 195 795
797 concat 11 97 796
798 concat 487 93 797
799 sort bitvec 6
800 concat 799 41 798
801 sort bitvec 7
802 concat 801 621 800
803 redor 1 802
804 ite 1 803 210 794
805 input 29
806 ite 1 18 205 39
807 ite 1 18 39 200
808 concat 29 807 806
809 ite 29 602 808 805
810 slice 29 198 2 1
811 ite 29 803 810 809
812 concat 24 811 804
813 ite 24 17 198 812
814 next 24 198 813
815 input 29
816 concat 29 127 32
817 concat 24 97 816
818 concat 11 93 817
819 concat 487 41 818
820 concat 799 602 819
821 concat 801 621 820
822 redor 1 821
823 ite 29 822 215 815
824 ite 1 18 222 39
825 ite 1 18 39 217
826 concat 29 825 824
827 ite 29 195 826 823
828 ite 29 17 215 827
829 next 29 215 828
830 input 1
831 ite 1 822 227 830
832 ite 1 195 39 831
833 ite 1 17 227 832
834 next 1 227 833
835 input 11
836 concat 29 127 32
837 concat 24 195 836
838 concat 11 93 837
839 concat 487 41 838
840 concat 799 602 839
841 concat 801 621 840
842 redor 1 841
843 ite 11 842 233 835
844 ite 1 614 39 274
845 ite 1 614 235 39
846 slice 29 233 3 2
847 ite 1 612 39 269
848 ite 1 612 264 39
849 concat 29 848 847
850 ite 29 614 849 846
851 concat 29 845 844
852 concat 11 850 851
853 ite 11 617 233 852
854 ite 11 97 853 843
855 ite 11 17 233 854
856 next 11 233 855
857 input 29
858 ite 29 842 240 857
859 ite 1 606 39 247
860 ite 1 606 242 39
861 concat 29 860 859
862 ite 29 608 240 861
863 ite 29 612 240 862
864 ite 29 614 863 240
865 ite 29 617 240 864
866 ite 29 97 865 858
867 ite 29 17 240 866
868 next 29 240 867
869 input 29
870 ite 29 842 252 869
871 ite 1 608 39 259
872 ite 1 608 254 39
873 concat 29 872 871
874 ite 29 612 252 873
875 ite 29 614 874 252
876 ite 29 617 252 875
877 ite 29 97 876 870
878 ite 29 17 252 877
879 next 29 252 878
880 input 29
881 ite 29 842 279 880
882 ite 1 617 39 286
883 ite 1 617 281 39
884 concat 29 883 882
885 ite 29 97 884 881
886 ite 29 17 279 885
887 next 29 279 886
888 input 1
889 ite 1 842 291 888
890 ite 1 97 39 889
891 ite 1 17 291 890
892 next 1 291 891
893 input 1
894 concat 29 127 32
895 concat 24 195 894
896 concat 11 97 895
897 concat 487 93 896
898 concat 799 41 897
899 concat 801 602 898
900 redor 1 899
901 ite 1 900 297 893
902 ite 1 621 39 901
903 ite 1 17 297 902
904 next 1 297 903
905 input 29
906 concat 29 195 32
907 concat 24 97 906
908 concat 11 93 907
909 concat 487 41 908
910 concat 799 602 909
911 concat 801 621 910
912 redor 1 911
913 ite 29 912 303 905
914 ite 1 611 39 310
915 ite 1 611 305 39
916 concat 29 915 914
917 ite 29 131 303 916
918 ite 29 127 917 913
919 ite 29 17 303 918
920 next 29 303 919
921 input 1
922 ite 1 912 327 921
923 ite 1 127 39 922
924 input 29
925 slice 29 315 2 1
926 ite 29 912 925 924
927 ite 1 131 39 322
928 ite 1 131 317 39
929 concat 29 928 927
930 ite 29 127 929 926
931 concat 24 930 923
932 ite 24 17 315 931
933 next 24 315 932
934 input 29
935 concat 29 195 127
936 concat 24 97 935
937 concat 11 93 936
938 concat 487 41 937
939 concat 799 602 938
940 concat 801 621 939
941 redor 1 940
942 ite 29 941 332 934
943 ite 1 176 39 339
944 ite 1 176 334 39
945 concat 29 944 943
946 ite 29 32 945 942
947 ite 29 17 332 946
948 next 29 332 947
949 input 29
950 ite 29 941 344 949
951 ite 1 631 39 351
952 ite 1 631 346 39
953 concat 29 952 951
954 ite 29 633 344 953
955 ite 29 32 954 950
956 ite 29 17 344 955
957 next 29 344 956
958 input 29
959 ite 29 941 356 958
960 ite 1 633 39 363
961 ite 1 633 358 39
962 concat 29 961 960
963 ite 29 32 962 959
964 ite 29 17 356 963
965 next 29 356 964
966 input 1
967 ite 1 941 380 966
968 ite 1 32 39 967
969 input 29
970 slice 29 368 2 1
971 ite 29 941 970 969
972 ite 1 628 39 375
973 ite 1 628 370 39
974 concat 29 973 972
975 ite 29 32 974 971
976 concat 24 975 968
977 ite 24 17 368 976
978 next 24 368 977
979 input 29
980 concat 29 127 32
981 concat 24 195 980
982 concat 11 97 981
983 concat 487 93 982
984 concat 799 602 983
985 concat 801 621 984
986 redor 1 985
987 ite 29 986 385 979
988 ite 1 643 39 392
989 ite 1 643 387 39
990 concat 29 989 988
991 ite 29 646 385 990
992 ite 29 41 991 987
993 ite 29 17 385 992
994 next 29 385 993
995 input 11
996 ite 11 986 397 995
997 ite 1 646 39 414
998 ite 1 646 399 39
999 slice 29 397 3 2
1000 ite 1 14 39 409
1001 ite 1 14 404 39
1002 concat 29 1001 1000
1003 ite 29 646 1002 999
1004 concat 29 998 997
1005 concat 11 1003 1004
1006 ite 11 41 1005 996
1007 ite 11 17 397 1006
1008 next 11 397 1007
1009 input 29
1010 ite 29 986 419 1009
1011 ite 1 44 39 426
1012 ite 1 44 421 39
1013 concat 29 1012 1011
1014 ite 29 41 1013 1010
1015 ite 29 17 419 1014
1016 next 29 419 1015
1017 input 1
1018 ite 1 986 431 1017
1019 ite 1 41 39 1018
1020 ite 1 17 431 1019
1021 next 1 431 1020
1022 input 29
1023 concat 29 127 32
1024 concat 24 195 1023
1025 concat 11 97 1024
1026 concat 487 41 1025
1027 concat 799 602 1026
1028 concat 801 621 1027
1029 redor 1 1028
1030 ite 29 1029 437 1022
1031 ite 1 650 39 444
1032 ite 1 650 439 39
1033 concat 29 1032 1031
1034 ite 29 653 437 1033
1035 ite 29 93 1034 1030
1036 ite 29 17 437 1035
1037 next 29 437 1036
1038 input 1
1039 ite 1 1029 461 1038
1040 ite 1 93 39 1039
1041 input 29
1042 slice 29 449 2 1
1043 ite 29 1029 1042 1041
1044 ite 1 653 39 456
1045 ite 1 653 451 39
1046 concat 29 1045 1044
1047 ite 29 93 1046 1043
1048 concat 24 1047 1040
1049 ite 24 17 449 1048
1050 next 24 449 1049
1051 ite 1 17 39 468
1052 next 1 466 1051
; end of yosys output
