static inline struct V_1 * F_1 ( struct V_2 * V_3 )\r\n{\r\nreturn F_2 ( V_3 , struct V_1 , V_4 . V_5 ) ;\r\n}\r\nstatic inline struct V_1 * F_3 ( struct V_6 * V_7 )\r\n{\r\nreturn F_2 ( V_7 , struct V_1 , V_4 ) ;\r\n}\r\nstatic int F_4 ( struct V_2 * V_3 , unsigned V_8 , unsigned V_9 )\r\n{\r\nstruct V_1 * V_10 = F_1 ( V_3 ) ;\r\nstruct V_11 * V_12 = V_3 -> V_13 -> V_12 ;\r\nif ( V_8 == V_10 -> V_14 ) {\r\nif ( V_9 != 0 )\r\ngoto V_15;\r\nF_5 ( & V_12 -> V_16 -> V_17 ,\r\nL_1 , V_10 -> V_18 ) ;\r\n} else if ( V_8 == V_10 -> V_19 ) {\r\nif ( V_9 > 1 )\r\ngoto V_15;\r\nif ( V_10 -> V_4 . V_20 -> V_21 ) {\r\nF_5 ( & V_12 -> V_16 -> V_17 ,\r\nL_2 , V_10 -> V_18 ) ;\r\nF_6 ( & V_10 -> V_4 ) ;\r\n}\r\nif ( ! V_10 -> V_4 . V_20 -> V_22 || ! V_10 -> V_4 . V_23 -> V_22 ) {\r\nF_5 ( & V_12 -> V_16 -> V_17 ,\r\nL_3 , V_10 -> V_18 ) ;\r\nif ( F_7 ( V_12 -> V_16 , V_3 ,\r\nV_10 -> V_4 . V_20 ) ||\r\nF_7 ( V_12 -> V_16 , V_3 ,\r\nV_10 -> V_4 . V_23 ) ) {\r\nV_10 -> V_4 . V_23 -> V_22 = NULL ;\r\nV_10 -> V_4 . V_20 -> V_22 = NULL ;\r\ngoto V_15;\r\n}\r\n}\r\nif ( V_9 == 1 ) {\r\nF_5 ( & V_12 -> V_16 -> V_17 ,\r\nL_4 , V_10 -> V_18 ) ;\r\nF_8 ( & V_10 -> V_4 , V_10 -> V_18 ) ;\r\n}\r\n} else\r\ngoto V_15;\r\nV_10 -> V_24 = V_9 ;\r\nreturn 0 ;\r\nV_15:\r\nreturn - V_25 ;\r\n}\r\nstatic int F_9 ( struct V_2 * V_3 , unsigned V_8 )\r\n{\r\nstruct V_1 * V_10 = F_1 ( V_3 ) ;\r\nreturn V_10 -> V_24 ;\r\n}\r\nstatic void F_10 ( struct V_2 * V_3 )\r\n{\r\nstruct V_1 * V_10 = F_1 ( V_3 ) ;\r\nstruct V_11 * V_12 = V_3 -> V_13 -> V_12 ;\r\nF_5 ( & V_12 -> V_16 -> V_17 , L_5 , V_10 -> V_18 ) ;\r\nF_6 ( & V_10 -> V_4 ) ;\r\n}\r\nstatic void F_11 ( struct V_6 * V_26 )\r\n{\r\nstruct V_1 * V_10 = F_3 ( V_26 ) ;\r\nstruct V_11 * V_12 = V_26 -> V_5 . V_13 -> V_12 ;\r\nint V_27 ;\r\nif ( ! V_10 -> V_28 )\r\nreturn;\r\nV_27 = F_12 ( & V_26 -> V_5 ) ;\r\nif ( V_27 )\r\nF_5 ( & V_12 -> V_16 -> V_17 ,\r\nL_6 ,\r\nV_10 -> V_18 , V_27 ) ;\r\n}\r\nstatic void F_13 ( struct V_6 * V_26 )\r\n{\r\nstruct V_1 * V_10 = F_3 ( V_26 ) ;\r\nstruct V_11 * V_12 = V_26 -> V_5 . V_13 -> V_12 ;\r\nint V_27 ;\r\nif ( ! V_10 -> V_28 )\r\nreturn;\r\nV_27 = F_14 ( & V_26 -> V_5 ) ;\r\nif ( V_27 )\r\nF_5 ( & V_12 -> V_16 -> V_17 ,\r\nL_7 ,\r\nV_10 -> V_18 , V_27 ) ;\r\n}\r\nstatic inline bool F_15 ( struct V_29 * V_30 )\r\n{\r\nif ( ! F_16 ( V_30 -> V_12 -> V_16 ) )\r\nreturn false ;\r\nreturn true ;\r\n}\r\nstatic int F_17 ( struct V_29 * V_30 , struct V_2 * V_3 )\r\n{\r\nstruct V_11 * V_12 = V_30 -> V_12 ;\r\nstruct V_1 * V_10 = F_1 ( V_3 ) ;\r\nstruct V_31 * V_32 ;\r\nint V_27 ;\r\nstruct V_33 * V_34 ;\r\nif ( ! F_15 ( V_30 ) )\r\nreturn - V_25 ;\r\nV_32 = F_18 ( V_12 , V_35 ,\r\nF_19 ( V_36 ) ) ;\r\nif ( F_20 ( V_32 ) )\r\nreturn F_21 ( V_32 ) ;\r\nV_37 . V_38 = V_32 [ V_39 ] . V_40 ;\r\nV_41 . V_38 = V_32 [ V_42 ] . V_40 ;\r\nV_43 . V_38 = V_32 [ V_42 ] . V_40 ;\r\nV_27 = F_22 ( V_30 , V_3 ) ;\r\nif ( V_27 < 0 )\r\ngoto V_15;\r\nV_10 -> V_14 = V_27 ;\r\nV_37 . V_44 = V_27 ;\r\nV_45 . V_46 = V_27 ;\r\nV_27 = F_22 ( V_30 , V_3 ) ;\r\nif ( V_27 < 0 )\r\ngoto V_15;\r\nV_10 -> V_19 = V_27 ;\r\nV_41 . V_44 = V_27 ;\r\nV_43 . V_44 = V_27 ;\r\nV_45 . V_47 = V_27 ;\r\nV_27 = - V_48 ;\r\nV_34 = F_23 ( V_12 -> V_16 , & V_49 ) ;\r\nif ( ! V_34 )\r\ngoto V_15;\r\nV_10 -> V_4 . V_20 = V_34 ;\r\nV_34 -> V_21 = V_12 ;\r\nV_34 = F_23 ( V_12 -> V_16 , & V_50 ) ;\r\nif ( ! V_34 )\r\ngoto V_15;\r\nV_10 -> V_4 . V_23 = V_34 ;\r\nV_34 -> V_21 = V_12 ;\r\nV_51 . V_52 =\r\nV_49 . V_52 ;\r\nV_53 . V_52 =\r\nV_50 . V_52 ;\r\nV_27 = F_24 ( V_3 , V_54 , V_55 , NULL ) ;\r\nif ( V_27 )\r\ngoto V_15;\r\nV_27 = F_14 ( V_3 ) ;\r\nif ( V_27 < 0 )\r\nF_25 ( V_12 , L_8 ,\r\nV_10 -> V_18 , V_27 ) ;\r\nelse\r\nV_10 -> V_28 = true ;\r\nF_5 ( & V_12 -> V_16 -> V_17 , L_9 ,\r\nV_10 -> V_18 ,\r\nF_26 ( V_30 -> V_12 -> V_16 ) ? L_10 : L_11 ,\r\nV_10 -> V_4 . V_20 -> V_56 , V_10 -> V_4 . V_23 -> V_56 ) ;\r\nreturn 0 ;\r\nV_15:\r\nif ( V_10 -> V_4 . V_23 )\r\nV_10 -> V_4 . V_23 -> V_21 = NULL ;\r\nif ( V_10 -> V_4 . V_20 )\r\nV_10 -> V_4 . V_20 -> V_21 = NULL ;\r\nERROR ( V_12 , L_12 , V_3 -> V_56 , V_3 , V_27 ) ;\r\nreturn V_27 ;\r\n}\r\nstatic inline struct V_57 * F_27 ( struct V_58 * V_59 )\r\n{\r\nreturn F_2 ( F_28 ( V_59 ) , struct V_57 ,\r\nV_60 . V_61 ) ;\r\n}\r\nstatic T_1 F_29 ( struct V_58 * V_59 ,\r\nstruct V_62 * V_63 ,\r\nchar * V_64 )\r\n{\r\nstruct V_57 * V_65 = F_27 ( V_59 ) ;\r\nstruct V_66 * V_67 =\r\nF_2 ( V_63 , struct V_66 , V_63 ) ;\r\nT_1 V_68 = 0 ;\r\nif ( V_67 -> V_69 )\r\nV_68 = V_67 -> V_69 ( V_65 , V_64 ) ;\r\nreturn V_68 ;\r\n}\r\nstatic void F_30 ( struct V_58 * V_59 )\r\n{\r\nstruct V_57 * V_65 = F_27 ( V_59 ) ;\r\nF_31 ( & V_65 -> V_60 ) ;\r\n}\r\nstatic T_1 F_32 ( struct V_57 * V_65 , char * V_64 )\r\n{\r\nreturn sprintf ( V_64 , L_13 , V_65 -> V_18 ) ;\r\n}\r\nstatic void F_33 ( struct V_70 * V_3 )\r\n{\r\nstruct V_57 * V_65 ;\r\nV_65 = F_2 ( V_3 , struct V_57 , V_60 ) ;\r\nF_34 ( V_65 -> V_18 ) ;\r\nF_35 ( V_65 ) ;\r\n}\r\nstatic struct V_70 * F_36 ( void )\r\n{\r\nstruct V_57 * V_65 ;\r\nint V_68 ;\r\nV_65 = F_37 ( sizeof( * V_65 ) , V_71 ) ;\r\nif ( ! V_65 )\r\nreturn F_38 ( - V_72 ) ;\r\nV_65 -> V_60 . V_73 = F_33 ;\r\nV_68 = F_39 ( & V_65 -> V_18 ) ;\r\nif ( V_68 ) {\r\nF_35 ( V_65 ) ;\r\nreturn F_38 ( V_68 ) ;\r\n}\r\nF_40 ( & V_65 -> V_60 . V_61 , L_14 ,\r\n& V_74 ) ;\r\nreturn & V_65 -> V_60 ;\r\n}\r\nstatic void F_41 ( struct V_2 * V_3 )\r\n{\r\nstruct V_1 * V_10 ;\r\nV_10 = F_1 ( V_3 ) ;\r\nF_35 ( V_10 ) ;\r\n}\r\nstatic void F_42 ( struct V_29 * V_30 , struct V_2 * V_3 )\r\n{\r\nF_43 ( V_3 ) ;\r\n}\r\nstatic struct V_2 * F_44 ( struct V_70 * V_75 )\r\n{\r\nstruct V_1 * V_10 ;\r\nstruct V_57 * V_65 ;\r\nV_10 = F_37 ( sizeof( * V_10 ) , V_71 ) ;\r\nif ( ! V_10 )\r\nreturn F_38 ( - V_72 ) ;\r\nV_65 = F_2 ( V_75 , struct V_57 , V_60 ) ;\r\nV_10 -> V_18 = V_65 -> V_18 ;\r\nV_10 -> V_4 . V_76 = F_11 ;\r\nV_10 -> V_4 . V_77 = F_13 ;\r\nV_10 -> V_4 . V_5 . V_56 = L_15 ;\r\nV_10 -> V_4 . V_5 . V_78 = F_17 ;\r\nV_10 -> V_4 . V_5 . V_79 = F_42 ;\r\nV_10 -> V_4 . V_5 . V_80 = F_4 ;\r\nV_10 -> V_4 . V_5 . V_81 = F_9 ;\r\nV_10 -> V_4 . V_5 . V_82 = F_10 ;\r\nV_10 -> V_4 . V_5 . V_83 = F_41 ;\r\nreturn & V_10 -> V_4 . V_5 ;\r\n}
