############################################################################
## This system.ucf file is generated by Base System Builder based on the
## settings in the selected Xilinx Board Definition file. Please add other
## user constraints to this file based on customer design specifications.
############################################################################

Net sys_clk_pin LOC=B15 | IOSTANDARD = LVCMOS25;
Net sys_rst_pin LOC=C14;
Net sys_rst_pin PULLUP  | IOSTANDARD = LVCMOS25;
## System level constraints
Net sys_clk_pin TNM_NET = sys_clk_pin;
TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 10000 ps;
Net sys_rst_pin TIG;
NET "ppc_reset_bus_Chip_Reset_Req" TPTHRU = "RST_GRP";
NET "ppc_reset_bus_Core_Reset_Req" TPTHRU = "RST_GRP";
NET "ppc_reset_bus_System_Reset_Req" TPTHRU = "RST_GRP";
TIMESPEC "TS_RST1" = FROM CPUS THRU RST_GRP TO FFS  TIG;

## IO Devices constraints

#### Module RS232 constraints

Net fpga_0_RS232_RX_pin LOC=F1  | IOSTANDARD = LVCMOS33;
Net fpga_0_RS232_TX_pin LOC=A9  | IOSTANDARD = LVCMOS33;
Net fpga_0_RS232_req_to_send_pin LOC=B9  | IOSTANDARD = LVCMOS33;

#### Module RS232_USB constraints

Net fpga_0_RS232_USB_RX_pin LOC=D1  | IOSTANDARD = LVCMOS33;
Net fpga_0_RS232_USB_TX_pin LOC=A8  | IOSTANDARD = LVCMOS33;
Net fpga_0_RS232_USB_reset_dummy_pin LOC=E2  | IOSTANDARD = LVCMOS33;

#### Module TriMode_MAC_GMII constraints

Net fpga_0_TriMode_MAC_GMII_GMII_TXD_0_pin<7> LOC =E24 | IOSTANDARD = LVCMOS25;
Net fpga_0_TriMode_MAC_GMII_GMII_TXD_0_pin<6> LOC =E26 | IOSTANDARD = LVCMOS25;
Net fpga_0_TriMode_MAC_GMII_GMII_TXD_0_pin<5> LOC =F24 | IOSTANDARD = LVCMOS25;
Net fpga_0_TriMode_MAC_GMII_GMII_TXD_0_pin<4> LOC =F26 | IOSTANDARD = LVCMOS25;
Net fpga_0_TriMode_MAC_GMII_GMII_TXD_0_pin<3> LOC =G24 | IOSTANDARD = LVCMOS25;
Net fpga_0_TriMode_MAC_GMII_GMII_TXD_0_pin<3> SLEW=FAST;
Net fpga_0_TriMode_MAC_GMII_GMII_TXD_0_pin<2> LOC =G26 | IOSTANDARD = LVCMOS25;
Net fpga_0_TriMode_MAC_GMII_GMII_TXD_0_pin<2> SLEW=FAST;
Net fpga_0_TriMode_MAC_GMII_GMII_TXD_0_pin<1> LOC =H24 | IOSTANDARD = LVCMOS25;
Net fpga_0_TriMode_MAC_GMII_GMII_TXD_0_pin<1> SLEW=FAST;
Net fpga_0_TriMode_MAC_GMII_GMII_TXD_0_pin<0> LOC =H26 | IOSTANDARD = LVCMOS25;
Net fpga_0_TriMode_MAC_GMII_GMII_TXD_0_pin<0> SLEW=FAST;
Net fpga_0_TriMode_MAC_GMII_GMII_TX_EN_0_pin LOC =D26 | IOSTANDARD = LVCMOS25;
Net fpga_0_TriMode_MAC_GMII_GMII_TX_EN_0_pin SLEW=FAST;
Net fpga_0_TriMode_MAC_GMII_GMII_TX_ER_0_pin LOC =D24 | IOSTANDARD = LVCMOS25;
Net fpga_0_TriMode_MAC_GMII_GMII_TX_CLK_0_pin LOC =C26 | IOSTANDARD = LVCMOS25;
Net fpga_0_TriMode_MAC_GMII_GMII_TX_CLK_0_pin MAXSKEW= 1.0 ns;
Net fpga_0_TriMode_MAC_GMII_GMII_TX_CLK_0_pin SLEW=FAST;
Net fpga_0_TriMode_MAC_GMII_GMII_RXD_0_pin<7> LOC =F12 | IOSTANDARD = LVCMOS25;
Net fpga_0_TriMode_MAC_GMII_GMII_RXD_0_pin<7> IOBDELAY=NONE;
Net fpga_0_TriMode_MAC_GMII_GMII_RXD_0_pin<7> NODELAY;
Net fpga_0_TriMode_MAC_GMII_GMII_RXD_0_pin<6> LOC =F11 | IOSTANDARD = LVCMOS25;
Net fpga_0_TriMode_MAC_GMII_GMII_RXD_0_pin<6> IOBDELAY=NONE;
Net fpga_0_TriMode_MAC_GMII_GMII_RXD_0_pin<6> NODELAY;
Net fpga_0_TriMode_MAC_GMII_GMII_RXD_0_pin<5> LOC =F14 | IOSTANDARD = LVCMOS25;
Net fpga_0_TriMode_MAC_GMII_GMII_RXD_0_pin<5> IOBDELAY=NONE;
Net fpga_0_TriMode_MAC_GMII_GMII_RXD_0_pin<5> NODELAY;
Net fpga_0_TriMode_MAC_GMII_GMII_RXD_0_pin<4> LOC =E14 | IOSTANDARD = LVCMOS25;
Net fpga_0_TriMode_MAC_GMII_GMII_RXD_0_pin<4> IOBDELAY=NONE;
Net fpga_0_TriMode_MAC_GMII_GMII_RXD_0_pin<4> NODELAY;
Net fpga_0_TriMode_MAC_GMII_GMII_RXD_0_pin<3> LOC =D14 | IOSTANDARD = LVCMOS25;
Net fpga_0_TriMode_MAC_GMII_GMII_RXD_0_pin<3> IOBDELAY=NONE;
Net fpga_0_TriMode_MAC_GMII_GMII_RXD_0_pin<3> NODELAY;
Net fpga_0_TriMode_MAC_GMII_GMII_RXD_0_pin<2> LOC =D15 | IOSTANDARD = LVCMOS25;
Net fpga_0_TriMode_MAC_GMII_GMII_RXD_0_pin<2> IOBDELAY=NONE;
Net fpga_0_TriMode_MAC_GMII_GMII_RXD_0_pin<2> NODELAY;
Net fpga_0_TriMode_MAC_GMII_GMII_RXD_0_pin<1> LOC =C16 | IOSTANDARD = LVCMOS25;
Net fpga_0_TriMode_MAC_GMII_GMII_RXD_0_pin<1> IOBDELAY=NONE;
Net fpga_0_TriMode_MAC_GMII_GMII_RXD_0_pin<1> NODELAY;
Net fpga_0_TriMode_MAC_GMII_GMII_RXD_0_pin<0> LOC =D16 | IOSTANDARD = LVCMOS25;
Net fpga_0_TriMode_MAC_GMII_GMII_RXD_0_pin<0> IOBDELAY=NONE;
Net fpga_0_TriMode_MAC_GMII_GMII_RXD_0_pin<0> NODELAY;
Net fpga_0_TriMode_MAC_GMII_GMII_RX_DV_0_pin LOC =F13 | IOSTANDARD = LVCMOS25;
Net fpga_0_TriMode_MAC_GMII_GMII_RX_DV_0_pin IOBDELAY=NONE;
Net fpga_0_TriMode_MAC_GMII_GMII_RX_DV_0_pin NODELAY;
Net fpga_0_TriMode_MAC_GMII_GMII_RX_ER_0_pin LOC =E13 | IOSTANDARD = LVCMOS25;
Net fpga_0_TriMode_MAC_GMII_GMII_RX_ER_0_pin IOBDELAY=NONE;
Net fpga_0_TriMode_MAC_GMII_GMII_RX_ER_0_pin NODELAY;
Net fpga_0_TriMode_MAC_GMII_GMII_RX_CLK_0_pin LOC =B13 | IOSTANDARD = LVCMOS25;
Net fpga_0_TriMode_MAC_GMII_GMII_RX_CLK_0_pin MAXSKEW= 1.0 ns;
Net fpga_0_TriMode_MAC_GMII_MII_TX_CLK_0_pin LOC =A10 | IOSTANDARD = LVCMOS25;
Net fpga_0_TriMode_MAC_GMII_MII_TX_CLK_0_pin PERIOD = 40 ns;
Net fpga_0_TriMode_MAC_GMII_MII_TX_CLK_0_pin MAXSKEW= 1.0 ns;
Net fpga_0_TriMode_MAC_GMII_MDIO_0_pin LOC =H25 | IOSTANDARD = LVCMOS25;
Net fpga_0_TriMode_MAC_GMII_MDC_0_pin LOC =G25 | IOSTANDARD = LVCMOS25;
Net fpga_0_TriMode_MAC_GMII_TemacPhy_RST_n_pin LOC =E25 | IOSTANDARD = LVCMOS25;
Net fpga_0_TriMode_MAC_GMII_TemacPhy_RST_n_pin TIG;

#### Module DDR_SDRAM_32Mx16 constraints

Net fpga_0_DDR_SDRAM_32Mx16_DDR_Clk_pin LOC=D22;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Clk_pin IOSTANDARD = DIFF_SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Clk_n_pin LOC=C22;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Clk_n_pin IOSTANDARD = DIFF_SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<0> LOC=D20;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<0> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<1> LOC=B18;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<1> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<2> LOC=E18;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<2> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<3> LOC=D17;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<3> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<4> LOC=C17;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<4> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<5> LOC=A18;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<5> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<6> LOC=D18;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<6> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<7> LOC=A19;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<7> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<8> LOC=C19;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<8> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<9> LOC=B20;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<9> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<10> LOC=A20;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<10> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<11> LOC=C20;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<11> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<12> LOC=A23;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<12> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_BankAddr_pin<0> LOC=A21;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_BankAddr_pin<0> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_BankAddr_pin<1> LOC=E20;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_BankAddr_pin<1> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_CAS_n_pin LOC=B23;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_CAS_n_pin IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_CE_pin LOC=B21;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_CE_pin IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_CS_n_pin LOC=A22;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_CS_n_pin IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_RAS_n_pin LOC=C21;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_RAS_n_pin IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_WE_n_pin LOC=E21;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_WE_n_pin IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DM_pin<0> LOC=E17;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DM_pin<0> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DM_pin<1> LOC=A24;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DM_pin<1> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQS<0> LOC=G18;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQS<0> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQS<0> PULLDOWN;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQS<1> LOC=G17;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQS<1> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQS<1> PULLDOWN;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<0> LOC=H22;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<0> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<1> LOC=H21;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<1> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<2> LOC=F23;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<2> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<3> LOC=H20;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<3> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<4> LOC=F20;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<4> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<5> LOC=G20;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<5> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<6> LOC=F19;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<6> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<7> LOC=G19;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<7> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<8> LOC=C23;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<8> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<9> LOC=F17;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<9> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<10> LOC=D23;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<10> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<11> LOC=F18;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<11> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<12> LOC=C24;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<12> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<13> LOC=H23;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<13> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<14> LOC=E23;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<14> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<15> LOC=E22;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ<15> IOSTANDARD = SSTL2_II;


#### New GMAC Coregen Derived Constraints
		
NET "*tx_gmii_mii_clk*"    			TNM_NET = "clk_phy_tx_clk0";
NET "*tx_gmii_mii_clk_in_0_i"    	TNM_NET = "clk_phy_tx_clk0";
NET "*tx_gmii_mii_clk_out_0_i"    	TNM_NET = "clk_phy_tx_clk0";
TIMESPEC "TS_phy_tx_clk0"            = PERIOD "clk_phy_tx_clk0" 7200 ps HIGH 50 %;

NET "*gmii_rx_clk*"					TNM_NET = "clk_phy_rx_clk0";
TIMESPEC "TS_phy_rx_clk0"             = PERIOD "clk_phy_rx_clk0" 7200 ps HIGH 50 %;

NET "*tx_client_clk*"      			TNM_NET = "clk_client_tx_clk0";
TIMESPEC "TS_client_tx_clk0"            = PERIOD "clk_client_tx_clk0" 7200 ps HIGH 50 %;

NET "*rx_client_clk*"      			TNM_NET = "clk_client_rx_clk0";
TIMESPEC "TS_client_rx_clk0"            = PERIOD "clk_client_rx_clk0" 7200 ps HIGH 50 %;

NET "*mii_tx_clk*"            		TNM_NET = "clk_mii_tx_clk0";
TIMESPEC "TS_mii_tx_clk0"               = PERIOD "clk_mii_tx_clk0" 25000 ps HIGH 50 %;


# Place flip flops in IOBs
INST "*gmii0?RXD_TO_MAC*"    IOB = true;
INST "*gmii0?RX_DV_TO_MAC"   IOB = true;
INST "*gmii0?RX_ER_TO_MAC"   IOB = true;

# IDELAY on data path to align it with the clock
INST "*gmii_rxd?_delay"     IOBDELAY_TYPE = FIXED;
INST "*gmii_rx_dv_delay"    IOBDELAY_TYPE = FIXED;
INST "*gmii_rx_er_delay"    IOBDELAY_TYPE = FIXED;
INST "*gmii_rxd?_delay"     IOBDELAY_VALUE = 0;
INST "*gmii_rx_dv_delay"    IOBDELAY_VALUE = 0;
INST "*gmii_rx_er_delay"    IOBDELAY_VALUE = 0;
INST "*gmii_rx_clk_?_delay" IOBDELAY_TYPE = FIXED;
INST "*gmii_rx_clk_0_delay" IOBDELAY_VALUE = 23;

# Need to TIG between the LocalLink clock and the rx_client and tx_client clocks
NET "*/LlinkTemac0_CLK*" TNM_NET = "LLCLK";

TIMESPEC "TS_LL_CLK_2_RX_CLIENT_CLK"  = FROM LLCLK TO clk_client_rx_clk0 8000 ps DATAPATHONLY;
TIMESPEC "TS_LL_CLK_2_TX_CLIENT_CLK"  = FROM LLCLK TO clk_client_tx_clk0 8000 ps DATAPATHONLY;
TIMESPEC "TS_RX_CLIENT_CLK_2_LL_CLK"  = FROM clk_client_rx_clk0 TO LLCLK 10000 ps DATAPATHONLY;
TIMESPEC "TS_TX_CLIENT_CLK_2_LL_CLK"  = FROM clk_client_tx_clk0 TO LLCLK 10000 ps DATAPATHONLY;

# SPI J11
Net spi0_out_pin LOC=AB10 | IOSTANDARD=LVCMOS33 | DRIVE=2; 			#LIO_A21
Net spi0_clock_out_pin LOC=AD10 | IOSTANDARD=LVCMOS33 | DRIVE=2; 	#LIO_A23
NET spi0_ss_pin LOC=AD11 | IOSTANDARD=LVCMOS33 | DRIVE=2;  			#LIO_A25
Net spi0_in_pin LOC=AD16 | IOSTANDARD=LVCMOS33; 		  				#LIO_A27

# SPI J14
Net spi1_out_pin LOC=AD12 | IOSTANDARD=LVCMOS33 | DRIVE=2; 			#LIO_A33
Net spi1_clock_out_pin LOC=AD17 | IOSTANDARD=LVCMOS33 | DRIVE=2; 	#LIO_A35
NET spi1_ss_pin LOC=W19 | IOSTANDARD=LVCMOS33 | DRIVE=2;  			#LIO_A37
Net spi1_in_pin LOC=AB17 | IOSTANDARD=LVCMOS33; 		  				#LIO_A39

# SPI J12
Net spi2_out_pin LOC=AB23 | IOSTANDARD=LVCMOS33 | DRIVE=4; 			#LIO_B28
Net spi2_clock_out_pin LOC=AC17 | IOSTANDARD=LVCMOS33 | DRIVE=4; 	#LIO_A29
NET spi2_ss_pin LOC=AA23 | IOSTANDARD=LVCMOS33 | DRIVE=4;  			#LIO_B30
Net spi2_in_pin LOC=W20 | IOSTANDARD=LVCMOS33; 		  				#LIO_A31

#Counters J13 can't use LIO_B32 = IO_L12N_VREF_7 (1st pin)
#Net counter_pins<0> LOC=AD17 | IOSTANDARD = LVCMOS33; # LIO_A35
#Net counter_pins<0> LOC=AC17 | IOSTANDARD = LVCMOS33; # LIO_A29 
Net counter_pins<0> LOC=W23 | IOSTANDARD = LVCMOS33; # LIO_B34 changed 9/2009
Net sync_counter_pin LOC=W22 | IOSTANDARD = LVCMOS33; # LIO_B36 added 11/2009

# Main I/O
# J10 on Jason's board
Net pulse_io_pins<0> LOC=AE9 | IOSTANDARD = LVCMOS33 | DRIVE=4; 	#  RIO_A2
Net pulse_io_pins<1> LOC=AF7 | IOSTANDARD = LVCMOS33 | DRIVE=4; 	#  RIO_A4
Net pulse_io_pins<2> LOC=AF6 | IOSTANDARD = LVCMOS33 | DRIVE=4; 	#  RIO_A6
Net pulse_io_pins<3> LOC=AF5 | IOSTANDARD = LVCMOS33 | DRIVE=4; 	#  RIO_A8
Net pulse_io_pins<4> LOC=AE4 | IOSTANDARD = LVCMOS33 | DRIVE=4; 	# RIO_A10
Net pulse_io_pins<5> LOC=AE3 | IOSTANDARD = LVCMOS33 | DRIVE=4; 	# RIO_A12
Net pulse_io_pins<6> LOC=AD1 | IOSTANDARD = LVCMOS33 | DRIVE=4; 	# RIO_A14
Net pulse_io_pins<7> LOC=AC1 | IOSTANDARD = LVCMOS33 | DRIVE=4; 	# RIO_A16 
Net pulse_io_pins<8> LOC=AB1 | IOSTANDARD = LVCMOS33 | DRIVE=4; 	# RIO_A18 
Net pulse_io_pins<9> LOC=Y2 | IOSTANDARD = LVCMOS33  | DRIVE=4; 	# RIO_A20 
Net pulse_io_pins<10> LOC=W2 | IOSTANDARD = LVCMOS33 | DRIVE=4; 	# RIO_A22 
Net pulse_io_pins<11> LOC=AA10 | IOSTANDARD = LVCMOS33 | DRIVE=4;	# RIO_A24  
Net pulse_io_pins<12> LOC=AA8 | IOSTANDARD = LVCMOS33 | DRIVE=4;	# RIO_A26 
Net pulse_io_pins<13> LOC=AB7 | IOSTANDARD = LVCMOS33 | DRIVE=4;	# RIO_A28  
Net pulse_io_pins<14> LOC=AB6 | IOSTANDARD = LVCMOS33 | DRIVE=4;	# RIO_A30 
Net pulse_io_pins<15> LOC=Y6  | IOSTANDARD = LVCMOS33 | DRIVE=4;	# RIO_A32
Net pulse_io_pins<16> LOC=W6  | IOSTANDARD = LVCMOS33 | DRIVE=4;	# RIO_A34
Net pulse_io_pins<17> LOC=W7  | IOSTANDARD = LVCMOS33 | DRIVE=4;	# RIO_A36
Net pulse_io_pins<18> LOC=V6  | IOSTANDARD = LVCMOS33 | DRIVE=4;	# RIO_A38
Net pulse_io_pins<19> LOC=W4  | IOSTANDARD = LVCMOS33 | DRIVE=4;	# RIO_A40

# J9 on Jason's board
#Net pulse_io_pins<20> LOC=AF9 | IOSTANDARD = LVCMOS33 | DRIVE=4; 	# RIO_A1  J9_1
#Net pulse_io_pins<21> LOC=AF8 | IOSTANDARD = LVCMOS33 | DRIVE=4;	# RIO_A3  J9_3
#Net pulse_io_pins<22> LOC=AE7 | IOSTANDARD = LVCMOS33 | DRIVE=4;	# RIO_A5  J9_5
#Net pulse_io_pins<23> LOC=AE6 | IOSTANDARD = LVCMOS33 | DRIVE=4;	# RIO_A7  J9_7 
#Net pulse_io_pins<24> LOC=AF4 | IOSTANDARD = LVCMOS33 | DRIVE=4;	# RIO_A9  J9_9
#Net pulse_io_pins<25> LOC=AF3 | IOSTANDARD = LVCMOS33 | DRIVE=4;	# RIO_A11 J9_11
#Net pulse_io_pins<26> LOC=AD2 | IOSTANDARD = LVCMOS33 | DRIVE=4;	# RIO_A13 J9_13
#Net pulse_io_pins<27> LOC=AC2 | IOSTANDARD = LVCMOS33 | DRIVE=4;	# RIO_A15 J9_15
#Net pulse_io_pins<28> LOC=AB2 | IOSTANDARD = LVCMOS33 | DRIVE=4;	# RIO_A17 J9_17
#Net pulse_io_pins<29> LOC=AA1 | IOSTANDARD = LVCMOS33 | DRIVE=4;	# RIO_A19 J9_19
#Net pulse_io_pins<30> LOC=Y1  | IOSTANDARD = LVCMOS33 | DRIVE=4; 	# RIO_A21 J9_21
#Net pulse_io_pins<31> LOC=W1  | IOSTANDARD = LVCMOS33 | DRIVE=4;    # RIO_A23 J9_23

#LEDS
Net fullness_leds<0> LOC=D13 | IOSTANDARD = LVCMOS25;
Net fullness_leds<1> LOC=D12 | IOSTANDARD = LVCMOS25;
Net fullness_leds<2> LOC=C11 | IOSTANDARD = LVCMOS25;
Net fullness_leds<3> LOC=D11 | IOSTANDARD = LVCMOS25;

### DDS pins (Left P160)

## data bits [0:7]
Net dds_data_pins<0> LOC=AC24 | IOSTANDARD=LVCMOS33 | DRIVE=4; 	# B27 / D7
Net dds_data_pins<1> LOC=AD23 | IOSTANDARD=LVCMOS33 | DRIVE=4;  	# B25 / D6
Net dds_data_pins<2> LOC=AC23 | IOSTANDARD=LVCMOS33 | DRIVE=4;  	# B26 / D5
Net dds_data_pins<3> LOC=AD22 | IOSTANDARD=LVCMOS33 | DRIVE=4; 	# B23 / D4
Net dds_data_pins<4> LOC=AC22 | IOSTANDARD=LVCMOS33 | DRIVE=4; 	# B24 / D3
Net dds_data_pins<5> LOC=AD21 | IOSTANDARD=LVCMOS33 | DRIVE=4; 	# B21 / D2
Net dds_data_pins<6> LOC=AC21 | IOSTANDARD=LVCMOS33 | DRIVE=4; 	# B22 / D1
Net dds_data_pins<7> LOC=AD20 | IOSTANDARD=LVCMOS33 | DRIVE=4; 	# B19 / D0

## address bits [0:5]
Net dds_addr_pins<0> LOC=AC20 | IOSTANDARD=LVCMOS33 | DRIVE=4;  	# B20 / A5
Net dds_addr_pins<1> LOC=AD19 | IOSTANDARD=LVCMOS33 | DRIVE=4; 	# B17 / A4
Net dds_addr_pins<2> LOC=AC19 | IOSTANDARD=LVCMOS33 | DRIVE=4; 	# B18 / A3
Net dds_addr_pins<3> LOC=AE13 | IOSTANDARD=LVCMOS33 | DRIVE=4;		# A19 / A2
Net dds_addr_pins<4> LOC=Y22  | IOSTANDARD=LVCMOS33 | DRIVE=4;		# B15 / A1
Net dds_addr_pins<5> LOC=AC18 | IOSTANDARD=LVCMOS33 | DRIVE=4; 	# B16 / A0

## control bits
Net dds_control_pins<0> LOC=Y21  | IOSTANDARD=LVCMOS33 | DRIVE=8;  # B14 / WDB
Net dds_control_pins<1> LOC=AF12 | IOSTANDARD=LVCMOS33 | DRIVE=8;  # A15 / RDB
Net dds_control_pins<2> LOC=AE12 | IOSTANDARD=LVCMOS33 | DRIVE=8;  # A17 / FUD
Net dds_control_pins<3> LOC=AA20 | IOSTANDARD=LVCMOS33 | DRIVE=8;  # B13 / RESET

# board select
Net dds_cs_pins<7> LOC=AB21 | IOSTANDARD=LVCMOS33 | DRIVE=4;  # B11
Net dds_cs_pins<6> LOC=AB22 | IOSTANDARD=LVCMOS33 | DRIVE=4;  # B12
Net dds_cs_pins<5> LOC=AF11 | IOSTANDARD=LVCMOS33 | DRIVE=4;  # A13
Net dds_cs_pins<4> LOC=AA19 | IOSTANDARD=LVCMOS33 | DRIVE=4;  # B9
Net dds_cs_pins<3> LOC=AB20 | IOSTANDARD=LVCMOS33 | DRIVE=4;  # B10
Net dds_cs_pins<2> LOC=AF10 | IOSTANDARD=LVCMOS33 | DRIVE=4;  # A11
Net dds_cs_pins<1> LOC=AB18 | IOSTANDARD=LVCMOS33 | DRIVE=4;  # B8
Net dds_cs_pins<0> LOC=AC10 | IOSTANDARD=LVCMOS33 | DRIVE=4;  # A9
