





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="rbint-style.css">
    <title>Ralf Brown » Lists » Memory</title>
    <meta name="description" content="Ralf Brown">
    <link rel="prev" href="rbint-162323.html">
    <link rel="next" href="rbint-166720.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="rbint-about.html">About</a></li>


          

<li><a href="rbint-162323.html">Previous</a></li>


          

<li><a href="rbint-64347.html">Up</a></li>


          

<li><a href="rbint-166720.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>Lists</li>
            <ul>
              <li><a href="index.html">Comments</a></li>
              <li><a href="rbint-7995.html">Interrupts</a></li>
              <li><a href="rbint-15401.html">Glossary</a></li>
              <li><a href="rbint-64347.html">Memory</a></li>
              <li><a href="rbint-180090.html">CMOS</a></li>
              <li><a href="rbint-250757.html">86 Bugs</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br /><span class="line"><span class="ngu">Format of Multiprocessor Specification configuration table entries</span></span><br /><span class="line"></span><br /><span class="line">Offset  Size    Description     (Table M082)</span><br /><span class="line"> 00h   BYTE    entry type code</span><br /><span class="line">       00h processor</span><br /><span class="line">       01h bus</span><br /><span class="line">       02h I/O APIC</span><br /><span class="line">       03h I/IO interrupt assignment</span><br /><span class="line">       04h local interrupt assignment</span><br /><span class="line">       80h system address space mapping</span><br /><span class="line">       81h bus hierarchy descriptor</span><br /><span class="line">       82h compatibility bus address space modifier</span><br /><span class="line">---processor---</span><br /><span class="line"> 01h   BYTE    local APIC identifier</span><br /><span class="line"> 02h   BYTE    local APIC version</span><br /><span class="line"> 03h   BYTE    CPU flags</span><br /><span class="line">       bit 0: processor usable</span><br /><span class="line">       bit 1: bootstrap processor</span><br /><span class="line"> 04h   WORD    CPU type</span><br /><span class="line">       bits 11-8: CPU family</span><br /><span class="line">       bits 7-4: CPU model</span><br /><span class="line">       bits 3-0: stepping</span><br /><span class="line">       (bits 11-0 all set indicate non-Intel-compatible CPU)</span><br /><span class="line"> 06h  2 BYTEs  unused</span><br /><span class="line"> 08h   DWORD   feature flags (as returned by Pentium CPUID instruction)</span><br /><span class="line"> 0Ch  8 BYTEs  reserved</span><br /><span class="line">---bus---</span><br /><span class="line"> 01h   BYTE    bus ID (assigned sequentially from 00h by BIOS)</span><br /><span class="line"> 02h  6 BYTEs  bus type (blank-padded ASCII string) (see #M083)</span><br /><span class="line">---I/O APIC---</span><br /><span class="line"> 01h   BYTE    APIC identifier</span><br /><span class="line"> 02h   BYTE    APIC version</span><br /><span class="line"> 03h   BYTE    I/O APIC flags</span><br /><span class="line">       bit 0: enabled</span><br /><span class="line">       bits 7-1: reserved</span><br /><span class="line"> 04h   DWORD   base address for APIC</span><br /><span class="line">---I/O,local interrupt assignment---</span><br /><span class="line"> 01h   BYTE    interrupt type</span><br /><span class="line">       00h vectored interrupt (from APIC)</span><br /><span class="line">       01h NMI</span><br /><span class="line">       02h system management interrupt</span><br /><span class="line">       03h vectored interrupt (from external PIC)</span><br /><span class="line"> 02h   BYTE    APIC control (see #M084)</span><br /><span class="line"> 03h   BYTE    unused</span><br /><span class="line"> 04h   BYTE    source bus identifier</span><br /><span class="line"> 05h   BYTE    source bus IRQ</span><br /><span class="line"> 06h   BYTE    destination I/O APIC identifier</span><br /><span class="line"> 07h   BYTE    destination I/O APIC interrupt pin number</span><br /><span class="line">---system address space mapping---</span><br /><span class="line"> 01h   BYTE    entry length (14h)</span><br /><span class="line"> 02h   BYTE    bus ID</span><br /><span class="line"> 03h   BYTE    address type (00h I/O, 01h memory, 02h prefetch)</span><br /><span class="line"> 04h   QWORD   starting address of region visible to bus</span><br /><span class="line"> 0Ch   QWORD   length of region visible to bus</span><br /><span class="line">---bus hierarchy descriptor---</span><br /><span class="line"> 01h   BYTE    entry length (08h)</span><br /><span class="line"> 02h   BYTE    bus ID</span><br /><span class="line"> 03h   BYTE    bus information</span><br /><span class="line">       bit 0: subtractive decoding</span><br /><span class="line"> 04h   BYTE    ID of parent bus</span><br /><span class="line"> 05h  3 BYTEs  reserved</span><br /><span class="line">---compatibility bus address space modifier---</span><br /><span class="line"> 01h   BYTE    entry length (08h)</span><br /><span class="line"> 02h   BYTE    bus ID</span><br /><span class="line"> 03h   BYTE    address modifier</span><br /><span class="line">       bit 0: remove address ranges in predefined range list from</span><br /><span class="line">             bus&#39;s address space</span><br /><span class="line"> 04h   DWORD   number indicating predefined address space range to be removed</span><br /><span class="line">       00h ISA-compatible I/O range (x100h-x3FFh and aliases)</span><br /><span class="line">       01h VGA-compatible I/O range (x3B0h-x3BBh,x3C0h-x3DFh,aliases)</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #M081</span><br /><span class="line">(Table M083)</span><br /><span class="line">Values for Multiprocessor Specification bus name:</span><br /><span class="line"> &#34;CBUS&#34;        Corollary CBus</span><br /><span class="line"> &#34;CBUSII&#34;  Corollary CBus II</span><br /><span class="line"> &#34;EISA&#34;</span><br /><span class="line"> &#34;FUTURE&#34;  IEEE FutureBus</span><br /><span class="line"> &#34;INTERN&#34;  internal bus</span><br /><span class="line"> &#34;ISA&#34;</span><br /><span class="line"> &#34;MBI&#34;     Multibus I</span><br /><span class="line"> &#34;MBII&#34;        Multibus II</span><br /><span class="line"> &#34;MCA&#34;     Microchannel</span><br /><span class="line"> &#34;MPI&#34;</span><br /><span class="line"> &#34;MPSA&#34;</span><br /><span class="line"> &#34;NUBUS&#34;   Apple Macintosh NuBus</span><br /><span class="line"> &#34;PCI&#34;</span><br /><span class="line"> &#34;PCMCIA&#34;</span><br /><span class="line"> &#34;TC&#34;      DEC TurboChannel</span><br /><span class="line"> &#34;VL&#34;      VESA Local Bus</span><br /><span class="line"> &#34;VME&#34;     VMEbus</span><br /><span class="line"> &#34;XPRESS&#34;  Express System Bus</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #M082</span><br /><span class="line">Bitfields for Multiprocessor Specification APIC control:</span><br /><span class="line">Bit(s) Description (Table M084)</span><br /><span class="line"> 1-0   input signal polarity</span><br /><span class="line">   00 conforms to bus specification</span><br /><span class="line">   01 active high</span><br /><span class="line">   10 reserved</span><br /><span class="line">   11 active low</span><br /><span class="line"> 3-2   trigger mode</span><br /><span class="line">   00 conforms to bus specification</span><br /><span class="line">   01 edge-triggered</span><br /><span class="line">   10 reserved</span><br /><span class="line">   11 level-triggered</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #M082</span><br /><span class="line">--------X-Mxxxxxxx0--------------------------</span><br /><span class="line">MEM xxxxh:xxx0h - PCI IRQ Routing Table Specification v1.0</span><br /><span class="line">Size:  N paragraphs (N &gt;= 2)</span><br /><span class="line">Range: any paragraph boundary within the range F0000h to FFFFFh</span><br /><span class="line">InstallCheck: scan for the signature string &#34;$PIR&#34; followed by a valid</span><br /><span class="line">     PCI IRQ Routing Table</span><br /></pre>
  
  
  


      </article>

    </section>

  </body>

</html>

