// Seed: 649630906
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output tri1 id_6,
    input tri0 id_7,
    input wire id_8,
    output wire id_9
);
  assign id_2 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output supply0 id_1,
    input wor id_2,
    output tri0 id_3,
    output wand id_4,
    output uwire id_5,
    input supply1 id_6,
    input tri id_7,
    input tri0 id_8,
    input tri id_9,
    output supply1 id_10,
    input tri0 id_11,
    input wor id_12
);
  assign id_10 = -1;
  wire id_14;
  assign id_3 = id_1++;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_5,
      id_9,
      id_9,
      id_9,
      id_4,
      id_8,
      id_11,
      id_3
  );
  assign modCall_1.id_8 = 0;
endmodule
