0.7
2020.2
Oct 19 2021
03:16:22
D:/xilinx/vivado/final1/final1.sim/sim_1/synth/timing/xsim/design_1_wrapper_time_synth.v,1649486563,verilog,,,,RAM32M_HD2;RAM32M_UNIQ_BASE_;RAM32X1D_HD1;RAM32X1D_UNIQ_BASE_;design_1;design_1_auto_pc_0;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_axi_protocol_converter;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_ar_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_aw_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_b_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_cmd_translator;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_cmd_translator_1;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_incr_cmd;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_incr_cmd_2;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_r_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_rd_cmd_fsm;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_simple_fifo;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized0;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized1;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized2;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_wr_cmd_fsm;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_wrap_cmd;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_wrap_cmd_3;design_1_auto_pc_0_axi_register_slice_v2_1_25_axi_register_slice;design_1_auto_pc_0_axi_register_slice_v2_1_25_axic_register_slice;design_1_auto_pc_0_axi_register_slice_v2_1_25_axic_register_slice_0;design_1_auto_pc_0_axi_register_slice_v2_1_25_axic_register_slice__parameterized1;design_1_auto_pc_0_axi_register_slice_v2_1_25_axic_register_slice__parameterized2;design_1_auto_pc_1;design_1_auto_pc_1_axi_data_fifo_v2_1_24_axic_fifo;design_1_auto_pc_1_axi_data_fifo_v2_1_24_axic_fifo__parameterized0;design_1_auto_pc_1_axi_data_fifo_v2_1_24_axic_fifo__parameterized1;design_1_auto_pc_1_axi_data_fifo_v2_1_24_fifo_gen;design_1_auto_pc_1_axi_data_fifo_v2_1_24_fifo_gen__parameterized0;design_1_auto_pc_1_axi_data_fifo_v2_1_24_fifo_gen__parameterized1;design_1_auto_pc_1_axi_protocol_converter_v2_1_25_a_axi3_conv;design_1_auto_pc_1_axi_protocol_converter_v2_1_25_a_axi3_conv__parameterized0;design_1_auto_pc_1_axi_protocol_converter_v2_1_25_axi3_conv;design_1_auto_pc_1_axi_protocol_converter_v2_1_25_axi_protocol_converter;design_1_auto_pc_1_axi_protocol_converter_v2_1_25_b_downsizer;design_1_auto_pc_1_axi_protocol_converter_v2_1_25_w_axi3_conv;design_1_auto_pc_1_dmem;design_1_auto_pc_1_dmem__parameterized0;design_1_auto_pc_1_dmem__parameterized1;design_1_auto_pc_1_fifo_generator_ramfifo;design_1_auto_pc_1_fifo_generator_ramfifo__parameterized0;design_1_auto_pc_1_fifo_generator_ramfifo__parameterized1;design_1_auto_pc_1_fifo_generator_top;design_1_auto_pc_1_fifo_generator_top__parameterized0;design_1_auto_pc_1_fifo_generator_top__parameterized1;design_1_auto_pc_1_fifo_generator_v13_2_6;design_1_auto_pc_1_fifo_generator_v13_2_6__parameterized0;design_1_auto_pc_1_fifo_generator_v13_2_6__parameterized1;design_1_auto_pc_1_fifo_generator_v13_2_6_synth;design_1_auto_pc_1_fifo_generator_v13_2_6_synth__parameterized0;design_1_auto_pc_1_fifo_generator_v13_2_6_synth__parameterized1;design_1_auto_pc_1_memory;design_1_auto_pc_1_memory__parameterized0;design_1_auto_pc_1_memory__parameterized1;design_1_auto_pc_1_rd_bin_cntr;design_1_auto_pc_1_rd_bin_cntr_13;design_1_auto_pc_1_rd_bin_cntr_6;design_1_auto_pc_1_rd_fwft;design_1_auto_pc_1_rd_fwft_11;design_1_auto_pc_1_rd_fwft_4;design_1_auto_pc_1_rd_logic;design_1_auto_pc_1_rd_logic_0;design_1_auto_pc_1_rd_logic_7;design_1_auto_pc_1_rd_status_flags_ss;design_1_auto_pc_1_rd_status_flags_ss_12;design_1_auto_pc_1_rd_status_flags_ss_5;design_1_auto_pc_1_reset_blk_ramfifo;design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__1;design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__2;design_1_auto_pc_1_wr_bin_cntr;design_1_auto_pc_1_wr_bin_cntr_10;design_1_auto_pc_1_wr_bin_cntr_3;design_1_auto_pc_1_wr_logic;design_1_auto_pc_1_wr_logic_1;design_1_auto_pc_1_wr_logic_8;design_1_auto_pc_1_wr_status_flags_ss;design_1_auto_pc_1_wr_status_flags_ss_2;design_1_auto_pc_1_wr_status_flags_ss_9;design_1_auto_pc_1_xpm_cdc_async_rst;design_1_auto_pc_1_xpm_cdc_async_rst__3;design_1_auto_pc_1_xpm_cdc_async_rst__4;design_1_auto_us_0;design_1_auto_us_0_axi_dwidth_converter_v2_1_25_a_upsizer;design_1_auto_us_0_axi_dwidth_converter_v2_1_25_a_upsizer__parameterized0;design_1_auto_us_0_axi_dwidth_converter_v2_1_25_axi_upsizer;design_1_auto_us_0_axi_dwidth_converter_v2_1_25_r_upsizer;design_1_auto_us_0_axi_dwidth_converter_v2_1_25_top;design_1_auto_us_0_axi_dwidth_converter_v2_1_25_w_upsizer;design_1_auto_us_0_axi_register_slice_v2_1_25_axi_register_slice;design_1_auto_us_0_axi_register_slice_v2_1_25_axi_register_slice__parameterized0;design_1_auto_us_0_axi_register_slice_v2_1_25_axic_register_slice;design_1_auto_us_0_axi_register_slice_v2_1_25_axic_register_slice_0;design_1_auto_us_0_axi_register_slice_v2_1_25_axic_register_slice__parameterized2;design_1_auto_us_0_generic_baseblocks_v2_1_0_command_fifo;design_1_auto_us_0_generic_baseblocks_v2_1_0_command_fifo_1;design_1_auto_us_1;design_1_auto_us_1_axi_dwidth_converter_v2_1_25_a_upsizer;design_1_auto_us_1_axi_dwidth_converter_v2_1_25_a_upsizer__parameterized0;design_1_auto_us_1_axi_dwidth_converter_v2_1_25_axi_upsizer;design_1_auto_us_1_axi_dwidth_converter_v2_1_25_r_upsizer;design_1_auto_us_1_axi_dwidth_converter_v2_1_25_top;design_1_auto_us_1_axi_dwidth_converter_v2_1_25_w_upsizer;design_1_auto_us_1_axi_register_slice_v2_1_25_axi_register_slice;design_1_auto_us_1_axi_register_slice_v2_1_25_axi_register_slice__parameterized0;design_1_auto_us_1_axi_register_slice_v2_1_25_axic_register_slice;design_1_auto_us_1_axi_register_slice_v2_1_25_axic_register_slice_0;design_1_auto_us_1_axi_register_slice_v2_1_25_axic_register_slice__parameterized2;design_1_auto_us_1_generic_baseblocks_v2_1_0_command_fifo;design_1_auto_us_1_generic_baseblocks_v2_1_0_command_fifo_1;design_1_auto_us_2;design_1_auto_us_2_axi_dwidth_converter_v2_1_25_a_upsizer;design_1_auto_us_2_axi_dwidth_converter_v2_1_25_a_upsizer__parameterized0;design_1_auto_us_2_axi_dwidth_converter_v2_1_25_axi_upsizer;design_1_auto_us_2_axi_dwidth_converter_v2_1_25_r_upsizer;design_1_auto_us_2_axi_dwidth_converter_v2_1_25_top;design_1_auto_us_2_axi_dwidth_converter_v2_1_25_w_upsizer;design_1_auto_us_2_axi_register_slice_v2_1_25_axi_register_slice;design_1_auto_us_2_axi_register_slice_v2_1_25_axi_register_slice__parameterized0;design_1_auto_us_2_axi_register_slice_v2_1_25_axic_register_slice;design_1_auto_us_2_axi_register_slice_v2_1_25_axic_register_slice_0;design_1_auto_us_2_axi_register_slice_v2_1_25_axic_register_slice__parameterized2;design_1_auto_us_2_generic_baseblocks_v2_1_0_command_fifo;design_1_auto_us_2_generic_baseblocks_v2_1_0_command_fifo_1;design_1_auto_us_3;design_1_auto_us_3_axi_dwidth_converter_v2_1_25_a_upsizer;design_1_auto_us_3_axi_dwidth_converter_v2_1_25_a_upsizer__parameterized0;design_1_auto_us_3_axi_dwidth_converter_v2_1_25_axi_upsizer;design_1_auto_us_3_axi_dwidth_converter_v2_1_25_r_upsizer;design_1_auto_us_3_axi_dwidth_converter_v2_1_25_top;design_1_auto_us_3_axi_dwidth_converter_v2_1_25_w_upsizer;design_1_auto_us_3_axi_register_slice_v2_1_25_axi_register_slice;design_1_auto_us_3_axi_register_slice_v2_1_25_axi_register_slice__parameterized0;design_1_auto_us_3_axi_register_slice_v2_1_25_axic_register_slice;design_1_auto_us_3_axi_register_slice_v2_1_25_axic_register_slice_0;design_1_auto_us_3_axi_register_slice_v2_1_25_axic_register_slice__parameterized2;design_1_auto_us_3_generic_baseblocks_v2_1_0_command_fifo;design_1_auto_us_3_generic_baseblocks_v2_1_0_command_fifo_1;design_1_auto_us_4;design_1_auto_us_4_axi_dwidth_converter_v2_1_25_a_upsizer;design_1_auto_us_4_axi_dwidth_converter_v2_1_25_a_upsizer__parameterized0;design_1_auto_us_4_axi_dwidth_converter_v2_1_25_axi_upsizer;design_1_auto_us_4_axi_dwidth_converter_v2_1_25_r_upsizer;design_1_auto_us_4_axi_dwidth_converter_v2_1_25_top;design_1_auto_us_4_axi_dwidth_converter_v2_1_25_w_upsizer;design_1_auto_us_4_axi_register_slice_v2_1_25_axi_register_slice;design_1_auto_us_4_axi_register_slice_v2_1_25_axi_register_slice__parameterized0;design_1_auto_us_4_axi_register_slice_v2_1_25_axic_register_slice;design_1_auto_us_4_axi_register_slice_v2_1_25_axic_register_slice_0;design_1_auto_us_4_axi_register_slice_v2_1_25_axic_register_slice__parameterized2;design_1_auto_us_4_generic_baseblocks_v2_1_0_command_fifo;design_1_auto_us_4_generic_baseblocks_v2_1_0_command_fifo_1;design_1_auto_us_5;design_1_auto_us_5_axi_dwidth_converter_v2_1_25_a_upsizer;design_1_auto_us_5_axi_dwidth_converter_v2_1_25_a_upsizer__parameterized0;design_1_auto_us_5_axi_dwidth_converter_v2_1_25_axi_upsizer;design_1_auto_us_5_axi_dwidth_converter_v2_1_25_r_upsizer;design_1_auto_us_5_axi_dwidth_converter_v2_1_25_top;design_1_auto_us_5_axi_dwidth_converter_v2_1_25_w_upsizer;design_1_auto_us_5_axi_register_slice_v2_1_25_axi_register_slice;design_1_auto_us_5_axi_register_slice_v2_1_25_axi_register_slice__parameterized0;design_1_auto_us_5_axi_register_slice_v2_1_25_axic_register_slice;design_1_auto_us_5_axi_register_slice_v2_1_25_axic_register_slice_0;design_1_auto_us_5_axi_register_slice_v2_1_25_axic_register_slice__parameterized2;design_1_auto_us_5_generic_baseblocks_v2_1_0_command_fifo;design_1_auto_us_5_generic_baseblocks_v2_1_0_command_fifo_1;design_1_axi_mem_intercon_0;design_1_im2col_mat_0_0;design_1_im2col_mat_0_0_im2col_mat;design_1_im2col_mat_0_0_im2col_mat_control_s_axi;design_1_im2col_mat_0_0_im2col_mat_flow_control_loop_pipe_sequential_init;design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi;design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_buffer;design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_buffer__parameterized0;design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo;design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized0;design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized0_10;design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized1;design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized1_9;design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_fifo__parameterized2;design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_read;design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_reg_slice;design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_reg_slice_11;design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_reg_slice__parameterized0;design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_throttle;design_1_im2col_mat_0_0_im2col_mat_gmem_m_axi_write;design_1_im2col_mat_0_0_im2col_mat_im2col_mat_Pipeline_VITIS_LOOP_56_7;design_1_im2col_mat_0_0_im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1;design_1_im2col_mat_0_0_im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_2;design_1_im2col_mat_0_0_im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2;design_1_im2col_mat_0_0_im2col_mat_mac_muladd_2ns_3ns_26ns_26_4_1_DSP48_2_8;design_1_im2col_mat_0_0_im2col_mat_mat_in_pad_V_RAM_AUTO_1R1W;design_1_im2col_mat_0_0_im2col_mat_mul_18ns_41ns_59_2_1;design_1_im2col_mat_0_0_im2col_mat_mul_3ns_32ns_35_2_1;design_1_im2col_mat_0_0_im2col_mat_mul_5ns_6ns_11_1_1;design_1_im2col_mat_0_0_im2col_mat_mul_5ns_6ns_11_1_1_3;design_1_im2col_mat_0_0_im2col_mat_mul_6ns_35ns_41_2_1;design_1_im2col_mat_0_0_im2col_mat_mul_6ns_3ns_9_1_1;design_1_im2col_mat_0_0_im2col_mat_mul_6s_6s_12_1_1;design_1_im2col_mat_0_0_im2col_mat_mul_7s_6s_11_1_1;design_1_im2col_mat_0_0_im2col_mat_mul_9ns_3ns_12_1_1;design_1_im2col_mat_0_0_im2col_mat_mul_mul_12s_6s_16_4_1;design_1_im2col_mat_0_0_im2col_mat_mul_mul_12s_6s_16_4_1_DSP48_3;design_1_im2col_mat_0_0_im2col_mat_mul_mul_15ns_12ns_26_4_1;design_1_im2col_mat_0_0_im2col_mat_mul_mul_15ns_12ns_26_4_1_4;design_1_im2col_mat_0_0_im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0;design_1_im2col_mat_0_0_im2col_mat_mul_mul_15ns_12ns_26_4_1_DSP48_0_7;design_1_im2col_mat_0_0_im2col_mat_mul_mul_5ns_11s_11_4_1;design_1_im2col_mat_0_0_im2col_mat_mul_mul_5ns_11s_11_4_1_5;design_1_im2col_mat_0_0_im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1;design_1_im2col_mat_0_0_im2col_mat_mul_mul_5ns_11s_11_4_1_DSP48_1_6;design_1_im2col_mat_0_0_im2col_mat_sdiv_8s_3s_8_12_seq_1;design_1_im2col_mat_0_0_im2col_mat_sdiv_8s_3s_8_12_seq_1_0;design_1_im2col_mat_0_0_im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq;design_1_im2col_mat_0_0_im2col_mat_sdiv_8s_3s_8_12_seq_1_divseq_1;design_1_mat_add_0_0;design_1_mat_add_0_0_mat_add;design_1_mat_add_0_0_mat_add_control_s_axi;design_1_mat_add_0_0_mat_add_gmem_m_axi;design_1_mat_add_0_0_mat_add_gmem_m_axi_buffer;design_1_mat_add_0_0_mat_add_gmem_m_axi_buffer__parameterized0;design_1_mat_add_0_0_mat_add_gmem_m_axi_fifo;design_1_mat_add_0_0_mat_add_gmem_m_axi_fifo_0;design_1_mat_add_0_0_mat_add_gmem_m_axi_fifo__parameterized0;design_1_mat_add_0_0_mat_add_gmem_m_axi_fifo__parameterized0_2;design_1_mat_add_0_0_mat_add_gmem_m_axi_fifo__parameterized1;design_1_mat_add_0_0_mat_add_gmem_m_axi_fifo__parameterized1_1;design_1_mat_add_0_0_mat_add_gmem_m_axi_fifo__parameterized2;design_1_mat_add_0_0_mat_add_gmem_m_axi_read;design_1_mat_add_0_0_mat_add_gmem_m_axi_reg_slice;design_1_mat_add_0_0_mat_add_gmem_m_axi_reg_slice_3;design_1_mat_add_0_0_mat_add_gmem_m_axi_reg_slice__parameterized0;design_1_mat_add_0_0_mat_add_gmem_m_axi_throttle;design_1_mat_add_0_0_mat_add_gmem_m_axi_write;design_1_matmul_0_0;design_1_matmul_0_0_matmul;design_1_matmul_0_0_matmul_control_s_axi;design_1_matmul_0_0_matmul_flow_control_loop_pipe_sequential_init;design_1_matmul_0_0_matmul_flow_control_loop_pipe_sequential_init_0;design_1_matmul_0_0_matmul_gmem_m_axi;design_1_matmul_0_0_matmul_gmem_m_axi_buffer;design_1_matmul_0_0_matmul_gmem_m_axi_buffer__parameterized0;design_1_matmul_0_0_matmul_gmem_m_axi_fifo;design_1_matmul_0_0_matmul_gmem_m_axi_fifo__parameterized0;design_1_matmul_0_0_matmul_gmem_m_axi_fifo__parameterized0_2;design_1_matmul_0_0_matmul_gmem_m_axi_fifo__parameterized1;design_1_matmul_0_0_matmul_gmem_m_axi_fifo__parameterized1_1;design_1_matmul_0_0_matmul_gmem_m_axi_fifo__parameterized2;design_1_matmul_0_0_matmul_gmem_m_axi_read;design_1_matmul_0_0_matmul_gmem_m_axi_reg_slice;design_1_matmul_0_0_matmul_gmem_m_axi_reg_slice_3;design_1_matmul_0_0_matmul_gmem_m_axi_reg_slice__parameterized0;design_1_matmul_0_0_matmul_gmem_m_axi_throttle;design_1_matmul_0_0_matmul_gmem_m_axi_write;design_1_matmul_0_0_matmul_mac_muladd_7ns_8s_7ns_15_4_1;design_1_matmul_0_0_matmul_mac_muladd_7ns_8s_7ns_15_4_1_DSP48_0;design_1_matmul_0_0_matmul_mac_muladd_8s_8s_18s_18_4_1;design_1_matmul_0_0_matmul_mac_muladd_8s_8s_18s_18_4_1_DSP48_1;design_1_matmul_0_0_matmul_matmul_Pipeline_VITIS_LOOP_16_1;design_1_matmul_0_0_matmul_matmul_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4;design_1_matmul_0_0_matmul_mul_7ns_8ns_15_1_1;design_1_matmul_0_0_matmul_mul_8ns_8ns_16_1_1;design_1_matmul_0_0_matmul_mul_mul_8ns_16ns_24_4_1;design_1_matmul_0_0_matmul_mul_mul_8ns_16ns_24_4_1_DSP48_2;design_1_pool_0_0;design_1_pool_0_0_pool;design_1_pool_0_0_pool_ama_addmuladd_6s_6s_6s_17s_17_4_1;design_1_pool_0_0_pool_ama_addmuladd_6s_6s_6s_17s_17_4_1_DSP48_0;design_1_pool_0_0_pool_control_s_axi;design_1_pool_0_0_pool_flow_control_loop_pipe_sequential_init;design_1_pool_0_0_pool_gmem_m_axi;design_1_pool_0_0_pool_gmem_m_axi_buffer;design_1_pool_0_0_pool_gmem_m_axi_buffer__parameterized0;design_1_pool_0_0_pool_gmem_m_axi_fifo;design_1_pool_0_0_pool_gmem_m_axi_fifo__parameterized0;design_1_pool_0_0_pool_gmem_m_axi_fifo__parameterized0_5;design_1_pool_0_0_pool_gmem_m_axi_fifo__parameterized1;design_1_pool_0_0_pool_gmem_m_axi_fifo__parameterized1_4;design_1_pool_0_0_pool_gmem_m_axi_fifo__parameterized2;design_1_pool_0_0_pool_gmem_m_axi_read;design_1_pool_0_0_pool_gmem_m_axi_reg_slice;design_1_pool_0_0_pool_gmem_m_axi_reg_slice_6;design_1_pool_0_0_pool_gmem_m_axi_reg_slice__parameterized0;design_1_pool_0_0_pool_gmem_m_axi_throttle;design_1_pool_0_0_pool_gmem_m_axi_write;design_1_pool_0_0_pool_mul_5ns_6s_11_1_1;design_1_pool_0_0_pool_mul_6s_6s_12_1_1;design_1_pool_0_0_pool_mul_8s_8s_16_1_1;design_1_pool_0_0_pool_mul_mul_11s_6s_16_4_1;design_1_pool_0_0_pool_mul_mul_11s_6s_16_4_1_0;design_1_pool_0_0_pool_mul_mul_11s_6s_16_4_1_DSP48_1;design_1_pool_0_0_pool_mul_mul_11s_6s_16_4_1_DSP48_1_3;design_1_pool_0_0_pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4;design_1_pool_0_0_pool_sdiv_19ns_16s_18_23_seq_1;design_1_pool_0_0_pool_sdiv_19ns_16s_18_23_seq_1_divseq;design_1_pool_0_0_pool_sdiv_7s_8s_6_11_seq_1;design_1_pool_0_0_pool_sdiv_7s_8s_6_11_seq_1_1;design_1_pool_0_0_pool_sdiv_7s_8s_6_11_seq_1_divseq;design_1_pool_0_0_pool_sdiv_7s_8s_6_11_seq_1_divseq_2;design_1_processing_system7_0_0;design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7;design_1_ps7_0_axi_periph_0;design_1_quantization_0_0;design_1_quantization_0_0_quantization;design_1_quantization_0_0_quantization_control_s_axi;design_1_quantization_0_0_quantization_gmem_m_axi;design_1_quantization_0_0_quantization_gmem_m_axi_buffer;design_1_quantization_0_0_quantization_gmem_m_axi_buffer__parameterized0;design_1_quantization_0_0_quantization_gmem_m_axi_fifo;design_1_quantization_0_0_quantization_gmem_m_axi_fifo__parameterized0;design_1_quantization_0_0_quantization_gmem_m_axi_fifo__parameterized0_1;design_1_quantization_0_0_quantization_gmem_m_axi_fifo__parameterized1;design_1_quantization_0_0_quantization_gmem_m_axi_fifo__parameterized1_0;design_1_quantization_0_0_quantization_gmem_m_axi_fifo__parameterized2;design_1_quantization_0_0_quantization_gmem_m_axi_read;design_1_quantization_0_0_quantization_gmem_m_axi_reg_slice;design_1_quantization_0_0_quantization_gmem_m_axi_reg_slice_2;design_1_quantization_0_0_quantization_gmem_m_axi_reg_slice__parameterized0;design_1_quantization_0_0_quantization_gmem_m_axi_throttle;design_1_quantization_0_0_quantization_gmem_m_axi_write;design_1_relu_0_0;design_1_relu_0_0_relu;design_1_relu_0_0_relu_control_s_axi;design_1_relu_0_0_relu_gmem_m_axi;design_1_relu_0_0_relu_gmem_m_axi_buffer;design_1_relu_0_0_relu_gmem_m_axi_buffer__parameterized0;design_1_relu_0_0_relu_gmem_m_axi_fifo;design_1_relu_0_0_relu_gmem_m_axi_fifo_0;design_1_relu_0_0_relu_gmem_m_axi_fifo__parameterized0;design_1_relu_0_0_relu_gmem_m_axi_fifo__parameterized0_2;design_1_relu_0_0_relu_gmem_m_axi_fifo__parameterized1;design_1_relu_0_0_relu_gmem_m_axi_fifo__parameterized1_1;design_1_relu_0_0_relu_gmem_m_axi_fifo__parameterized2;design_1_relu_0_0_relu_gmem_m_axi_read;design_1_relu_0_0_relu_gmem_m_axi_reg_slice;design_1_relu_0_0_relu_gmem_m_axi_reg_slice_3;design_1_relu_0_0_relu_gmem_m_axi_reg_slice__parameterized0;design_1_relu_0_0_relu_gmem_m_axi_throttle;design_1_relu_0_0_relu_gmem_m_axi_write;design_1_rst_ps7_0_50M_0;design_1_rst_ps7_0_50M_0_cdc_sync;design_1_rst_ps7_0_50M_0_cdc_sync_0;design_1_rst_ps7_0_50M_0_lpf;design_1_rst_ps7_0_50M_0_proc_sys_reset;design_1_rst_ps7_0_50M_0_sequence_psr;design_1_rst_ps7_0_50M_0_upcnt_n;design_1_wrapper;design_1_xbar_0;design_1_xbar_0_axi_crossbar_v2_1_26_addr_arbiter_sasd;design_1_xbar_0_axi_crossbar_v2_1_26_axi_crossbar;design_1_xbar_0_axi_crossbar_v2_1_26_crossbar_sasd;design_1_xbar_0_axi_crossbar_v2_1_26_decerr_slave;design_1_xbar_0_axi_crossbar_v2_1_26_splitter;design_1_xbar_0_axi_crossbar_v2_1_26_splitter__parameterized0;design_1_xbar_0_axi_register_slice_v2_1_25_axic_register_slice;design_1_xbar_1;design_1_xbar_1_axi_crossbar_v2_1_26_addr_arbiter;design_1_xbar_1_axi_crossbar_v2_1_26_addr_arbiter_0;design_1_xbar_1_axi_crossbar_v2_1_26_axi_crossbar;design_1_xbar_1_axi_crossbar_v2_1_26_crossbar;design_1_xbar_1_axi_crossbar_v2_1_26_decerr_slave;design_1_xbar_1_axi_crossbar_v2_1_26_si_transactor;design_1_xbar_1_axi_crossbar_v2_1_26_si_transactor__parameterized0;design_1_xbar_1_axi_crossbar_v2_1_26_si_transactor__parameterized1;design_1_xbar_1_axi_crossbar_v2_1_26_si_transactor__parameterized10;design_1_xbar_1_axi_crossbar_v2_1_26_si_transactor__parameterized2;design_1_xbar_1_axi_crossbar_v2_1_26_si_transactor__parameterized3;design_1_xbar_1_axi_crossbar_v2_1_26_si_transactor__parameterized4;design_1_xbar_1_axi_crossbar_v2_1_26_si_transactor__parameterized5;design_1_xbar_1_axi_crossbar_v2_1_26_si_transactor__parameterized6;design_1_xbar_1_axi_crossbar_v2_1_26_si_transactor__parameterized7;design_1_xbar_1_axi_crossbar_v2_1_26_si_transactor__parameterized8;design_1_xbar_1_axi_crossbar_v2_1_26_si_transactor__parameterized9;design_1_xbar_1_axi_crossbar_v2_1_26_splitter;design_1_xbar_1_axi_crossbar_v2_1_26_splitter_10;design_1_xbar_1_axi_crossbar_v2_1_26_splitter_12;design_1_xbar_1_axi_crossbar_v2_1_26_splitter_2;design_1_xbar_1_axi_crossbar_v2_1_26_splitter_4;design_1_xbar_1_axi_crossbar_v2_1_26_splitter_6;design_1_xbar_1_axi_crossbar_v2_1_26_splitter_8;design_1_xbar_1_axi_crossbar_v2_1_26_wdata_mux;design_1_xbar_1_axi_crossbar_v2_1_26_wdata_mux__parameterized0;design_1_xbar_1_axi_crossbar_v2_1_26_wdata_router;design_1_xbar_1_axi_crossbar_v2_1_26_wdata_router_11;design_1_xbar_1_axi_crossbar_v2_1_26_wdata_router_3;design_1_xbar_1_axi_crossbar_v2_1_26_wdata_router_5;design_1_xbar_1_axi_crossbar_v2_1_26_wdata_router_7;design_1_xbar_1_axi_crossbar_v2_1_26_wdata_router_9;design_1_xbar_1_axi_data_fifo_v2_1_24_axic_reg_srl_fifo;design_1_xbar_1_axi_data_fifo_v2_1_24_axic_reg_srl_fifo_13;design_1_xbar_1_axi_data_fifo_v2_1_24_axic_reg_srl_fifo_15;design_1_xbar_1_axi_data_fifo_v2_1_24_axic_reg_srl_fifo_17;design_1_xbar_1_axi_data_fifo_v2_1_24_axic_reg_srl_fifo_19;design_1_xbar_1_axi_data_fifo_v2_1_24_axic_reg_srl_fifo_21;design_1_xbar_1_axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0;design_1_xbar_1_axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1;design_1_xbar_1_axi_data_fifo_v2_1_24_ndeep_srl__parameterized0;design_1_xbar_1_axi_data_fifo_v2_1_24_ndeep_srl__parameterized0_14;design_1_xbar_1_axi_data_fifo_v2_1_24_ndeep_srl__parameterized0_16;design_1_xbar_1_axi_data_fifo_v2_1_24_ndeep_srl__parameterized0_18;design_1_xbar_1_axi_data_fifo_v2_1_24_ndeep_srl__parameterized0_20;design_1_xbar_1_axi_data_fifo_v2_1_24_ndeep_srl__parameterized0_22;design_1_xbar_1_axi_data_fifo_v2_1_24_ndeep_srl__parameterized0_27;design_1_xbar_1_axi_data_fifo_v2_1_24_ndeep_srl__parameterized0_28;design_1_xbar_1_axi_data_fifo_v2_1_24_ndeep_srl__parameterized0_29;design_1_xbar_1_axi_data_fifo_v2_1_24_ndeep_srl__parameterized1;design_1_xbar_1_axi_data_fifo_v2_1_24_ndeep_srl__parameterized1_23;design_1_xbar_1_axi_data_fifo_v2_1_24_ndeep_srl__parameterized1_24;design_1_xbar_1_axi_register_slice_v2_1_25_axi_register_slice;design_1_xbar_1_axi_register_slice_v2_1_25_axi_register_slice_1;design_1_xbar_1_axi_register_slice_v2_1_25_axic_register_slice__parameterized1;design_1_xbar_1_axi_register_slice_v2_1_25_axic_register_slice__parameterized1_25;design_1_xbar_1_axi_register_slice_v2_1_25_axic_register_slice__parameterized2;design_1_xbar_1_axi_register_slice_v2_1_25_axic_register_slice__parameterized2_26;design_1_xbar_1_generic_baseblocks_v2_1_0_mux_enc__parameterized1;glbl;m00_couplers_imp_1R706YB;s00_couplers_imp_7HNO1D;s00_couplers_imp_UYSKKA;s01_couplers_imp_1W60HW0;s02_couplers_imp_8NCF02;s03_couplers_imp_1UQ1PUB;s04_couplers_imp_4T8GAF;s05_couplers_imp_1YHCGIE,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;xilinx_vip,../../../../../final1.gen/sources_1/bd/design_1/ipshared/3007/hdl;../../../../../final1.gen/sources_1/bd/design_1/ipshared/ec67/hdl;D:/vivado/Vivado/2021.2/data/xilinx_vip/include,,,,,
