<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: usart.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('usart_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">usart.h</div></div>
</div><!--header-->
<div class="contents">
<a href="usart_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/**</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * @brief USART definitions for the Qorvo PAC55xx series of microcontrollers</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * @addtogroup PAC55xx_usart USART</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> * @ingroup PAC55xx_defines</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> * @author Kevin Stefanik &lt;kevin@allocor.tech&gt;</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> * LGPL License Terms @ref lgpl_license</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * @date 25 Feb 2020</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> *</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * Definitions in this file come from the PAC55XX Family User Guide Rev 1.23</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> * by Active-Semi dated November 19, 2019. TX and RX hardware buffer sizes</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> * are both 16 bytes.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">/*</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> * This file is part of the libopencm3 project.</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> *</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> * Copyright (C) 2020 Kevin Stefanik &lt;kevin@allocor.tech&gt;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> *</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> * (at your option) any later version.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> *</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"> * This library is distributed in the hope that it will be useful,</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> * GNU Lesser General Public License for more details.</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment"> *</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"> */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#ifndef LIBOPENCM3_PAC55XX_USART_H_</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#define LIBOPENCM3_PAC55XX_USART_H_</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#include &lt;<a class="code" href="pac55xx_2memorymap_8h.html">libopencm3/pac55xx/memorymap.h</a>&gt;</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#include &lt;<a class="code" href="common_8h.html">libopencm3/cm3/common.h</a>&gt;</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"></span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/**@{*/</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"></span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/** @defgroup usart_registers Registers</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">@{*/</span><span class="comment"></span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/** Receive Buffer Register RO, only bits 7:0 used */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="group__usart__registers.html#gab7b22f047c7265cae98ebb558ad2020c">   43</a></span><span class="preprocessor">#define USART_RBR(usart_base)   MMIO32((usart_base) + 0x0000)</span><span class="comment"></span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/** Transmit Holding Register WO, only bits 7:0 used */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="group__usart__registers.html#ga404dc51b6111fbd28041433c255dd452">   45</a></span><span class="preprocessor">#define USART_THR(usart_base)   MMIO32((usart_base) + 0x0004)</span><span class="comment"></span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">/** Divisor Latch Register RW, default 0000 0001h, only bits 15:0 used.*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="group__usart__registers.html#ga5dff09c31aeee7f5381722e020d7cc8d">   47</a></span><span class="preprocessor">#define USART_DLR(usart_base)   MMIO32((usart_base) + 0x0008)</span><span class="comment"></span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">/** Interrupt Enable Register RW, default 0000 0000h */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="group__usart__registers.html#ga943929c56d7cd97289f39a8fcb7549ad">   49</a></span><span class="preprocessor">#define USART_IER(usart_base)   MMIO32((usart_base) + 0x000C)</span><span class="comment"></span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/** Interrupt Identification Register RO, default 0000 0001h */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="group__usart__registers.html#gae852eedebb14bd6fb92f25fe5e43f766">   51</a></span><span class="preprocessor">#define USART_IIR(usart_base)   MMIO32((usart_base) + 0x0010)</span><span class="comment"></span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">/** FIFO Control Register RW, default 0000 0000h */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="group__usart__registers.html#ga0fd36288c245d15ba923a444200d5970">   53</a></span><span class="preprocessor">#define USART_FCR(usart_base)   MMIO32((usart_base) + 0x0014)</span><span class="comment"></span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">/** Line control Register RW, default 0000 0000h */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="group__usart__registers.html#ga1e37b734cae664786a414318bed57b43">   55</a></span><span class="preprocessor">#define USART_LCR(usart_base)   MMIO32((usart_base) + 0x0018)</span><span class="comment"></span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">/** Line Status Register RO, default 0000 0060h */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="group__usart__registers.html#gaba25f4afb264ba2443929fa2dbaa9bf7">   57</a></span><span class="preprocessor">#define USART_LSR(usart_base)   MMIO32((usart_base) + 0x0020)</span><span class="comment"></span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">/** Scratch Pad Register RW, only bits 7:0 used */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="group__usart__registers.html#ga35528f00a6ecda610a8bffd856e10362">   59</a></span><span class="preprocessor">#define USART_SCR(usart_base)   MMIO32((usart_base) + 0x0028)</span><span class="comment"></span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">/** Enhanced Mode Register RW, default 0000 000h */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="group__usart__registers.html#ga88d365594fb0250a5a253244169cf900">   61</a></span><span class="preprocessor">#define USART_EFR(usart_base)   MMIO32((usart_base) + 0x002C)</span><span class="comment"></span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment"></span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">/** @defgroup usart_ier_bits Interrupt Enable Register bits</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">@{*/</span><span class="comment"></span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/** Enable RX line status interrupt */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="group__usart__ier__bits.html#ga6282c30297f20a6ceeb3bdc868c12a92">   67</a></span><span class="preprocessor">#define USART_IER_RLSIE         BIT2</span><span class="comment"></span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">/** Enable the TX Holding Empty interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="group__usart__ier__bits.html#ga915daa2a40d9420bce81ee8d1ac6fd5d">   69</a></span><span class="preprocessor">#define USART_IER_THRIE         BIT1</span><span class="comment"></span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">/** Enable the RX Buffer Register Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="group__usart__ier__bits.html#ga5163ec29031bed7615b51f0fb8c8b697">   71</a></span><span class="preprocessor">#define USART_IER_RBRIE         BIT0</span><span class="comment"></span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"></span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">/** @defgroup usart_iir_bits Interrupt ID Register bits</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">@{*/</span><span class="comment"></span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">/** This bit is active low to indicate an interrupt is pending */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="group__usart__iir__bits.html#ga3a052562cb8b1faef4eeb5c22233ee84">   77</a></span><span class="preprocessor">#define USART_IIR_INTSTATUS     BIT0</span><span class="comment"></span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">/** TX Holding Register Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="group__usart__iir__bits.html#ga7b4792cf51f71a0cf937ce8b8c3d84fc">   79</a></span><span class="preprocessor">#define USART_IIR_TXEMPTY       (0x02)</span><span class="comment"></span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">/** Receive Data Available */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="group__usart__iir__bits.html#ga5877d84fca2eeedb5f798677854c8639">   81</a></span><span class="preprocessor">#define USART_IIR_RXAVAIL       (0x04)</span><span class="comment"></span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">/** Receive Line Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="group__usart__iir__bits.html#gae2331ec76eeeabf665db7c5e18ad2590">   83</a></span><span class="preprocessor">#define USART_IIR_RXLINESTAT    (0x06)</span><span class="comment"></span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">/** Receive FIFO Character Time-out */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="group__usart__iir__bits.html#ga5d2ff6630f685c0d49af0ff64a0a3afe">   85</a></span><span class="preprocessor">#define USART_IIR_RXTIMEOUT     (0x0C)</span><span class="comment"></span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"></span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">/** @defgroup usart_fcr_bits FIFO Control Register bits</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">@{*/</span><span class="comment"></span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">/** Enable both UART RX and TX FIFOs, must be set before writing rest of FCR */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="group__usart__fcr__bits.html#gaa21f606f99fd11dbc5b9025951c846ee">   91</a></span><span class="preprocessor">#define USART_FCR_FIFOEN        BIT0</span><span class="comment"></span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">/** RX FIFO Reset. Write 1 to clear. This bit is self-clearing. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="group__usart__fcr__bits.html#ga7d8b44b7bcf71aef1a299d7576d71d41">   93</a></span><span class="preprocessor">#define USART_FCR_RXFIFORST     BIT1</span><span class="comment"></span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">/** TX FIFO Reset. Write 1 to clear. This bit is self-clearing. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="group__usart__fcr__bits.html#gaeee6666a3acf016467e5fbc7af272825">   95</a></span><span class="preprocessor">#define USART_FCR_TXFIFORST     BIT2</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="group__usart__fcr__bits.html#ga68ea1f5cd9c07b2904ad90ec639a914b">   96</a></span><span class="preprocessor">#define USART_FCR_TXTL_MASK     (3)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="group__usart__fcr__bits.html#gaa4ab017fd6eafdbcfc49ecb5a6fdadeb">   97</a></span><span class="preprocessor">#define USART_FCR_TXTL_SHIFT    4</span><span class="comment"></span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">/** TX Trigger Level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="group__usart__fcr__bits.html#gaff881f0b5bda134042240887a607cc4b">   99</a></span><span class="preprocessor">#define USART_FCR_TXTL(txtl)    (((txtl) &amp; USART_FCR_TXTL_MASK) &lt;&lt; USART_FCR_TXTL_SHIFT)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="group__usart__fcr__bits.html#ga8aee43b5276528e4d9dd9b3905eeb2f2">  100</a></span><span class="preprocessor">#define USART_FCR_RXTL_MASK     (3)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="group__usart__fcr__bits.html#gaac99cdb7768ced8c3ce6fca53adfe4e9">  101</a></span><span class="preprocessor">#define USART_FCR_RXTL_SHIFT    6</span><span class="comment"></span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">/** RX Trigger Level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="group__usart__fcr__bits.html#ga60948983e0f620cc8179efb705da53a2">  103</a></span><span class="preprocessor">#define USART_FCR_RXTL(rxtl)    (((rxtl) &amp; USART_FCR_RXTL_MASK) &lt;&lt; USART_FCR_RXTL_SHIFT)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="group__usart__fcr__bits.html#ga5cf1e2ea95845520e4bb6c931e389b5d">  104</a></span><span class="preprocessor">#define USART_FIFO_TRIG_1CHAR   (0)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="group__usart__fcr__bits.html#ga5b382ce76294cac5a6d11c31c1f56d6c">  105</a></span><span class="preprocessor">#define USART_FIFO_TRIG_4CHAR   (1)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="group__usart__fcr__bits.html#ga1fc60e5eda2783ff0ffe2ff581618352">  106</a></span><span class="preprocessor">#define USART_FIFO_TRIG_8CHAR   (2)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="group__usart__fcr__bits.html#ga997547100313c9b148b5ca28685ba5ef">  107</a></span><span class="preprocessor">#define USART_FIFO_TRIG_14CHAR  (3)</span><span class="comment"></span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"></span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">/** @defgroup usart_lcr_bits Line Control Register bits</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">@{*/</span><span class="comment"></span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">/** LCR:WLS 5-bit character length */</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="group__usart__lcr__bits.html#ga1997cfc9b11f88aa501adbeebc6dd1e3">  113</a></span><span class="preprocessor">#define USART_DATABITS_5        (0)</span><span class="comment"></span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">/** LCR:WLS 6-bit character length */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="group__usart__lcr__bits.html#ga7d07879ea8e69f224ec731e32d4b6392">  115</a></span><span class="preprocessor">#define USART_DATABITS_6        (0x01)</span><span class="comment"></span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">/** LCR:WLS 7-bit character length */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="group__usart__lcr__bits.html#gabbb9db8c747cc4385645873efb224ad1">  117</a></span><span class="preprocessor">#define USART_DATABITS_7        (0x02)</span><span class="comment"></span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">/** LCR:WLS 8-bit character length */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="group__usart__lcr__bits.html#ga045cf4f0785b68b3b7fe4e82f996699d">  119</a></span><span class="preprocessor">#define USART_DATABITS_8        (0x03)</span><span class="comment"></span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">/** LCR:PSEL &amp; LCR:PEN Odd parity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="group__usart__lcr__bits.html#ga513279ad5b951ddfbc6035709b60cd4d">  121</a></span><span class="preprocessor">#define USART_PSELPEN_ODD       (0x01)</span><span class="comment"></span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">/** LCR:PSEL &amp; LCR:PEN Even parity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="group__usart__lcr__bits.html#ga51bcdb8057ba3aca1d32e31e1fc87712">  123</a></span><span class="preprocessor">#define USART_PSELPEN_EVEN      (0x03)</span><span class="comment"></span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">/** LCR:PSEL &amp; LCR:PEN Force 1 stick parity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="group__usart__lcr__bits.html#gaef5a429690f3609891a0608bd12f9114">  125</a></span><span class="preprocessor">#define USART_PSELPEN_FORCE1    (0x05)</span><span class="comment"></span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">/** LCR:PSEL &amp; LCR:PEN Force 0 stick parity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="group__usart__lcr__bits.html#ga066b8ea3703515d6829e9ffd9f8cdda9">  127</a></span><span class="preprocessor">#define USART_PSELPEN_FORCE0    (0x07)</span><span class="comment"></span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">/** LCR:PSEL &amp; LCR:PEN Disable parity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="group__usart__lcr__bits.html#ga4569ab183845329a50b5e4e00a7c3b09">  129</a></span><span class="preprocessor">#define USART_PARITY_DISABLE    (0)</span><span class="comment"></span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">/** LCR:PSEL &amp; LCR:PEN Odd parity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="group__usart__lcr__bits.html#ga184f3e22cb30ea94b797b02e94e774a1">  131</a></span><span class="preprocessor">#define USART_PARITY_ODD        USART_PSELPEN_ODD</span><span class="comment"></span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/** LCR:PSEL &amp; LCR:PEN Even parity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="group__usart__lcr__bits.html#gae7630824c78a39366b7e5b4c55996200">  133</a></span><span class="preprocessor">#define USART_PARITY_EVEN       USART_PSELPEN_EVEN</span><span class="comment"></span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">/** LCR:PSEL &amp; LCR:PEN Force 1 stick parity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="group__usart__lcr__bits.html#gaaa8334a53a58361090fcdf1a0815a06b">  135</a></span><span class="preprocessor">#define USART_PARITY_FORCE1     USART_PSELPEN_FORCE1</span><span class="comment"></span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">/** LCR:PSEL &amp; LCR:PEN Force 0 stick parity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="group__usart__lcr__bits.html#ga74e9b5e7cbfcba67ef536e9ab4e55526">  137</a></span><span class="preprocessor">#define USART_PARITY_FORCE0     USART_PSELPEN_FORCE0</span><span class="comment"></span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">/** LCR:SBS Use 1 stop bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="group__usart__lcr__bits.html#ga82aae3118e9cd59bb270c028e21c23b4">  139</a></span><span class="preprocessor">#define USART_STOPBITS_1        (0)</span><span class="comment"></span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/** LCR:SBS Use 1.5 stop bit when databits is 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="group__usart__lcr__bits.html#ga801ea135499d893f584d1d1f0969a671">  141</a></span><span class="preprocessor">#define USART_STOPBITS_1P5      USART_LCR_SBS</span><span class="comment"></span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">/** LCR:SBS Use 2 stop bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="group__usart__lcr__bits.html#gaf8d022e62f55ceb7b5e03eea336b5c45">  143</a></span><span class="preprocessor">#define USART_STOPBITS_2        USART_LCR_SBS</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="group__usart__lcr__bits.html#ga955c68111b3bf3eabf22529d4b8024ab">  144</a></span><span class="preprocessor">#define USART_LCR_WLS_MASK      (3)</span><span class="comment"></span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">/** Word length select: 5-8 databits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="group__usart__lcr__bits.html#ga8305d76bf162ce7fc8552ba4d5193b47">  146</a></span><span class="preprocessor">#define USART_LCR_WLS(wls)      ((wls) &amp; USART_LCR_WLS_MASK)</span><span class="comment"></span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">/** Set LCR:SBS for 1.5 or 2 stop bits, Clear for 1 stop bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="group__usart__lcr__bits.html#ga2e9c699bd2eea0dcc6b5ea670f7dba16">  148</a></span><span class="preprocessor">#define USART_LCR_SBS           BIT2</span><span class="comment"></span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">/** Enable parity checking */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="group__usart__lcr__bits.html#ga7722e92fdedb8c88a3250af0a72411c1">  150</a></span><span class="preprocessor">#define USART_LCR_PEN           BIT3</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="group__usart__lcr__bits.html#gad24b53d2116b96a6c7732197a5bc7323">  151</a></span><span class="preprocessor">#define USART_LCR_PSELPEN_MASK  (7)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="group__usart__lcr__bits.html#gaad386ff6d1e5c2a8bf67dcb52ce67988">  152</a></span><span class="preprocessor">#define USART_LCR_PSELPEN_SHIFT 3</span><span class="comment"></span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">/** LCR:PSEL and LCR:PEN control parity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="group__usart__lcr__bits.html#ga886bf5da81575947d94c3682a36e9085">  154</a></span><span class="preprocessor">#define USART_LCR_PSELPEN(psel) (((psel) &amp; USART_LCR_PSELPEN_MASK) &lt;&lt; USART_LCR_PSELPEN_SHIFT)</span><span class="comment"></span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">/** Break Control: Enabling this bit forces TX to logic 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="group__usart__lcr__bits.html#ga25f33ac7b59501772cf762073e0cc49a">  156</a></span><span class="preprocessor">#define USART_LCR_BCON          BIT6</span><span class="comment"></span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"></span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">/** @defgroup usart_lsr_bits Line Status Register bits</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">@{*/</span><span class="comment"></span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">/** Receiver Data Ready */</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="group__usart__lsr__bits.html#ga9cd28584f4bf3acbbbb22687623a7f6b">  162</a></span><span class="preprocessor">#define USART_LSR_RDR           BIT0</span><span class="comment"></span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">/** Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="group__usart__lsr__bits.html#gaeca58aa7713ed8e6cc36ea620a8a54fb">  164</a></span><span class="preprocessor">#define USART_LSR_OE            BIT1</span><span class="comment"></span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">/** Parity Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="group__usart__lsr__bits.html#gaeb0e377497861a764d972572c937d7bf">  166</a></span><span class="preprocessor">#define USART_LSR_PE            BIT2</span><span class="comment"></span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">/** Framing Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="group__usart__lsr__bits.html#ga9f6d68d298b9919bf81d9dd765b6afe2">  168</a></span><span class="preprocessor">#define USART_LSR_FE            BIT3</span><span class="comment"></span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">/** Break Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="group__usart__lsr__bits.html#ga3294b5e0dc92c4d0c7f14f8becfaffd2">  170</a></span><span class="preprocessor">#define USART_LSR_BI            BIT4</span><span class="comment"></span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">/** Transmitter Holding Register Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="group__usart__lsr__bits.html#ga81f9413fa8a49f48eb908a8684d5c6ba">  172</a></span><span class="preprocessor">#define USART_LSR_THRE          BIT5</span><span class="comment"></span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">/** Transmitter Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="group__usart__lsr__bits.html#gafa304a43809e77e13e6d3fa2e7ad07f6">  174</a></span><span class="preprocessor">#define USART_LSR_TEMT          BIT6</span><span class="comment"></span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">/** Error in RX FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="group__usart__lsr__bits.html#ga3cf8afe8d895f292d5d1b450fad935b0">  176</a></span><span class="preprocessor">#define USART_LSR_RXFE          BIT7</span><span class="comment"></span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"></span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">/** TX FIFO depth */</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="group__PAC55xx__usart.html#ga31b6c2267002b9639dee9d19d4dd26d2">  180</a></span><span class="preprocessor">#define USART_TX_FIFO_DEPTH     (16)</span><span class="comment"></span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">/** RX FIFO depth */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="group__PAC55xx__usart.html#ga355bbe9b911405ab0f59d6abaca136d5">  182</a></span><span class="preprocessor">#define USART_RX_FIFO_DETPH     (16)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"></span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">/** Enable Enhanced Mode to use TX and RX FIFO trigger level interrupts */</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="group__PAC55xx__usart.html#gadc09b4ab20296f60c617574a3efcaf7e">  185</a></span><span class="preprocessor">#define USART_EFR_ENMODE        BIT4</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"></span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">/**@}*/</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><a class="code hl_define" href="common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>uint32_t <a class="code hl_function" href="group__usart__api.html#ga716a42b3192c7cd1fd4b587d508e6ce6">usart_set_baudrate</a>(uint32_t usart, uint32_t baud);</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__usart__api.html#ga74df6855f061c7aa60ace3bdc65b89df">usart_configure_lcr</a>(uint32_t usart, uint8_t data_bits, uint8_t stop_bits,</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>                                uint8_t parity);</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__usart__api.html#gaaf61a303e5b35621206fda8ddc2a5e91">usart_break_enable</a>(uint32_t usart);</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__usart__api.html#gad6b0540a41f8ef65c7633499330aa361">usart_break_disable</a>(uint32_t usart);</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__usart__api.html#ga40da3179aeaf18c9dbc28fc9a1bf531c">usart_enhanced_enable</a>(uint32_t usart);</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__usart__api.html#gac8be8f7f20360c0601097d07bdf4e578">usart_enhanced_disable</a>(uint32_t usart);</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__usart__api.html#ga40291714a88d5dbefaf80decaf34c453">usart_set_fifo_depth</a>(uint32_t usart, uint8_t tx_depth, uint8_t rx_depth);</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__usart__api.html#ga736a880afb2be864871b2836657831e9">usart_send</a>(uint32_t usart, uint8_t data);</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>uint8_t <a class="code hl_function" href="group__usart__api.html#ga28330e1568029bd30aefe59554f3d6ea">usart_recv</a>(uint32_t usart);</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__usart__api.html#ga910b36a1d17590e9a12ab87c61275437">usart_enable_rx_interrupt</a>(uint32_t usart);</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__usart__api.html#ga709361bc6862187f53a4673508e10178">usart_disable_rx_interrupt</a>(uint32_t usart);</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__usart__api.html#ga2b2b2b838e5bef63e2ae0c6b3e98684b">usart_enable_tx_interrupt</a>(uint32_t usart);</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__usart__api.html#gae201b528891b97d83a92df7b9c18b2ae">usart_disable_tx_interrupt</a>(uint32_t usart);</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__usart__api.html#ga151ac3a027f45b8923262bb3fb6ae1fe">usart_enable_rls_interrupt</a>(uint32_t usart);</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__usart__api.html#gac41093e680b720bfdab3876a7948d74e">usart_disable_rls_interrupt</a>(uint32_t usart);</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__usart__api.html#ga16db74e2442dc5c7c08049f8a409e6ca">usart_fifo_enable</a>(uint32_t usart);</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__usart__api.html#gaa96c2ad992693c171887f765e45d2891">usart_fifo_disable</a>(uint32_t usart);</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__usart__api.html#ga6652de223c2e14531e8e48fffa6f198f">usart_clear_tx_fifo</a>(uint32_t usart);</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__usart__api.html#ga8b32f00477051c244429ba46fef97668">usart_clear_rx_fifo</a>(uint32_t usart);</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><a class="code hl_define" href="common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">#endif </span><span class="comment">/* LIBOPENCM3_PAC55XX_USART_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acommon_8h_html"><div class="ttname"><a href="common_8h.html">common.h</a></div></div>
<div class="ttc" id="acommon_8h_html_a67019e6c1b6d267f6f85fbb577f0f286"><div class="ttname"><a href="common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div><div class="ttdeci">#define END_DECLS</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00034">common.h:34</a></div></div>
<div class="ttc" id="acommon_8h_html_acd011fce71bdd0f1884aa638d921487a"><div class="ttname"><a href="common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div><div class="ttdeci">#define BEGIN_DECLS</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00033">common.h:33</a></div></div>
<div class="ttc" id="agroup__usart__api_html_ga151ac3a027f45b8923262bb3fb6ae1fe"><div class="ttname"><a href="group__usart__api.html#ga151ac3a027f45b8923262bb3fb6ae1fe">usart_enable_rls_interrupt</a></div><div class="ttdeci">void usart_enable_rls_interrupt(uint32_t usart)</div><div class="ttdoc">Enable RX Line Status Interrupt Enable the RX Line Status interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="usart_8c_source.html#l00172">usart.c:172</a></div></div>
<div class="ttc" id="agroup__usart__api_html_ga16db74e2442dc5c7c08049f8a409e6ca"><div class="ttname"><a href="group__usart__api.html#ga16db74e2442dc5c7c08049f8a409e6ca">usart_fifo_enable</a></div><div class="ttdeci">void usart_fifo_enable(uint32_t usart)</div><div class="ttdoc">Enable FIFOs Enable both TX and RX FIFOs.</div><div class="ttdef"><b>Definition:</b> <a href="usart_8c_source.html#l00098">usart.c:98</a></div></div>
<div class="ttc" id="agroup__usart__api_html_ga28330e1568029bd30aefe59554f3d6ea"><div class="ttname"><a href="group__usart__api.html#ga28330e1568029bd30aefe59554f3d6ea">usart_recv</a></div><div class="ttdeci">uint8_t usart_recv(uint32_t usart)</div><div class="ttdoc">Read byte from the RX FIFO.</div><div class="ttdef"><b>Definition:</b> <a href="usart_8c_source.html#l00132">usart.c:132</a></div></div>
<div class="ttc" id="agroup__usart__api_html_ga2b2b2b838e5bef63e2ae0c6b3e98684b"><div class="ttname"><a href="group__usart__api.html#ga2b2b2b838e5bef63e2ae0c6b3e98684b">usart_enable_tx_interrupt</a></div><div class="ttdeci">void usart_enable_tx_interrupt(uint32_t usart)</div><div class="ttdoc">Enable TX Interrupt Enable the TX Holding Register Empty interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="usart_8c_source.html#l00156">usart.c:156</a></div></div>
<div class="ttc" id="agroup__usart__api_html_ga40291714a88d5dbefaf80decaf34c453"><div class="ttname"><a href="group__usart__api.html#ga40291714a88d5dbefaf80decaf34c453">usart_set_fifo_depth</a></div><div class="ttdeci">void usart_set_fifo_depth(uint32_t usart, uint8_t tx_depth, uint8_t rx_depth)</div><div class="ttdoc">Set the TX and RX FIFO depth.</div><div class="ttdef"><b>Definition:</b> <a href="usart_8c_source.html#l00115">usart.c:115</a></div></div>
<div class="ttc" id="agroup__usart__api_html_ga40da3179aeaf18c9dbc28fc9a1bf531c"><div class="ttname"><a href="group__usart__api.html#ga40da3179aeaf18c9dbc28fc9a1bf531c">usart_enhanced_enable</a></div><div class="ttdeci">void usart_enhanced_enable(uint32_t usart)</div><div class="ttdoc">Enable Enhanced Mode Enable enhanced mode to generate interrupts when FIFO thresholds in FCR are reac...</div><div class="ttdef"><b>Definition:</b> <a href="usart_8c_source.html#l00082">usart.c:82</a></div></div>
<div class="ttc" id="agroup__usart__api_html_ga6652de223c2e14531e8e48fffa6f198f"><div class="ttname"><a href="group__usart__api.html#ga6652de223c2e14531e8e48fffa6f198f">usart_clear_tx_fifo</a></div><div class="ttdeci">void usart_clear_tx_fifo(uint32_t usart)</div><div class="ttdoc">Clear the TX FIFO Clears the TX FIFO.</div><div class="ttdef"><b>Definition:</b> <a href="usart_8c_source.html#l00188">usart.c:188</a></div></div>
<div class="ttc" id="agroup__usart__api_html_ga709361bc6862187f53a4673508e10178"><div class="ttname"><a href="group__usart__api.html#ga709361bc6862187f53a4673508e10178">usart_disable_rx_interrupt</a></div><div class="ttdeci">void usart_disable_rx_interrupt(uint32_t usart)</div><div class="ttdoc">Disable RX Interrupts Disable both the Receive Data Available and Character Timeout interrupts.</div><div class="ttdef"><b>Definition:</b> <a href="usart_8c_source.html#l00148">usart.c:148</a></div></div>
<div class="ttc" id="agroup__usart__api_html_ga716a42b3192c7cd1fd4b587d508e6ce6"><div class="ttname"><a href="group__usart__api.html#ga716a42b3192c7cd1fd4b587d508e6ce6">usart_set_baudrate</a></div><div class="ttdeci">uint32_t usart_set_baudrate(uint32_t usart, uint32_t baud)</div><div class="ttdoc">USART Set Baudrate The baud rate is computed assuming a peripheral clock of 150MHz.</div><div class="ttdef"><b>Definition:</b> <a href="usart_8c_source.html#l00039">usart.c:39</a></div></div>
<div class="ttc" id="agroup__usart__api_html_ga736a880afb2be864871b2836657831e9"><div class="ttname"><a href="group__usart__api.html#ga736a880afb2be864871b2836657831e9">usart_send</a></div><div class="ttdeci">void usart_send(uint32_t usart, uint8_t data)</div><div class="ttdoc">Write byte to TX FIFO.</div><div class="ttdef"><b>Definition:</b> <a href="usart_8c_source.html#l00124">usart.c:124</a></div></div>
<div class="ttc" id="agroup__usart__api_html_ga74df6855f061c7aa60ace3bdc65b89df"><div class="ttname"><a href="group__usart__api.html#ga74df6855f061c7aa60ace3bdc65b89df">usart_configure_lcr</a></div><div class="ttdeci">void usart_configure_lcr(uint32_t usart, uint8_t data_bits, uint8_t stop_bits, uint8_t parity)</div><div class="ttdoc">USART Configure Line Control Register This register sets the data bits, stop bits,...</div><div class="ttdef"><b>Definition:</b> <a href="usart_8c_source.html#l00055">usart.c:55</a></div></div>
<div class="ttc" id="agroup__usart__api_html_ga8b32f00477051c244429ba46fef97668"><div class="ttname"><a href="group__usart__api.html#ga8b32f00477051c244429ba46fef97668">usart_clear_rx_fifo</a></div><div class="ttdeci">void usart_clear_rx_fifo(uint32_t usart)</div><div class="ttdoc">Clear the RX FIFO Clears the RX FIFO.</div><div class="ttdef"><b>Definition:</b> <a href="usart_8c_source.html#l00196">usart.c:196</a></div></div>
<div class="ttc" id="agroup__usart__api_html_ga910b36a1d17590e9a12ab87c61275437"><div class="ttname"><a href="group__usart__api.html#ga910b36a1d17590e9a12ab87c61275437">usart_enable_rx_interrupt</a></div><div class="ttdeci">void usart_enable_rx_interrupt(uint32_t usart)</div><div class="ttdoc">Enable RX Interrupts Enable both the Receive Data Available and Character Timeout interrupts.</div><div class="ttdef"><b>Definition:</b> <a href="usart_8c_source.html#l00140">usart.c:140</a></div></div>
<div class="ttc" id="agroup__usart__api_html_gaa96c2ad992693c171887f765e45d2891"><div class="ttname"><a href="group__usart__api.html#gaa96c2ad992693c171887f765e45d2891">usart_fifo_disable</a></div><div class="ttdeci">void usart_fifo_disable(uint32_t usart)</div><div class="ttdoc">Disable FIFOs Disable both TX and RX FIFOs.</div><div class="ttdef"><b>Definition:</b> <a href="usart_8c_source.html#l00106">usart.c:106</a></div></div>
<div class="ttc" id="agroup__usart__api_html_gaaf61a303e5b35621206fda8ddc2a5e91"><div class="ttname"><a href="group__usart__api.html#gaaf61a303e5b35621206fda8ddc2a5e91">usart_break_enable</a></div><div class="ttdeci">void usart_break_enable(uint32_t usart)</div><div class="ttdoc">Enable Break Control Enables break control bit that forces TX pin to logic low.</div><div class="ttdef"><b>Definition:</b> <a href="usart_8c_source.html#l00066">usart.c:66</a></div></div>
<div class="ttc" id="agroup__usart__api_html_gac41093e680b720bfdab3876a7948d74e"><div class="ttname"><a href="group__usart__api.html#gac41093e680b720bfdab3876a7948d74e">usart_disable_rls_interrupt</a></div><div class="ttdeci">void usart_disable_rls_interrupt(uint32_t usart)</div><div class="ttdoc">Disable RX Line Status Interrupt Disable the RX Line Status interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="usart_8c_source.html#l00180">usart.c:180</a></div></div>
<div class="ttc" id="agroup__usart__api_html_gac8be8f7f20360c0601097d07bdf4e578"><div class="ttname"><a href="group__usart__api.html#gac8be8f7f20360c0601097d07bdf4e578">usart_enhanced_disable</a></div><div class="ttdeci">void usart_enhanced_disable(uint32_t usart)</div><div class="ttdoc">Disable Enhanced Mode Disable enhanced mode to generate interrupts when FIFO thresholds in FCR are re...</div><div class="ttdef"><b>Definition:</b> <a href="usart_8c_source.html#l00090">usart.c:90</a></div></div>
<div class="ttc" id="agroup__usart__api_html_gad6b0540a41f8ef65c7633499330aa361"><div class="ttname"><a href="group__usart__api.html#gad6b0540a41f8ef65c7633499330aa361">usart_break_disable</a></div><div class="ttdeci">void usart_break_disable(uint32_t usart)</div><div class="ttdoc">Disable Break Control Disables break control bit that forces TX pin to logic low.</div><div class="ttdef"><b>Definition:</b> <a href="usart_8c_source.html#l00074">usart.c:74</a></div></div>
<div class="ttc" id="agroup__usart__api_html_gae201b528891b97d83a92df7b9c18b2ae"><div class="ttname"><a href="group__usart__api.html#gae201b528891b97d83a92df7b9c18b2ae">usart_disable_tx_interrupt</a></div><div class="ttdeci">void usart_disable_tx_interrupt(uint32_t usart)</div><div class="ttdoc">Disable TX Interrupt Disable the TX Holding Register Empty interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="usart_8c_source.html#l00164">usart.c:164</a></div></div>
<div class="ttc" id="apac55xx_2memorymap_8h_html"><div class="ttname"><a href="pac55xx_2memorymap_8h.html">memorymap.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_86fe0996b7ca055fd6fffb1bf7ab9fe6.html">pac55xx</a></li><li class="navelem"><a class="el" href="usart_8h.html">usart.h</a></li>
    <li class="footer">Generated on Tue Mar 7 2023 16:13:13 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
