{
  "DESIGN_NAME": "top",
  "VERILOG_FILES": ["dir::top.v"],
  "CLOCK_PERIOD": 25,
  "CLOCK_PORT": "clk",
  "CLOCK_NET": "clk",
  "DESIGN_IS_CORE": "true",
  "FP_PDN_CORE_RING": "true"
}