AR register_file behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/register_file.vhd sub00/vhpl01 1507773693
EN data_memory NULL /home/vishal/xilinx/MIPS_32_bit_first_design/data_memory.vhd sub00/vhpl04 1507783770
EN instruction_memory NULL /home/vishal/xilinx/MIPS_32_bit_first_design/Instruction_memory.vhd sub00/vhpl02 1507783704
AR mul4 behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/mul4.vhd sub00/vhpl09 1507784306
AR alu_adder behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/alu_adder.vhd sub00/vhpl11 1507784532
EN muxwsignal NULL /home/vishal/xilinx/MIPS_32_bit_first_design/muxWsignal.vhd sub00/vhpl12 1507784734
EN mux2data NULL /home/vishal/xilinx/MIPS_32_bit_first_design/mux_1.vhd sub00/vhpl06 1507783778
EN alu1bit NULL /home/vishal/xilinx/MIPS_32_bit_first_design/alu1bit.vhd sub00/vhpl14 1507885753
AR alu_main behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/alu_main.vhd sub00/vhpl17 1507885955
AR mux2data behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/mux_1.vhd sub00/vhpl07 1507783779
AR alu1bit behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/alu1bit.vhd sub00/vhpl15 1507885754
AR data_memory behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/data_memory.vhd sub00/vhpl05 1507783771
EN alu_adder NULL /home/vishal/xilinx/MIPS_32_bit_first_design/alu_adder.vhd sub00/vhpl10 1507784531
EN register_file NULL /home/vishal/xilinx/MIPS_32_bit_first_design/register_file.vhd sub00/vhpl00 1507773692
AR muxwsignal behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/muxWsignal.vhd sub00/vhpl13 1507784735
EN mul4 NULL /home/vishal/xilinx/MIPS_32_bit_first_design/mul4.vhd sub00/vhpl08 1507784305
AR instruction_memory behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/Instruction_memory.vhd sub00/vhpl03 1507783705
EN alu_main NULL /home/vishal/xilinx/MIPS_32_bit_first_design/alu_main.vhd sub00/vhpl16 1507885954
