Figure 5.3: a) NPN transistor biased for operation and b) voltage levels developed within
the biased semiconductor.