Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sr_latch_and_flipflop_behav xil_defaultlib.tb_sr_latch_and_flipflop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/anand/Documents/PROG_FILES/MY_VERILOG_CODES/sr_latch_ff/sr_latch_ff.srcs/sources_1/new/sr_latch_and_flipflop.v" Line 4. Module sr_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anand/Documents/PROG_FILES/MY_VERILOG_CODES/sr_latch_ff/sr_latch_ff.srcs/sources_1/new/sr_latch_and_flipflop.v" Line 18. Module sr_flipflop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anand/Documents/PROG_FILES/MY_VERILOG_CODES/sr_latch_ff/sr_latch_ff.srcs/sources_1/new/sr_latch_and_flipflop.v" Line 4. Module sr_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anand/Documents/PROG_FILES/MY_VERILOG_CODES/sr_latch_ff/sr_latch_ff.srcs/sources_1/new/sr_latch_and_flipflop.v" Line 18. Module sr_flipflop doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_latch
Compiling module xil_defaultlib.sr_flipflop
Compiling module xil_defaultlib.tb_sr_latch_and_flipflop
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sr_latch_and_flipflop_behav
