// Seed: 384250462
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    input reg id_1,
    input id_2,
    output logic id_3,
    input logic id_4,
    output id_5,
    output logic id_6,
    input id_7,
    input logic id_8,
    input id_9,
    input id_10,
    output logic id_11,
    input id_12,
    output id_13,
    output reg id_14,
    output reg id_15
);
  defparam id_16.id_17 = id_7;
  always @(posedge "")
    if (1) id_14 <= id_17;
    else id_15 <= #id_8 id_1;
endmodule
