\hypertarget{sim-full_8c}{}\doxysection{sysdeps/powerpc/nofpu/sim-\/full.c File Reference}
\label{sim-full_8c}\index{sysdeps/powerpc/nofpu/sim-\/full.c@{sysdeps/powerpc/nofpu/sim-\/full.c}}
{\ttfamily \#include $<$signal.\+h$>$}\newline
{\ttfamily \#include \char`\"{}soft-\/fp.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}soft-\/supp.\+h\char`\"{}}\newline
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+thread \mbox{\hyperlink{tst-efgcvt_8c_ac16130087a6e16522b07fb091dc1ad62}{int}} \+\_\+\+\_\+sim\+\_\+exceptions\+\_\+thread \mbox{\hyperlink{sim-full_8c_a843414ecbd2ed807ea1d68ffa2905405}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}} ((nocommon))
\item 
\mbox{\hyperlink{sim-full_8c_af968dbcee856dcd9993e9572210581f0}{libc\+\_\+hidden\+\_\+data\+\_\+def}} (\+\_\+\+\_\+sim\+\_\+exceptions\+\_\+thread)
\item 
\mbox{\hyperlink{sim-full_8c_a483f73072a06d930527eb0d263d67b3a}{libc\+\_\+hidden\+\_\+data\+\_\+def}} (\mbox{\hyperlink{sim-full_8c_ae2ad4975a95b2b5d87d834fbf93325f8}{\+\_\+\+\_\+sim\+\_\+disabled\+\_\+exceptions\+\_\+thread}})
\item 
\mbox{\hyperlink{sim-full_8c_a74e9635fef7f8a781832ef986d8dbb17}{libc\+\_\+hidden\+\_\+data\+\_\+def}} (\+\_\+\+\_\+sim\+\_\+round\+\_\+mode\+\_\+thread)
\item 
\mbox{\hyperlink{malloc_8c_a06f4a6c60c1cacd41e9a961c91348e88}{void}} \mbox{\hyperlink{sim-full_8c_a0cbe74deda130f4de645188f5bd07e32}{\+\_\+\+\_\+simulate\+\_\+exceptions}} (\mbox{\hyperlink{tst-efgcvt_8c_ac16130087a6e16522b07fb091dc1ad62}{int}} \mbox{\hyperlink{test-float-libmvec-sincosf-main_8c_a730933e849731648c69ca0f5bfd3f996}{x}})
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+thread \mbox{\hyperlink{tst-efgcvt_8c_ac16130087a6e16522b07fb091dc1ad62}{int}} \mbox{\hyperlink{sim-full_8c_ae2ad4975a95b2b5d87d834fbf93325f8}{\+\_\+\+\_\+sim\+\_\+disabled\+\_\+exceptions\+\_\+thread}} = 0xffffffff
\end{DoxyCompactItemize}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{sim-full_8c_a843414ecbd2ed807ea1d68ffa2905405}\label{sim-full_8c_a843414ecbd2ed807ea1d68ffa2905405}} 
\index{sim-\/full.c@{sim-\/full.c}!\_\_attribute\_\_@{\_\_attribute\_\_}}
\index{\_\_attribute\_\_@{\_\_attribute\_\_}!sim-\/full.c@{sim-\/full.c}}
\doxysubsubsection{\texorpdfstring{\_\_attribute\_\_()}{\_\_attribute\_\_()}}
{\footnotesize\ttfamily \+\_\+\+\_\+thread \mbox{\hyperlink{tst-efgcvt_8c_ac16130087a6e16522b07fb091dc1ad62}{int}} \+\_\+\+\_\+sim\+\_\+exceptions\+\_\+thread \mbox{\hyperlink{struct____attribute____}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}} (\begin{DoxyParamCaption}\item[{(nocommon)}]{ }\end{DoxyParamCaption})}

\mbox{\Hypertarget{sim-full_8c_a0cbe74deda130f4de645188f5bd07e32}\label{sim-full_8c_a0cbe74deda130f4de645188f5bd07e32}} 
\index{sim-\/full.c@{sim-\/full.c}!\_\_simulate\_exceptions@{\_\_simulate\_exceptions}}
\index{\_\_simulate\_exceptions@{\_\_simulate\_exceptions}!sim-\/full.c@{sim-\/full.c}}
\doxysubsubsection{\texorpdfstring{\_\_simulate\_exceptions()}{\_\_simulate\_exceptions()}}
{\footnotesize\ttfamily \mbox{\hyperlink{malloc_8c_a06f4a6c60c1cacd41e9a961c91348e88}{void}} \+\_\+\+\_\+simulate\+\_\+exceptions (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{tst-efgcvt_8c_ac16130087a6e16522b07fb091dc1ad62}{int}}}]{x }\end{DoxyParamCaption})}

\mbox{\Hypertarget{sim-full_8c_a483f73072a06d930527eb0d263d67b3a}\label{sim-full_8c_a483f73072a06d930527eb0d263d67b3a}} 
\index{sim-\/full.c@{sim-\/full.c}!libc\_hidden\_data\_def@{libc\_hidden\_data\_def}}
\index{libc\_hidden\_data\_def@{libc\_hidden\_data\_def}!sim-\/full.c@{sim-\/full.c}}
\doxysubsubsection{\texorpdfstring{libc\_hidden\_data\_def()}{libc\_hidden\_data\_def()}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily libc\+\_\+hidden\+\_\+data\+\_\+def (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{sim-full_8c_ae2ad4975a95b2b5d87d834fbf93325f8}{\+\_\+\+\_\+sim\+\_\+disabled\+\_\+exceptions\+\_\+thread}}}]{ }\end{DoxyParamCaption})}

\mbox{\Hypertarget{sim-full_8c_af968dbcee856dcd9993e9572210581f0}\label{sim-full_8c_af968dbcee856dcd9993e9572210581f0}} 
\index{sim-\/full.c@{sim-\/full.c}!libc\_hidden\_data\_def@{libc\_hidden\_data\_def}}
\index{libc\_hidden\_data\_def@{libc\_hidden\_data\_def}!sim-\/full.c@{sim-\/full.c}}
\doxysubsubsection{\texorpdfstring{libc\_hidden\_data\_def()}{libc\_hidden\_data\_def()}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily libc\+\_\+hidden\+\_\+data\+\_\+def (\begin{DoxyParamCaption}\item[{\+\_\+\+\_\+sim\+\_\+exceptions\+\_\+thread}]{ }\end{DoxyParamCaption})}

\mbox{\Hypertarget{sim-full_8c_a74e9635fef7f8a781832ef986d8dbb17}\label{sim-full_8c_a74e9635fef7f8a781832ef986d8dbb17}} 
\index{sim-\/full.c@{sim-\/full.c}!libc\_hidden\_data\_def@{libc\_hidden\_data\_def}}
\index{libc\_hidden\_data\_def@{libc\_hidden\_data\_def}!sim-\/full.c@{sim-\/full.c}}
\doxysubsubsection{\texorpdfstring{libc\_hidden\_data\_def()}{libc\_hidden\_data\_def()}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily libc\+\_\+hidden\+\_\+data\+\_\+def (\begin{DoxyParamCaption}\item[{\+\_\+\+\_\+sim\+\_\+round\+\_\+mode\+\_\+thread}]{ }\end{DoxyParamCaption})}



\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{sim-full_8c_ae2ad4975a95b2b5d87d834fbf93325f8}\label{sim-full_8c_ae2ad4975a95b2b5d87d834fbf93325f8}} 
\index{sim-\/full.c@{sim-\/full.c}!\_\_sim\_disabled\_exceptions\_thread@{\_\_sim\_disabled\_exceptions\_thread}}
\index{\_\_sim\_disabled\_exceptions\_thread@{\_\_sim\_disabled\_exceptions\_thread}!sim-\/full.c@{sim-\/full.c}}
\doxysubsubsection{\texorpdfstring{\_\_sim\_disabled\_exceptions\_thread}{\_\_sim\_disabled\_exceptions\_thread}}
{\footnotesize\ttfamily \+\_\+\+\_\+thread \mbox{\hyperlink{tst-efgcvt_8c_ac16130087a6e16522b07fb091dc1ad62}{int}} \+\_\+\+\_\+sim\+\_\+disabled\+\_\+exceptions\+\_\+thread = 0xffffffff}

