make: Nothing to be done for `gen_mk_files'.
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_general_call.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_general_call.c
[Info] Collecting object file master_general_call.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/slave_tx.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/slave_tx.c
[Info] Collecting object file slave_tx.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_dma.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_dma.c
[Info] Collecting object file master_tx_dma.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/srst_check.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/srst_check.c
[Info] Collecting object file srst_check.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/exception_handlers.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/exception_handlers.c
[Info] Collecting object file exception_handlers.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/main.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/main.c
[Info] Collecting object file main.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/renesas_slave_rx_sdbs.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/renesas_slave_rx_sdbs.c
[Info] Collecting object file renesas_slave_rx_sdbs.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/renesas_slave_rx_fna.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/renesas_slave_rx_fna.c
[Info] Collecting object file renesas_slave_rx_fna.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/renesas_slave_tx.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/renesas_slave_tx.c
[Info] Collecting object file renesas_slave_tx.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/slave_rx_dma.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/slave_rx_dma.c
[Info] Collecting object file slave_rx_dma.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/renesas_slave_rx_fna_sdbs.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/renesas_slave_rx_fna_sdbs.c
[Info] Collecting object file renesas_slave_rx_fna_sdbs.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_rx_dma.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_rx_dma.c
[Info] Collecting object file master_rx_dma.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_send_start_byte.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_send_start_byte.c
[Info] Collecting object file master_send_start_byte.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /home/u/haule2/tools/armcpl/v2.2.4/retarget.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /home/u/haule2/tools/armcpl/v2.2.4/retarget.c
[Info] Collecting object file retarget.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/interrupt_check.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/interrupt_check.c
[Info] Collecting object file interrupt_check.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx.c
[Info] Collecting object file master_tx.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_dma_continuous.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_dma_continuous.c
[Info] Collecting object file master_tx_dma_continuous.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/pad_check.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/pad_check.c
[Info] Collecting object file pad_check.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/slave_rx.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/slave_rx.c
[Info] Collecting object file slave_rx.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/renesas_slave_rx_delay.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/renesas_slave_rx_delay.c
[Info] Collecting object file renesas_slave_rx_delay.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/drivers/sim_utils.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/drivers/sim_utils.c
[Info] Collecting object file sim_utils.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_arbitration_lost.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_arbitration_lost.c
[Info] Collecting object file master_arbitration_lost.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_rpt_master_rx.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_rpt_master_rx.c
[Info] Collecting object file master_tx_rpt_master_rx.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_fsb.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_fsb.c
[Info] Collecting object file master_tx_fsb.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/slave_nack_addr.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/slave_nack_addr.c
[Info] Collecting object file slave_nack_addr.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/reg_check.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/reg_check.c
[Info] Collecting object file reg_check.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/renesas_slave_tx_delay.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/renesas_slave_tx_delay.c
[Info] Collecting object file renesas_slave_tx_delay.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/slave_tx_dma.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/slave_tx_dma.c
[Info] Collecting object file slave_tx_dma.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/drivers/i2c.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/drivers/i2c.c
[Info] Collecting object file i2c.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_rx_dma_continuous.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_rx_dma_continuous.c
[Info] Collecting object file master_rx_dma_continuous.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/slave_general_call.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/slave_general_call.c
[Info] Collecting object file slave_general_call.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/slave_rx_fna.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/slave_rx_fna.c
[Info] Collecting object file slave_rx_fna.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/drivers/i2c_utils.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/drivers/i2c_utils.c
[Info] Collecting object file i2c_utils.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/drivers/dmac.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/drivers/dmac.c
[Info] Collecting object file dmac.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/slave_tx_delay.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/slave_tx_delay.c
[Info] Collecting object file slave_tx_delay.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/renesas_slave_rx_fna_delay.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/renesas_slave_rx_fna_delay.c
[Info] Collecting object file renesas_slave_rx_fna_delay.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/mstp_check.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/mstp_check.c
[Info] Collecting object file mstp_check.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/renesas_slave_rx.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/renesas_slave_rx.c
[Info] Collecting object file renesas_slave_rx.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/ddr_init.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/ddr_init.c
[Info] Collecting object file ddr_init.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/drivers/pfc.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/drivers/pfc.c
[Info] Collecting object file pfc.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/drivers/gic.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/drivers/gic.c
[Info] Collecting object file gic.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/drivers/cpg.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/drivers/cpg.c
[Info] Collecting object file cpg.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_rx.c...
armclang --verbose -mlittle-endian -c -O1 --target=aarch64-arm-non-eabi -mcpu=cortex-a75 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH64 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_rx.c
[Info] Collecting object file master_rx.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/vectors_ca76.s...
armasm -m --littleend --cpu=8.2-A.64 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include --predefine  '__AARCH64 SETL {TRUE}' --predefine  '__USE_DDR SETL {TRUE}' --list=vectors_ca76.list  /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/vectors_ca76.s
vectors_ca76.o: /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/vectors_ca76.s
[Info] Collecting object files vectors_ca76.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
mv -f *.list /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/startup_cr52.s...
armasm -m --littleend --cpu=8.2-A.64 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include --predefine  '__AARCH64 SETL {TRUE}' --predefine  '__USE_DDR SETL {TRUE}' --list=startup_cr52.list  /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/startup_cr52.s
startup_cr52.o: /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/startup_cr52.s
[Info] Collecting object files startup_cr52.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
mv -f *.list /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/mpu_cr52.s...
armasm -m --littleend --cpu=8.2-A.64 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include --predefine  '__AARCH64 SETL {TRUE}' --predefine  '__USE_DDR SETL {TRUE}' --list=mpu_cr52.list  /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/mpu_cr52.s
mpu_cr52.o: /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/mpu_cr52.s
[Info] Collecting object files mpu_cr52.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
mv -f *.list /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/vectors_cr52.s...
armasm -m --littleend --cpu=8.2-A.64 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include --predefine  '__AARCH64 SETL {TRUE}' --predefine  '__USE_DDR SETL {TRUE}' --list=vectors_cr52.list  /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/vectors_cr52.s
vectors_cr52.o: /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/vectors_cr52.s
[Info] Collecting object files vectors_cr52.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
mv -f *.list /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/rel_dbsc4_init_lpddr4_4266_CL40WL18_181012_cr52.s...
armasm -m --littleend --cpu=8.2-A.64 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include --predefine  '__AARCH64 SETL {TRUE}' --predefine  '__USE_DDR SETL {TRUE}' --list=rel_dbsc4_init_lpddr4_4266_CL40WL18_181012_cr52.list  /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/rel_dbsc4_init_lpddr4_4266_CL40WL18_181012_cr52.s
rel_dbsc4_init_lpddr4_4266_CL40WL18_181012_cr52.o: /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/rel_dbsc4_init_lpddr4_4266_CL40WL18_181012_cr52.s
[Info] Collecting object files rel_dbsc4_init_lpddr4_4266_CL40WL18_181012_cr52.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
mv -f *.list /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/rel_dbsc4_init_lpddr4_4266_CL40WL18_181002_ca76.s...
armasm -m --littleend --cpu=8.2-A.64 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include --predefine  '__AARCH64 SETL {TRUE}' --predefine  '__USE_DDR SETL {TRUE}' --list=rel_dbsc4_init_lpddr4_4266_CL40WL18_181002_ca76.list  /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/rel_dbsc4_init_lpddr4_4266_CL40WL18_181002_ca76.s
rel_dbsc4_init_lpddr4_4266_CL40WL18_181002_ca76.o: /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/rel_dbsc4_init_lpddr4_4266_CL40WL18_181002_ca76.s
[Info] Collecting object files rel_dbsc4_init_lpddr4_4266_CL40WL18_181002_ca76.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
mv -f *.list /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/startup_ca76.s...
armasm -m --littleend --cpu=8.2-A.64 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include --predefine  '__AARCH64 SETL {TRUE}' --predefine  '__USE_DDR SETL {TRUE}' --list=startup_ca76.list  /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/startup_ca76.s
startup_ca76.o: /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/startup_ca76.s
[Info] Collecting object files startup_ca76.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
mv -f *.list /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Linking object files...
armlink --map --remove --info=unused --datacompressor off --entry=0x00000000 --scatter=/design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/../include/rcar_v3u/scatters/scatter_ddr.scat --errors=error.log /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_general_call.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/slave_tx.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_dma.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/srst_check.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/exception_handlers.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/main.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/renesas_slave_rx_sdbs.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/renesas_slave_rx_fna.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/renesas_slave_tx.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/slave_rx_dma.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/renesas_slave_rx_fna_sdbs.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_rx_dma.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_send_start_byte.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/retarget.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/interrupt_check.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_dma_continuous.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/pad_check.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/slave_rx.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/renesas_slave_rx_delay.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/sim_utils.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_arbitration_lost.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_rpt_master_rx.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_fsb.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/slave_nack_addr.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/reg_check.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/renesas_slave_tx_delay.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/slave_tx_dma.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/i2c.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_rx_dma_continuous.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/slave_general_call.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/slave_rx_fna.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/i2c_utils.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/dmac.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/slave_tx_delay.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/renesas_slave_rx_fna_delay.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/mstp_check.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/renesas_slave_rx.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/ddr_init.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/pfc.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/gic.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/cpg.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_rx.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/vectors_ca76.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/startup_cr52.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/mpu_cr52.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/vectors_cr52.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/rel_dbsc4_init_lpddr4_4266_CL40WL18_181012_cr52.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/rel_dbsc4_init_lpddr4_4266_CL40WL18_181002_ca76.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/startup_ca76.o --output=image.elf

==============================================================================

Removing Unused input sections from the image.

    Removing master_general_call.o(.text), (0 bytes).
    Removing slave_tx.o(.text), (0 bytes).
    Removing master_tx_dma.o(.text), (0 bytes).
    Removing srst_check.o(.text), (0 bytes).
    Removing exception_handlers.o(.text), (0 bytes).
    Removing main.o(.text), (0 bytes).
    Removing main.o(.ARM.use_no_argv), (4 bytes).
    Removing renesas_slave_rx_sdbs.o(.text), (0 bytes).
    Removing renesas_slave_rx_fna.o(.text), (0 bytes).
    Removing renesas_slave_tx.o(.text), (0 bytes).
    Removing slave_rx_dma.o(.text), (0 bytes).
    Removing renesas_slave_rx_fna_sdbs.o(.text), (0 bytes).
    Removing master_rx_dma.o(.text), (0 bytes).
    Removing master_send_start_byte.o(.text), (0 bytes).
    Removing retarget.o(.text), (0 bytes).
    Removing retarget.o(.text._ttywrch), (4 bytes).
    Removing retarget.o(.text._sys_command_string), (8 bytes).
    Removing interrupt_check.o(.text), (0 bytes).
    Removing master_tx.o(.text), (0 bytes).
    Removing master_tx_dma_continuous.o(.text), (0 bytes).
    Removing pad_check.o(.text), (0 bytes).
    Removing slave_rx.o(.text), (0 bytes).
    Removing renesas_slave_rx_delay.o(.text), (0 bytes).
    Removing sim_utils.o(.text), (0 bytes).
    Removing sim_utils.o(.text.Sim_DumpCheck), (52 bytes).
    Removing sim_utils.o(.text.Sim_DumpSkip), (20 bytes).
    Removing sim_utils.o(.text.Sim_CopyToSRAM), (196 bytes).
    Removing sim_utils.o(.text.Sim_SetCR52BAR), (32 bytes).
    Removing master_arbitration_lost.o(.text), (0 bytes).
    Removing master_tx_rpt_master_rx.o(.text), (0 bytes).
    Removing master_tx_fsb.o(.text), (0 bytes).
    Removing slave_nack_addr.o(.text), (0 bytes).
    Removing reg_check.o(.text), (0 bytes).
    Removing renesas_slave_tx_delay.o(.text), (0 bytes).
    Removing slave_tx_dma.o(.text), (0 bytes).
    Removing i2c.o(.text), (0 bytes).
    Removing i2c.o(.text.I2C_slaveDisableInterrupt), (16 bytes).
    Removing i2c.o(.text.I2C_slaveForceNAK), (16 bytes).
    Removing i2c.o(.text.I2C_masterSetSlaveAddress), (16 bytes).
    Removing i2c.o(.text.I2C_masterSetMode), (16 bytes).
    Removing i2c.o(.text.I2C_masterDisableInterrupt), (16 bytes).
    Removing i2c.o(.text.I2C_masterSetDMAContinuousTransmitBlockCount), (20 bytes).
    Removing i2c.o(.text.I2C_masterDisableDMAContinuousReceive), (16 bytes).
    Removing i2c.o(.text.I2C_masterEnableDMAContinuousTransmit), (16 bytes).
    Removing i2c.o(.text.I2C_masterDisableDMAContinuousTransmit), (16 bytes).
    Removing i2c.o(.text.I2C_slaveIsGeneralCall), (12 bytes).
    Removing i2c.o(.text.I2C_masterIsArbitrationLost), (12 bytes).
    Removing i2c.o(.text.I2C_masterEnableStartByteTransmit), (16 bytes).
    Removing master_rx_dma_continuous.o(.text), (0 bytes).
    Removing slave_general_call.o(.text), (0 bytes).
    Removing slave_rx_fna.o(.text), (0 bytes).
    Removing i2c_utils.o(.text), (0 bytes).
    Removing i2c_utils.o(.text.I2C_modelEnable), (4 bytes).
    Removing dmac.o(.text), (0 bytes).
    Removing dmac.o(.text.DMAC_configAutoTransfer), (144 bytes).
    Removing dmac.o(.text.DMAC_enableChannel), (16 bytes).
    Removing dmac.o(.text.DMAC_disableChannel), (16 bytes).
    Removing dmac.o(.text.DMAC_enable), (12 bytes).
    Removing dmac.o(.text.DMAC_disable), (8 bytes).
    Removing slave_tx_delay.o(.text), (0 bytes).
    Removing renesas_slave_rx_fna_delay.o(.text), (0 bytes).
    Removing mstp_check.o(.text), (0 bytes).
    Removing renesas_slave_rx.o(.text), (0 bytes).
    Removing ddr_init.o(.text), (0 bytes).
    Removing pfc.o(.text), (0 bytes).
    Removing pfc.o(.text.PFC_SetBit), (36 bytes).
    Removing pfc.o(.text.PFC_ClearBit), (44 bytes).
    Removing pfc.o(.text.PFC_WriteOr), (24 bytes).
    Removing pfc.o(.text.PFC_WriteAnd), (24 bytes).
    Removing gic.o(.text), (0 bytes).
    Removing gic.o(.text.GIC_configInterrupt), (4 bytes).
    Removing gic.o(.text.GIC_disableInterrupt), (48 bytes).
    Removing cpg.o(.text), (0 bytes).
    Removing cpg.o(.text.CPG_SetMultipleBit), (28 bytes).
    Removing cpg.o(.text.CPG_ClearMultipleBit), (28 bytes).
    Removing cpg.o(.text.CPG_WriteAnd), (28 bytes).
    Removing cpg.o(.text.CPG_WriteOr), (28 bytes).
    Removing master_rx.o(.text), (0 bytes).

78 unused section(s) (total 996 bytes) removed from the image.

==============================================================================

Memory Map of the image

  Image Entry point : 0x00000000

  Load Region LR0 (Base: 0x00000000, Size: 0x00001508, Max: 0x07ffffff, ABSOLUTE)

    Execution Region ER00 (Base: 0x00000000, Size: 0x00001508, Max: 0x03ffffff, ABSOLUTE)

    Base Addr    Size         Type   Attr      Idx    E Section Name        Object

    0x00000000   0x00000078   Code   RO          393  * STARTUP             startup_ca76.o
    0x00000078   0x00000008   Code   RO          396  * !!!main             c_ou.l(__main.o)
    0x00000080   0x00000000   Code   RO          398    .ARM.Collect$$rtentry$$00000000  c_ou.l(__rtentry.o)
    0x00000080   0x00000000   Code   RO          400    .ARM.Collect$$rtentry$$00000002  c_ou.l(__rtentry2.o)
    0x00000080   0x00000008   Code   RO          408    .ARM.Collect$$rtentry$$00000007  c_ou.l(__rtentry7.o)
    0x00000088   0x00000000   Code   RO          402    .ARM.Collect$$rtentry$$00000009  c_ou.l(__rtentry2.o)
    0x00000088   0x00000004   Code   RO          403    .ARM.Collect$$rtentry$$0000000A  c_ou.l(__rtentry2.o)
    0x0000008c   0x00000000   Code   RO          405    .ARM.Collect$$rtentry$$0000000C  c_ou.l(__rtentry2.o)
    0x0000008c   0x00000008   Code   RO          406    .ARM.Collect$$rtentry$$0000000D  c_ou.l(__rtentry2.o)
    0x00000094   0x00000004   PAD
    0x00000098   0x00000008   Code   RO          409    .ARM.Collect$$rtentry$$00002718  c_ou.l(__rtentry7.o)
    0x000000a0   0x000013f8   Code   RO          392  * DDR_INIT            rel_dbsc4_init_lpddr4_4266_CL40WL18_181002_ca76.o
    0x00001498   0x00000010   Ven    RO          543    Veneer$$Code        anon$$obj.o
    0x000014a8   0x00000010   Ven    RO          544    Veneer$$Code        anon$$obj.o
    0x000014b8   0x00000010   Ven    RO          545    Veneer$$Code        anon$$obj.o
    0x000014c8   0x00000010   Ven    RO          546    Veneer$$Code        anon$$obj.o
    0x000014d8   0x00000010   Ven    RO          547    Veneer$$Code        anon$$obj.o
    0x000014e8   0x00000020   Data   RO          537    Region$$Table       anon$$obj.o


    Execution Region ER01 (Base: 0x04000000, Size: 0x00000000, Max: 0x03ffffff, ABSOLUTE)

    **** No section assigned to this execution region ****


    Execution Region ER02 (Base: 0xe6300000, Size: 0x00000000, Max: 0xffffffffffffffff, ABSOLUTE)

    **** No section assigned to this execution region ****



  Load Region LR1 (Base: 0x40000000, Size: 0x00009e28, Max: 0xbfffffff, ABSOLUTE)

    Execution Region ER10 (Base: 0x40000000, Size: 0x0000a970, Max: 0xffffffffffffffff, ABSOLUTE)

    Base Addr    Size         Type   Attr      Idx    E Section Name        Object

    0x40000000   0x00000440   Code   RO          391    VECTORS             vectors_ca76.o
    0x40000440   0x0000000c   Code   RO          421    .ARM.Collect$$libinit$$00000000  c_ou.l(libinit.o)
    0x4000044c   0x00000004   Code   RO          423    .ARM.Collect$$libinit$$00000001  c_ou.l(libinit2.o)
    0x40000450   0x00000000   Code   RO          426    .ARM.Collect$$libinit$$00000004  c_ou.l(libinit2.o)
    0x40000450   0x00000000   Code   RO          429    .ARM.Collect$$libinit$$0000000A  c_ou.l(libinit2.o)
    0x40000450   0x00000000   Code   RO          431    .ARM.Collect$$libinit$$0000000C  c_ou.l(libinit2.o)
    0x40000450   0x00000000   Code   RO          433    .ARM.Collect$$libinit$$0000000E  c_ou.l(libinit2.o)
    0x40000450   0x00000000   Code   RO          436    .ARM.Collect$$libinit$$00000011  c_ou.l(libinit2.o)
    0x40000450   0x00000000   Code   RO          438    .ARM.Collect$$libinit$$00000013  c_ou.l(libinit2.o)
    0x40000450   0x00000000   Code   RO          440    .ARM.Collect$$libinit$$00000015  c_ou.l(libinit2.o)
    0x40000450   0x00000000   Code   RO          442    .ARM.Collect$$libinit$$00000017  c_ou.l(libinit2.o)
    0x40000450   0x00000000   Code   RO          444    .ARM.Collect$$libinit$$00000019  c_ou.l(libinit2.o)
    0x40000450   0x00000000   Code   RO          446    .ARM.Collect$$libinit$$0000001B  c_ou.l(libinit2.o)
    0x40000450   0x00000000   Code   RO          448    .ARM.Collect$$libinit$$0000001D  c_ou.l(libinit2.o)
    0x40000450   0x00000000   Code   RO          450    .ARM.Collect$$libinit$$0000001F  c_ou.l(libinit2.o)
    0x40000450   0x00000000   Code   RO          452    .ARM.Collect$$libinit$$00000021  c_ou.l(libinit2.o)
    0x40000450   0x00000000   Code   RO          454    .ARM.Collect$$libinit$$00000023  c_ou.l(libinit2.o)
    0x40000450   0x00000000   Code   RO          456    .ARM.Collect$$libinit$$00000025  c_ou.l(libinit2.o)
    0x40000450   0x00000000   Code   RO          460    .ARM.Collect$$libinit$$0000002C  c_ou.l(libinit2.o)
    0x40000450   0x00000000   Code   RO          462    .ARM.Collect$$libinit$$0000002E  c_ou.l(libinit2.o)
    0x40000450   0x00000000   Code   RO          464    .ARM.Collect$$libinit$$00000030  c_ou.l(libinit2.o)
    0x40000450   0x00000000   Code   RO          466    .ARM.Collect$$libinit$$00000032  c_ou.l(libinit2.o)
    0x40000450   0x00000010   Code   RO          467    .ARM.Collect$$libinit$$00000033  c_ou.l(libinit2.o)
    0x40000460   0x00000004   Code   RO          486    .ARM.Collect$$libshutdown$$00000000  c_ou.l(libshutdown.o)
    0x40000464   0x00000000   Code   RO          494    .ARM.Collect$$libshutdown$$00000002  c_ou.l(libshutdown2.o)
    0x40000464   0x00000000   Code   RO          496    .ARM.Collect$$libshutdown$$00000004  c_ou.l(libshutdown2.o)
    0x40000464   0x00000000   Code   RO          499    .ARM.Collect$$libshutdown$$00000007  c_ou.l(libshutdown2.o)
    0x40000464   0x00000000   Code   RO          502    .ARM.Collect$$libshutdown$$0000000A  c_ou.l(libshutdown2.o)
    0x40000464   0x00000000   Code   RO          504    .ARM.Collect$$libshutdown$$0000000C  c_ou.l(libshutdown2.o)
    0x40000464   0x00000000   Code   RO          507    .ARM.Collect$$libshutdown$$0000000F  c_ou.l(libshutdown2.o)
    0x40000464   0x00000008   Code   RO          508    .ARM.Collect$$libshutdown$$00000010  c_ou.l(libshutdown2.o)
    0x4000046c   0x00000004   Code   RO          422    .ARM.Collect$$rtexit$$00000000  c_ou.l(rtexit.o)
    0x40000470   0x00000000   Code   RO          473    .ARM.Collect$$rtexit$$00000002  c_ou.l(rtexit2.o)
    0x40000470   0x00000004   Code   RO          474    .ARM.Collect$$rtexit$$00000003  c_ou.l(rtexit2.o)
    0x40000474   0x00000008   Code   RO          475    .ARM.Collect$$rtexit$$00000004  c_ou.l(rtexit2.o)
    0x4000047c   0x00000010   Code   RO          478    .emb_text           fz_ov.l(fpinit.o)
    0x4000048c   0x00000004   Code   RO          394    .text               c_ou.l(use_no_semi.o)
    0x40000490   0x0000002c   Code   RO          414    .text               c_ou.l(exit.o)
    0x400004bc   0x00000004   PAD
    0x400004c0   0x00000060   Code   RO          539    .text               c_ou.l(__scatter.o)
    0x40000520   0x0000001c   Code   RO          541    .text               c_ou.l(__scatter_zi.o)
    0x4000053c   0x00000004   PAD
    0x40000540   0x00000028   Code   RO          375    .text.CPG_ClearBit  cpg.o
    0x40000568   0x00000008   PAD
    0x40000570   0x00000028   Code   RO          374    .text.CPG_SetBit    cpg.o
    0x40000598   0x00000008   PAD
    0x400005a0   0x0000002c   Code   RO          323    .text.DMAC_initDescriptorMemory  dmac.o
    0x400005cc   0x00000004   PAD
    0x400005d0   0x00000004   Code   RO          363    .text.GIC_defaultHandler  gic.o
    0x400005d4   0x0000000c   PAD
    0x400005e0   0x000000a0   Code   RO          364    .text.GIC_enable    gic.o
    0x40000680   0x000000a8   Code   RO          366    .text.GIC_enableInterrupt  gic.o
    0x40000728   0x00000008   PAD
    0x40000730   0x0000000c   Code   RO          369    .text.GIC_endInterrupt  gic.o
    0x4000073c   0x00000004   PAD
    0x40000740   0x0000001c   Code   RO          371    .text.GIC_executeInterruptHandler  gic.o
    0x4000075c   0x00000004   PAD
    0x40000760   0x00000020   Code   RO          368    .text.GIC_getACKID  gic.o
    0x40000780   0x00000010   Code   RO          370    .text.GIC_setInterruptHandler  gic.o
    0x40000790   0x0000001c   Code   RO          320    .text.I2C_configPins  i2c_utils.o
    0x400007ac   0x00000004   PAD
    0x400007b0   0x00000010   Code   RO          266    .text.I2C_masterClearInterruptStatus  i2c.o
    0x400007c0   0x00000010   Code   RO          262    .text.I2C_masterDisable  i2c.o
    0x400007d0   0x00000010   Code   RO          282    .text.I2C_masterDisableDMAReceive  i2c.o
    0x400007e0   0x00000010   Code   RO          284    .text.I2C_masterDisableDMATransmit  i2c.o
    0x400007f0   0x00000010   Code   RO          290    .text.I2C_masterDisableStartByteTransmit  i2c.o
    0x40000800   0x00000010   Code   RO          288    .text.I2C_masterDisableStartGeneration  i2c.o
    0x40000810   0x00000010   Code   RO          261    .text.I2C_masterEnable  i2c.o
    0x40000820   0x00000010   Code   RO          277    .text.I2C_masterEnableDMAContinuousReceive  i2c.o
    0x40000830   0x00000010   Code   RO          281    .text.I2C_masterEnableDMAReceive  i2c.o
    0x40000840   0x00000010   Code   RO          283    .text.I2C_masterEnableDMATransmit  i2c.o
    0x40000850   0x00000010   Code   RO          263    .text.I2C_masterEnableInterrupt  i2c.o
    0x40000860   0x0000000c   Code   RO          265    .text.I2C_masterGetInterruptStatus  i2c.o
    0x4000086c   0x00000004   PAD
    0x40000870   0x000003b8   Code   RO          257    .text.I2C_masterInit  i2c.o
    0x40000c28   0x00000008   PAD
    0x40000c30   0x0000000c   Code   RO          273    .text.I2C_masterReceiveMultipleByteFinish  i2c.o
    0x40000c3c   0x00000004   PAD
    0x40000c40   0x0000000c   Code   RO          271    .text.I2C_masterReceiveMultipleByteNext  i2c.o
    0x40000c4c   0x00000004   PAD
    0x40000c50   0x00000018   Code   RO          272    .text.I2C_masterReceiveMultipleByteStop  i2c.o
    0x40000c68   0x00000008   PAD
    0x40000c70   0x00000010   Code   RO          270    .text.I2C_masterReceiveStart  i2c.o
    0x40000c80   0x0000001c   Code   RO          285    .text.I2C_masterRestart  i2c.o
    0x40000c9c   0x00000004   PAD
    0x40000ca0   0x00000008   Code   RO          268    .text.I2C_masterSendMultipleByteNext  i2c.o
    0x40000ca8   0x00000008   PAD
    0x40000cb0   0x00000014   Code   RO          267    .text.I2C_masterSendMultipleByteStart  i2c.o
    0x40000cc4   0x0000000c   PAD
    0x40000cd0   0x00000010   Code   RO          269    .text.I2C_masterSendMultipleByteStop  i2c.o
    0x40000ce0   0x00000014   Code   RO          275    .text.I2C_masterSetDMAContinuousReceiveBlockCount  i2c.o
    0x40000cf4   0x0000000c   PAD
    0x40000d00   0x00000010   Code   RO          274    .text.I2C_masterSetDMAContinuousTransferCount  i2c.o
    0x40000d10   0x00000004   Code   RO          319    .text.I2C_modelConnect  i2c_utils.o
    0x40000d14   0x0000000c   PAD
    0x40000d20   0x00000004   Code   RO          318    .text.I2C_modelDisable  i2c_utils.o
    0x40000d24   0x0000000c   PAD
    0x40000d30   0x0000001c   Code   RO          321    .text.I2C_releasePins  i2c_utils.o
    0x40000d4c   0x00000004   PAD
    0x40000d50   0x00000010   Code   RO          247    .text.I2C_slaveClearInterruptStatus  i2c.o
    0x40000d60   0x00000010   Code   RO          243    .text.I2C_slaveDisable  i2c.o
    0x40000d70   0x00000010   Code   RO          254    .text.I2C_slaveDisableDMAReceive  i2c.o
    0x40000d80   0x00000010   Code   RO          256    .text.I2C_slaveDisableDMATransmit  i2c.o
    0x40000d90   0x00000010   Code   RO          242    .text.I2C_slaveEnable  i2c.o
    0x40000da0   0x00000010   Code   RO          253    .text.I2C_slaveEnableDMAReceive  i2c.o
    0x40000db0   0x00000010   Code   RO          255    .text.I2C_slaveEnableDMATransmit  i2c.o
    0x40000dc0   0x00000010   Code   RO          244    .text.I2C_slaveEnableInterrupt  i2c.o
    0x40000dd0   0x0000000c   Code   RO          246    .text.I2C_slaveGetInterruptStatus  i2c.o
    0x40000ddc   0x00000004   PAD
    0x40000de0   0x000003bc   Code   RO          240    .text.I2C_slaveInit  i2c.o
    0x4000119c   0x00000004   PAD
    0x400011a0   0x0000000c   Code   RO          251    .text.I2C_slaveReceiveMultipleByteFinish  i2c.o
    0x400011ac   0x00000004   PAD
    0x400011b0   0x0000000c   Code   RO          249    .text.I2C_slaveReceiveMultipleByteNext  i2c.o
    0x400011bc   0x00000004   PAD
    0x400011c0   0x00000018   Code   RO          250    .text.I2C_slaveReceiveMultipleByteStop  i2c.o
    0x400011d8   0x00000008   PAD
    0x400011e0   0x0000000c   Code   RO          252    .text.I2C_slaveSetData  i2c.o
    0x400011ec   0x00000004   PAD
    0x400011f0   0x00000010   Code   RO           39    .text.IRQ_Handler   exception_handlers.o
    0x40001200   0x00000018   Code   RO          359    .text.PFC_ClearMultipleBit  pfc.o
    0x40001218   0x00000008   PAD
    0x40001220   0x00000018   Code   RO          358    .text.PFC_SetMultipleBit  pfc.o
    0x40001238   0x00000008   PAD
    0x40001240   0x0000000c   Code   RO           38    .text.SError_Handler  exception_handlers.o
    0x4000124c   0x00000004   PAD
    0x40001250   0x00000010   Code   RO          170    .text.Sim_Delay     sim_utils.o
    0x40001260   0x00000024   Code   RO          166    .text.Sim_Dump      sim_utils.o
    0x40001284   0x0000000c   PAD
    0x40001290   0x00000024   Code   RO          171    .text.Sim_Judge     sim_utils.o
    0x400012b4   0x0000000c   PAD
    0x400012c0   0x0000000c   Code   RO          169    .text.Sim_Stop      sim_utils.o
    0x400012cc   0x00000004   PAD
    0x400012d0   0x0000000c   Code   RO           37    .text.Synchronous_Handler  exception_handlers.o
    0x400012dc   0x00000004   PAD
    0x400012e0   0x000000c8   Code   RO          353    .text.__ddr_init    ddr_init.o
    0x400013a8   0x00000008   PAD
    0x400013b0   0x00000004   Code   RO          104    .text._sys_exit     retarget.o
    0x400013b4   0x0000000c   PAD
    0x400013c0   0x00000034   Code   RO           33    .text.checkReg      srst_check.o
    0x400013f4   0x0000000c   PAD
    0x40001400   0x0000002c   Code   RO          218    .text.checkReg      reg_check.o
    0x4000142c   0x00000004   PAD
    0x40001430   0x00000034   Code   RO          343    .text.checkReg      mstp_check.o
    0x40001464   0x0000000c   PAD
    0x40001470   0x0000006c   Code   RO            4    .text.i2c0InterruptHandler  master_general_call.o
    0x400014dc   0x00000004   PAD
    0x400014e0   0x00000090   Code   RO           22    .text.i2c0InterruptHandler  master_tx_dma.o
    0x40001570   0x0000001c   Code   RO           64    .text.i2c0InterruptHandler  slave_rx_dma.o
    0x4000158c   0x00000004   PAD
    0x40001590   0x0000003c   Code   RO           83    .text.i2c0InterruptHandler  master_rx_dma.o
    0x400015cc   0x00000004   PAD
    0x400015d0   0x00000074   Code   RO           94    .text.i2c0InterruptHandler  master_send_start_byte.o
    0x40001644   0x0000000c   PAD
    0x40001650   0x0000006c   Code   RO          109    .text.i2c0InterruptHandler  interrupt_check.o
    0x400016bc   0x00000004   PAD
    0x400016c0   0x0000006c   Code   RO          120    .text.i2c0InterruptHandler  master_tx.o
    0x4000172c   0x00000004   PAD
    0x40001730   0x00000068   Code   RO          131    .text.i2c0InterruptHandler  master_tx_dma_continuous.o
    0x40001798   0x00000008   PAD
    0x400017a0   0x0000006c   Code   RO          144    .text.i2c0InterruptHandler  pad_check.o
    0x4000180c   0x00000004   PAD
    0x40001810   0x000000c4   Code   RO          177    .text.i2c0InterruptHandler  master_arbitration_lost.o
    0x400018d4   0x0000000c   PAD
    0x400018e0   0x000000c4   Code   RO          190    .text.i2c0InterruptHandler  master_tx_rpt_master_rx.o
    0x400019a4   0x0000000c   PAD
    0x400019b0   0x00000088   Code   RO          201    .text.i2c0InterruptHandler  master_tx_fsb.o
    0x40001a38   0x00000008   PAD
    0x40001a40   0x00000068   Code   RO          229    .text.i2c0InterruptHandler  slave_tx_dma.o
    0x40001aa8   0x00000008   PAD
    0x40001ab0   0x00000064   Code   RO          293    .text.i2c0InterruptHandler  master_rx_dma_continuous.o
    0x40001b14   0x0000000c   PAD
    0x40001b20   0x000000b0   Code   RO          382    .text.i2c0InterruptHandler  master_rx.o
    0x40001bd0   0x000000a0   Code   RO            5    .text.i2c1InterruptHandler  master_general_call.o
    0x40001c70   0x00000024   Code   RO           21    .text.i2c1InterruptHandler  master_tx_dma.o
    0x40001c94   0x0000000c   PAD
    0x40001ca0   0x000000a8   Code   RO           65    .text.i2c1InterruptHandler  slave_rx_dma.o
    0x40001d48   0x00000008   PAD
    0x40001d50   0x00000078   Code   RO           82    .text.i2c1InterruptHandler  master_rx_dma.o
    0x40001dc8   0x00000008   PAD
    0x40001dd0   0x000000a0   Code   RO           95    .text.i2c1InterruptHandler  master_send_start_byte.o
    0x40001e70   0x000000a0   Code   RO          110    .text.i2c1InterruptHandler  interrupt_check.o
    0x40001f10   0x000000a0   Code   RO          121    .text.i2c1InterruptHandler  master_tx.o
    0x40001fb0   0x00000024   Code   RO          132    .text.i2c1InterruptHandler  master_tx_dma_continuous.o
    0x40001fd4   0x0000000c   PAD
    0x40001fe0   0x000000a0   Code   RO          145    .text.i2c1InterruptHandler  pad_check.o
    0x40002080   0x0000007c   Code   RO          178    .text.i2c1InterruptHandler  master_arbitration_lost.o
    0x400020fc   0x00000004   PAD
    0x40002100   0x000000a8   Code   RO          191    .text.i2c1InterruptHandler  master_tx_rpt_master_rx.o
    0x400021a8   0x00000008   PAD
    0x400021b0   0x00000054   Code   RO          202    .text.i2c1InterruptHandler  master_tx_fsb.o
    0x40002204   0x0000000c   PAD
    0x40002210   0x00000048   Code   RO          230    .text.i2c1InterruptHandler  slave_tx_dma.o
    0x40002258   0x00000008   PAD
    0x40002260   0x00000054   Code   RO          294    .text.i2c1InterruptHandler  master_rx_dma_continuous.o
    0x400022b4   0x0000000c   PAD
    0x400022c0   0x00000054   Code   RO          383    .text.i2c1InterruptHandler  master_rx.o
    0x40002314   0x0000000c   PAD
    0x40002320   0x00000114   Code   RO          108    .text.interrupt_check  interrupt_check.o
    0x40002434   0x0000000c   PAD
    0x40002440   0x00000090   Code   RO           41    .text.main          main.o
    0x400024d0   0x00000160   Code   RO          176    .text.master_arbitration_lost  master_arbitration_lost.o
    0x40002630   0x00000114   Code   RO            3    .text.master_general_call  master_general_call.o
    0x40002744   0x0000000c   PAD
    0x40002750   0x00000120   Code   RO          381    .text.master_rx     master_rx.o
    0x40002870   0x000002a0   Code   RO           81    .text.master_rx_dma  master_rx_dma.o
    0x40002b10   0x00000378   Code   RO          292    .text.master_rx_dma_continuous  master_rx_dma_continuous.o
    0x40002e88   0x00000008   PAD
    0x40002e90   0x00000114   Code   RO           93    .text.master_send_start_byte  master_send_start_byte.o
    0x40002fa4   0x0000000c   PAD
    0x40002fb0   0x00000114   Code   RO          119    .text.master_tx     master_tx.o
    0x400030c4   0x0000000c   PAD
    0x400030d0   0x00000298   Code   RO           20    .text.master_tx_dma  master_tx_dma.o
    0x40003368   0x00000008   PAD
    0x40003370   0x0000037c   Code   RO          130    .text.master_tx_dma_continuous  master_tx_dma_continuous.o
    0x400036ec   0x00000004   PAD
    0x400036f0   0x00000114   Code   RO          200    .text.master_tx_fsb  master_tx_fsb.o
    0x40003804   0x0000000c   PAD
    0x40003810   0x00000114   Code   RO          189    .text.master_tx_rpt_master_rx  master_tx_rpt_master_rx.o
    0x40003924   0x0000000c   PAD
    0x40003930   0x000005dc   Code   RO          342    .text.mstp_check    mstp_check.o
    0x40003f0c   0x00000004   PAD
    0x40003f10   0x00000114   Code   RO          143    .text.pad_check     pad_check.o
    0x40004024   0x0000000c   PAD
    0x40004030   0x00000138   Code   RO          217    .text.reg_check     reg_check.o
    0x40004168   0x00000008   PAD
    0x40004170   0x00000200   Code   RO          347    .text.renesas_slave_rx  renesas_slave_rx.o
    0x40004370   0x00000208   Code   RO          160    .text.renesas_slave_rx_delay  renesas_slave_rx_delay.o
    0x40004578   0x00000008   PAD
    0x40004580   0x000001fc   Code   RO           51    .text.renesas_slave_rx_fna  renesas_slave_rx_fna.o
    0x4000477c   0x00000004   PAD
    0x40004780   0x000001f8   Code   RO          336    .text.renesas_slave_rx_fna_delay  renesas_slave_rx_fna_delay.o
    0x40004978   0x00000008   PAD
    0x40004980   0x00000224   Code   RO           75    .text.renesas_slave_rx_fna_sdbs  renesas_slave_rx_fna_sdbs.o
    0x40004ba4   0x0000000c   PAD
    0x40004bb0   0x000001f4   Code   RO           45    .text.renesas_slave_rx_sdbs  renesas_slave_rx_sdbs.o
    0x40004da4   0x0000000c   PAD
    0x40004db0   0x00000218   Code   RO           57    .text.renesas_slave_tx  renesas_slave_tx.o
    0x40004fc8   0x00000008   PAD
    0x40004fd0   0x00000220   Code   RO          222    .text.renesas_slave_tx_delay  renesas_slave_tx_delay.o
    0x400051f0   0x00000040   Code   RO           23    .text.sdmac1ch0InterruptHandler  master_tx_dma.o
    0x40005230   0x00000044   Code   RO           66    .text.sdmac1ch0InterruptHandler  slave_rx_dma.o
    0x40005274   0x0000000c   PAD
    0x40005280   0x00000054   Code   RO           84    .text.sdmac1ch0InterruptHandler  master_rx_dma.o
    0x400052d4   0x0000000c   PAD
    0x400052e0   0x00000038   Code   RO          133    .text.sdmac1ch0InterruptHandler  master_tx_dma_continuous.o
    0x40005318   0x00000008   PAD
    0x40005320   0x00000058   Code   RO          231    .text.sdmac1ch0InterruptHandler  slave_tx_dma.o
    0x40005378   0x00000008   PAD
    0x40005380   0x00000050   Code   RO          295    .text.sdmac1ch0InterruptHandler  master_rx_dma_continuous.o
    0x400053d0   0x00000064   Code   RO           24    .text.sdmac1ch1InterruptHandler  master_tx_dma.o
    0x40005434   0x0000000c   PAD
    0x40005440   0x00000060   Code   RO           67    .text.sdmac1ch1InterruptHandler  slave_rx_dma.o
    0x400054a0   0x00000038   Code   RO           85    .text.sdmac1ch1InterruptHandler  master_rx_dma.o
    0x400054d8   0x00000008   PAD
    0x400054e0   0x000000ac   Code   RO          134    .text.sdmac1ch1InterruptHandler  master_tx_dma_continuous.o
    0x4000558c   0x00000004   PAD
    0x40005590   0x00000034   Code   RO          232    .text.sdmac1ch1InterruptHandler  slave_tx_dma.o
    0x400055c4   0x0000000c   PAD
    0x400055d0   0x00000094   Code   RO          296    .text.sdmac1ch1InterruptHandler  master_rx_dma_continuous.o
    0x40005664   0x0000000c   PAD
    0x40005670   0x000001ec   Code   RO          305    .text.slave_general_call  slave_general_call.o
    0x4000585c   0x00000004   PAD
    0x40005860   0x00000128   Code   RO          211    .text.slave_nack_addr  slave_nack_addr.o
    0x40005988   0x00000008   PAD
    0x40005990   0x000001ec   Code   RO          154    .text.slave_rx      slave_rx.o
    0x40005b7c   0x00000004   PAD
    0x40005b80   0x000002b4   Code   RO           63    .text.slave_rx_dma  slave_rx_dma.o
    0x40005e34   0x0000000c   PAD
    0x40005e40   0x00000224   Code   RO          311    .text.slave_rx_fna  slave_rx_fna.o
    0x40006064   0x0000000c   PAD
    0x40006070   0x00000218   Code   RO           14    .text.slave_tx      slave_tx.o
    0x40006288   0x00000008   PAD
    0x40006290   0x00000220   Code   RO          330    .text.slave_tx_delay  slave_tx_delay.o
    0x400064b0   0x000002a8   Code   RO          228    .text.slave_tx_dma  slave_tx_dma.o
    0x40006758   0x00000008   PAD
    0x40006760   0x00000550   Code   RO           32    .text.srst_check    srst_check.o
    0x40006cb0   0x00000010   Ven    RO          548    Veneer$$Code        anon$$obj.o
    0x40006cc0   0x000000e0   Data   RO          258    .rodata.I2C_masterInit  i2c.o
    0x40006da0   0x000000e0   Data   RO          241    .rodata.I2C_slaveInit  i2c.o
    0x40006e80   0x00000200   Data   RO           35    .rodata.golden      srst_check.o
    0x40007080   0x00000080   Data   RO          220    .rodata.golden      reg_check.o
    0x40007100   0x00000200   Data   RO          345    .rodata.golden      mstp_check.o
    0x40007300   0x00000018   Data   RO            6    .rodata.masterConfig  master_general_call.o
    0x40007318   0x00000018   Data   RO           15    .rodata.masterConfig  slave_tx.o
    0x40007330   0x00000018   Data   RO           26    .rodata.masterConfig  master_tx_dma.o
    0x40007348   0x00000018   Data   RO           46    .rodata.masterConfig  renesas_slave_rx_sdbs.o
    0x40007360   0x00000018   Data   RO           52    .rodata.masterConfig  renesas_slave_rx_fna.o
    0x40007378   0x00000018   Data   RO           58    .rodata.masterConfig  renesas_slave_tx.o
    0x40007390   0x00000018   Data   RO           69    .rodata.masterConfig  slave_rx_dma.o
    0x400073a8   0x00000018   Data   RO           76    .rodata.masterConfig  renesas_slave_rx_fna_sdbs.o
    0x400073c0   0x00000018   Data   RO           87    .rodata.masterConfig  master_rx_dma.o
    0x400073d8   0x00000018   Data   RO           96    .rodata.masterConfig  master_send_start_byte.o
    0x400073f0   0x00000018   Data   RO          111    .rodata.masterConfig  interrupt_check.o
    0x40007408   0x00000018   Data   RO          122    .rodata.masterConfig  master_tx.o
    0x40007420   0x00000018   Data   RO          137    .rodata.masterConfig  master_tx_dma_continuous.o
    0x40007438   0x00000018   Data   RO          146    .rodata.masterConfig  pad_check.o
    0x40007450   0x00000018   Data   RO          155    .rodata.masterConfig  slave_rx.o
    0x40007468   0x00000018   Data   RO          161    .rodata.masterConfig  renesas_slave_rx_delay.o
    0x40007480   0x00000018   Data   RO          192    .rodata.masterConfig  master_tx_rpt_master_rx.o
    0x40007498   0x00000018   Data   RO          203    .rodata.masterConfig  master_tx_fsb.o
    0x400074b0   0x00000018   Data   RO          212    .rodata.masterConfig  slave_nack_addr.o
    0x400074c8   0x00000018   Data   RO          223    .rodata.masterConfig  renesas_slave_tx_delay.o
    0x400074e0   0x00000018   Data   RO          234    .rodata.masterConfig  slave_tx_dma.o
    0x400074f8   0x00000018   Data   RO          298    .rodata.masterConfig  master_rx_dma_continuous.o
    0x40007510   0x00000018   Data   RO          306    .rodata.masterConfig  slave_general_call.o
    0x40007528   0x00000018   Data   RO          312    .rodata.masterConfig  slave_rx_fna.o
    0x40007540   0x00000018   Data   RO          331    .rodata.masterConfig  slave_tx_delay.o
    0x40007558   0x00000018   Data   RO          337    .rodata.masterConfig  renesas_slave_rx_fna_delay.o
    0x40007570   0x00000018   Data   RO          348    .rodata.masterConfig  renesas_slave_rx.o
    0x40007588   0x00000018   Data   RO          384    .rodata.masterConfig  master_rx.o
    0x400075a0   0x00000018   Data   RO          179    .rodata.masterConfig0  master_arbitration_lost.o
    0x400075b8   0x00000018   Data   RO          181    .rodata.masterConfig1  master_arbitration_lost.o
    0x400075d0   0x00000034   Data   RO            8    .rodata.sendData    master_general_call.o
    0x40007604   0x00000034   Data   RO           17    .rodata.sendData    slave_tx.o
    0x40007638   0x00000034   Data   RO           25    .rodata.sendData    master_tx_dma.o
    0x4000766c   0x00000034   Data   RO           48    .rodata.sendData    renesas_slave_rx_sdbs.o
    0x400076a0   0x00000034   Data   RO           54    .rodata.sendData    renesas_slave_rx_fna.o
    0x400076d4   0x00000034   Data   RO           60    .rodata.sendData    renesas_slave_tx.o
    0x40007708   0x00000034   Data   RO           68    .rodata.sendData    slave_rx_dma.o
    0x4000773c   0x00000034   Data   RO           78    .rodata.sendData    renesas_slave_rx_fna_sdbs.o
    0x40007770   0x00000034   Data   RO           88    .rodata.sendData    master_rx_dma.o
    0x400077a4   0x00000034   Data   RO           98    .rodata.sendData    master_send_start_byte.o
    0x400077d8   0x00000034   Data   RO          113    .rodata.sendData    interrupt_check.o
    0x4000780c   0x00000034   Data   RO          124    .rodata.sendData    master_tx.o
    0x40007840   0x00000068   Data   RO          135    .rodata.sendData    master_tx_dma_continuous.o
    0x400078a8   0x00000034   Data   RO          148    .rodata.sendData    pad_check.o
    0x400078dc   0x00000034   Data   RO          157    .rodata.sendData    slave_rx.o
    0x40007910   0x00000034   Data   RO          163    .rodata.sendData    renesas_slave_rx_delay.o
    0x40007944   0x00000034   Data   RO          182    .rodata.sendData    master_arbitration_lost.o
    0x40007978   0x00000034   Data   RO          194    .rodata.sendData    master_tx_rpt_master_rx.o
    0x400079ac   0x00000034   Data   RO          205    .rodata.sendData    master_tx_fsb.o
    0x400079e0   0x00000034   Data   RO          214    .rodata.sendData    slave_nack_addr.o
    0x40007a14   0x00000034   Data   RO          225    .rodata.sendData    renesas_slave_tx_delay.o
    0x40007a48   0x00000034   Data   RO          235    .rodata.sendData    slave_tx_dma.o
    0x40007a7c   0x00000068   Data   RO          299    .rodata.sendData    master_rx_dma_continuous.o
    0x40007ae4   0x00000034   Data   RO          308    .rodata.sendData    slave_general_call.o
    0x40007b18   0x00000034   Data   RO          314    .rodata.sendData    slave_rx_fna.o
    0x40007b4c   0x00000034   Data   RO          333    .rodata.sendData    slave_tx_delay.o
    0x40007b80   0x00000034   Data   RO          339    .rodata.sendData    renesas_slave_rx_fna_delay.o
    0x40007bb4   0x00000034   Data   RO          350    .rodata.sendData    renesas_slave_rx.o
    0x40007be8   0x00000034   Data   RO          386    .rodata.sendData    master_rx.o
    0x40007c1c   0x00000018   Data   RO            7    .rodata.slaveConfig  master_general_call.o
    0x40007c34   0x00000018   Data   RO           16    .rodata.slaveConfig  slave_tx.o
    0x40007c4c   0x00000018   Data   RO           28    .rodata.slaveConfig  master_tx_dma.o
    0x40007c64   0x00000018   Data   RO           47    .rodata.slaveConfig  renesas_slave_rx_sdbs.o
    0x40007c7c   0x00000018   Data   RO           53    .rodata.slaveConfig  renesas_slave_rx_fna.o
    0x40007c94   0x00000018   Data   RO           59    .rodata.slaveConfig  renesas_slave_tx.o
    0x40007cac   0x00000018   Data   RO           71    .rodata.slaveConfig  slave_rx_dma.o
    0x40007cc4   0x00000018   Data   RO           77    .rodata.slaveConfig  renesas_slave_rx_fna_sdbs.o
    0x40007cdc   0x00000018   Data   RO           89    .rodata.slaveConfig  master_rx_dma.o
    0x40007cf4   0x00000018   Data   RO           97    .rodata.slaveConfig  master_send_start_byte.o
    0x40007d0c   0x00000018   Data   RO          112    .rodata.slaveConfig  interrupt_check.o
    0x40007d24   0x00000018   Data   RO          123    .rodata.slaveConfig  master_tx.o
    0x40007d3c   0x00000018   Data   RO          139    .rodata.slaveConfig  master_tx_dma_continuous.o
    0x40007d54   0x00000018   Data   RO          147    .rodata.slaveConfig  pad_check.o
    0x40007d6c   0x00000018   Data   RO          156    .rodata.slaveConfig  slave_rx.o
    0x40007d84   0x00000018   Data   RO          162    .rodata.slaveConfig  renesas_slave_rx_delay.o
    0x40007d9c   0x00000018   Data   RO          193    .rodata.slaveConfig  master_tx_rpt_master_rx.o
    0x40007db4   0x00000018   Data   RO          204    .rodata.slaveConfig  master_tx_fsb.o
    0x40007dcc   0x00000018   Data   RO          213    .rodata.slaveConfig  slave_nack_addr.o
    0x40007de4   0x00000018   Data   RO          224    .rodata.slaveConfig  renesas_slave_tx_delay.o
    0x40007dfc   0x00000018   Data   RO          236    .rodata.slaveConfig  slave_tx_dma.o
    0x40007e14   0x00000018   Data   RO          301    .rodata.slaveConfig  master_rx_dma_continuous.o
    0x40007e2c   0x00000018   Data   RO          307    .rodata.slaveConfig  slave_general_call.o
    0x40007e44   0x00000018   Data   RO          313    .rodata.slaveConfig  slave_rx_fna.o
    0x40007e5c   0x00000018   Data   RO          332    .rodata.slaveConfig  slave_tx_delay.o
    0x40007e74   0x00000018   Data   RO          338    .rodata.slaveConfig  renesas_slave_rx_fna_delay.o
    0x40007e8c   0x00000018   Data   RO          349    .rodata.slaveConfig  renesas_slave_rx.o
    0x40007ea4   0x00000018   Data   RO          385    .rodata.slaveConfig  master_rx.o
    0x40007ebc   0x00000018   Data   RO          180    .rodata.slaveConfig0  master_arbitration_lost.o
    0x40007ed4   0x00000004   PAD
    0x40007ed8   0x00001e48   Data   RW          372    .data.GIC_intHandler  gic.o
    0x40009d20   0x00000008   Data   RW          354    .data.__ddr_init_sram  ddr_init.o
    0x40009d28   0x00000100   Data   RW           42    .data.pattern       main.o
    0x40009e28   0x00000004   Zero   RW          174    .bss.DumpOffset     sim_utils.o
    0x40009e2c   0x00000004   Zero   RW          136    .bss.currentDataPackageIndex  master_tx_dma_continuous.o
    0x40009e30   0x00000004   Zero   RW          300    .bss.currentDataPackageIndex  master_rx_dma_continuous.o
    0x40009e34   0x00000001   Zero   RW           30    .bss.isAutoTransferComplete  master_tx_dma.o
    0x40009e35   0x00000003   PAD
    0x40009e38   0x00000001   Zero   RW           73    .bss.isAutoTransferComplete  slave_rx_dma.o
    0x40009e39   0x00000003   PAD
    0x40009e3c   0x00000001   Zero   RW           91    .bss.isAutoTransferComplete  master_rx_dma.o
    0x40009e3d   0x00000003   PAD
    0x40009e40   0x00000001   Zero   RW          141    .bss.isAutoTransferComplete  master_tx_dma_continuous.o
    0x40009e41   0x00000003   PAD
    0x40009e44   0x00000001   Zero   RW          238    .bss.isAutoTransferComplete  slave_tx_dma.o
    0x40009e45   0x00000003   PAD
    0x40009e48   0x00000001   Zero   RW          303    .bss.isAutoTransferComplete  master_rx_dma_continuous.o
    0x40009e49   0x00000003   PAD
    0x40009e4c   0x00000001   Zero   RW          186    .bss.isMasterLostArbitration  master_arbitration_lost.o
    0x40009e4d   0x00000003   PAD
    0x40009e50   0x00000001   Zero   RW           10    .bss.isTransferComplete  master_general_call.o
    0x40009e51   0x00000003   PAD
    0x40009e54   0x00000001   Zero   RW           29    .bss.isTransferComplete  master_tx_dma.o
    0x40009e55   0x00000003   PAD
    0x40009e58   0x00000001   Zero   RW           72    .bss.isTransferComplete  slave_rx_dma.o
    0x40009e59   0x00000003   PAD
    0x40009e5c   0x00000001   Zero   RW           90    .bss.isTransferComplete  master_rx_dma.o
    0x40009e5d   0x00000003   PAD
    0x40009e60   0x00000001   Zero   RW          100    .bss.isTransferComplete  master_send_start_byte.o
    0x40009e61   0x00000003   PAD
    0x40009e64   0x00000001   Zero   RW          115    .bss.isTransferComplete  interrupt_check.o
    0x40009e65   0x00000003   PAD
    0x40009e68   0x00000001   Zero   RW          126    .bss.isTransferComplete  master_tx.o
    0x40009e69   0x00000003   PAD
    0x40009e6c   0x00000001   Zero   RW          140    .bss.isTransferComplete  master_tx_dma_continuous.o
    0x40009e6d   0x00000003   PAD
    0x40009e70   0x00000001   Zero   RW          150    .bss.isTransferComplete  pad_check.o
    0x40009e71   0x00000003   PAD
    0x40009e74   0x00000001   Zero   RW          184    .bss.isTransferComplete  master_arbitration_lost.o
    0x40009e75   0x00000003   PAD
    0x40009e78   0x00000001   Zero   RW          196    .bss.isTransferComplete  master_tx_rpt_master_rx.o
    0x40009e79   0x00000003   PAD
    0x40009e7c   0x00000001   Zero   RW          207    .bss.isTransferComplete  master_tx_fsb.o
    0x40009e7d   0x00000003   PAD
    0x40009e80   0x00000001   Zero   RW          237    .bss.isTransferComplete  slave_tx_dma.o
    0x40009e81   0x00000003   PAD
    0x40009e84   0x00000001   Zero   RW          302    .bss.isTransferComplete  master_rx_dma_continuous.o
    0x40009e85   0x00000003   PAD
    0x40009e88   0x00000001   Zero   RW          388    .bss.isTransferComplete  master_rx.o
    0x40009e89   0x00000003   PAD
    0x40009e8c   0x00000034   Zero   RW           11    .bss.receivedData   master_general_call.o
    0x40009ec0   0x00000034   Zero   RW           18    .bss.receivedData   slave_tx.o
    0x40009ef4   0x00000034   Zero   RW           27    .bss.receivedData   master_tx_dma.o
    0x40009f28   0x00000034   Zero   RW           49    .bss.receivedData   renesas_slave_rx_sdbs.o
    0x40009f5c   0x00000034   Zero   RW           55    .bss.receivedData   renesas_slave_rx_fna.o
    0x40009f90   0x00000034   Zero   RW           61    .bss.receivedData   renesas_slave_tx.o
    0x40009fc4   0x00000034   Zero   RW           70    .bss.receivedData   slave_rx_dma.o
    0x40009ff8   0x00000034   Zero   RW           79    .bss.receivedData   renesas_slave_rx_fna_sdbs.o
    0x4000a02c   0x00000034   Zero   RW           86    .bss.receivedData   master_rx_dma.o
    0x4000a060   0x00000034   Zero   RW          101    .bss.receivedData   master_send_start_byte.o
    0x4000a094   0x00000034   Zero   RW          116    .bss.receivedData   interrupt_check.o
    0x4000a0c8   0x00000034   Zero   RW          127    .bss.receivedData   master_tx.o
    0x4000a0fc   0x00000068   Zero   RW          138    .bss.receivedData   master_tx_dma_continuous.o
    0x4000a164   0x00000034   Zero   RW          151    .bss.receivedData   pad_check.o
    0x4000a198   0x00000034   Zero   RW          158    .bss.receivedData   slave_rx.o
    0x4000a1cc   0x00000034   Zero   RW          164    .bss.receivedData   renesas_slave_rx_delay.o
    0x4000a200   0x00000034   Zero   RW          185    .bss.receivedData   master_arbitration_lost.o
    0x4000a234   0x00000034   Zero   RW          197    .bss.receivedData   master_tx_rpt_master_rx.o
    0x4000a268   0x00000034   Zero   RW          208    .bss.receivedData   master_tx_fsb.o
    0x4000a29c   0x00000034   Zero   RW          226    .bss.receivedData   renesas_slave_tx_delay.o
    0x4000a2d0   0x00000034   Zero   RW          233    .bss.receivedData   slave_tx_dma.o
    0x4000a304   0x00000068   Zero   RW          297    .bss.receivedData   master_rx_dma_continuous.o
    0x4000a36c   0x00000034   Zero   RW          309    .bss.receivedData   slave_general_call.o
    0x4000a3a0   0x00000034   Zero   RW          315    .bss.receivedData   slave_rx_fna.o
    0x4000a3d4   0x00000034   Zero   RW          334    .bss.receivedData   slave_tx_delay.o
    0x4000a408   0x00000034   Zero   RW          340    .bss.receivedData   renesas_slave_rx_fna_delay.o
    0x4000a43c   0x00000034   Zero   RW          351    .bss.receivedData   renesas_slave_rx.o
    0x4000a470   0x00000034   Zero   RW          389    .bss.receivedData   master_rx.o
    0x4000a4a4   0x00000004   Zero   RW           12    .bss.receivedDataIndex  master_general_call.o
    0x4000a4a8   0x00000004   Zero   RW          102    .bss.receivedDataIndex  master_send_start_byte.o
    0x4000a4ac   0x00000004   Zero   RW          117    .bss.receivedDataIndex  interrupt_check.o
    0x4000a4b0   0x00000004   Zero   RW          128    .bss.receivedDataIndex  master_tx.o
    0x4000a4b4   0x00000004   Zero   RW          152    .bss.receivedDataIndex  pad_check.o
    0x4000a4b8   0x00000004   Zero   RW          187    .bss.receivedDataIndex  master_arbitration_lost.o
    0x4000a4bc   0x00000004   Zero   RW          198    .bss.receivedDataIndex  master_tx_rpt_master_rx.o
    0x4000a4c0   0x00000004   Zero   RW          209    .bss.receivedDataIndex  master_tx_fsb.o
    0x4000a4c4   0x00000004   Zero   RW          390    .bss.receivedDataIndex  master_rx.o
    0x4000a4c8   0x00000200   Zero   RW           34    .bss.result         srst_check.o
    0x4000a6c8   0x00000080   Zero   RW          219    .bss.result         reg_check.o
    0x4000a748   0x00000200   Zero   RW          344    .bss.result         mstp_check.o
    0x4000a948   0x00000004   Zero   RW            9    .bss.sendDataIndex  master_general_call.o
    0x4000a94c   0x00000004   Zero   RW           99    .bss.sendDataIndex  master_send_start_byte.o
    0x4000a950   0x00000004   Zero   RW          114    .bss.sendDataIndex  interrupt_check.o
    0x4000a954   0x00000004   Zero   RW          125    .bss.sendDataIndex  master_tx.o
    0x4000a958   0x00000004   Zero   RW          149    .bss.sendDataIndex  pad_check.o
    0x4000a95c   0x00000004   Zero   RW          183    .bss.sendDataIndex  master_arbitration_lost.o
    0x4000a960   0x00000004   Zero   RW          195    .bss.sendDataIndex  master_tx_rpt_master_rx.o
    0x4000a964   0x00000004   Zero   RW          206    .bss.sendDataIndex  master_tx_fsb.o
    0x4000a968   0x00000004   Zero   RW          215    .bss.sendDataIndex  slave_nack_addr.o
    0x4000a96c   0x00000004   Zero   RW          387    .bss.sendDataIndex  master_rx.o


    Execution Region ARM_LIB_HEAP (Base: 0x4000a970, Size: 0x00000000, Max: 0xffffffffffffffff, ABSOLUTE)

    **** No section assigned to this execution region ****


    Execution Region ARM_LIB_STACK (Base: 0x6ffffc00, Size: 0x00000400, Max: 0x00000400, ABSOLUTE)

    Base Addr    Size         Type   Attr      Idx    E Section Name        Object

    0x6ffffc00   0x00000400   Zero   RW            1    ARM_LIB_STACK.bss   anon$$obj.o

[Info] Object files has been linked successfully.
mv -f image.elf /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Generating binary file...
objcopy --srec-forceS3 -I elf64-little -O srec /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/image.elf image.bin
[Info] Binary file has been generated successfully.
[Info] Listing memory map...
fromelf --text -cdvtgsw /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/image.elf --output=image.lst
[Info] Memory map has been listed successfully.
mv -f *.lst /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Disassembling...
fromelf --disassemble --cpu=8.2-A.64 /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/image.elf --output=image.asm
[Info] Disassembled successfully.
mv -f *.asm /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Cleanning temporary files...
mv -f make* /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
mv -f *.csh /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
mv -f *.log /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] **** Build finished successfully ****
