<div class="table-wrap"><style>[data-colorid=rhpob8wfn2]{color:#707070} html[data-color-mode=dark] [data-colorid=rhpob8wfn2]{color:#8f8f8f}[data-colorid=e0wxr2gtci]{color:#707070} html[data-color-mode=dark] [data-colorid=e0wxr2gtci]{color:#8f8f8f}[data-colorid=c0gdavjqfx]{color:#707070} html[data-color-mode=dark] [data-colorid=c0gdavjqfx]{color:#8f8f8f}[data-colorid=wnaso8jgwi]{color:#707070} html[data-color-mode=dark] [data-colorid=wnaso8jgwi]{color:#8f8f8f}</style><table class="confluenceTable"><tbody><tr><th colspan="1" class="confluenceTh">&nbsp;</th><th class="confluenceTh">Item</th><th class="confluenceTh">Owner</th><th class="confluenceTh">Target date</th><th colspan="1" class="confluenceTh">Projects</th><th colspan="1" class="confluenceTh">Comment</th></tr><tr><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="32"><span data-colorid="rhpob8wfn2">Install synthesizable testcase based on Mokhtar's 8x8 1 clock flow as the first benchmark</span><span data-colorid="e0wxr2gtci"><br class="_mce_tagged_br" /></span></li></ul>
</td><td class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a></td><td class="confluenceTd"><p>&nbsp;</p></td><td colspan="1" class="confluenceTd">testing</td><td colspan="1" class="confluenceTd">&nbsp;</td></tr><tr><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="10"><span data-colorid="c0gdavjqfx">Remove report using ClockFunctionalNames or switch to all_clocks&nbsp;</span></li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b371ead6b7e006aa7d7f4" href="https://arterisip.atlassian.net/wiki/people/624b371ead6b7e006aa7d7f4?ref=confluence" target="_blank" data-linked-resource-id="755377" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Boon Chuan</a></td><td colspan="1" class="confluenceTd">&nbsp;</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd">&nbsp;</td></tr><tr><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="11"><span data-colorid="wnaso8jgwi">Switch to json configs instead of individual vars in generated dc.tcl&nbsp;</span></li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a></td><td colspan="1" class="confluenceTd">&nbsp;</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd">&nbsp;</td></tr><tr><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="5">Generate max_delay constraints for asyc clock adapters</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a></td><td colspan="1" class="confluenceTd">11/15</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd">&nbsp;</td></tr><tr><td colspan="1" class="confluenceTd">5</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="12">Exercise an example of the flow (on NXP) to map large memories to .lib generated with Memory Compiler as opposed <br />to simple exclusion of the verilog which leads to &quot;Black Holes&quot;&nbsp;</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b371ead6b7e006aa7d7f4" href="https://arterisip.atlassian.net/wiki/people/624b371ead6b7e006aa7d7f4?ref=confluence" target="_blank" data-linked-resource-id="755377" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Boon Chuan</a></td><td colspan="1" class="confluenceTd">&nbsp;</td><td colspan="1" class="confluenceTd">nxp</td><td colspan="1" class="confluenceTd">&nbsp;</td></tr><tr><td colspan="1" class="confluenceTd">6</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li data-inline-task-id="13">Research if it's possible to synthesize very deep FIFOs, may be use DesignWare?&nbsp;</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b377df6a26900695fd12b" href="https://arterisip.atlassian.net/wiki/people/624b377df6a26900695fd12b?ref=confluence" target="_blank" data-linked-resource-id="788741" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Eric Howard</a></td><td colspan="1" class="confluenceTd">3/30</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd">Long term item. Neither NXP nor Seagate have large FIFOs</td></tr><tr><td colspan="1" class="confluenceTd">7</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="7">Add feature to skip analyze and elaborate if pre-compile design was saved as ddc&nbsp;</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a></td><td colspan="1" class="confluenceTd">&nbsp;</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd">&nbsp;</td></tr><tr><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li data-inline-task-id="14">Automate check-only synthesis run for verifying validity of the HDL verilog</li></ul>
a. Make it run unit-by-unit b. Automatically report hard errors, such as unresolved references</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a></td><td colspan="1" class="confluenceTd">1/31</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd">Low priority, doesn't affect NXP Manual checks don't take long</td></tr><tr><td colspan="1" class="confluenceTd">9</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="15">Look at MemType property of AIUs, if set to Synopsys, exclude sub-modules of the memory from synthesis</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a></td><td colspan="1" class="confluenceTd">11/23</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd">&nbsp;</td></tr><tr><td colspan="1" class="confluenceTd">10</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="16">Enhance dc.tcl template to accept a choice between 7 and 16nm libraries and WLM</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b377df6a26900695fd12b" href="https://arterisip.atlassian.net/wiki/people/624b377df6a26900695fd12b?ref=confluence" target="_blank" data-linked-resource-id="788741" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Eric Howard</a></td><td colspan="1" class="confluenceTd">&nbsp;</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd">Done by Benny, flow works for wireload and topo for 7nm</td></tr><tr><td colspan="1" class="confluenceTd">11</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="17">Identify a reason why NXP hw_config_7 crashes during 'link' in design compiler. Is it because we have to exclude large memories even in this early pre-compile stage?</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b371ead6b7e006aa7d7f4" href="https://arterisip.atlassian.net/wiki/people/624b371ead6b7e006aa7d7f4?ref=confluence" target="_blank" data-linked-resource-id="755377" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Boon Chuan</a></td><td colspan="1" class="confluenceTd">&nbsp;</td><td colspan="1" class="confluenceTd">nxp</td><td colspan="1" class="confluenceTd">Yes, even link operation is sensitive to large FIFOs, reg files.</td></tr><tr><td colspan="1" class="confluenceTd">12</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="18">Synthesize Seagate header-serial variant</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b377df6a26900695fd12b" href="https://arterisip.atlassian.net/wiki/people/624b377df6a26900695fd12b?ref=confluence" target="_blank" data-linked-resource-id="788741" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Eric Howard</a></td><td colspan="1" class="confluenceTd">&nbsp;</td><td colspan="1" class="confluenceTd">seagate</td><td colspan="1" class="confluenceTd">Done 2 different ways, with ungroup 2 and ungroup 4, both do not meet timing. FlexNoC meets timing with both. RTL designers will need to debug why it fails.</td></tr><tr><td colspan="1" class="confluenceTd">13</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="19">Investigate why some asynch constraints were rejected (objects not found) in Seagate run</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b371ead6b7e006aa7d7f4" href="https://arterisip.atlassian.net/wiki/people/624b371ead6b7e006aa7d7f4?ref=confluence" target="_blank" data-linked-resource-id="755377" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Boon Chuan</a></td><td colspan="1" class="confluenceTd">&nbsp;</td><td colspan="1" class="confluenceTd">seagate</td><td colspan="1" class="confluenceTd">&nbsp;</td></tr><tr><td colspan="1" class="confluenceTd">14</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li data-inline-task-id="20">Develop feature automatically loading gate level ddc files for subdesigns instead of synthesizing them in bottom-up flow</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a></td><td colspan="1" class="confluenceTd">1/31</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd">Per Eric this is not urgent - mostly a convenience feature for faster turnaround time</td></tr><tr><td colspan="1" class="confluenceTd">15</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li data-inline-task-id="21">Avoid uniquification of Ncore units. If the same Ncore module is instantiated multiple times we need to compile it and &quot;freeze&quot; so top level compile will not touch and uniquify those instances</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a></td><td colspan="1" class="confluenceTd">&nbsp;</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd">Controversial feature. May not be a good idea since it significantly complicates the flow and<br /> can lead to suboptimal synthesis results as some instances can be overconstrained</td></tr><tr><td colspan="1" class="confluenceTd">16</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="22">Provide option to pick up external verilog wrappers (usually for memories) from specified directory</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a></td><td colspan="1" class="confluenceTd">&nbsp;</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd">&nbsp;</td></tr><tr><td colspan="1" class="confluenceTd">17</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="23">Provide option for user to specify the start level for ungroup. Currently it's hardcoded to 2.</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a></td><td colspan="1" class="confluenceTd">&nbsp;</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd">&nbsp;</td></tr><tr><td colspan="1" class="confluenceTd">18</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="24">Provide option for user to specify the maximum number of paths for report_timing. Currently it's hardcoded to 10.</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a></td><td colspan="1" class="confluenceTd">&nbsp;</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd">&nbsp;</td></tr><tr><td colspan="1" class="confluenceTd">19</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="25">Declare these timing path groups: flop2flop, flop2mem, mem2flop, io2flop, flop2io<br />In Mark's original &quot;dc.tcl&quot;, this is achieved by adding these lines of Tcl code:<br /><p>if {[info exists BLACK_BOX_MEMORY] &amp;&amp; $BLACK_BOX_MEMORY} {<br /> Arteris_IP_Synthesis::set_default_group_paths -blackbox<br />} else {<br /> Arteris_IP_Synthesis::set_default_group_paths<br />}</p></li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a></td><td colspan="1" class="confluenceTd">12/15</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd">Done in aria build #185. Interestingly is_hard_macro attribute was not defined on memories created by library compiler, but is_macro_cell attribute was defined correctly</td></tr><tr><td colspan="1" class="confluenceTd">20</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="26"><p>The signals in InterfaceSysUnitId, InterfaceSysNodeUnitId, InterfaceUnitId are static tie-off signals, therefore must be excluded from set_input_delay.<br />Mark did it this way by adding this sdc contraint for all Ncore units (AIU, IOAIU, DCE, DVE, DII, DMI):</p><p>set static_dontcare_inputs [add_to_collection [get_ports *_f_unit_id] [get_ports *_n_unit_id]]</p><p>if {[sizeof_collection $static_dontcare_inputs] &gt; 0} {<br /> echo &quot;-I- Disable Timing on Dont-Care Signals: [get_object_name $static_dontcare_inputs]&quot;<br /> set_disable_timing $static_dontcare_inputs<br />}</p></li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a></td><td colspan="1" class="confluenceTd">12/15</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd"><p><span>Since constraint file is generated dynamically in JS , i prefer to generate all set_disable_timing constraints explicitly, by tracing from tieoffs to Ncore unit interfaces.</span></p><p><span>Done in aria build 182</span></p></td></tr><tr><td colspan="1" class="confluenceTd">21</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="27">Add this command line to dc.tcl : set report_default_significant_digits 5</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a></td><td colspan="1" class="confluenceTd">&nbsp;</td><td colspan="1" class="confluenceTd"><p>dev</p></td><td colspan="1" class="confluenceTd">&nbsp;</td></tr><tr><td colspan="1" class="confluenceTd">22</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li data-inline-task-id="28">Create dc_setup.0wlm.tsmc16.tcl and dc_setup.topo.tsmc16.tcl - currently only 7nm setup is functional</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a></td><td colspan="1" class="confluenceTd">1/31</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd">Not urgent. 0WLM is ready, Eric will work on topo</td></tr><tr><td colspan="1" class="confluenceTd">23</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="29"><span>set_max_delay problem for async adapter's data array <a class="external-link" href="https://arterisip.atlassian.net/browse/MAES-335" rel="nofollow">MAES-335<br /></a></span></li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a></td><td colspan="1" class="confluenceTd">&nbsp;</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://arterisip.atlassian.net/browse/MAES-335" rel="nofollow">*</a><span>should be fixed , Boon is testing</span></td></tr><tr><td colspan="1" class="confluenceTd">24</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="30">Re-enable excludeVerilogFilesNames option. Currently broken due to switch to explicit generated verilog read tcl file</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a></td><td colspan="1" class="confluenceTd">12/1</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd">done</td></tr><tr><td colspan="1" class="confluenceTd">25</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="31">In bottom up flow develop capability to skip synthesis of networks. Instead compile them as one piece after returning to the top level</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a></td><td colspan="1" class="confluenceTd">12/10</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd">Suggested by Eric, most often networks are spread over large distances and share channels between IPS</td></tr><tr><td colspan="1" class="confluenceTd">26</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="33">Add 2-3 Aria regression testcases when flow stabilizes</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a></td><td colspan="1" class="confluenceTd">1/31</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd">&nbsp;</td></tr><tr><td colspan="1" class="confluenceTd">27</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li data-inline-task-id="34">Add histogram support (by porting over Artsyn's histogram feature) MAES-361</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b371ead6b7e006aa7d7f4" href="https://arterisip.atlassian.net/wiki/people/624b371ead6b7e006aa7d7f4?ref=confluence" target="_blank" data-linked-resource-id="755377" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Boon Chuan</a></td><td colspan="1" class="confluenceTd">12/11</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd">Requested by Khaleel. Artsyn has a Perl script and some DC report_timing commands to support the histogram feature.</td></tr><tr><td colspan="1" class="confluenceTd">28</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="35">Support glob patterns so user won't need to specify explicit file lists of libraries, etc</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a></td><td colspan="1" class="confluenceTd">12/15</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd">&nbsp;</td></tr><tr><td colspan="1" class="confluenceTd">29</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li data-inline-task-id="36">Provide user control to disable timing on async interfaces, such as irq, pma</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a></td><td colspan="1" class="confluenceTd">1/15</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd">Requested by Khaleel</td></tr><tr><td colspan="1" class="confluenceTd">30</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="37">Create path groups; for example, io.timing.rpt, flop2flop.timing.rpt, macro.timing.rpt<ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="40">For memory pathgroups avoid creating groups if design has no macros</li><li class="checked" data-inline-task-id="41">Make sure to generate timing report per group, not just QoR</li></ul>
</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b371ead6b7e006aa7d7f4" href="https://arterisip.atlassian.net/wiki/people/624b371ead6b7e006aa7d7f4?ref=confluence" target="_blank" data-linked-resource-id="755377" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Boon Chuan</a></td><td colspan="1" class="confluenceTd">12/21</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd">Requested by Khaleel</td></tr><tr><td colspan="1" class="confluenceTd">31</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="38">Generate VT report that indicates the percentages and the area for LVT cells and SVT cells</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b371ead6b7e006aa7d7f4" href="https://arterisip.atlassian.net/wiki/people/624b371ead6b7e006aa7d7f4?ref=confluence" target="_blank" data-linked-resource-id="755377" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Boon Chuan</a></td><td colspan="1" class="confluenceTd">12/11</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd">Requested by Khaleel</td></tr><tr><td colspan="1" class="confluenceTd">32</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="39">Allow user to specify input delay and output delay</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a></td><td colspan="1" class="confluenceTd">12/21</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd">Requested by Boon. Currently it's hardcoded to 30% for input delay and output delay.</td></tr><tr><td colspan="1" class="confluenceTd">33</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="42">Expose function for IO delay per interface as a callback (continuation of item 32)</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a></td><td colspan="1" class="confluenceTd">&nbsp;</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd">&nbsp;</td></tr><tr><td colspan="1" class="confluenceTd">34</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li class="checked" data-inline-task-id="43">For memory pathgroups avoid creating groups if design has no macros</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a></td><td colspan="1" class="confluenceTd">&nbsp;</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd">Discovered by Eric</td></tr><tr><td colspan="1" class="confluenceTd">35</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16170862"><li data-inline-task-id="44">Gate depth report</li></ul>
</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a></td><td colspan="1" class="confluenceTd">&nbsp;</td><td colspan="1" class="confluenceTd">dev</td><td colspan="1" class="confluenceTd"><p>Arteris_IP_Synthesis::report_gate_depth -suffix $MAXCORNER</p></td></tr></tbody></table></div><p>&nbsp;</p><div><span style="font-size: 24.0px;background-color: rgb(245,245,245);"><br /></span></div>