// Seed: 445476426
module module_0 (
    output tri0 id_0,
    input  tri  id_1,
    input  wire id_2
);
  buf primCall (id_0, id_1);
  module_2 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_2
  );
  assign modCall_1.id_17 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wand id_3,
    output tri0 id_4,
    output wire id_5,
    input wand id_6,
    output tri0 id_7
);
  parameter [-1 'h0 : 1] id_9 = -1 == 1;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    output wor id_1,
    output supply0 id_2,
    input wire id_3,
    input supply0 id_4,
    output tri0 id_5,
    input wire id_6,
    input supply1 id_7,
    input wand id_8,
    input supply1 id_9,
    output wor id_10,
    input tri id_11,
    output tri0 id_12,
    input wand id_13,
    output tri id_14,
    output wor id_15,
    input uwire id_16,
    input tri0 id_17
);
endmodule
