Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b1db9446649544f59722b3f9e51ae4be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab5_2_2_tb_behav xil_defaultlib.lab5_2_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SR_latch_gate
Compiling module xil_defaultlib.D_latch_behavior
Compiling module xil_defaultlib.D_ff_behaviorup
Compiling module xil_defaultlib.D_ff_behaviordown
Compiling module xil_defaultlib.lab5_2_2
Compiling module xil_defaultlib.lab5_2_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab5_2_2_tb_behav
