// Seed: 1026610636
`define pp_0 0
`define pp_1 0
module module_0 ();
  always @(negedge 1) begin
    id_0 <= id_0;
    case (1)
      id_0: id_0 = 1'd0;
      1: id_0 = 1;
      1 - 1: id_0 = 1;
      default: id_0 <= id_0;
    endcase
  end
  assign id_1 = id_1;
  logic id_3 = 1'b0;
  logic id_5;
endmodule
`timescale 1ps / 1ps `default_nettype wire
