<stg><name>streamingDataCommutor<complex<ap_fixed<30, 16, 5, 3, 0> > ></name>


<trans_list>

<trans id="115" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fftOutData_local2, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fftOutData_local, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:2 %br_ln231 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0 %do_init = phi i1 1, void %codeRepl, i1 0, void %._crit_edge5, i1 1, void

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:1 %t59 = phi i4 0, void %codeRepl, i4 %t, void %._crit_edge5, i4 0, void

]]></Node>
<StgValue><ssdm name="t59"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:2 %br_ln0 = br i1 %do_init, void %.split, void %rewind_init

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fftOutData_local2, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fftOutData_local, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:2 %br_ln231 = br void %.split

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:0 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
.split:3 %fifo_has_next_sample = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i256P0A, i256 %fftOutData_local, i32 1

]]></Node>
<StgValue><ssdm name="fifo_has_next_sample"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split:4 %t = add i4 %t59, i4 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:5 %br_ln237 = br i1 %fifo_has_next_sample, void, void %.critedge254

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1">
<![CDATA[
:0 %delay_line_stall_load = load i1 %delay_line_stall

]]></Node>
<StgValue><ssdm name="delay_line_stall_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln281 = br i1 %delay_line_stall_load, void %._crit_edge6, void %._crit_edge5

]]></Node>
<StgValue><ssdm name="br_ln281"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
.critedge254:0 %fftOutData_local_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fftOutData_local

]]></Node>
<StgValue><ssdm name="fftOutData_local_read"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="30" op_0_bw="256">
<![CDATA[
.critedge254:1 %temp_tagged_input_triangle_delay_input_sample_M_real_V_0 = trunc i256 %fftOutData_local_read

]]></Node>
<StgValue><ssdm name="temp_tagged_input_triangle_delay_input_sample_M_real_V_0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="30" op_0_bw="30" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge254:2 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_0 = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %fftOutData_local_read, i32 32, i32 61

]]></Node>
<StgValue><ssdm name="temp_tagged_input_triangle_delay_input_sample_M_imag_V_0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="30" op_0_bw="30" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge254:3 %temp_tagged_input_triangle_delay_input_sample_M_real_V_1 = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %fftOutData_local_read, i32 64, i32 93

]]></Node>
<StgValue><ssdm name="temp_tagged_input_triangle_delay_input_sample_M_real_V_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="30" op_0_bw="30" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge254:4 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_1 = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %fftOutData_local_read, i32 96, i32 125

]]></Node>
<StgValue><ssdm name="temp_tagged_input_triangle_delay_input_sample_M_imag_V_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="30" op_0_bw="30" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge254:5 %temp_tagged_input_triangle_delay_input_sample_M_real_V_2 = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %fftOutData_local_read, i32 128, i32 157

]]></Node>
<StgValue><ssdm name="temp_tagged_input_triangle_delay_input_sample_M_real_V_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="30" op_0_bw="30" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge254:6 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_2 = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %fftOutData_local_read, i32 160, i32 189

]]></Node>
<StgValue><ssdm name="temp_tagged_input_triangle_delay_input_sample_M_imag_V_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="30" op_0_bw="30" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge254:7 %temp_tagged_input_triangle_delay_input_sample_M_real_V_3 = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %fftOutData_local_read, i32 192, i32 221

]]></Node>
<StgValue><ssdm name="temp_tagged_input_triangle_delay_input_sample_M_real_V_3"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="30" op_0_bw="30" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge254:8 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_3 = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %fftOutData_local_read, i32 224, i32 253

]]></Node>
<StgValue><ssdm name="temp_tagged_input_triangle_delay_input_sample_M_imag_V_3"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2">
<![CDATA[
.critedge254:9 %control_count_V_load = load i2 %control_count_V

]]></Node>
<StgValue><ssdm name="control_count_V_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge254:10 %store_ln241 = store i2 %control_count_V_load, i2 %control_bits_V

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge254:11 %add_ln870 = add i2 %control_count_V_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln870"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
.critedge254:12 %store_ln252 = store i2 %add_ln870, i2 %control_count_V

]]></Node>
<StgValue><ssdm name="store_ln252"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2">
<![CDATA[
.critedge254:13 %sample_in_read_count_V_load = load i2 %sample_in_read_count_V

]]></Node>
<StgValue><ssdm name="sample_in_read_count_V_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge254:14 %add_ln870_1 = add i2 %sample_in_read_count_V_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln870_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge254:15 %icmp_ln256 = icmp_ne  i2 %sample_in_read_count_V_load, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln256"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
.critedge254:16 %store_ln870 = store i2 %add_ln870_1, i2 %sample_in_read_count_V

]]></Node>
<StgValue><ssdm name="store_ln870"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge254:17 %store_ln258 = store i1 %icmp_ln256, i1 %delay_line_stall

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
.critedge254:18 %br_ln281 = br void %._crit_edge6

]]></Node>
<StgValue><ssdm name="br_ln281"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
.critedge260:0 %br_ln310 = br void %._crit_edge5

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge5:0 %icmp_ln231 = icmp_eq  i4 %t59, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln231"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5:1 %br_ln231 = br i1 %icmp_ln231, void %rewind_header, void

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln316 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge6:0 %temp_tagged_mux_chain_input_valid_0 = phi i1 1, void %.critedge254, i1 0, void

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_valid_0"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
._crit_edge6:1 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0 = phi i30 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_3, void %.critedge254, i30 0, void

]]></Node>
<StgValue><ssdm name="temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
._crit_edge6:2 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0 = phi i30 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_2, void %.critedge254, i30 0, void

]]></Node>
<StgValue><ssdm name="temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
._crit_edge6:3 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0 = phi i30 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_1, void %.critedge254, i30 0, void

]]></Node>
<StgValue><ssdm name="temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
._crit_edge6:4 %temp_tagged_mux_chain_input_sample_M_imag_V_0 = phi i30 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_0, void %.critedge254, i30 0, void

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_sample_M_imag_V_0"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
._crit_edge6:5 %temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0 = phi i30 %temp_tagged_input_triangle_delay_input_sample_M_real_V_3, void %.critedge254, i30 0, void

]]></Node>
<StgValue><ssdm name="temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
._crit_edge6:6 %temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0 = phi i30 %temp_tagged_input_triangle_delay_input_sample_M_real_V_2, void %.critedge254, i30 0, void

]]></Node>
<StgValue><ssdm name="temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
._crit_edge6:7 %temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0 = phi i30 %temp_tagged_input_triangle_delay_input_sample_M_real_V_1, void %.critedge254, i30 0, void

]]></Node>
<StgValue><ssdm name="temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
._crit_edge6:8 %temp_tagged_mux_chain_input_sample_M_real_V_0 = phi i30 %temp_tagged_input_triangle_delay_input_sample_M_real_V_0, void %.critedge254, i30 0, void

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_sample_M_real_V_0"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="61" op_0_bw="61" op_1_bw="1" op_2_bw="30" op_3_bw="30">
<![CDATA[
._crit_edge6:9 %p_03_i = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i1.i30.i30, i1 %temp_tagged_mux_chain_input_valid_0, i30 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0, i30 %temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0

]]></Node>
<StgValue><ssdm name="p_03_i"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="61" op_0_bw="61" op_1_bw="61" op_2_bw="61" op_3_bw="1">
<![CDATA[
._crit_edge6:10 %p_i = memshiftread i61 @_ssdm_op_MemShiftRead.[3 x i61]P0A, i61 2, i61 %p_03_i, i1 1

]]></Node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="30" op_0_bw="61">
<![CDATA[
._crit_edge6:11 %temp_tagged_mux_chain_input_sample_M_real_V_3 = trunc i61 %p_i

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_sample_M_real_V_3"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="30" op_0_bw="30" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge6:12 %temp_tagged_mux_chain_input_sample_M_imag_V_3 = partselect i30 @_ssdm_op_PartSelect.i30.i61.i32.i32, i61 %p_i, i32 30, i32 59

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_sample_M_imag_V_3"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="61" op_2_bw="32">
<![CDATA[
._crit_edge6:13 %temp_tagged_mux_chain_input_valid_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i61.i32, i61 %p_i, i32 60

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_valid_3"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="61" op_0_bw="61" op_1_bw="1" op_2_bw="30" op_3_bw="30">
<![CDATA[
._crit_edge6:14 %p_04_i = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i1.i30.i30, i1 %temp_tagged_mux_chain_input_valid_0, i30 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0, i30 %temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0

]]></Node>
<StgValue><ssdm name="p_04_i"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="61" op_0_bw="61" op_1_bw="61" op_2_bw="61" op_3_bw="1">
<![CDATA[
._crit_edge6:15 %p_5_i = memshiftread i61 @_ssdm_op_MemShiftRead.[2 x i61]P0A, i61 1, i61 %p_04_i, i1 1

]]></Node>
<StgValue><ssdm name="p_5_i"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="30" op_0_bw="61">
<![CDATA[
._crit_edge6:16 %temp_tagged_mux_chain_input_sample_M_real_V_2 = trunc i61 %p_5_i

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_sample_M_real_V_2"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="30" op_0_bw="30" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge6:17 %temp_tagged_mux_chain_input_sample_M_imag_V_2 = partselect i30 @_ssdm_op_PartSelect.i30.i61.i32.i32, i61 %p_5_i, i32 30, i32 59

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_sample_M_imag_V_2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="61" op_2_bw="32">
<![CDATA[
._crit_edge6:18 %temp_tagged_mux_chain_input_valid_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i61.i32, i61 %p_5_i, i32 60

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_valid_2"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="61" op_0_bw="61" op_1_bw="1" op_2_bw="30" op_3_bw="30">
<![CDATA[
._crit_edge6:19 %p_05_i = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i1.i30.i30, i1 %temp_tagged_mux_chain_input_valid_0, i30 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0, i30 %temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0

]]></Node>
<StgValue><ssdm name="p_05_i"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="61" op_0_bw="61" op_1_bw="61" op_2_bw="61" op_3_bw="1">
<![CDATA[
._crit_edge6:20 %p_0_i = memshiftread i61 @_ssdm_op_MemShiftRead.[1 x i61]P0A, i61 0, i61 %p_05_i, i1 1

]]></Node>
<StgValue><ssdm name="p_0_i"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="30" op_0_bw="61">
<![CDATA[
._crit_edge6:21 %temp_tagged_mux_chain_input_sample_M_real_V_1 = trunc i61 %p_0_i

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_sample_M_real_V_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="30" op_0_bw="30" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge6:22 %temp_tagged_mux_chain_input_sample_M_imag_V_1 = partselect i30 @_ssdm_op_PartSelect.i30.i61.i32.i32, i61 %p_0_i, i32 30, i32 59

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_sample_M_imag_V_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="61" op_2_bw="32">
<![CDATA[
._crit_edge6:23 %temp_tagged_mux_chain_input_valid_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i61.i32, i61 %p_0_i, i32 60

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_valid_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
._crit_edge6:24 %control_bits_V_load = load i2 %control_bits_V

]]></Node>
<StgValue><ssdm name="control_bits_V_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge6:25 %zext_ln66 = zext i2 %control_bits_V_load

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge6:26 %DataOut = memshiftread i32 @_ssdm_op_MemShiftRead.[1 x i32]P0A, i32 0, i32 %zext_ln66, i1 1

]]></Node>
<StgValue><ssdm name="DataOut"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="30" op_3_bw="30" op_4_bw="30" op_5_bw="2">
<![CDATA[
._crit_edge6:27 %temp_tagged_output_triangle_input_sample_M_real_V_0 = mux i30 @_ssdm_op_Mux.ap_auto.4i30.i2, i30 %temp_tagged_mux_chain_input_sample_M_real_V_0, i30 %temp_tagged_mux_chain_input_sample_M_real_V_1, i30 %temp_tagged_mux_chain_input_sample_M_real_V_2, i30 %temp_tagged_mux_chain_input_sample_M_real_V_3, i2 %control_bits_V_load

]]></Node>
<StgValue><ssdm name="temp_tagged_output_triangle_input_sample_M_real_V_0"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="30" op_3_bw="30" op_4_bw="30" op_5_bw="2">
<![CDATA[
._crit_edge6:28 %temp_tagged_output_triangle_input_sample_M_imag_V_0 = mux i30 @_ssdm_op_Mux.ap_auto.4i30.i2, i30 %temp_tagged_mux_chain_input_sample_M_imag_V_0, i30 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i30 %temp_tagged_mux_chain_input_sample_M_imag_V_2, i30 %temp_tagged_mux_chain_input_sample_M_imag_V_3, i2 %control_bits_V_load

]]></Node>
<StgValue><ssdm name="temp_tagged_output_triangle_input_sample_M_imag_V_0"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
._crit_edge6:29 %temp_tagged_output_triangle_input_valid_0 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %temp_tagged_mux_chain_input_valid_0, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_2, i1 %temp_tagged_mux_chain_input_valid_3, i2 %control_bits_V_load

]]></Node>
<StgValue><ssdm name="temp_tagged_output_triangle_input_valid_0"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge6:30 %trunc_ln316 = trunc i32 %DataOut

]]></Node>
<StgValue><ssdm name="trunc_ln316"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge6:31 %zext_ln66_1 = zext i2 %trunc_ln316

]]></Node>
<StgValue><ssdm name="zext_ln66_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge6:32 %DataOut_3 = memshiftread i32 @_ssdm_op_MemShiftRead.[1 x i32]P0A, i32 0, i32 %zext_ln66_1, i1 1

]]></Node>
<StgValue><ssdm name="DataOut_3"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="30" op_3_bw="30" op_4_bw="30" op_5_bw="2">
<![CDATA[
._crit_edge6:33 %temp_tagged_output_triangle_input_sample_M_real_V_1 = mux i30 @_ssdm_op_Mux.ap_auto.4i30.i2, i30 %temp_tagged_mux_chain_input_sample_M_real_V_0, i30 %temp_tagged_mux_chain_input_sample_M_real_V_1, i30 %temp_tagged_mux_chain_input_sample_M_real_V_2, i30 %temp_tagged_mux_chain_input_sample_M_real_V_3, i2 %trunc_ln316

]]></Node>
<StgValue><ssdm name="temp_tagged_output_triangle_input_sample_M_real_V_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="30" op_3_bw="30" op_4_bw="30" op_5_bw="2">
<![CDATA[
._crit_edge6:34 %temp_tagged_output_triangle_input_sample_M_imag_V_1 = mux i30 @_ssdm_op_Mux.ap_auto.4i30.i2, i30 %temp_tagged_mux_chain_input_sample_M_imag_V_0, i30 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i30 %temp_tagged_mux_chain_input_sample_M_imag_V_2, i30 %temp_tagged_mux_chain_input_sample_M_imag_V_3, i2 %trunc_ln316

]]></Node>
<StgValue><ssdm name="temp_tagged_output_triangle_input_sample_M_imag_V_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
._crit_edge6:35 %temp_tagged_output_triangle_input_valid_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %temp_tagged_mux_chain_input_valid_0, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_2, i1 %temp_tagged_mux_chain_input_valid_3, i2 %trunc_ln316

]]></Node>
<StgValue><ssdm name="temp_tagged_output_triangle_input_valid_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge6:36 %trunc_ln316_2 = trunc i32 %DataOut_3

]]></Node>
<StgValue><ssdm name="trunc_ln316_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge6:37 %zext_ln66_2 = zext i2 %trunc_ln316_2

]]></Node>
<StgValue><ssdm name="zext_ln66_2"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge6:38 %DataOut_4 = memshiftread i32 @_ssdm_op_MemShiftRead.[1 x i32]P0A, i32 0, i32 %zext_ln66_2, i1 1

]]></Node>
<StgValue><ssdm name="DataOut_4"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="30" op_3_bw="30" op_4_bw="30" op_5_bw="2">
<![CDATA[
._crit_edge6:39 %temp_tagged_output_triangle_input_sample_M_real_V_2 = mux i30 @_ssdm_op_Mux.ap_auto.4i30.i2, i30 %temp_tagged_mux_chain_input_sample_M_real_V_0, i30 %temp_tagged_mux_chain_input_sample_M_real_V_1, i30 %temp_tagged_mux_chain_input_sample_M_real_V_2, i30 %temp_tagged_mux_chain_input_sample_M_real_V_3, i2 %trunc_ln316_2

]]></Node>
<StgValue><ssdm name="temp_tagged_output_triangle_input_sample_M_real_V_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="30" op_3_bw="30" op_4_bw="30" op_5_bw="2">
<![CDATA[
._crit_edge6:40 %temp_tagged_output_triangle_input_sample_M_imag_V_2 = mux i30 @_ssdm_op_Mux.ap_auto.4i30.i2, i30 %temp_tagged_mux_chain_input_sample_M_imag_V_0, i30 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i30 %temp_tagged_mux_chain_input_sample_M_imag_V_2, i30 %temp_tagged_mux_chain_input_sample_M_imag_V_3, i2 %trunc_ln316_2

]]></Node>
<StgValue><ssdm name="temp_tagged_output_triangle_input_sample_M_imag_V_2"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
._crit_edge6:41 %temp_tagged_output_triangle_input_valid_2 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %temp_tagged_mux_chain_input_valid_0, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_2, i1 %temp_tagged_mux_chain_input_valid_3, i2 %trunc_ln316_2

]]></Node>
<StgValue><ssdm name="temp_tagged_output_triangle_input_valid_2"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge6:42 %trunc_ln79 = trunc i32 %DataOut_4

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="30" op_3_bw="30" op_4_bw="30" op_5_bw="2">
<![CDATA[
._crit_edge6:43 %temp_tagged_output_triangle_input_sample_M_real_V_3 = mux i30 @_ssdm_op_Mux.ap_auto.4i30.i2, i30 %temp_tagged_mux_chain_input_sample_M_real_V_0, i30 %temp_tagged_mux_chain_input_sample_M_real_V_1, i30 %temp_tagged_mux_chain_input_sample_M_real_V_2, i30 %temp_tagged_mux_chain_input_sample_M_real_V_3, i2 %trunc_ln79

]]></Node>
<StgValue><ssdm name="temp_tagged_output_triangle_input_sample_M_real_V_3"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="30" op_3_bw="30" op_4_bw="30" op_5_bw="2">
<![CDATA[
._crit_edge6:44 %temp_tagged_output_triangle_input_sample_M_imag_V_3 = mux i30 @_ssdm_op_Mux.ap_auto.4i30.i2, i30 %temp_tagged_mux_chain_input_sample_M_imag_V_0, i30 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i30 %temp_tagged_mux_chain_input_sample_M_imag_V_2, i30 %temp_tagged_mux_chain_input_sample_M_imag_V_3, i2 %trunc_ln79

]]></Node>
<StgValue><ssdm name="temp_tagged_output_triangle_input_sample_M_imag_V_3"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
._crit_edge6:45 %temp_tagged_output_triangle_input_valid_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %temp_tagged_mux_chain_input_valid_0, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_2, i1 %temp_tagged_mux_chain_input_valid_3, i2 %trunc_ln79

]]></Node>
<StgValue><ssdm name="temp_tagged_output_triangle_input_valid_3"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="61" op_0_bw="61" op_1_bw="1" op_2_bw="30" op_3_bw="30">
<![CDATA[
._crit_edge6:46 %p_i1 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i1.i30.i30, i1 %temp_tagged_output_triangle_input_valid_0, i30 %temp_tagged_output_triangle_input_sample_M_imag_V_0, i30 %temp_tagged_output_triangle_input_sample_M_real_V_0

]]></Node>
<StgValue><ssdm name="p_i1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="61" op_0_bw="61" op_1_bw="61" op_2_bw="61" op_3_bw="1">
<![CDATA[
._crit_edge6:47 %p_1_i = memshiftread i61 @_ssdm_op_MemShiftRead.[3 x i61]P0A, i61 2, i61 %p_i1, i1 1

]]></Node>
<StgValue><ssdm name="p_1_i"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="30" op_0_bw="61">
<![CDATA[
._crit_edge6:48 %commuted_output_sample_M_real_V_0 = trunc i61 %p_1_i

]]></Node>
<StgValue><ssdm name="commuted_output_sample_M_real_V_0"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="30" op_0_bw="30" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge6:49 %commuted_output_sample_M_imag_V_0 = partselect i30 @_ssdm_op_PartSelect.i30.i61.i32.i32, i61 %p_1_i, i32 30, i32 59

]]></Node>
<StgValue><ssdm name="commuted_output_sample_M_imag_V_0"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="61" op_2_bw="32">
<![CDATA[
._crit_edge6:50 %commuted_output_valid_0 = bitselect i1 @_ssdm_op_BitSelect.i1.i61.i32, i61 %p_1_i, i32 60

]]></Node>
<StgValue><ssdm name="commuted_output_valid_0"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="61" op_0_bw="61" op_1_bw="1" op_2_bw="30" op_3_bw="30">
<![CDATA[
._crit_edge6:51 %p_2_i = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i1.i30.i30, i1 %temp_tagged_output_triangle_input_valid_1, i30 %temp_tagged_output_triangle_input_sample_M_imag_V_1, i30 %temp_tagged_output_triangle_input_sample_M_real_V_1

]]></Node>
<StgValue><ssdm name="p_2_i"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="61" op_0_bw="61" op_1_bw="61" op_2_bw="61" op_3_bw="1">
<![CDATA[
._crit_edge6:52 %p_3_i = memshiftread i61 @_ssdm_op_MemShiftRead.[2 x i61]P0A, i61 1, i61 %p_2_i, i1 1

]]></Node>
<StgValue><ssdm name="p_3_i"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="30" op_0_bw="61">
<![CDATA[
._crit_edge6:53 %commuted_output_sample_M_real_V_1 = trunc i61 %p_3_i

]]></Node>
<StgValue><ssdm name="commuted_output_sample_M_real_V_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="30" op_0_bw="30" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge6:54 %commuted_output_sample_M_imag_V_1 = partselect i30 @_ssdm_op_PartSelect.i30.i61.i32.i32, i61 %p_3_i, i32 30, i32 59

]]></Node>
<StgValue><ssdm name="commuted_output_sample_M_imag_V_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="61" op_2_bw="32">
<![CDATA[
._crit_edge6:55 %commuted_output_valid_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i61.i32, i61 %p_3_i, i32 60

]]></Node>
<StgValue><ssdm name="commuted_output_valid_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="61" op_0_bw="61" op_1_bw="1" op_2_bw="30" op_3_bw="30">
<![CDATA[
._crit_edge6:56 %p_4_i = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i1.i30.i30, i1 %temp_tagged_output_triangle_input_valid_2, i30 %temp_tagged_output_triangle_input_sample_M_imag_V_2, i30 %temp_tagged_output_triangle_input_sample_M_real_V_2

]]></Node>
<StgValue><ssdm name="p_4_i"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="61" op_0_bw="61" op_1_bw="61" op_2_bw="61" op_3_bw="1">
<![CDATA[
._crit_edge6:57 %p_0_i1 = memshiftread i61 @_ssdm_op_MemShiftRead.[1 x i61]P0A, i61 0, i61 %p_4_i, i1 1

]]></Node>
<StgValue><ssdm name="p_0_i1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="30" op_0_bw="61">
<![CDATA[
._crit_edge6:58 %commuted_output_sample_M_real_V_2 = trunc i61 %p_0_i1

]]></Node>
<StgValue><ssdm name="commuted_output_sample_M_real_V_2"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="30" op_0_bw="30" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge6:59 %commuted_output_sample_M_imag_V_2 = partselect i30 @_ssdm_op_PartSelect.i30.i61.i32.i32, i61 %p_0_i1, i32 30, i32 59

]]></Node>
<StgValue><ssdm name="commuted_output_sample_M_imag_V_2"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="61" op_2_bw="32">
<![CDATA[
._crit_edge6:60 %commuted_output_valid_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i61.i32, i61 %p_0_i1, i32 60

]]></Node>
<StgValue><ssdm name="commuted_output_valid_2"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge6:61 %and_ln297 = and i1 %commuted_output_valid_0, i1 %commuted_output_valid_1

]]></Node>
<StgValue><ssdm name="and_ln297"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge6:62 %and_ln297_1 = and i1 %commuted_output_valid_2, i1 %temp_tagged_output_triangle_input_valid_3

]]></Node>
<StgValue><ssdm name="and_ln297_1"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge6:63 %and_ln297_2 = and i1 %and_ln297_1, i1 %and_ln297

]]></Node>
<StgValue><ssdm name="and_ln297_2"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge6:64 %br_ln297 = br i1 %and_ln297_2, void %.critedge260, void

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
<literal name="and_ln297_2" val="1"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="and_ln297_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="254" op_0_bw="254" op_1_bw="30" op_2_bw="2" op_3_bw="30" op_4_bw="2" op_5_bw="30" op_6_bw="2" op_7_bw="30" op_8_bw="2" op_9_bw="30" op_10_bw="2" op_11_bw="30" op_12_bw="2" op_13_bw="30" op_14_bw="2" op_15_bw="30">
<![CDATA[
:0 %tmp = bitconcatenate i254 @_ssdm_op_BitConcatenate.i254.i30.i2.i30.i2.i30.i2.i30.i2.i30.i2.i30.i2.i30.i2.i30, i30 %temp_tagged_output_triangle_input_sample_M_imag_V_3, i2 0, i30 %temp_tagged_output_triangle_input_sample_M_real_V_3, i2 0, i30 %commuted_output_sample_M_imag_V_2, i2 0, i30 %commuted_output_sample_M_real_V_2, i2 0, i30 %commuted_output_sample_M_imag_V_1, i2 0, i30 %commuted_output_sample_M_real_V_1, i2 0, i30 %commuted_output_sample_M_imag_V_0, i2 0, i30 %commuted_output_sample_M_real_V_0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
<literal name="and_ln297_2" val="1"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="and_ln297_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="256" op_0_bw="254">
<![CDATA[
:1 %zext_ln174 = zext i254 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
<literal name="and_ln297_2" val="1"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="and_ln297_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fftOutData_local2, i256 %zext_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_load" val="0"/>
<literal name="and_ln297_2" val="1"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="and_ln297_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln309 = br void %.critedge260

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
:0 %return_ln316 = return void @_ssdm_op_Return

]]></Node>
<StgValue><ssdm name="return_ln316"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
