@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project4_test.vhd":4:7:4:10|Synthesizing work.dest.rtl.
Post processing for work.dest.rtl
