
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001253                       # Number of seconds simulated
sim_ticks                                  1253222500                       # Number of ticks simulated
final_tick                               2255693433000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               29684724                       # Simulator instruction rate (inst/s)
host_op_rate                                 29684650                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              379667594                       # Simulator tick rate (ticks/s)
host_mem_usage                                 729108                       # Number of bytes of host memory used
host_seconds                                     3.30                       # Real time elapsed on the host
sim_insts                                    97984118                       # Number of instructions simulated
sim_ops                                      97984118                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       454528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1001472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1456000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       454528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        454528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       607296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          607296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         7102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        15648                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9489                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9489                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    362687392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    799117475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1161804867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    362687392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        362687392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       484587533                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            484587533                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       484587533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    362687392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    799117475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1646392400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22750                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9489                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22750                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9489                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1452480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  605760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1456000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               607296                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     55                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              511                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1253190500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22750                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9489                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    254.896415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.133493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   304.665311                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3736     46.35%     46.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1957     24.28%     70.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          677      8.40%     79.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          332      4.12%     83.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          217      2.69%     85.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          152      1.89%     87.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          130      1.61%     89.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           97      1.20%     90.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          763      9.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8061                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          585                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.784615                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.874652                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.628742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             42      7.18%      7.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           253     43.25%     50.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           130     22.22%     72.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            78     13.33%     85.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            35      5.98%     91.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      3.76%     95.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      2.39%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            4      0.68%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            2      0.34%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.17%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            3      0.51%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           585                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.179487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.169290                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.597016                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              533     91.11%     91.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      1.20%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               37      6.32%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      1.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           585                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    415319500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               840850750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  113475000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18300.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37050.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1159.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       483.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1161.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    484.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.78                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17108                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6975                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.52                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      38871.88                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 30043440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 16392750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                85722000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               37285920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             81369600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            818210205                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             29907750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1098931665                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            881.925160                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     44883750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      41600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1159590000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 30504600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 16644375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                90464400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               23632560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             81369600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            827274060                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             21957000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1091846595                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            876.239182                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     31650250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      41600000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1172978750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1142066500     91.26%     91.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1535000      0.12%     91.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               107787000      8.61%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1251388500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          880464500     70.36%     70.36% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            370917000     29.64%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18269                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              200449                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18269                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.972084                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    24.420246                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   487.579754                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.047696                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.952304                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          363                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1187873                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1187873                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       134311                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          134311                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58772                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58772                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2223                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2223                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2376                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2376                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       193083                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           193083                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       193083                       # number of overall hits
system.cpu.dcache.overall_hits::total          193083                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26855                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26855                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67465                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67465                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          397                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          397                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        94320                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          94320                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        94320                       # number of overall misses
system.cpu.dcache.overall_misses::total         94320                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1662127503                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1662127503                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   5029014195                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5029014195                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     28036000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     28036000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        47001                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        47001                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   6691141698                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6691141698                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   6691141698                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6691141698                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       161166                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       161166                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126237                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126237                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       287403                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       287403                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       287403                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       287403                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.166629                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.166629                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.534431                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.534431                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.151527                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.151527                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000841                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000841                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.328180                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.328180                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.328180                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.328180                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 61892.664420                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61892.664420                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 74542.565701                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74542.565701                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 70619.647355                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70619.647355                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 23500.500000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 23500.500000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 70940.857697                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70940.857697                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 70940.857697                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70940.857697                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       394360                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7470                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.792503                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        10967                       # number of writebacks
system.cpu.dcache.writebacks::total             10967                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17888                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17888                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58370                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58370                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          177                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          177                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        76258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        76258                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76258                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8967                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8967                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9095                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9095                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          220                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          220                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18062                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18062                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18062                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18062                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    647061250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    647061250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    779536777                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    779536777                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     14954750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     14954750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        43999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        43999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1426598027                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1426598027                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1426598027                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1426598027                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.055638                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.055638                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072047                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072047                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.083969                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.083969                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000841                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000841                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.062846                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.062846                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.062846                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062846                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72160.282146                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72160.282146                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 85710.475756                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85710.475756                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 67976.136364                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67976.136364                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 21999.500000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 21999.500000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 78983.392039                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78983.392039                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 78983.392039                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78983.392039                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10420                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.729371                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              363419                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10420                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.877063                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    21.056254                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   490.673118                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.041125                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.958346                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999471                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          429                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            340536                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           340536                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       152648                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          152648                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       152648                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           152648                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       152648                       # number of overall hits
system.cpu.icache.overall_hits::total          152648                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12403                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12403                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12403                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12403                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12403                       # number of overall misses
system.cpu.icache.overall_misses::total         12403                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    770036000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    770036000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    770036000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    770036000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    770036000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    770036000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       165051                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       165051                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       165051                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       165051                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       165051                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       165051                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.075146                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.075146                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.075146                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.075146                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.075146                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.075146                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 62084.656938                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62084.656938                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 62084.656938                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62084.656938                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 62084.656938                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62084.656938                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2335                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                44                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.068182                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1969                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1969                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1969                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1969                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1969                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1969                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10434                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10434                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10434                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10434                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10434                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10434                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    641186500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    641186500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    641186500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    641186500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    641186500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    641186500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.063217                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.063217                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.063217                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.063217                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.063217                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.063217                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 61451.648457                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61451.648457                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 61451.648457                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61451.648457                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 61451.648457                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61451.648457                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     23848                       # number of replacements
system.l2.tags.tagsinuse                  2380.334995                       # Cycle average of tags in use
system.l2.tags.total_refs                        7461                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     23848                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.312856                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      872.997004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        113.573941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        183.037894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   586.881974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   623.844182                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.053284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.006932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.011172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.035820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.038076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.145284                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1994                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          659                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1074                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.121704                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    667497                       # Number of tag accesses
system.l2.tags.data_accesses                   667497                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         3317                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         1877                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5194                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            10967                       # number of Writeback hits
system.l2.Writeback_hits::total                 10967                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data          744                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   744                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          3317                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          2621                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5938                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         3317                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         2621                       # number of overall hits
system.l2.overall_hits::total                    5938                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         7102                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         7307                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14409                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  6                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8342                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8342                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         7102                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        15649                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22751                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         7102                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        15649                       # number of overall misses
system.l2.overall_misses::total                 22751                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    595846250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    632177000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1228023250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    761258000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     761258000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    595846250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1393435000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1989281250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    595846250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1393435000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1989281250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10419                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9184                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19603                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        10967                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             10967                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9086                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10419                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18270                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28689                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10419                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18270                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28689                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.681639                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.795623                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.735041                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.500000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.918116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.918116                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.681639                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.856541                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.793022                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.681639                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.856541                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.793022                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83898.373698                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 86516.627891                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85226.126032                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 91256.053704                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91256.053704                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83898.373698                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 89043.069845                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87437.090677                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83898.373698                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 89043.069845                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87437.090677                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9489                       # number of writebacks
system.l2.writebacks::total                      9489                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         7102                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         7307                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            14409                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             6                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         8342                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8342                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         7102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        15649                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22751                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         7102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        15649                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22751                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    506751750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    540704000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1047455750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       107505                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       107505                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    658069000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    658069000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    506751750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1198773000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1705524750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    506751750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1198773000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1705524750                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.681639                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.795623                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.735041                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.918116                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.918116                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.681639                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.856541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.793022                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.681639                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.856541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.793022                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71353.386370                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 73998.084029                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72694.548546                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17917.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17917.500000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 78886.238312                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78886.238312                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71353.386370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 76603.808550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74964.825722                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71353.386370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 76603.808550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74964.825722                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               14409                       # Transaction distribution
system.membus.trans_dist::ReadResp              14408                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              9489                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               7                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8342                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8342                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        55003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        55007                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  55007                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2063296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2063304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2063304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             32248                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   32248    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               32248                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            76172500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          120835744                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              9.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          245396                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       203063                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11366                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       178528                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           84025                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     47.065446                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14439                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          489                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               199211                       # DTB read hits
system.switch_cpus.dtb.read_misses               2993                       # DTB read misses
system.switch_cpus.dtb.read_acv                    23                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            60896                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136947                       # DTB write hits
system.switch_cpus.dtb.write_misses              1242                       # DTB write misses
system.switch_cpus.dtb.write_acv                   62                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25359                       # DTB write accesses
system.switch_cpus.dtb.data_hits               336158                       # DTB hits
system.switch_cpus.dtb.data_misses               4235                       # DTB misses
system.switch_cpus.dtb.data_acv                    85                       # DTB access violations
system.switch_cpus.dtb.data_accesses            86255                       # DTB accesses
system.switch_cpus.itb.fetch_hits               60113                       # ITB hits
system.switch_cpus.itb.fetch_misses               996                       # ITB misses
system.switch_cpus.itb.fetch_acv                   31                       # ITB acv
system.switch_cpus.itb.fetch_accesses           61109                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  2506445                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       435119                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1276799                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              245396                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        98464                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1335545                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           32442                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          645                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        27467                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            165054                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7433                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1815034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.703457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.021019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1575838     86.82%     86.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            16294      0.90%     87.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            28514      1.57%     89.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            18129      1.00%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            45952      2.53%     92.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10658      0.59%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18491      1.02%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8218      0.45%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            92940      5.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1815034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.097906                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.509406                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           314881                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1297391                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            153193                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         34683                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14885                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        12370                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1363                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1084468                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4324                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14885                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           333055                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          487900                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       514759                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            168580                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        295854                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1029084                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1249                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          28397                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          17864                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         217371                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       688675                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1318009                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1314805                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2787                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493822                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           194845                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31929                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3605                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            234387                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       192589                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       147512                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        34901                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        19900                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             940174                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27320                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            897127                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1516                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       240284                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       135206                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18582                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1815034                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.494276                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.208289                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1446253     79.68%     79.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       146617      8.08%     87.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        73400      4.04%     91.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        60079      3.31%     95.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        46754      2.58%     97.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        23664      1.30%     98.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        11807      0.65%     99.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4385      0.24%     99.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2075      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1815034                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1356      4.42%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          17772     57.94%     62.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11547     37.64%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        523064     58.30%     58.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          766      0.09%     58.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     58.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1245      0.14%     58.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     58.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     58.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     58.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       211807     23.61%     82.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       140224     15.63%     97.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.15%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         897127                       # Type of FU issued
system.switch_cpus.iq.rate                   0.357928                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               30675                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034192                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      3632866                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1204307                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       836311                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8612                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4442                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4091                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         922854                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4488                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7572                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        54228                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1023                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18712                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        33968                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14885                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          222475                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        227407                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       987442                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4322                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        192589                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       147512                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21919                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1350                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        225714                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1023                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3869                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10221                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        14090                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        883867                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        203410                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        13259                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19948                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               342031                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           119936                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138621                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.352638                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 847841                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                840402                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            405664                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            543544                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.335296                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.746331                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       236123                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12811                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1773934                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.418212                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.344353                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1502567     84.70%     84.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       126804      7.15%     91.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        50017      2.82%     94.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        21256      1.20%     95.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        22495      1.27%     97.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         8232      0.46%     97.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         6944      0.39%     97.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6482      0.37%     98.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        29137      1.64%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1773934                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741880                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741880                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267161                       # Number of memory references committed
system.switch_cpus.commit.loads                138361                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98735                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712656                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433551     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142549     19.21%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129146     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741880                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         29137                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2705587                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1997516                       # The number of ROB writes
system.switch_cpus.timesIdled                    7056                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  691411                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727205                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727205                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.446683                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.446683                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.290134                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.290134                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1168667                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          579676                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2674                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2482                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25376                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19618                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19617                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            10967                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             14                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9086                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9086                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        47537                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 68390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       666816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1871112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2537928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              15                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            39686                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39686    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              39686                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           30810500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          17044000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          29809006                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.008208                       # Number of seconds simulated
sim_ticks                                  8207633500                       # Number of ticks simulated
final_tick                               2265145389000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               18179712                       # Simulator instruction rate (inst/s)
host_op_rate                                 18179685                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1492414734                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733204                       # Number of bytes of host memory used
host_seconds                                     5.50                       # Real time elapsed on the host
sim_insts                                    99980253                       # Number of instructions simulated
sim_ops                                      99980253                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      1162560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       932160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2095104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1162560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1162560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1715584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1715584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        18165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        14565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               32736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         26806                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              26806                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    141643752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    113572323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           46786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             255262860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    141643752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        141643752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       209022978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            209022978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       209022978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    141643752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    113572323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide          46786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            464285838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       32734                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45430                       # Number of write requests accepted
system.mem_ctrls.readBursts                     32734                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45430                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2082560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2063040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2094976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2907520                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    194                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 13200                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           23                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2013                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        60                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    8207591000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 32734                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45430                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   20490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    151                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16262                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    255.043660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.702940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   311.130305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7582     46.62%     46.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4045     24.87%     71.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1355      8.33%     79.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          575      3.54%     83.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          400      2.46%     85.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          229      1.41%     87.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          183      1.13%     88.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          101      0.62%     88.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1792     11.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16262                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1377                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.635439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.343631                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             859     62.38%     62.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             18      1.31%     63.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            28      2.03%     65.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            54      3.92%     69.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            71      5.16%     74.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            56      4.07%     78.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            46      3.34%     82.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            30      2.18%     84.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            49      3.56%     87.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            33      2.40%     90.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            26      1.89%     92.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            27      1.96%     94.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           20      1.45%     95.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           20      1.45%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            8      0.58%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            6      0.44%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            9      0.65%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            6      0.44%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            4      0.29%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.15%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.07%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            2      0.15%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1377                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1377                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      23.409586                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.606915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     41.785817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          1324     96.15%     96.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            13      0.94%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             7      0.51%     97.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             1      0.07%     97.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             2      0.15%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            3      0.22%     98.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            7      0.51%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            5      0.36%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            1      0.07%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            2      0.15%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.07%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            1      0.07%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            2      0.15%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            1      0.07%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            1      0.07%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            1      0.07%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            1      0.07%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            1      0.07%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.07%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1377                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    593586644                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1203711644                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  162700000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18241.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36991.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       253.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       251.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    255.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    354.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.43                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    21257                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27256                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.57                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     105004.75                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                114851520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 62667000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               280386600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              193972320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            698761440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3387537360                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           3447616500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             8185792740                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            765.129793                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   5627109750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     274040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2305103750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                128769480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 70261125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               323294400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              136682640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            698761440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3435390855                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           3405639750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             8198799690                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            766.345559                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   5583196500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     274040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2349471000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       65                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       5709                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     1365     40.41%     40.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.68%     41.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.24%     41.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1982     58.67%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3378                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1364     49.44%     49.44% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.83%     50.27% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.29%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1364     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2759                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               7315584000     89.11%     89.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                23817000      0.29%     89.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 4992500      0.06%     89.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               864802500     10.53%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8209196000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999267                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.688194                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.816755                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      4.55%      4.55% # number of syscalls executed
system.cpu.kern.syscall::3                          1      4.55%      9.09% # number of syscalls executed
system.cpu.kern.syscall::4                          3     13.64%     22.73% # number of syscalls executed
system.cpu.kern.syscall::6                          1      4.55%     27.27% # number of syscalls executed
system.cpu.kern.syscall::17                         4     18.18%     45.45% # number of syscalls executed
system.cpu.kern.syscall::19                         1      4.55%     50.00% # number of syscalls executed
system.cpu.kern.syscall::45                         1      4.55%     54.55% # number of syscalls executed
system.cpu.kern.syscall::48                         1      4.55%     59.09% # number of syscalls executed
system.cpu.kern.syscall::54                         1      4.55%     63.64% # number of syscalls executed
system.cpu.kern.syscall::59                         1      4.55%     68.18% # number of syscalls executed
system.cpu.kern.syscall::71                         4     18.18%     86.36% # number of syscalls executed
system.cpu.kern.syscall::144                        1      4.55%     90.91% # number of syscalls executed
system.cpu.kern.syscall::256                        1      4.55%     95.45% # number of syscalls executed
system.cpu.kern.syscall::257                        1      4.55%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     22                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   172      4.41%      4.41% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.62% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3103     79.58%     84.20% # number of callpals executed
system.cpu.kern.callpal::rdps                     112      2.87%     87.07% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     87.10% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     87.12% # number of callpals executed
system.cpu.kern.callpal::rti                      244      6.26%     93.38% # number of callpals executed
system.cpu.kern.callpal::callsys                   47      1.21%     94.59% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.08%     94.67% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.31%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3899                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               393                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 213                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  23                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 221                      
system.cpu.kern.mode_good::user                   213                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch_good::kernel     0.562341                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.347826                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.702703                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         1931236000     23.53%     23.53% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            362637000      4.42%     27.94% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           5915323000     72.06%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      172                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             19733                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              359772                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             19733                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.231997                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          414                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1765009                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1765009                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       236703                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          236703                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       116168                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         116168                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         5395                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5395                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         5316                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5316                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       352871                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           352871                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       352871                       # number of overall hits
system.cpu.dcache.overall_hits::total          352871                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        25938                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25938                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        46019                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        46019                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          777                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          777                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            3                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        71957                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          71957                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        71957                       # number of overall misses
system.cpu.dcache.overall_misses::total         71957                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1630215491                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1630215491                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   3148598968                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3148598968                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     46044622                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     46044622                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data       101503                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       101503                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   4778814459                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4778814459                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   4778814459                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4778814459                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       262641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       262641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       162187                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       162187                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         6172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         5319                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5319                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       424828                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       424828                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       424828                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       424828                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.098758                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.098758                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.283740                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.283740                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.125891                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.125891                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000564                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000564                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.169379                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.169379                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.169379                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.169379                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 62850.470005                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62850.470005                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 68419.543406                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68419.543406                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 59259.487773                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 59259.487773                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 33834.333333                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 33834.333333                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 66412.085815                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66412.085815                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 66412.085815                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66412.085815                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       240402                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          791                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4750                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.610947                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          113                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        10565                       # number of writebacks
system.cpu.dcache.writebacks::total             10565                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        13495                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13495                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        39193                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        39193                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          296                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          296                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        52688                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52688                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        52688                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52688                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        12443                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12443                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         6826                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6826                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          481                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          481                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        19269                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        19269                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        19269                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        19269                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          424                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          424                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          893                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          893                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    829395508                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    829395508                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    523872054                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    523872054                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     27574878                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     27574878                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        96997                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        96997                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1353267562                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1353267562                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1353267562                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1353267562                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     94733500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     94733500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     77022000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     77022000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    171755500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    171755500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.047376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.042087                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042087                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.077933                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.077933                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000564                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000564                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.045357                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.045357                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.045357                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.045357                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 66655.590131                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66655.590131                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 76746.565192                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76746.565192                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 57328.228690                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57328.228690                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 32332.333333                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 32332.333333                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 70230.295397                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70230.295397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 70230.295397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70230.295397                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 201990.405117                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 201990.405117                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 181655.660377                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 181655.660377                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 192335.386338                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 192335.386338                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             31893                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.985647                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              252040                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             31893                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.902675                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.985647                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          267                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            566398                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           566398                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       231875                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          231875                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       231875                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           231875                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       231875                       # number of overall hits
system.cpu.icache.overall_hits::total          231875                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        35368                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         35368                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        35368                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          35368                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        35368                       # number of overall misses
system.cpu.icache.overall_misses::total         35368                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1970485643                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1970485643                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1970485643                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1970485643                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1970485643                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1970485643                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       267243                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       267243                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       267243                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       267243                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       267243                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       267243                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.132344                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.132344                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.132344                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.132344                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.132344                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.132344                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 55713.798999                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55713.798999                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 55713.798999                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55713.798999                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 55713.798999                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55713.798999                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1773                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                48                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.937500                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         3458                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3458                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         3458                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3458                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         3458                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3458                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        31910                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        31910                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        31910                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        31910                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        31910                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        31910                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   1732299411                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1732299411                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   1732299411                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1732299411                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   1732299411                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1732299411                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.119404                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.119404                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.119404                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.119404                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.119404                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.119404                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 54287.038891                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54287.038891                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 54287.038891                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54287.038891                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 54287.038891                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54287.038891                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19048                       # Transaction distribution
system.iobus.trans_dist::WriteResp                424                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        18624                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          130                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1786                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39116                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1511                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193775                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               107000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                15000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               42000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              490000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              663000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           108378834                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1362000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18719798                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements                18665                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        18624                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        18624                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           41                       # number of demand (read+write) misses
system.iocache.demand_misses::total                41                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           41                       # number of overall misses
system.iocache.overall_misses::total               41                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      5905233                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      5905233                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   4045308803                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   4045308803                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      5905233                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      5905233                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      5905233                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      5905233                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        18624                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        18624                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           41                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              41                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           41                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             41                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 144030.073171                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 144030.073171                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 217209.450333                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 217209.450333                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 144030.073171                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 144030.073171                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 144030.073171                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 144030.073171                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         37351                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 5758                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.486801                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        18624                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        18624                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           41                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           41                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3744733                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3744733                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   3076764899                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   3076764899                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3744733                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3744733                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3744733                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3744733                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 91334.951220                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 91334.951220                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 165204.300848                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 165204.300848                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 91334.951220                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 91334.951220                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 91334.951220                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 91334.951220                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     33918                       # number of replacements
system.l2.tags.tagsinuse                  2576.045597                       # Cycle average of tags in use
system.l2.tags.total_refs                       19404                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33918                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.572086                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      528.167296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1411.119132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   636.759169                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.032237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.086128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.038865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.157229                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          733                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          951                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          613                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.147156                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1036720                       # Number of tag accesses
system.l2.tags.data_accesses                  1036720                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        13721                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         4366                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   18087                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            10565                       # number of Writeback hits
system.l2.Writeback_hits::total                 10565                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data          795                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   795                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         13721                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          5161                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18882                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        13721                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         5161                       # number of overall hits
system.l2.overall_hits::total                   18882                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        18165                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         8556                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 26721                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 15                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         6017                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6017                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        18165                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        14573                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32738                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        18165                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        14573                       # number of overall misses
system.l2.overall_misses::total                 32738                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1556067652                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    797106634                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2353174286                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        31999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        31999                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    507815495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     507815495                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1556067652                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1304922129                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2860989781                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1556067652                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1304922129                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2860989781                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        31886                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        12922                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               44808                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        10565                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             10565                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               16                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         6812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6812                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        31886                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        19734                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                51620                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        31886                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        19734                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               51620                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.569686                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.662127                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.596344                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.937500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.937500                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.883294                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.883294                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.569686                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.738472                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.634212                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.569686                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.738472                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.634212                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 85662.959097                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 93163.468209                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 88064.604094                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  2133.266667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2133.266667                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 84396.791590                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84396.791590                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 85662.959097                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 89543.822754                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87390.487537                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 85662.959097                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 89543.822754                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87390.487537                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8182                       # number of writebacks
system.l2.writebacks::total                      8182                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  2                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus.inst        18163                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         8556                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            26719                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            15                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         6017                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6017                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        18163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        14573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32736                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        18163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        14573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            32736                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          469                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          424                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          424                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          893                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          893                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   1327929848                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    689496366                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2017426214                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       270012                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       270012                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        53503                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        53503                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    433147005                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    433147005                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1327929848                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1122643371                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2450573219                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1327929848                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1122643371                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2450573219                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     88167500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     88167500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     71510000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     71510000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    159677500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    159677500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.569623                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.662127                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.596300                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.937500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.937500                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.883294                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.883294                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.569623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.738472                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.634173                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.569623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.738472                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.634173                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 73111.812366                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 80586.298036                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75505.303866                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18000.800000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18000.800000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17834.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17834.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 71987.203756                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71987.203756                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 73111.812366                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 77035.845125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74858.663826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 73111.812366                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 77035.845125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74858.663826                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 187990.405117                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 187990.405117                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 168655.660377                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 168655.660377                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 178810.190370                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 178810.190370                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               27229                       # Transaction distribution
system.membus.trans_dist::ReadResp              27230                       # Transaction distribution
system.membus.trans_dist::WriteReq                424                       # Transaction distribution
system.membus.trans_dist::WriteResp               424                       # Transaction distribution
system.membus.trans_dist::Writeback             26806                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        18624                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        18624                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               20                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              3                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              23                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6012                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6012                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        55919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        55919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        73688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        75476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 131395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2384256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2384256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1511                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2618368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2619879                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5004135                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               37                       # Total snoops (count)
system.membus.snoop_fanout::samples             79178                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   79178    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               79178                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1529999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           268833595                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18891202                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          176734766                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          351031                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       263743                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        17688                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       231876                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          139286                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     60.069175                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           34415                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1316                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               303325                       # DTB read hits
system.switch_cpus.dtb.read_misses               3059                       # DTB read misses
system.switch_cpus.dtb.read_acv                    29                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            44604                       # DTB read accesses
system.switch_cpus.dtb.write_hits              178362                       # DTB write hits
system.switch_cpus.dtb.write_misses               939                       # DTB write misses
system.switch_cpus.dtb.write_acv                   62                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           23265                       # DTB write accesses
system.switch_cpus.dtb.data_hits               481687                       # DTB hits
system.switch_cpus.dtb.data_misses               3998                       # DTB misses
system.switch_cpus.dtb.data_acv                    91                       # DTB access violations
system.switch_cpus.dtb.data_accesses            67869                       # DTB accesses
system.switch_cpus.itb.fetch_hits               56595                       # ITB hits
system.switch_cpus.itb.fetch_misses              5291                       # ITB misses
system.switch_cpus.itb.fetch_acv                  120                       # ITB acv
system.switch_cpus.itb.fetch_accesses           61886                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  4912917                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      1075714                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1924382                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              351031                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       173701                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1237564                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           53332                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 59                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         1323                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       463067                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles         7370                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            267244                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         12158                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      2811834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.684387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.976129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2440972     86.81%     86.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            29654      1.05%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            45776      1.63%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            30951      1.10%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            63013      2.24%     92.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            23285      0.83%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            33188      1.18%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            17242      0.61%     95.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           127753      4.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      2811834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.071451                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.391698                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           881219                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1592227                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            284069                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         30415                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          23904                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        24818                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2806                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1721999                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          9112                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          23904                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           902786                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          396663                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       986325                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            292294                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        209862                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1651226                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2436                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          12092                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          17694                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         130135                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      1139754                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       2037182                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      2035786                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         1114                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        908977                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           230772                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        52027                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         7088                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            236558                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       310004                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       190903                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        64186                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        36383                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            1509621                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        58285                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           1465110                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1868                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       298279                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       140813                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        37798                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      2811834                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.521051                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.259498                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2219248     78.93%     78.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       235039      8.36%     87.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       119844      4.26%     91.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        90819      3.23%     94.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        74383      2.65%     97.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        35256      1.25%     98.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        22303      0.79%     99.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         9240      0.33%     99.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         5702      0.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2811834                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            3824      9.76%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              5      0.01%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          21785     55.58%     65.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         13582     34.65%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass           21      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        924206     63.08%     63.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2418      0.17%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          554      0.04%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           13      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            2      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            9      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       323573     22.09%     85.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       182202     12.44%     97.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        32112      2.19%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1465110                       # Type of FU issued
system.switch_cpus.iq.rate                   0.298216                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               39196                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.026753                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      5777647                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1864854                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1405935                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         5472                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         3036                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         2532                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        1501380                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            2905                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        13629                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        65562                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          131                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1744                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        22729                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          509                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        24847                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          23904                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          218378                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        151758                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      1599310                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         6783                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        310004                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       190903                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        45588                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1713                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        149690                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1744                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         7100                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        14956                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        22056                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       1447848                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        308303                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        17263                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 31404                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               488204                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           213836                       # Number of branches executed
system.switch_cpus.iew.exec_stores             179901                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.294702                       # Inst execution rate
system.switch_cpus.iew.wb_sent                1416745                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               1408467                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            674797                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            874260                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.286687                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.771849                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       303225                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        20487                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        20635                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      2758045                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.468292                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.438570                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2297876     83.32%     83.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       212287      7.70%     91.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        83494      3.03%     94.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        41040      1.49%     95.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        28747      1.04%     96.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        16806      0.61%     97.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        10494      0.38%     97.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        11214      0.41%     97.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        56087      2.03%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      2758045                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      1291571                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1291571                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 412614                       # Number of memory references committed
system.switch_cpus.commit.loads                244440                       # Number of loads committed
system.switch_cpus.commit.membars                9966                       # Number of memory barriers committed
system.switch_cpus.commit.branches             189965                       # Number of branches committed
system.switch_cpus.commit.fp_insts               2440                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           1240020                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        23056                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        21970      1.70%      1.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       811379     62.82%     64.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2305      0.18%     64.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     64.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          507      0.04%     64.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           11      0.00%     64.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            2      0.00%     64.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            9      0.00%     64.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       254406     19.70%     84.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       168872     13.07%     97.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        32110      2.49%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1291571                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         56087                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              4273193                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             3243664                       # The number of ROB writes
system.switch_cpus.timesIdled                   24997                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 2101083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             11502350                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts             1269622                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1269622                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.869590                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.869590                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.258425                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.258425                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1867415                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1018308                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              1091                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             1067                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           66967                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          27639                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              45342                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             45325                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               424                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              424                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            10565                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        18664                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              16                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             19                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6812                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6812                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        63798                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        51880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                115678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2040832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1942055                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3982887                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18752                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            81826                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.228595                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.419930                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  63121     77.14%     77.14% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  18705     22.86%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              81826                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           42337500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            34500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          51436837                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          32576634                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  3.358619                       # Number of seconds simulated
sim_ticks                                3358618771000                       # Number of ticks simulated
final_tick                               5623764160000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 350186                       # Simulator instruction rate (inst/s)
host_op_rate                                   350186                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              230740302                       # Simulator tick rate (ticks/s)
host_mem_usage                                 764948                       # Number of bytes of host memory used
host_seconds                                 14555.84                       # Real time elapsed on the host
sim_insts                                  5097256914                       # Number of instructions simulated
sim_ops                                    5097256914                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst     24090688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    282725440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         2368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          306818496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     24090688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      24090688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    130820480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       130820480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst       376417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      4417585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            37                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4794039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       2044070                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2044070                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      7172796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     84179081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              91352582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      7172796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7172796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        38950679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             38950679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        38950679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      7172796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     84179081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide            705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            130303260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4794039                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2172710                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4794039                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2172710                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              301610048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5208448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               133213824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               306818496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            139053440                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  81382                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 91236                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         2124                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            249167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            372557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            269187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            246369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            245793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            372972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            261061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            256192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            337514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            313330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           272927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           331443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           293264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           315106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           279278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           296497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            115656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            160238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            103701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             99688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            111559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            186907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            104345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            113785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            116227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            139528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           136712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           153911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           172844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           131858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           120230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           114277                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       338                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  3358618724500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4794039                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2172710                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3514213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  733025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  275538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  187001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  46652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  49994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  99535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 109696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 115353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 116988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 117081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 117443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 118613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 120268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 132495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 123459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 124681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 127529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 120172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 118474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 117720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    902                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3076933                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    141.317677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    97.065468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   186.926317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2083249     67.71%     67.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       584385     18.99%     86.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       167643      5.45%     92.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        75638      2.46%     94.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        40952      1.33%     95.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21909      0.71%     96.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16460      0.53%     97.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9506      0.31%     97.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        77191      2.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3076933                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       117376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.147969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.399604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          70152     59.77%     59.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         34828     29.67%     89.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          4692      4.00%     93.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         2189      1.86%     95.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         1434      1.22%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         1092      0.93%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          818      0.70%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          671      0.57%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          479      0.41%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          366      0.31%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          247      0.21%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          151      0.13%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          104      0.09%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           66      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           38      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           20      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           14      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        117376                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       117376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.733319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.121864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     12.861903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31        116586     99.33%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           147      0.13%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            95      0.08%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            87      0.07%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            57      0.05%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111           49      0.04%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           59      0.05%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           49      0.04%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           33      0.03%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           33      0.03%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           19      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            8      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223           19      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239           25      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255           17      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            9      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287           10      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            3      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319           10      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335           10      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            8      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            3      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           13      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            5      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::592-607            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-623            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        117376                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  84568280878                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            172930599628                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                23563285000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17944.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36694.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        89.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        39.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     91.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2556821                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1160379                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                55.75                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     482092.68                       # Average gap between requests
system.mem_ctrls.pageHitRate                    54.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              11035513440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               6021361500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             18012430800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             6647417280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         220067643120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         814834136610                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         1306825731750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           2383444234500                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            707.396039                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 2163557906186                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF  112151780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1082914736814                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              12470099040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               6804121500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             19350669000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             7171448400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         220067643120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         976795055235                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         1164754750500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           2407413786795                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            714.510100                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1926223484936                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF  112151780000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1320247031314                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      533                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                   42584637                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                 10400017     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      78      0.00%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    3439      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                10434193     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total             20837727                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                  10399242     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       78      0.00%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     3439      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                 10399242     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total              20802001                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2779851938500     82.77%     82.77% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                90200000      0.00%     82.77% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              2168514000      0.06%     82.83% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            576508210500     17.17%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         3358618863000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999925                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998286                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::3                       1970     96.81%     96.81% # number of syscalls executed
system.cpu.kern.syscall::4                          1      0.05%     96.86% # number of syscalls executed
system.cpu.kern.syscall::6                          1      0.05%     96.90% # number of syscalls executed
system.cpu.kern.syscall::17                         6      0.29%     97.20% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.05%     97.25% # number of syscalls executed
system.cpu.kern.syscall::71                        28      1.38%     98.62% # number of syscalls executed
system.cpu.kern.syscall::73                        28      1.38%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                   2035                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   143      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl              10460173     34.10%     34.10% # number of callpals executed
system.cpu.kern.callpal::rdps                    7286      0.02%     34.12% # number of callpals executed
system.cpu.kern.callpal::rti                 10374037     33.81%     67.93% # number of callpals executed
system.cpu.kern.callpal::callsys                 2050      0.01%     67.94% # number of callpals executed
system.cpu.kern.callpal::rdunique             9835252     32.06%    100.00% # number of callpals executed
system.cpu.kern.callpal::total               30678941                       # number of callpals executed
system.cpu.kern.mode_switch::kernel          10374172                       # number of protection mode switches
system.cpu.kern.mode_switch::user            10371834                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   8                       # number of protection mode switches
system.cpu.kern.mode_good::kernel            10371837                      
system.cpu.kern.mode_good::user              10371834                      
system.cpu.kern.mode_good::idle                     3                      
system.cpu.kern.mode_switch_good::kernel     0.999775                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.375000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999887                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       1422621155500     42.36%     42.36% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         1935295065500     57.62%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            702642000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      143                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           7830952                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2038513421                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7831464                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            260.297873                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          432                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        8267916352                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       8267916352                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data   1271275739                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1271275739                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    727670591                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      727670591                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data     19758724                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     19758724                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data     19780713                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     19780713                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data   1998946330                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1998946330                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data   1998946330                       # number of overall hits
system.cpu.dcache.overall_hits::total      1998946330                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     17284760                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17284760                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      9219410                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      9219410                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        31411                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        31411                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     26504170                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       26504170                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     26504170                       # number of overall misses
system.cpu.dcache.overall_misses::total      26504170                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 946530121307                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 946530121307                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 629548842665                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 629548842665                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data   1571545248                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   1571545248                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        67502                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        67502                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 1576078963972                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1576078963972                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 1576078963972                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1576078963972                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data   1288560499                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1288560499                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    736890001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    736890001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data     19790135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     19790135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data     19780715                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     19780715                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   2025450500                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2025450500                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   2025450500                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2025450500                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.013414                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013414                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.012511                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012511                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.001587                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001587                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.013086                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013086                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.013086                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013086                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 54760.964069                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54760.964069                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 68285.155196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68285.155196                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 50031.684696                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 50031.684696                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        33751                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        33751                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 59465.320513                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59465.320513                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 59465.320513                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59465.320513                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     36284939                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        41278                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            639651                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             395                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    56.726151                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   104.501266                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3643944                       # number of writebacks
system.cpu.dcache.writebacks::total           3643944                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     11296576                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     11296576                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      7398141                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      7398141                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         7682                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         7682                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     18694717                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     18694717                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     18694717                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     18694717                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      5988184                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5988184                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1821269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1821269                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        23729                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        23729                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      7809453                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7809453                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      7809453                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7809453                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         1171                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1171                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         5086                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5086                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         6257                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6257                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 293415473184                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 293415473184                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 130743903314                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 130743903314                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data   1090139502                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   1090139502                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        64498                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        64498                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 424159376498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 424159376498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 424159376498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 424159376498                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    215360500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    215360500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data   1058461000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   1058461000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data   1273821500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1273821500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004647                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004647                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.002472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.001199                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.001199                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003856                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003856                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003856                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003856                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 48999.074374                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48999.074374                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 71787.255652                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71787.255652                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 45941.232332                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45941.232332                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        32249                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        32249                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 54313.583358                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54313.583358                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 54313.583358                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54313.583358                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 183911.614005                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 183911.614005                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 208112.662210                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 208112.662210                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 203583.426562                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 203583.426562                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           4014314                       # number of replacements
system.cpu.icache.tags.tagsinuse           505.279459                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1045422301                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4014824                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            260.390568                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   505.279459                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.986874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2103554297                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2103554297                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst   1045416743                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1045416743                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst   1045416743                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1045416743                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst   1045416743                       # number of overall hits
system.cpu.icache.overall_hits::total      1045416743                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      4352088                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4352088                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      4352088                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4352088                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      4352088                       # number of overall misses
system.cpu.icache.overall_misses::total       4352088                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  86483434749                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  86483434749                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  86483434749                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  86483434749                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  86483434749                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  86483434749                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst   1049768831                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1049768831                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst   1049768831                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1049768831                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst   1049768831                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1049768831                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.004146                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004146                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.004146                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004146                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.004146                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004146                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 19871.710946                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19871.710946                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 19871.710946                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19871.710946                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 19871.710946                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19871.710946                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        14621                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               266                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.966165                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       335453                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       335453                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       335453                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       335453                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       335453                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       335453                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      4016635                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4016635                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      4016635                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4016635                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      4016635                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4016635                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  74889981124                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  74889981124                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  74889981124                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  74889981124                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  74889981124                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  74889981124                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003826                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003826                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.003826                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003826                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.003826                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003826                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 18644.955572                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18644.955572                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 18644.955572                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18644.955572                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 18644.955572                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18644.955572                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1003                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  8232960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1007                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1433                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1433                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133726                       # Transaction distribution
system.iobus.trans_dist::WriteResp               5086                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       128640                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         7338                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1472                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3648                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        12514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       257804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       257804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  270318                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        29352                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         2052                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        32322                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8235056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8235056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8267378                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              7260000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                30000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1075000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2964000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           751075164                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7428000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           129217416                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements               128902                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               128918                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1160118                       # Number of tag accesses
system.iocache.tags.data_accesses             1160118                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          262                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              262                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide       128640                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total       128640                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          262                       # number of demand (read+write) misses
system.iocache.demand_misses::total               262                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          262                       # number of overall misses
system.iocache.overall_misses::total              262                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     36047736                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     36047736                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  27958289012                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  27958289012                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     36047736                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     36047736                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     36047736                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     36047736                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          262                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            262                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide       128640                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       128640                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          262                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             262                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          262                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            262                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 137586.778626                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 137586.778626                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 217337.445678                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 217337.445678                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 137586.778626                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 137586.778626                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 137586.778626                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 137586.778626                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        255161                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                37484                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.807198                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          128640                       # number of writebacks
system.iocache.writebacks::total               128640                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          262                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          262                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide       128640                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total       128640                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          262                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          262                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          262                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          262                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     22318110                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     22318110                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  21268551470                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  21268551470                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     22318110                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     22318110                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     22318110                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     22318110                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 85183.625954                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 85183.625954                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 165333.888915                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 165333.888915                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 85183.625954                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 85183.625954                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 85183.625954                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 85183.625954                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   5268489                       # number of replacements
system.l2.tags.tagsinuse                  2788.301514                       # Cycle average of tags in use
system.l2.tags.total_refs                     8396635                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5273540                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.592220                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      630.992801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   231.954731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1925.353982                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.038513                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.014157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.117514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.170184                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5051                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          414                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2599                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          808                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.308289                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 254954218                       # Number of tag accesses
system.l2.tags.data_accesses                254954218                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst      3637935                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      2950735                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 6588670                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          3643944                       # number of Writeback hits
system.l2.Writeback_hits::total               3643944                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data          167                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  167                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       462573                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                462573                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst       3637935                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       3413308                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7051243                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      3637935                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      3413308                       # number of overall hits
system.l2.overall_hits::total                 7051243                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst       376417                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      3061022                       # number of ReadReq misses
system.l2.ReadReq_misses::total               3437439                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data         2063                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2063                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data      1356622                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1356622                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst       376417                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      4417644                       # number of demand (read+write) misses
system.l2.demand_misses::total                4794061                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       376417                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      4417644                       # number of overall misses
system.l2.overall_misses::total               4794061                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst  32659412114                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 257351034776                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    290010446890                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data       471985                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       471985                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        62498                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 123911358246                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  123911358246                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  32659412114                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 381262393022                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     413921805136                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  32659412114                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 381262393022                       # number of overall miss cycles
system.l2.overall_miss_latency::total    413921805136                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      4014352                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      6011757                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            10026109                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      3643944                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           3643944                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data         2230                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2230                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1819195                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1819195                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      4014352                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      7830952                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11845304                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      4014352                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      7830952                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11845304                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.093768                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.509173                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.342849                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.925112                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.925112                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.745727                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.745727                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.093768                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.564126                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.404722                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.093768                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.564126                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.404722                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 86763.913729                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 84073.565880                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84368.172610                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data   228.785749                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   228.785749                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus.data        31249                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        31249                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 91338.160701                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91338.160701                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 86763.913729                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 86304.462972                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86340.537831                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 86763.913729                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 86304.462972                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86340.537831                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1915430                       # number of writebacks
system.l2.writebacks::total                   1915430                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst       376417                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      3061022                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          3437439                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data         2063                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2063                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      1356622                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1356622                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       376417                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      4417644                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4794061                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       376417                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      4417644                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4794061                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         1171                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1171                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         5086                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         5086                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         6257                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         6257                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  27921349386                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 218973585224                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 246894934610                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data     37791979                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     37791979                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 106993135254                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 106993135254                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  27921349386                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 325966720478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 353888069864                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  27921349386                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 325966720478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 353888069864                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    198966500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    198966500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    992343000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    992343000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data   1191309500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1191309500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.093768                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.509173                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.342849                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.925112                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.925112                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.745727                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.745727                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.093768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.564126                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.404722                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.093768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.564126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.404722                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 74176.642888                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71536.103048                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 71825.255549                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18318.942802                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18318.942802                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17751                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 78867.315475                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78867.315475                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 74176.642888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 73787.457857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73818.015637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 74176.642888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 73787.457857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73818.015637                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 169911.614005                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 169911.614005                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 195112.662210                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 195112.662210                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 190396.276171                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 190396.276171                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             3438872                       # Transaction distribution
system.membus.trans_dist::ReadResp            3438872                       # Transaction distribution
system.membus.trans_dist::WriteReq               5086                       # Transaction distribution
system.membus.trans_dist::WriteResp              5086                       # Transaction distribution
system.membus.trans_dist::Writeback           2044070                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       128640                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       128640                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2122                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            2124                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1356563                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1356563                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       386219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       386219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        12514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11507682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     11520196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11906415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     16468288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     16468288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        32322                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    429403648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    429435970                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               445904258                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              225                       # Total snoops (count)
system.membus.snoop_fanout::samples           6975693                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 6975693    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6975693                       # Request fanout histogram
system.membus.reqLayer0.occupancy            12488498                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         17212131168                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          130231584                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        25782680146                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups      1256417891                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted   1035567389                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     16404453                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    788456121                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       577744586                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     73.275427                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        44088418                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        28080                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits           1340618294                       # DTB read hits
system.switch_cpus.dtb.read_misses            5470488                       # DTB read misses
system.switch_cpus.dtb.read_acv                    69                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        735992514                       # DTB read accesses
system.switch_cpus.dtb.write_hits           847498253                       # DTB write hits
system.switch_cpus.dtb.write_misses           5458021                       # DTB write misses
system.switch_cpus.dtb.write_acv                   15                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       285267420                       # DTB write accesses
system.switch_cpus.dtb.data_hits           2188116547                       # DTB hits
system.switch_cpus.dtb.data_misses           10928509                       # DTB misses
system.switch_cpus.dtb.data_acv                    84                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1021259934                       # DTB accesses
system.switch_cpus.itb.fetch_hits           759937797                       # ITB hits
system.switch_cpus.itb.fetch_misses          25963822                       # ITB misses
system.switch_cpus.itb.fetch_acv                  790                       # ITB acv
system.switch_cpus.itb.fetch_accesses       785901619                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               6715047013                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles   1189769563                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             8797858517                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches          1256417891                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    621833004                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            4336186995                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       161946360                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               3073                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles       108312                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles   1065982870                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        57041                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          807                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines        1049768836                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      16957418                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes              44                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   6673081841                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.318410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.671097                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       5069661377     75.97%     75.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        159196521      2.39%     78.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        165054570      2.47%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        101926958      1.53%     82.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        223466694      3.35%     85.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         70100705      1.05%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        127532293      1.91%     88.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         55933861      0.84%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        700208862     10.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   6673081841                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.187105                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.310171                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles       1021819206                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    4271957549                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles        1141845494                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles     156711917                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       80747675                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     95057832                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        225830                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     7447758266                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       1548208                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       80747675                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles       1114534810                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       362645435                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles   3400808352                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles        1206106394                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     508239175                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     7000403806                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       3161581                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       15022492                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       39010616                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       94865103                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   4569268767                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8517061246                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   8505468269                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      1119169                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    3418966473                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       1150302251                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts    382282025                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts     40021883                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts        1285622270                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1473035970                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    933338065                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads    165676381                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     87446278                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         6274768652                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded    227979785                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        5971441030                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      2283927                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   1505471745                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    706960460                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved    136909474                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   6673081841                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.894855                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.553245                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   4303964462     64.50%     64.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    913092535     13.68%     78.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    513495242      7.70%     85.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    265569565      3.98%     89.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    340838828      5.11%     94.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    203797328      3.05%     98.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     81411608      1.22%     99.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     43460468      0.65%     99.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      7451805      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   6673081841                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        10998325      4.76%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              9      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      122786630     53.16%     57.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      97209852     42.08%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       199355      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    3424933721     57.36%     57.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      3696227      0.06%     57.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     57.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1354950      0.02%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp          528      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt       299019      0.01%     57.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            8      0.00%     57.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv        99675      0.00%     57.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     57.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     57.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     57.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     57.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     57.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     57.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     57.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1407251995     23.57%     81.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    869473674     14.56%     95.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess    264131878      4.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     5971441030                       # Type of FU issued
system.switch_cpus.iq.rate                   0.889263                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           230994816                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.038683                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads  18844394070                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   8015280121                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   5827456929                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      4848568                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      3090447                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      2376654                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     6199810792                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         2425699                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     41631065                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    365225675                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       325143                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation     10243106                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores    166287872                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         6251                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       987447                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       80747675                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       241275323                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      49007521                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   6840081203                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      9240566                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1473035970                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    933338065                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts    198252496                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        1655985                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      47286200                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents     10243106                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     12944189                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     54532402                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     67476591                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    5907613073                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts    1371600233                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     63827951                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             337332766                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           2234912397                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        782490386                       # Number of branches executed
system.switch_cpus.iew.exec_stores          863312164                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.879758                       # Inst execution rate
system.switch_cpus.iew.wb_sent             5886384934                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            5829833583                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        2569530119                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        3413907959                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.868175                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.752665                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   1264035693                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls     91070311                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     58763585                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   6482535903                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.793966                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.757884                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   4585219489     70.73%     70.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    862251643     13.30%     84.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    356521874      5.50%     89.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3    238652622      3.68%     93.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     69433281      1.07%     94.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     97678651      1.51%     95.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     30987913      0.48%     96.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     30715108      0.47%     96.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    211075322      3.26%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   6482535903                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   5146915446                       # Number of instructions committed
system.switch_cpus.commit.committedOps     5146915446                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs             1874860481                       # Number of memory references committed
system.switch_cpus.commit.loads            1107810290                       # Number of loads committed
system.switch_cpus.commit.membars            19846314                       # Number of memory barriers committed
system.switch_cpus.commit.branches          688616640                       # Number of branches committed
system.switch_cpus.commit.fp_insts            1807845                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        4846782947                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     23415397                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    149838132      2.91%      2.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2835780492     55.10%     58.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      1240488      0.02%     58.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     58.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       803655      0.02%     58.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp          525      0.00%     58.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt       299019      0.01%     58.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            7      0.00%     58.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv        99673      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   1127656604     21.91%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    767065044     14.90%     94.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess    264131807      5.13%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   5146915446                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     211075322                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads          12527627037                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         13012678892                       # The number of ROB writes
system.switch_cpus.timesIdled                 1340907                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                41965172                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles              2190529                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          4997276661                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4997276661                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.343741                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.343741                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.744191                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.744191                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       7625617137                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      4089321657                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           1057480                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1001757                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       269011207                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      211534909                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           10029825                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          10029640                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              5086                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             5086                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          3643944                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq       128866                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2230                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2232                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1819195                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1819195                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      8030987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19322903                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              27353890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    256918528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    734430594                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              991349122                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          131488                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         15629148                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.008262                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.090519                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               15500020     99.17%     99.17% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 129128      0.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15629148                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11396502489                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           115500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        6093306105                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12386317573                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
