LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY control IS 
PORT (CLK:IN STD_LOGIC;
		instruction:IN STD_LOGIC_VECTOR(3 downto 0);
        Branch,MemRead,MemtoReg,MemWrite,ALUSrc,RegWrite: out  STD_LOGIC;
        DATAOUT:OUT STD_LOGIC_VECTOR(1 DOWNTO 0));
        --QB:OUT STD_LOGIC);
END control;

ARCHITECTURE behav OF control IS
BEGIN 

PROCESS (CLK)
    VARIABLE REG8:STD_LOGIC_VECTOR (1 DOWNTO 0);
	  VARIABLE flag:STD_LOGIC ;
BEGIN 
    IF CLK'EVENT AND CLK='1' 
    THEN
        
    END IF; 
   
END PROCESS;
END behav;
