Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 12 10:30:05 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             498 |          161 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             131 |           37 |
| Yes          | No                    | No                     |             210 |           54 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              15 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                                 Enable Signal                                                                 |                                                                                                          Set/Reset Signal                                                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                                                                                                                               | bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/O[2]                                                                      |                4 |              4 |         1.00 |
|  ap_clk      |                                                                                                                                               | bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[54]_i_1__1_n_0 |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_11s_33ns_8_15_seq_1_U4/fn1_sdiv_11s_33ns_8_15_seq_1_div_U/fn1_sdiv_11s_33ns_8_15_seq_1_div_u_0/r_stage_reg[11]_0[0] |                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_8ns_7ns_8_12_seq_1_U3/fn1_srem_8ns_7ns_8_12_seq_1_div_U/fn1_srem_8ns_7ns_8_12_seq_1_div_u_0/r_stage_reg[8]_0[0]     |                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_8ns_7ns_8_12_seq_1_U3/fn1_srem_8ns_7ns_8_12_seq_1_div_U/start0                                                      |                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state14                                                                                                        | bd_0_i/hls_inst/inst/val_reg_333[15]                                                                                                                                                                                               |               14 |             15 |         1.07 |
|  ap_clk      |                                                                                                                                               | bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0                                                      |                7 |             25 |         3.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_ce0                                                                                                                    |                                                                                                                                                                                                                                    |               12 |             36 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state18                                                                                                        |                                                                                                                                                                                                                                    |                9 |             41 |         4.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_11s_33ns_8_15_seq_1_U4/fn1_sdiv_11s_33ns_8_15_seq_1_div_U/start0_reg_n_0                                            |                                                                                                                                                                                                                                    |               11 |             44 |         4.00 |
|  ap_clk      |                                                                                                                                               | ap_rst                                                                                                                                                                                                                             |               13 |             47 |         3.62 |
|  ap_clk      |                                                                                                                                               | bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                                 |               12 |             51 |         4.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state13                                                                                                        |                                                                                                                                                                                                                                    |               16 |             64 |         4.00 |
|  ap_clk      |                                                                                                                                               |                                                                                                                                                                                                                                    |              161 |            512 |         3.18 |
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


