#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b121e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b12370 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1b200e0 .functor NOT 1, L_0x1b4c560, C4<0>, C4<0>, C4<0>;
L_0x1b4c2c0 .functor XOR 1, L_0x1b4c160, L_0x1b4c220, C4<0>, C4<0>;
L_0x1b4c450 .functor XOR 1, L_0x1b4c2c0, L_0x1b4c380, C4<0>, C4<0>;
v0x1b474d0_0 .net *"_ivl_10", 0 0, L_0x1b4c380;  1 drivers
v0x1b475d0_0 .net *"_ivl_12", 0 0, L_0x1b4c450;  1 drivers
v0x1b476b0_0 .net *"_ivl_2", 0 0, L_0x1b49480;  1 drivers
v0x1b47770_0 .net *"_ivl_4", 0 0, L_0x1b4c160;  1 drivers
v0x1b47850_0 .net *"_ivl_6", 0 0, L_0x1b4c220;  1 drivers
v0x1b47980_0 .net *"_ivl_8", 0 0, L_0x1b4c2c0;  1 drivers
v0x1b47a60_0 .net "a", 0 0, v0x1b439f0_0;  1 drivers
v0x1b47b00_0 .net "b", 0 0, v0x1b43a90_0;  1 drivers
v0x1b47ba0_0 .net "c", 0 0, v0x1b43b30_0;  1 drivers
v0x1b47c40_0 .var "clk", 0 0;
v0x1b47ce0_0 .net "d", 0 0, v0x1b43c70_0;  1 drivers
v0x1b47d80_0 .net "q_dut", 0 0, L_0x1b4be70;  1 drivers
v0x1b47e20_0 .net "q_ref", 0 0, L_0x1b484c0;  1 drivers
v0x1b47ec0_0 .var/2u "stats1", 159 0;
v0x1b47f60_0 .var/2u "strobe", 0 0;
v0x1b48000_0 .net "tb_match", 0 0, L_0x1b4c560;  1 drivers
v0x1b480c0_0 .net "tb_mismatch", 0 0, L_0x1b200e0;  1 drivers
v0x1b48180_0 .net "wavedrom_enable", 0 0, v0x1b43d60_0;  1 drivers
v0x1b48220_0 .net "wavedrom_title", 511 0, v0x1b43e00_0;  1 drivers
L_0x1b49480 .concat [ 1 0 0 0], L_0x1b484c0;
L_0x1b4c160 .concat [ 1 0 0 0], L_0x1b484c0;
L_0x1b4c220 .concat [ 1 0 0 0], L_0x1b4be70;
L_0x1b4c380 .concat [ 1 0 0 0], L_0x1b484c0;
L_0x1b4c560 .cmp/eeq 1, L_0x1b49480, L_0x1b4c450;
S_0x1b12500 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1b12370;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1afdea0 .functor NOT 1, v0x1b439f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b12c60 .functor XOR 1, L_0x1afdea0, v0x1b43a90_0, C4<0>, C4<0>;
L_0x1b20150 .functor XOR 1, L_0x1b12c60, v0x1b43b30_0, C4<0>, C4<0>;
L_0x1b484c0 .functor XOR 1, L_0x1b20150, v0x1b43c70_0, C4<0>, C4<0>;
v0x1b20350_0 .net *"_ivl_0", 0 0, L_0x1afdea0;  1 drivers
v0x1b203f0_0 .net *"_ivl_2", 0 0, L_0x1b12c60;  1 drivers
v0x1afdff0_0 .net *"_ivl_4", 0 0, L_0x1b20150;  1 drivers
v0x1afe090_0 .net "a", 0 0, v0x1b439f0_0;  alias, 1 drivers
v0x1b42db0_0 .net "b", 0 0, v0x1b43a90_0;  alias, 1 drivers
v0x1b42ec0_0 .net "c", 0 0, v0x1b43b30_0;  alias, 1 drivers
v0x1b42f80_0 .net "d", 0 0, v0x1b43c70_0;  alias, 1 drivers
v0x1b43040_0 .net "q", 0 0, L_0x1b484c0;  alias, 1 drivers
S_0x1b431a0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1b12370;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1b439f0_0 .var "a", 0 0;
v0x1b43a90_0 .var "b", 0 0;
v0x1b43b30_0 .var "c", 0 0;
v0x1b43bd0_0 .net "clk", 0 0, v0x1b47c40_0;  1 drivers
v0x1b43c70_0 .var "d", 0 0;
v0x1b43d60_0 .var "wavedrom_enable", 0 0;
v0x1b43e00_0 .var "wavedrom_title", 511 0;
E_0x1b0d140/0 .event negedge, v0x1b43bd0_0;
E_0x1b0d140/1 .event posedge, v0x1b43bd0_0;
E_0x1b0d140 .event/or E_0x1b0d140/0, E_0x1b0d140/1;
E_0x1b0d390 .event posedge, v0x1b43bd0_0;
E_0x1af69f0 .event negedge, v0x1b43bd0_0;
S_0x1b434f0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1b431a0;
 .timescale -12 -12;
v0x1b436f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b437f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1b431a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b43f60 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1b12370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b485f0 .functor NOT 1, v0x1b439f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b48660 .functor NOT 1, v0x1b43a90_0, C4<0>, C4<0>, C4<0>;
L_0x1b486f0 .functor AND 1, L_0x1b485f0, L_0x1b48660, C4<1>, C4<1>;
L_0x1b487b0 .functor NOT 1, v0x1b43b30_0, C4<0>, C4<0>, C4<0>;
L_0x1b48850 .functor AND 1, L_0x1b486f0, L_0x1b487b0, C4<1>, C4<1>;
L_0x1b48960 .functor NOT 1, v0x1b43c70_0, C4<0>, C4<0>, C4<0>;
L_0x1b48a10 .functor AND 1, L_0x1b48850, L_0x1b48960, C4<1>, C4<1>;
L_0x1b48b20 .functor NOT 1, v0x1b439f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b48be0 .functor NOT 1, v0x1b43a90_0, C4<0>, C4<0>, C4<0>;
L_0x1b48c50 .functor AND 1, L_0x1b48b20, L_0x1b48be0, C4<1>, C4<1>;
L_0x1b48dc0 .functor AND 1, L_0x1b48c50, v0x1b43b30_0, C4<1>, C4<1>;
L_0x1b48e30 .functor NOT 1, v0x1b43c70_0, C4<0>, C4<0>, C4<0>;
L_0x1b48f10 .functor AND 1, L_0x1b48dc0, L_0x1b48e30, C4<1>, C4<1>;
L_0x1b49020 .functor OR 1, L_0x1b48a10, L_0x1b48f10, C4<0>, C4<0>;
L_0x1b48ea0 .functor NOT 1, v0x1b439f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b491b0 .functor AND 1, L_0x1b48ea0, v0x1b43a90_0, C4<1>, C4<1>;
L_0x1b49300 .functor NOT 1, v0x1b43b30_0, C4<0>, C4<0>, C4<0>;
L_0x1b49370 .functor AND 1, L_0x1b491b0, L_0x1b49300, C4<1>, C4<1>;
L_0x1b49520 .functor NOT 1, v0x1b43c70_0, C4<0>, C4<0>, C4<0>;
L_0x1b49590 .functor AND 1, L_0x1b49370, L_0x1b49520, C4<1>, C4<1>;
L_0x1b49750 .functor OR 1, L_0x1b49020, L_0x1b49590, C4<0>, C4<0>;
L_0x1b49860 .functor NOT 1, v0x1b439f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b49aa0 .functor AND 1, L_0x1b49860, v0x1b43a90_0, C4<1>, C4<1>;
L_0x1b49c70 .functor AND 1, L_0x1b49aa0, v0x1b43b30_0, C4<1>, C4<1>;
L_0x1b49f10 .functor NOT 1, v0x1b43c70_0, C4<0>, C4<0>, C4<0>;
L_0x1b4a090 .functor AND 1, L_0x1b49c70, L_0x1b49f10, C4<1>, C4<1>;
L_0x1b4a280 .functor OR 1, L_0x1b49750, L_0x1b4a090, C4<0>, C4<0>;
L_0x1b4a390 .functor NOT 1, v0x1b43a90_0, C4<0>, C4<0>, C4<0>;
L_0x1b4a4f0 .functor AND 1, v0x1b439f0_0, L_0x1b4a390, C4<1>, C4<1>;
L_0x1b4a5b0 .functor AND 1, L_0x1b4a4f0, v0x1b43b30_0, C4<1>, C4<1>;
L_0x1b4a770 .functor NOT 1, v0x1b43c70_0, C4<0>, C4<0>, C4<0>;
L_0x1b4a7e0 .functor AND 1, L_0x1b4a5b0, L_0x1b4a770, C4<1>, C4<1>;
L_0x1b4aa00 .functor OR 1, L_0x1b4a280, L_0x1b4a7e0, C4<0>, C4<0>;
L_0x1b4ab10 .functor NOT 1, v0x1b43a90_0, C4<0>, C4<0>, C4<0>;
L_0x1b4aca0 .functor AND 1, v0x1b439f0_0, L_0x1b4ab10, C4<1>, C4<1>;
L_0x1b4ad60 .functor NOT 1, v0x1b43b30_0, C4<0>, C4<0>, C4<0>;
L_0x1b4af00 .functor AND 1, L_0x1b4aca0, L_0x1b4ad60, C4<1>, C4<1>;
L_0x1b4b010 .functor AND 1, L_0x1b4af00, v0x1b43c70_0, C4<1>, C4<1>;
L_0x1b4b210 .functor OR 1, L_0x1b4aa00, L_0x1b4b010, C4<0>, C4<0>;
L_0x1b4b320 .functor AND 1, v0x1b439f0_0, v0x1b43a90_0, C4<1>, C4<1>;
L_0x1b4b4e0 .functor NOT 1, v0x1b43b30_0, C4<0>, C4<0>, C4<0>;
L_0x1b4b550 .functor AND 1, L_0x1b4b320, L_0x1b4b4e0, C4<1>, C4<1>;
L_0x1b4b7c0 .functor AND 1, L_0x1b4b550, v0x1b43c70_0, C4<1>, C4<1>;
L_0x1b4b880 .functor OR 1, L_0x1b4b210, L_0x1b4b7c0, C4<0>, C4<0>;
L_0x1b4bb00 .functor AND 1, v0x1b439f0_0, v0x1b43a90_0, C4<1>, C4<1>;
L_0x1b4bb70 .functor AND 1, L_0x1b4bb00, v0x1b43b30_0, C4<1>, C4<1>;
L_0x1b4bdb0 .functor AND 1, L_0x1b4bb70, v0x1b43c70_0, C4<1>, C4<1>;
L_0x1b4be70 .functor OR 1, L_0x1b4b880, L_0x1b4bdb0, C4<0>, C4<0>;
v0x1b44250_0 .net *"_ivl_0", 0 0, L_0x1b485f0;  1 drivers
v0x1b44330_0 .net *"_ivl_10", 0 0, L_0x1b48960;  1 drivers
v0x1b44410_0 .net *"_ivl_12", 0 0, L_0x1b48a10;  1 drivers
v0x1b44500_0 .net *"_ivl_14", 0 0, L_0x1b48b20;  1 drivers
v0x1b445e0_0 .net *"_ivl_16", 0 0, L_0x1b48be0;  1 drivers
v0x1b44710_0 .net *"_ivl_18", 0 0, L_0x1b48c50;  1 drivers
v0x1b447f0_0 .net *"_ivl_2", 0 0, L_0x1b48660;  1 drivers
v0x1b448d0_0 .net *"_ivl_20", 0 0, L_0x1b48dc0;  1 drivers
v0x1b449b0_0 .net *"_ivl_22", 0 0, L_0x1b48e30;  1 drivers
v0x1b44a90_0 .net *"_ivl_24", 0 0, L_0x1b48f10;  1 drivers
v0x1b44b70_0 .net *"_ivl_26", 0 0, L_0x1b49020;  1 drivers
v0x1b44c50_0 .net *"_ivl_28", 0 0, L_0x1b48ea0;  1 drivers
v0x1b44d30_0 .net *"_ivl_30", 0 0, L_0x1b491b0;  1 drivers
v0x1b44e10_0 .net *"_ivl_32", 0 0, L_0x1b49300;  1 drivers
v0x1b44ef0_0 .net *"_ivl_34", 0 0, L_0x1b49370;  1 drivers
v0x1b44fd0_0 .net *"_ivl_36", 0 0, L_0x1b49520;  1 drivers
v0x1b450b0_0 .net *"_ivl_38", 0 0, L_0x1b49590;  1 drivers
v0x1b45190_0 .net *"_ivl_4", 0 0, L_0x1b486f0;  1 drivers
v0x1b45270_0 .net *"_ivl_40", 0 0, L_0x1b49750;  1 drivers
v0x1b45350_0 .net *"_ivl_42", 0 0, L_0x1b49860;  1 drivers
v0x1b45430_0 .net *"_ivl_44", 0 0, L_0x1b49aa0;  1 drivers
v0x1b45510_0 .net *"_ivl_46", 0 0, L_0x1b49c70;  1 drivers
v0x1b455f0_0 .net *"_ivl_48", 0 0, L_0x1b49f10;  1 drivers
v0x1b456d0_0 .net *"_ivl_50", 0 0, L_0x1b4a090;  1 drivers
v0x1b457b0_0 .net *"_ivl_52", 0 0, L_0x1b4a280;  1 drivers
v0x1b45890_0 .net *"_ivl_54", 0 0, L_0x1b4a390;  1 drivers
v0x1b45970_0 .net *"_ivl_56", 0 0, L_0x1b4a4f0;  1 drivers
v0x1b45a50_0 .net *"_ivl_58", 0 0, L_0x1b4a5b0;  1 drivers
v0x1b45b30_0 .net *"_ivl_6", 0 0, L_0x1b487b0;  1 drivers
v0x1b45c10_0 .net *"_ivl_60", 0 0, L_0x1b4a770;  1 drivers
v0x1b45cf0_0 .net *"_ivl_62", 0 0, L_0x1b4a7e0;  1 drivers
v0x1b45dd0_0 .net *"_ivl_64", 0 0, L_0x1b4aa00;  1 drivers
v0x1b45eb0_0 .net *"_ivl_66", 0 0, L_0x1b4ab10;  1 drivers
v0x1b461a0_0 .net *"_ivl_68", 0 0, L_0x1b4aca0;  1 drivers
v0x1b46280_0 .net *"_ivl_70", 0 0, L_0x1b4ad60;  1 drivers
v0x1b46360_0 .net *"_ivl_72", 0 0, L_0x1b4af00;  1 drivers
v0x1b46440_0 .net *"_ivl_74", 0 0, L_0x1b4b010;  1 drivers
v0x1b46520_0 .net *"_ivl_76", 0 0, L_0x1b4b210;  1 drivers
v0x1b46600_0 .net *"_ivl_78", 0 0, L_0x1b4b320;  1 drivers
v0x1b466e0_0 .net *"_ivl_8", 0 0, L_0x1b48850;  1 drivers
v0x1b467c0_0 .net *"_ivl_80", 0 0, L_0x1b4b4e0;  1 drivers
v0x1b468a0_0 .net *"_ivl_82", 0 0, L_0x1b4b550;  1 drivers
v0x1b46980_0 .net *"_ivl_84", 0 0, L_0x1b4b7c0;  1 drivers
v0x1b46a60_0 .net *"_ivl_86", 0 0, L_0x1b4b880;  1 drivers
v0x1b46b40_0 .net *"_ivl_88", 0 0, L_0x1b4bb00;  1 drivers
v0x1b46c20_0 .net *"_ivl_90", 0 0, L_0x1b4bb70;  1 drivers
v0x1b46d00_0 .net *"_ivl_92", 0 0, L_0x1b4bdb0;  1 drivers
v0x1b46de0_0 .net "a", 0 0, v0x1b439f0_0;  alias, 1 drivers
v0x1b46e80_0 .net "b", 0 0, v0x1b43a90_0;  alias, 1 drivers
v0x1b46f70_0 .net "c", 0 0, v0x1b43b30_0;  alias, 1 drivers
v0x1b47060_0 .net "d", 0 0, v0x1b43c70_0;  alias, 1 drivers
v0x1b47150_0 .net "q", 0 0, L_0x1b4be70;  alias, 1 drivers
S_0x1b472b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1b12370;
 .timescale -12 -12;
E_0x1b0cee0 .event anyedge, v0x1b47f60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b47f60_0;
    %nor/r;
    %assign/vec4 v0x1b47f60_0, 0;
    %wait E_0x1b0cee0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b431a0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b43c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b43b30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b43a90_0, 0;
    %assign/vec4 v0x1b439f0_0, 0;
    %wait E_0x1af69f0;
    %wait E_0x1b0d390;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b43c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b43b30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b43a90_0, 0;
    %assign/vec4 v0x1b439f0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b0d140;
    %load/vec4 v0x1b439f0_0;
    %load/vec4 v0x1b43a90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b43b30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b43c70_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b43c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b43b30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b43a90_0, 0;
    %assign/vec4 v0x1b439f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b437f0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b0d140;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1b43c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b43b30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b43a90_0, 0;
    %assign/vec4 v0x1b439f0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b12370;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b47c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b47f60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b12370;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b47c40_0;
    %inv;
    %store/vec4 v0x1b47c40_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b12370;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b43bd0_0, v0x1b480c0_0, v0x1b47a60_0, v0x1b47b00_0, v0x1b47ba0_0, v0x1b47ce0_0, v0x1b47e20_0, v0x1b47d80_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b12370;
T_7 ;
    %load/vec4 v0x1b47ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b47ec0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b47ec0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b47ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b47ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b47ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b47ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b12370;
T_8 ;
    %wait E_0x1b0d140;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b47ec0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b47ec0_0, 4, 32;
    %load/vec4 v0x1b48000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b47ec0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b47ec0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b47ec0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b47ec0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b47e20_0;
    %load/vec4 v0x1b47e20_0;
    %load/vec4 v0x1b47d80_0;
    %xor;
    %load/vec4 v0x1b47e20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b47ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b47ec0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b47ec0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b47ec0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/circuit2/iter1/response3/top_module.sv";
