Command: report datapath > reports/FME_INTER_4_datapath_map.log
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 19 2019  10:40:16 pm
  Module:                 FME_INTER_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Inferred components

                 Operator   Signedness   Inputs   Outputs CellArea Line Col     Filename    
============================================================================================
FME_INTER_4
 U_crtl
  inc_add_794_29
  module:increment_unsigned_19
   slow         increment   unsigned   7x1        7          34.32                          
--------------------------------------------------------------------------------------------
   add_794_29       +       unsigned   7x1        7                   0   0 a               
============================================================================================
FME_INTER_4
 U_crtl
  inc_add_809_29
  module:increment_unsigned_19_1748
   slow         increment   unsigned   7x1        7          34.32                          
--------------------------------------------------------------------------------------------
   add_809_29       +       unsigned   7x1        7                   0   0 a               
============================================================================================
FME_INTER_4
 U_crtl
  inc_add_824_29
  module:increment_unsigned_22_23
   slow         increment   unsigned   8x1        8          40.56                          
--------------------------------------------------------------------------------------------
   add_824_29       +       unsigned   8x1        8                   0   0 a               
============================================================================================
FME_INTER_4
 U_crtl
  lt_722_18
  module:lt_signed_719
   slow             <       signed     8x4        1           9.36  722  18 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_crtl
  lt_729_18
  module:lt_signed_717
   slow             <       signed     8x3        1           9.36  722  18 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_crtl
  lt_736_18
  module:lt_signed_715
   slow             <       signed     9x5        1           9.36  722  18 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[0].U_F8_U_1_U_S0_add_18_10
  module:add_signed_933
   very_fast        +       signed     12x10      12        165.88  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[0].U_F8_U_1_U_S1_add_18_10
  module:add_signed_932_1758
   medium           +       signed     14x10      14        171.60  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[0].U_F8_U_2_U_S0_add_18_10
  module:add_signed_933_1093
   very_fast        +       signed     12x10      12        165.88  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[0].U_F8_U_2_U_S1_add_18_10
  module:add_signed_932
   medium           +       signed     14x10      14        171.60  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[0].U_F8_U_S11_add_41_16
  module:add_unsigned_910
   very_fast        +       unsigned   13x13      14        224.64  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[1].U_F8_U_2_U_S0_add_18_10
  module:add_signed_933_1091
   very_fast        +       signed     12x10      12        165.88  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[1].U_F8_U_2_U_S1_add_18_10
  module:add_signed_932_1757
   medium           +       signed     14x10      14        171.60  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[1].U_F8_U_S11_add_41_16
  module:add_unsigned_910_1084
   very_fast        +       unsigned   13x13      14        224.64  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[2].U_F8_U_2_U_S0_add_18_10
  module:add_signed_933_1089
   very_fast        +       signed     12x10      12        165.88  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[2].U_F8_U_2_U_S1_add_18_10
  module:add_signed_932_1756
   medium           +       signed     14x10      14        171.60  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[2].U_F8_U_S11_add_41_16
  module:add_unsigned_910_1083
   very_fast        +       unsigned   13x13      14        224.64  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[3].U_F8_U_2_U_S0_add_18_10
  module:add_signed_933_1087
   very_fast        +       signed     12x10      12        165.88  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[3].U_F8_U_2_U_S1_add_18_10
  module:add_signed_932_1755
   medium           +       signed     14x10      14        171.60  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[3].U_F8_U_S11_add_41_16
  module:add_unsigned_910_1082
   very_fast        +       unsigned   13x13      14        224.64  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[4].U_F8_U_2_U_S0_add_18_10
  module:add_signed_933_1085
   very_fast        +       signed     12x10      12        165.88  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[4].U_F8_U_2_U_S1_add_18_10
  module:add_signed_932_1754
   medium           +       signed     14x10      14        157.04  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[4].U_F8_U_S11_add_41_16
  module:add_unsigned_910_1081
   very_fast        +       unsigned   13x13      14        224.64  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[0].U_F8_U_0_U_S0_add_18_16
  module:add_signed_carry
   very_fast        +       signed     10x13x1    13        418.08                          
--------------------------------------------------------------------------------------------
   PUs[0].U_F8_U_0_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[0].U_F8_U_0_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[0].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_1102
   very_fast        +       signed     10x13x1    13        403.52                          
--------------------------------------------------------------------------------------------
   PUs[0].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[0].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[1].U_F8_U_0_U_S0_add_18_16
  module:add_signed_carry_1101
   very_fast        +       signed     10x13x1    13        418.08                          
--------------------------------------------------------------------------------------------
   PUs[1].U_F8_U_0_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[1].U_F8_U_0_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[1].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_1100
   very_fast        +       signed     10x13x1    13        418.08                          
--------------------------------------------------------------------------------------------
   PUs[1].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[1].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[2].U_F8_U_0_U_S0_add_18_16
  module:add_signed_carry_1099
   very_fast        +       signed     10x13x1    13        418.08                          
--------------------------------------------------------------------------------------------
   PUs[2].U_F8_U_0_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[2].U_F8_U_0_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[2].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_1098
   very_fast        +       signed     10x13x1    13        418.08                          
--------------------------------------------------------------------------------------------
   PUs[2].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[2].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[3].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_1096
   very_fast        +       signed     10x13x1    13        418.08                          
--------------------------------------------------------------------------------------------
   PUs[3].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[3].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[4].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_1094
   very_fast        +       signed     10x13x1    13        418.08                          
--------------------------------------------------------------------------------------------
   PUs[4].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[4].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_0__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_0__U_F8_U_S13_add_18_10_group_216
   very_fast  csa_and_adder            16x15x15   16        434.72                          
--------------------------------------------------------------------------------------------
   PUs[0].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_0__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_0__U_F8_U_S22_add_18_16_group_234
   very_fast  csa_and_adder            14x13      14        574.60                          
--------------------------------------------------------------------------------------------
   PUs[0].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_0__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_0__U_F8_U_S2_add_18_16_group_236
   very_fast  csa_and_adder            14x13      14        547.56                          
--------------------------------------------------------------------------------------------
   PUs[0].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_0__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_0__U_F8_U_s23_add_18_10_group_204
   very_fast  csa_and_adder            14x14x16x1 16        879.84                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[0].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[0].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[0].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_0__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_0__U_F8_U_s3_add_18_10_group_206
   very_fast  csa_and_adder            14x14x16x1 16        906.36                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[0].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[0].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[0].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_1__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_1__U_F8_U_S13_add_18_10_group_214
   very_fast  csa_and_adder            16x15x15   16        435.24                          
--------------------------------------------------------------------------------------------
   PUs[1].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_1__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_1__U_F8_U_S22_add_18_16_group_230
   very_fast  csa_and_adder            14x13      14        459.16                          
--------------------------------------------------------------------------------------------
   PUs[1].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_1__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_1__U_F8_U_S2_add_18_16_group_232
   very_fast  csa_and_adder            14x13      14        529.88                          
--------------------------------------------------------------------------------------------
   PUs[1].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_1__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_1__U_F8_U_s23_add_18_10_group_200
   very_fast  csa_and_adder            14x14x16x1 16        794.04                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[1].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[1].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[1].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_1__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_1__U_F8_U_s3_add_18_10_group_202
   very_fast  csa_and_adder            14x14x16x1 16        992.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[1].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[1].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[1].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_2__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_2__U_F8_U_S13_add_18_10_group_212
   very_fast  csa_and_adder            16x15x15   16        425.36                          
--------------------------------------------------------------------------------------------
   PUs[2].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_2__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_2__U_F8_U_S22_add_18_16_group_226
   very_fast  csa_and_adder            14x13      14        493.48                          
--------------------------------------------------------------------------------------------
   PUs[2].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_2__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_2__U_F8_U_S2_add_18_16_group_228
   very_fast  csa_and_adder            14x13      14        486.72                          
--------------------------------------------------------------------------------------------
   PUs[2].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_2__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_2__U_F8_U_s23_add_18_10_group_196
   very_fast  csa_and_adder            14x14x16x1 16        793.52                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[2].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[2].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[2].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_2__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_2__U_F8_U_s3_add_18_10_group_198
   very_fast  csa_and_adder            14x14x16x1 16        791.96                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[2].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[2].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[2].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_3__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_3__U_F8_U_S13_add_18_10_group_210
   very_fast  csa_and_adder            16x15x15   16        425.36                          
--------------------------------------------------------------------------------------------
   PUs[3].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_3__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_3__U_F8_U_S22_add_18_16_group_222
   very_fast  csa_and_adder            14x13      14        469.56                          
--------------------------------------------------------------------------------------------
   PUs[3].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_3__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_3__U_F8_U_S2_add_18_16_group_224
   very_fast  csa_and_adder            14x13      14        492.44                          
--------------------------------------------------------------------------------------------
   PUs[3].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_3__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_3__U_F8_U_s23_add_18_10_group_192
   very_fast  csa_and_adder            14x14x16x1 16        777.40                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[3].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[3].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[3].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_3__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_3__U_F8_U_s3_add_18_10_group_194
   very_fast  csa_and_adder            14x14x16x1 16        861.12                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[3].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[3].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[3].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_4__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_4__U_F8_U_S13_add_18_10_group_208
   very_fast  csa_and_adder            16x15x15   16        430.04                          
--------------------------------------------------------------------------------------------
   PUs[4].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_4__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_4__U_F8_U_S22_add_18_16_group_218
   very_fast  csa_and_adder            14x13      14        475.80                          
--------------------------------------------------------------------------------------------
   PUs[4].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_4__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_4__U_F8_U_S2_add_18_16_group_220
   very_fast  csa_and_adder            14x13      14        466.44                          
--------------------------------------------------------------------------------------------
   PUs[4].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_4__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_4__U_F8_U_s23_add_18_10_group_188
   very_fast  csa_and_adder            14x14x16x1 16        812.76                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[4].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[4].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[4].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_4__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_4__U_F8_U_s3_add_18_10_group_190
   very_fast  csa_and_adder            14x14x16x1 16        793.52                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[4].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[4].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[4].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[0].U_clip
  gte_592_34
  module:geq_signed_657_1737
   slow             >=      signed     11x9       1          33.28  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[10].U_clip_gte_592_34
 module:geq_signed_657_1080_1747
  slow              >=      signed     11x9       1          18.20  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[11].U_clip_gte_592_34
 module:geq_signed_657_1742
  slow              >=      signed     11x9       1          33.28  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[12].U_clip_gte_592_34
 module:geq_signed_657_1743
  slow              >=      signed     11x9       1          33.28  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[13].U_clip_gte_592_34
 module:geq_signed_657_1080
  slow              >=      signed     11x9       1          18.20  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[14].U_clip_gte_592_34
 module:geq_signed_657
  slow              >=      signed     11x9       1          33.28  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[1].U_clip
  gte_592_34
  module:geq_signed_657_1080_1744
   slow             >=      signed     11x9       1          18.20  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[2].U_clip
  gte_592_34
  module:geq_signed_657_1735
   slow             >=      signed     11x9       1          33.28  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[3].U_clip
  gte_592_34
  module:geq_signed_657_1736
   slow             >=      signed     11x9       1          33.28  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[4].U_clip
  gte_592_34
  module:geq_signed_657_1080_1745
   slow             >=      signed     11x9       1          18.20  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[5].U_clip_gte_592_34
 module:geq_signed_657_1738
  slow              >=      signed     11x9       1          33.28  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[6].U_clip_gte_592_34
 module:geq_signed_657_1739
  slow              >=      signed     11x9       1          33.28  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[7].U_clip_gte_592_34
 module:geq_signed_657_1080_1746
  slow              >=      signed     11x9       1          18.20  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[8].U_clip_gte_592_34
 module:geq_signed_657_1740
  slow              >=      signed     11x9       1          33.28  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[9].U_clip_gte_592_34
 module:geq_signed_657_1741
  slow              >=      signed     11x9       1          33.28  950  11 FME_INTER_4.vhd 
============================================================================================

      Type       CellArea Percentage 
-------------------------------------
datapath modules 22573.72      59.62 
external muxes       0.00       0.00 
others           15285.92      40.38 
-------------------------------------
total            37859.64     100.00 

