$date
	Wed Nov 05 15:39:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_program_counter $end
$var wire 4 ! pc [3:0] $end
$var reg 1 " clk $end
$var reg 1 # load $end
$var reg 4 $ next_pc [3:0] $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # load $end
$var wire 4 & next_pc [3:0] $end
$var wire 1 % rst $end
$var reg 4 ' pc [3:0] $end
$upscope $end
$scope begin stimulus $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$scope module tb_ram16x8 $end
$var wire 4 ) pc [3:0] $end
$var wire 8 * data_out [7:0] $end
$var reg 4 + addr [3:0] $end
$var reg 1 , clk $end
$var reg 8 - data_in [7:0] $end
$var reg 1 . load $end
$var reg 4 / next_pc [3:0] $end
$var reg 1 0 rst $end
$var reg 1 1 we $end
$scope module u_pc $end
$var wire 1 , clk $end
$var wire 1 . load $end
$var wire 4 2 next_pc [3:0] $end
$var wire 1 0 rst $end
$var reg 4 3 pc [3:0] $end
$upscope $end
$scope module u_ram $end
$var wire 4 4 addr [3:0] $end
$var wire 1 , clk $end
$var wire 8 5 data_in [7:0] $end
$var wire 1 1 we $end
$var reg 8 6 data_out [7:0] $end
$scope begin init_mem $end
$var integer 32 7 i [31:0] $end
$upscope $end
$upscope $end
$scope begin stim $end
$var integer 32 8 cycle [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 8
b10000 7
bx 6
b0 5
b0 4
b0 3
b0 2
01
10
b0 /
0.
b0 -
0,
b0 +
bx *
b0 )
bx (
b0 '
b0 &
1%
b0 $
0#
0"
b0 !
$end
#5
b1000001 *
b1000001 6
1,
1"
#10
0,
0"
#15
1,
1"
#20
00
0%
0,
0"
#21
b1 8
b0 (
#25
b1 )
b1 3
b1 !
b1 '
b1 (
1,
1"
#26
b1 +
b1 4
b10 8
#30
0,
0"
#35
b10 )
b10 3
b1000010 *
b1000010 6
b10 !
b10 '
b10 (
1,
1"
#36
b10 +
b10 4
b11 8
#40
0,
0"
#45
b11 )
b11 3
b1000011 *
b1000011 6
b11 !
b11 '
b11 (
1,
1"
#46
b11 +
b11 4
b100 8
#50
0,
0"
#55
b100 )
b100 3
b1000100 *
b1000100 6
b100 !
b100 '
b100 (
1,
1"
#56
b100 +
b100 4
b101 8
#60
0,
0"
#65
b101 )
b101 3
b1000101 *
b1000101 6
b101 !
b101 '
b101 (
1,
1"
#66
b101 +
b101 4
b110 8
b1010 $
b1010 &
1#
#70
0,
0"
#75
b110 )
b110 3
b1000110 *
b1000110 6
b1010 !
b1010 '
1,
1"
#76
b110 +
b110 4
b111 8
0#
#80
0,
0"
#85
b111 )
b111 3
b1000111 *
b1000111 6
b1011 !
b1011 '
1,
1"
#86
b1011010 -
b1011010 5
11
b111 +
b111 4
b1000 8
#90
0,
0"
#95
b1000 )
b1000 3
b1001000 *
b1001000 6
b1100 !
b1100 '
1,
1"
#96
b0 -
b0 5
01
b1000 +
b1000 4
b1001 8
#100
0,
0"
#105
b1001 )
b1001 3
b1001001 *
b1001001 6
b1101 !
b1101 '
1,
1"
#106
b1001 +
b1001 4
b1010 8
b1111 $
b1111 &
1#
#110
0,
0"
#115
b1010 )
b1010 3
b1001010 *
b1001010 6
b1111 !
b1111 '
1,
1"
#116
b1010 +
b1010 4
b1011 8
0#
#120
0,
0"
#125
b1011 )
b1011 3
b1001011 *
b1001011 6
b0 !
b0 '
1,
1"
#126
