

================================================================
== Vivado HLS Report for 'imDiff'
================================================================
* Date:           Wed Dec 16 13:59:19 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        Task_1
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------------+-----+--------------+----------+
    |      Latency     |      Interval      | Pipeline |
    | min |     max    | min |      max     |   Type   |
    +-----+------------+-----+--------------+----------+
    |    1|  1203310161|    2|  173002002002| dataflow |
    +-----+------------+-----+--------------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+-----+--------------+-----+--------------+---------+
        |                                |                      |       Latency      |      Interval      | Pipeline|
        |            Instance            |        Module        | min |      max     | min |      max     |   Type  |
        +--------------------------------+----------------------+-----+--------------+-----+--------------+---------+
        |grp_imDiff_Loop_L66_proc_fu_48  |imDiff_Loop_L66_proc  |    1|  173002002001|    1|  173002002001|   none  |
        +--------------------------------+----------------------+-----+--------------+-----+--------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      1|     861|   1389|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     861|   1389|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +-------------------------+----------------------+---------+-------+-----+------+
    |imDiff_Loop_L66_proc_U0  |imDiff_Loop_L66_proc  |        0|      1|  861|  1389|
    +-------------------------+----------------------+---------+-------+-----+------+
    |Total                    |                      |        0|      1|  861|  1389|
    +-------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|imINPUT_address0      | out |   21|  ap_memory |    imINPUT    |     array    |
|imINPUT_ce0           | out |    1|  ap_memory |    imINPUT    |     array    |
|imINPUT_d0            | out |   32|  ap_memory |    imINPUT    |     array    |
|imINPUT_q0            |  in |   32|  ap_memory |    imINPUT    |     array    |
|imINPUT_we0           | out |    1|  ap_memory |    imINPUT    |     array    |
|imINPUT_address1      | out |   21|  ap_memory |    imINPUT    |     array    |
|imINPUT_ce1           | out |    1|  ap_memory |    imINPUT    |     array    |
|imINPUT_d1            | out |   32|  ap_memory |    imINPUT    |     array    |
|imINPUT_q1            |  in |   32|  ap_memory |    imINPUT    |     array    |
|imINPUT_we1           | out |    1|  ap_memory |    imINPUT    |     array    |
|imHeight              |  in |   32|   ap_none  |    imHeight   |    scalar    |
|imHeight_ap_vld       |  in |    1|   ap_none  |    imHeight   |    scalar    |
|imWidth               |  in |   32|   ap_none  |    imWidth    |    scalar    |
|imWidth_ap_vld        |  in |    1|   ap_none  |    imWidth    |    scalar    |
|tplINPUT_address0     | out |   21|  ap_memory |    tplINPUT   |     array    |
|tplINPUT_ce0          | out |    1|  ap_memory |    tplINPUT   |     array    |
|tplINPUT_d0           | out |   32|  ap_memory |    tplINPUT   |     array    |
|tplINPUT_q0           |  in |   32|  ap_memory |    tplINPUT   |     array    |
|tplINPUT_we0          | out |    1|  ap_memory |    tplINPUT   |     array    |
|tplINPUT_address1     | out |   21|  ap_memory |    tplINPUT   |     array    |
|tplINPUT_ce1          | out |    1|  ap_memory |    tplINPUT   |     array    |
|tplINPUT_d1           | out |   32|  ap_memory |    tplINPUT   |     array    |
|tplINPUT_q1           |  in |   32|  ap_memory |    tplINPUT   |     array    |
|tplINPUT_we1          | out |    1|  ap_memory |    tplINPUT   |     array    |
|tplHeight             |  in |   32|   ap_none  |   tplHeight   |    scalar    |
|tplHeight_ap_vld      |  in |    1|   ap_none  |   tplHeight   |    scalar    |
|tplWidth              |  in |   32|   ap_none  |    tplWidth   |    scalar    |
|tplWidth_ap_vld       |  in |    1|   ap_none  |    tplWidth   |    scalar    |
|output_struct         | out |   96|   ap_vld   | output_struct |    pointer   |
|output_struct_ap_vld  | out |    1|   ap_vld   | output_struct |    pointer   |
|ap_clk                |  in |    1| ap_ctrl_hs |     imDiff    | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |     imDiff    | return value |
|ap_done               | out |    1| ap_ctrl_hs |     imDiff    | return value |
|ap_start              |  in |    1| ap_ctrl_hs |     imDiff    | return value |
|ap_ready              | out |    1| ap_ctrl_hs |     imDiff    | return value |
|ap_idle               | out |    1| ap_ctrl_hs |     imDiff    | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |     imDiff    | return value |
+----------------------+-----+-----+------------+---------------+--------------+

