Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Dec  6 01:59:57 2019
| Host         : DESKTOP-RQQ2FB3 running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
| Design       : top_level
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 44
+-----------+----------+---------------------------+------------+
| Rule      | Severity | Description               | Violations |
+-----------+----------+---------------------------+------------+
| SYNTH-11  | Warning  | DSP output not registered | 1          |
| TIMING-16 | Warning  | Large setup violation     | 15         |
| TIMING-20 | Warning  | Non-clocked latch         | 28         |
+-----------+----------+---------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-11#1 Warning
DSP output not registered  
DSP instance minesweeper/td/image_addr is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.040 ns between xvga1/vcount_out_reg[1]/C (clocked by clk_out1_clk_wiz_0) and minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.040 ns between xvga1/vcount_out_reg[1]/C (clocked by clk_out1_clk_wiz_0) and minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.069 ns between xvga1/vcount_out_reg[1]/C (clocked by clk_out1_clk_wiz_0) and minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.073 ns between xvga1/vcount_out_reg[1]/C (clocked by clk_out1_clk_wiz_0) and minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.113 ns between xvga1/vcount_out_reg[1]/C (clocked by clk_out1_clk_wiz_0) and minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.136 ns between xvga1/vcount_out_reg[1]/C (clocked by clk_out1_clk_wiz_0) and minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between xvga1/vcount_out_reg[1]/C (clocked by clk_out1_clk_wiz_0) and minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.256 ns between xvga1/vcount_out_reg[1]/C (clocked by clk_out1_clk_wiz_0) and minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.265 ns between xvga1/vcount_out_reg[1]/C (clocked by clk_out1_clk_wiz_0) and minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.337 ns between xvga1/vcount_out_reg[1]/C (clocked by clk_out1_clk_wiz_0) and minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.349 ns between xvga1/vcount_out_reg[1]/C (clocked by clk_out1_clk_wiz_0) and minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.376 ns between xvga1/vcount_out_reg[1]/C (clocked by clk_out1_clk_wiz_0) and minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.391 ns between xvga1/vcount_out_reg[1]/C (clocked by clk_out1_clk_wiz_0) and minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.439 ns between xvga1/vcount_out_reg[1]/C (clocked by clk_out1_clk_wiz_0) and minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.503 ns between xvga1/vcount_out_reg[1]/C (clocked by clk_out1_clk_wiz_0) and minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[0] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[10] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[11] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[12] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[13] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[14] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[15] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[16] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[17] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[18] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[19] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[1] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[20] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[21] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[22] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[24] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[25] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[26] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[27] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[2] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[31] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[3] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[4] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[5] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[6] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[7] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[8] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch minesweeper/seven_seg_data_reg[9] cannot be properly analyzed as its control pin minesweeper/seven_seg_data_reg[9]/G is not reached by a timing clock
Related violations: <none>


