# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Oct 29 2022 15:35:38

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_app
		4.3::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: sdi
			6.1.2::Path details for port: usb_n:in
			6.1.3::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: sck
			6.2.2::Path details for port: sdo
			6.2.3::Path details for port: ss
			6.2.4::Path details for port: usb_n:out
			6.2.5::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: sdi
			6.4.2::Path details for port: usb_n:in
			6.4.3::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: sck
			6.5.2::Path details for port: sdo
			6.5.3::Path details for port: ss
			6.5.4::Path details for port: usb_n:out
			6.5.5::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk               | Frequency: 424.30 MHz  | Target: 16.00 MHz  | 
Clock: clk_app           | Frequency: 60.16 MHz   | Target: 2.00 MHz   | 
Clock: clk_usb           | Frequency: 61.93 MHz   | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            60143       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        500000           483378      N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            4684        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                                   Setup Times  Clock Reference:Phase  
---------  -------------------------------------------  -----------  ---------------------  
sdi        u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout  1877         clk_app:R              
usb_n:in   u_pll/PLLOUTGLOBAL                           4182         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL                           4140         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                                   Clock to Out  Clock Reference:Phase  
---------  -------------------------------------------  ------------  ---------------------  
sck        u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout  14706         clk_app:R              
sdo        u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout  13197         clk_app:R              
ss         u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout  12897         clk_app:R              
usb_n:out  u_pll/PLLOUTGLOBAL                           11833         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL                           11740         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                                   Hold Times  Clock Reference:Phase  
---------  -------------------------------------------  ----------  ---------------------  
sdi        u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout  -780        clk_app:R              
usb_n:in   u_pll/PLLOUTGLOBAL                           -3262       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL                           -3282       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                                   Minimum Clock to Out  Clock Reference:Phase  
---------  -------------------------------------------  --------------------  ---------------------  
sck        u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout  13933                 clk_app:R              
sdo        u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout  12682                 clk_app:R              
ss         u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout  12289                 clk_app:R              
usb_n:out  u_pll/PLLOUTGLOBAL                           8984                  clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL                           8860                  clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 424.30 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_26_8_6/lcout
Path End         : u_prescaler.prescaler_cnt_1_LC_26_8_7/in0
Capture Clock    : u_prescaler.prescaler_cnt_1_LC_26_8_7/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2303/I                                   Odrv12                         0              1420  RISE       1
I__2303/O                                   Odrv12                       724              2143  RISE       1
I__2304/I                                   Span12Mux_v                    0              2143  RISE       1
I__2304/O                                   Span12Mux_v                  724              2867  RISE       1
I__2305/I                                   Span12Mux_v                    0              2867  RISE       1
I__2305/O                                   Span12Mux_v                  724              3590  RISE       1
I__2306/I                                   Span12Mux_h                    0              3590  RISE       1
I__2306/O                                   Span12Mux_h                  724              4314  RISE       1
I__2307/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2307/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2308/I                                   LocalMux                       0              4665  RISE       1
I__2308/O                                   LocalMux                     486              5151  RISE       1
I__2309/I                                   IoInMux                        0              5151  RISE       1
I__2309/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__21005/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__21005/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__21006/I                                  GlobalMux                      0              6443  RISE       1
I__21006/O                                  GlobalMux                    227              6671  RISE       1
I__21008/I                                  ClkMux                         0              6671  RISE       1
I__21008/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_26_8_6/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_26_8_6/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       3
I__21018/I                                   LocalMux                       0              7922  60143  RISE       1
I__21018/O                                   LocalMux                     486              8407  60143  RISE       1
I__21021/I                                   InMux                          0              8407  60143  RISE       1
I__21021/O                                   InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_1_LC_26_8_7/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2303/I                                   Odrv12                         0              1420  RISE       1
I__2303/O                                   Odrv12                       724              2143  RISE       1
I__2304/I                                   Span12Mux_v                    0              2143  RISE       1
I__2304/O                                   Span12Mux_v                  724              2867  RISE       1
I__2305/I                                   Span12Mux_v                    0              2867  RISE       1
I__2305/O                                   Span12Mux_v                  724              3590  RISE       1
I__2306/I                                   Span12Mux_h                    0              3590  RISE       1
I__2306/O                                   Span12Mux_h                  724              4314  RISE       1
I__2307/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2307/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2308/I                                   LocalMux                       0              4665  RISE       1
I__2308/O                                   LocalMux                     486              5151  RISE       1
I__2309/I                                   IoInMux                        0              5151  RISE       1
I__2309/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__21005/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__21005/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__21006/I                                  GlobalMux                      0              6443  RISE       1
I__21006/O                                  GlobalMux                    227              6671  RISE       1
I__21008/I                                  ClkMux                         0              6671  RISE       1
I__21008/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_26_8_7/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 60.16 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.u_flash_spi.byte_cnt_q_6_LC_21_9_3/lcout
Path End         : u_app.u_flash_spi.byte_cnt_q_2_LC_20_9_1/ce
Capture Clock    : u_app.u_flash_spi.byte_cnt_q_2_LC_20_9_1/clk
Setup Constraint : 500000p
Path slack       : 483378p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3525
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             503525

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3525
+ Clock To Q                                796
+ Data Path Delay                         15826
---------------------------------------   ----- 
End-of-path arrival time (ps)             20147
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout     LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__21013/I                                      Odrv12                         0                 0  RISE       1
I__21013/O                                      Odrv12                       724               724  RISE       1
I__21015/I                                      Span12Mux_s5_h                 0               724  RISE       1
I__21015/O                                      Span12Mux_s5_h               341              1065  RISE       1
I__21016/I                                      LocalMux                       0              1065  RISE       1
I__21016/O                                      LocalMux                     486              1551  RISE       1
I__21017/I                                      IoInMux                        0              1551  RISE       1
I__21017/O                                      IoInMux                      382              1933  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              1933  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              2843  RISE     284
I__20810/I                                      gio2CtrlBuf                    0              2843  RISE       1
I__20810/O                                      gio2CtrlBuf                    0              2843  RISE       1
I__20811/I                                      GlobalMux                      0              2843  RISE       1
I__20811/O                                      GlobalMux                    227              3070  RISE       1
I__20884/I                                      ClkMux                         0              3070  RISE       1
I__20884/O                                      ClkMux                       455              3525  RISE       1
u_app.u_flash_spi.byte_cnt_q_6_LC_21_9_3/clk    LogicCell40_SEQ_MODE_1010      0              3525  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.u_flash_spi.byte_cnt_q_6_LC_21_9_3/lcout             LogicCell40_SEQ_MODE_1010    796              4321  483378  RISE       6
I__12701/I                                                 LocalMux                       0              4321  483378  RISE       1
I__12701/O                                                 LocalMux                     486              4807  483378  RISE       1
I__12705/I                                                 InMux                          0              4807  483378  RISE       1
I__12705/O                                                 InMux                        382              5189  483378  RISE       1
u_app.u_flash_spi.byte_cnt_q_RNIEG681_7_LC_21_8_2/in0      LogicCell40_SEQ_MODE_0000      0              5189  483378  RISE       1
u_app.u_flash_spi.byte_cnt_q_RNIEG681_7_LC_21_8_2/lcout    LogicCell40_SEQ_MODE_0000    662              5851  483378  RISE       2
I__12446/I                                                 LocalMux                       0              5851  483378  RISE       1
I__12446/O                                                 LocalMux                     486              6337  483378  RISE       1
I__12447/I                                                 InMux                          0              6337  483378  RISE       1
I__12447/O                                                 InMux                        382              6719  483378  RISE       1
u_app.u_flash_spi.byte_cnt_q_RNIFI9S1_2_LC_20_8_4/in3      LogicCell40_SEQ_MODE_0000      0              6719  483378  RISE       1
u_app.u_flash_spi.byte_cnt_q_RNIFI9S1_2_LC_20_8_4/ltout    LogicCell40_SEQ_MODE_0000    403              7122  483378  FALL       1
I__10859/I                                                 CascadeMux                     0              7122  483378  FALL       1
I__10859/O                                                 CascadeMux                     0              7122  483378  FALL       1
u_app.u_flash_spi.byte_cnt_q_RNICGCG2_0_0_LC_20_8_5/in2    LogicCell40_SEQ_MODE_0000      0              7122  483378  FALL       1
u_app.u_flash_spi.byte_cnt_q_RNICGCG2_0_0_LC_20_8_5/lcout  LogicCell40_SEQ_MODE_0000    558              7680  483378  RISE       8
I__13723/I                                                 LocalMux                       0              7680  483378  RISE       1
I__13723/O                                                 LocalMux                     486              8166  483378  RISE       1
I__13728/I                                                 InMux                          0              8166  483378  RISE       1
I__13728/O                                                 InMux                        382              8549  483378  RISE       1
u_app.u_flash_spi.byte_cnt_q_RNI4H5H7_0_LC_20_8_2/in3      LogicCell40_SEQ_MODE_0000      0              8549  483378  RISE       1
u_app.u_flash_spi.byte_cnt_q_RNI4H5H7_0_LC_20_8_2/lcout    LogicCell40_SEQ_MODE_0000    465              9014  483378  RISE      12
I__13626/I                                                 Odrv4                          0              9014  483378  RISE       1
I__13626/O                                                 Odrv4                        517              9531  483378  RISE       1
I__13629/I                                                 LocalMux                       0              9531  483378  RISE       1
I__13629/O                                                 LocalMux                     486             10016  483378  RISE       1
I__13636/I                                                 InMux                          0             10016  483378  RISE       1
I__13636/O                                                 InMux                        382             10399  483378  RISE       1
I__13646/I                                                 CascadeMux                     0             10399  483378  RISE       1
I__13646/O                                                 CascadeMux                     0             10399  483378  RISE       1
u_app.u_flash_spi.byte_cnt_q_RNIG1I1A_0_LC_19_9_0/in2      LogicCell40_SEQ_MODE_0000      0             10399  483378  RISE       1
u_app.u_flash_spi.byte_cnt_q_RNIG1I1A_0_LC_19_9_0/ltout    LogicCell40_SEQ_MODE_0000    507             10905  483378  FALL       1
I__9333/I                                                  CascadeMux                     0             10905  483378  FALL       1
I__9333/O                                                  CascadeMux                     0             10905  483378  FALL       1
u_app.u_flash_spi.byte_cnt_q_RNIC1T7C_7_LC_19_9_1/in2      LogicCell40_SEQ_MODE_0000      0             10905  483378  FALL       1
u_app.u_flash_spi.byte_cnt_q_RNIC1T7C_7_LC_19_9_1/lcout    LogicCell40_SEQ_MODE_0000    558             11464  483378  RISE       5
I__15000/I                                                 Odrv12                         0             11464  483378  RISE       1
I__15000/O                                                 Odrv12                       724             12187  483378  RISE       1
I__15001/I                                                 LocalMux                       0             12187  483378  RISE       1
I__15001/O                                                 LocalMux                     486             12673  483378  RISE       1
I__15004/I                                                 InMux                          0             12673  483378  RISE       1
I__15004/O                                                 InMux                        382             13056  483378  RISE       1
u_app.u_flash_spi.byte_cnt_q_RNIC6C0E_7_LC_23_9_5/in3      LogicCell40_SEQ_MODE_0000      0             13056  483378  RISE       1
u_app.u_flash_spi.byte_cnt_q_RNIC6C0E_7_LC_23_9_5/lcout    LogicCell40_SEQ_MODE_0000    465             13521  483378  RISE      11
I__17203/I                                                 Odrv4                          0             13521  483378  RISE       1
I__17203/O                                                 Odrv4                        517             14038  483378  RISE       1
I__17207/I                                                 Span4Mux_h                     0             14038  483378  RISE       1
I__17207/O                                                 Span4Mux_h                   444             14482  483378  RISE       1
I__17212/I                                                 LocalMux                       0             14482  483378  RISE       1
I__17212/O                                                 LocalMux                     486             14968  483378  RISE       1
I__17219/I                                                 InMux                          0             14968  483378  RISE       1
I__17219/O                                                 InMux                        382             15350  483378  RISE       1
u_app.u_flash_spi.state_q_RNIKNF3I1_12_LC_19_9_6/in1       LogicCell40_SEQ_MODE_0000      0             15350  483378  RISE       1
u_app.u_flash_spi.state_q_RNIKNF3I1_12_LC_19_9_6/lcout     LogicCell40_SEQ_MODE_0000    589             15940  483378  RISE       2
I__10919/I                                                 LocalMux                       0             15940  483378  RISE       1
I__10919/O                                                 LocalMux                     486             16425  483378  RISE       1
I__10920/I                                                 InMux                          0             16425  483378  RISE       1
I__10920/O                                                 InMux                        382             16808  483378  RISE       1
I__10922/I                                                 CascadeMux                     0             16808  483378  RISE       1
I__10922/O                                                 CascadeMux                     0             16808  483378  RISE       1
u_app.u_flash_spi.state_q_RNIR6U9R4_1_LC_20_9_7/in2        LogicCell40_SEQ_MODE_0000      0             16808  483378  RISE       1
u_app.u_flash_spi.state_q_RNIR6U9R4_1_LC_20_9_7/lcout      LogicCell40_SEQ_MODE_0000    558             17366  483378  RISE       8
I__12569/I                                                 Odrv4                          0             17366  483378  RISE       1
I__12569/O                                                 Odrv4                        517             17883  483378  RISE       1
I__12570/I                                                 Span4Mux_h                     0             17883  483378  RISE       1
I__12570/O                                                 Span4Mux_h                   444             18327  483378  RISE       1
I__12572/I                                                 Span4Mux_h                     0             18327  483378  RISE       1
I__12572/O                                                 Span4Mux_h                   444             18772  483378  RISE       1
I__12574/I                                                 LocalMux                       0             18772  483378  RISE       1
I__12574/O                                                 LocalMux                     486             19258  483378  RISE       1
I__12575/I                                                 CEMux                          0             19258  483378  RISE       1
I__12575/O                                                 CEMux                        889             20147  483378  RISE       1
u_app.u_flash_spi.byte_cnt_q_2_LC_20_9_1/ce                LogicCell40_SEQ_MODE_1010      0             20147  483378  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout     LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__21013/I                                      Odrv12                         0                 0  RISE       1
I__21013/O                                      Odrv12                       724               724  RISE       1
I__21015/I                                      Span12Mux_s5_h                 0               724  RISE       1
I__21015/O                                      Span12Mux_s5_h               341              1065  RISE       1
I__21016/I                                      LocalMux                       0              1065  RISE       1
I__21016/O                                      LocalMux                     486              1551  RISE       1
I__21017/I                                      IoInMux                        0              1551  RISE       1
I__21017/O                                      IoInMux                      382              1933  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              1933  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              2843  RISE     284
I__20810/I                                      gio2CtrlBuf                    0              2843  RISE       1
I__20810/O                                      gio2CtrlBuf                    0              2843  RISE       1
I__20811/I                                      GlobalMux                      0              2843  RISE       1
I__20811/O                                      GlobalMux                    227              3070  RISE       1
I__20889/I                                      ClkMux                         0              3070  RISE       1
I__20889/O                                      ClkMux                       455              3525  RISE       1
u_app.u_flash_spi.byte_cnt_q_2_LC_20_9_1/clk    LogicCell40_SEQ_MODE_1010      0              3525  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 61.93 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q_1_LC_18_26_4/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q_3_LC_15_17_1/ce
Capture Clock    : u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q_3_LC_15_17_1/clk
Setup Constraint : 20830p
Path slack       : 4683p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21512

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         15351
---------------------------------------   ----- 
End-of-path arrival time (ps)             16829
 
Launch Clock Path
pin name                                                  model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__18699/I                                                GlobalMux                               0                 0  RISE       1
I__18699/O                                                GlobalMux                             227               227  RISE       1
I__18793/I                                                ClkMux                                  0               227  RISE       1
I__18793/O                                                ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q_1_LC_18_26_4/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q_1_LC_18_26_4/lcout             LogicCell40_SEQ_MODE_1010    796              1478   4684  RISE       4
I__10416/I                                                             LocalMux                       0              1478   4684  RISE       1
I__10416/O                                                             LocalMux                     486              1964   4684  RISE       1
I__10418/I                                                             InMux                          0              1964   4684  RISE       1
I__10418/O                                                             InMux                        382              2346   4684  RISE       1
u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q_RNINGRD_2_LC_18_26_5/in0       LogicCell40_SEQ_MODE_0000      0              2346   4684  RISE       1
u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q_RNINGRD_2_LC_18_26_5/lcout     LogicCell40_SEQ_MODE_0000    662              3008   4684  RISE       4
I__9028/I                                                              LocalMux                       0              3008   4684  RISE       1
I__9028/O                                                              LocalMux                     486              3494   4684  RISE       1
I__9030/I                                                              InMux                          0              3494   4684  RISE       1
I__9030/O                                                              InMux                        382              3876   4684  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNI4BI42_1_LC_17_25_1/in1           LogicCell40_SEQ_MODE_0000      0              3876   4684  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNI4BI42_1_LC_17_25_1/lcout         LogicCell40_SEQ_MODE_0000    589              4466   4684  RISE       2
I__7951/I                                                              Odrv12                         0              4466   4684  RISE       1
I__7951/O                                                              Odrv12                       724              5189   4684  RISE       1
I__7952/I                                                              LocalMux                       0              5189   4684  RISE       1
I__7952/O                                                              LocalMux                     486              5675   4684  RISE       1
I__7954/I                                                              InMux                          0              5675   4684  RISE       1
I__7954/O                                                              InMux                        382              6057   4684  RISE       1
u_usb_cdc.u_sie.out_eop_q_RNIJ2CV5_LC_14_25_2/in3                      LogicCell40_SEQ_MODE_0000      0              6057   4684  RISE       1
u_usb_cdc.u_sie.out_eop_q_RNIJ2CV5_LC_14_25_2/ltout                    LogicCell40_SEQ_MODE_0000    403              6461   4684  FALL       1
I__5600/I                                                              CascadeMux                     0              6461   4684  FALL       1
I__5600/O                                                              CascadeMux                     0              6461   4684  FALL       1
u_usb_cdc.u_sie.u_phy_rx.bulk_out_ready_LC_14_25_3/in2                 LogicCell40_SEQ_MODE_0000      0              6461   4684  FALL       1
u_usb_cdc.u_sie.u_phy_rx.bulk_out_ready_LC_14_25_3/lcout               LogicCell40_SEQ_MODE_0000    558              7019   4684  RISE       3
I__9794/I                                                              Odrv4                          0              7019   4684  RISE       1
I__9794/O                                                              Odrv4                        517              7536   4684  RISE       1
I__9796/I                                                              Span4Mux_v                     0              7536   4684  RISE       1
I__9796/O                                                              Span4Mux_v                   517              8052   4684  RISE       1
I__9798/I                                                              Span4Mux_s3_v                  0              8052   4684  RISE       1
I__9798/O                                                              Span4Mux_s3_v                465              8518   4684  RISE       1
I__9801/I                                                              LocalMux                       0              8518   4684  RISE       1
I__9801/O                                                              LocalMux                     486              9003   4684  RISE       1
I__9804/I                                                              IoInMux                        0              9003   4684  RISE       1
I__9804/O                                                              IoInMux                      382              9386   4684  RISE       1
u_usb_cdc.u_bulk_endp.out_ready_i_1_RNIQ398/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              9386   4684  RISE       1
u_usb_cdc.u_bulk_endp.out_ready_i_1_RNIQ398/GLOBALBUFFEROUTPUT         ICE_GB                       910             10296   4684  RISE      89
I__18196/I                                                             gio2CtrlBuf                    0             10296   4684  RISE       1
I__18196/O                                                             gio2CtrlBuf                    0             10296   4684  RISE       1
I__18197/I                                                             GlobalMux                      0             10296   4684  RISE       1
I__18197/O                                                             GlobalMux                    227             10523   4684  RISE       1
I__18201/I                                                             Glb2LocalMux                   0             10523   4684  RISE       1
I__18201/O                                                             Glb2LocalMux                 662             11185   4684  RISE       1
I__18223/I                                                             LocalMux                       0             11185   4684  RISE       1
I__18223/O                                                             LocalMux                     486             11670   4684  RISE       1
I__18228/I                                                             InMux                          0             11670   4684  RISE       1
I__18228/O                                                             InMux                        382             12053   4684  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_state_q_RNIN4FI3_LC_15_21_4/in3     LogicCell40_SEQ_MODE_0000      0             12053   4684  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_state_q_RNIN4FI3_LC_15_21_4/lcout   LogicCell40_SEQ_MODE_0000    465             12518   4684  RISE       1
I__6115/I                                                              LocalMux                       0             12518   4684  RISE       1
I__6115/O                                                              LocalMux                     486             13004   4684  RISE       1
I__6116/I                                                              InMux                          0             13004   4684  RISE       1
I__6116/O                                                              InMux                        382             13386   4684  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_state_q_RNIHQ7972_LC_15_21_2/in0    LogicCell40_SEQ_MODE_0000      0             13386   4684  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_state_q_RNIHQ7972_LC_15_21_2/lcout  LogicCell40_SEQ_MODE_0000    662             14048   4684  RISE       4
I__6139/I                                                              Odrv4                          0             14048   4684  RISE       1
I__6139/O                                                              Odrv4                        517             14565   4684  RISE       1
I__6140/I                                                              Span4Mux_h                     0             14565   4684  RISE       1
I__6140/O                                                              Span4Mux_h                   444             15009   4684  RISE       1
I__6142/I                                                              Span4Mux_h                     0             15009   4684  RISE       1
I__6142/O                                                              Span4Mux_h                   444             15454   4684  RISE       1
I__6144/I                                                              LocalMux                       0             15454   4684  RISE       1
I__6144/O                                                              LocalMux                     486             15940   4684  RISE       1
I__6146/I                                                              CEMux                          0             15940   4684  RISE       1
I__6146/O                                                              CEMux                        889             16829   4684  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q_3_LC_15_17_1/ce             LogicCell40_SEQ_MODE_1010      0             16829   4684  RISE       1

Capture Clock Path
pin name                                                     model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                           SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__18699/I                                                   GlobalMux                               0                 0  RISE       1
I__18699/O                                                   GlobalMux                             227               227  RISE       1
I__18710/I                                                   ClkMux                                  0               227  RISE       1
I__18710/O                                                   ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q_3_LC_15_17_1/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_26_8_6/lcout
Path End         : u_prescaler.prescaler_cnt_1_LC_26_8_7/in0
Capture Clock    : u_prescaler.prescaler_cnt_1_LC_26_8_7/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2303/I                                   Odrv12                         0              1420  RISE       1
I__2303/O                                   Odrv12                       724              2143  RISE       1
I__2304/I                                   Span12Mux_v                    0              2143  RISE       1
I__2304/O                                   Span12Mux_v                  724              2867  RISE       1
I__2305/I                                   Span12Mux_v                    0              2867  RISE       1
I__2305/O                                   Span12Mux_v                  724              3590  RISE       1
I__2306/I                                   Span12Mux_h                    0              3590  RISE       1
I__2306/O                                   Span12Mux_h                  724              4314  RISE       1
I__2307/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2307/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2308/I                                   LocalMux                       0              4665  RISE       1
I__2308/O                                   LocalMux                     486              5151  RISE       1
I__2309/I                                   IoInMux                        0              5151  RISE       1
I__2309/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__21005/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__21005/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__21006/I                                  GlobalMux                      0              6443  RISE       1
I__21006/O                                  GlobalMux                    227              6671  RISE       1
I__21008/I                                  ClkMux                         0              6671  RISE       1
I__21008/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_26_8_6/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_26_8_6/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       3
I__21018/I                                   LocalMux                       0              7922  60143  RISE       1
I__21018/O                                   LocalMux                     486              8407  60143  RISE       1
I__21021/I                                   InMux                          0              8407  60143  RISE       1
I__21021/O                                   InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_1_LC_26_8_7/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2303/I                                   Odrv12                         0              1420  RISE       1
I__2303/O                                   Odrv12                       724              2143  RISE       1
I__2304/I                                   Span12Mux_v                    0              2143  RISE       1
I__2304/O                                   Span12Mux_v                  724              2867  RISE       1
I__2305/I                                   Span12Mux_v                    0              2867  RISE       1
I__2305/O                                   Span12Mux_v                  724              3590  RISE       1
I__2306/I                                   Span12Mux_h                    0              3590  RISE       1
I__2306/O                                   Span12Mux_h                  724              4314  RISE       1
I__2307/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2307/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2308/I                                   LocalMux                       0              4665  RISE       1
I__2308/O                                   LocalMux                     486              5151  RISE       1
I__2309/I                                   IoInMux                        0              5151  RISE       1
I__2309/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__21005/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__21005/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__21006/I                                  GlobalMux                      0              6443  RISE       1
I__21006/O                                  GlobalMux                    227              6671  RISE       1
I__21008/I                                  ClkMux                         0              6671  RISE       1
I__21008/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_26_8_7/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q_1_LC_18_26_4/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q_3_LC_15_17_1/ce
Capture Clock    : u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q_3_LC_15_17_1/clk
Setup Constraint : 20830p
Path slack       : 4683p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21512

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         15351
---------------------------------------   ----- 
End-of-path arrival time (ps)             16829
 
Launch Clock Path
pin name                                                  model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__18699/I                                                GlobalMux                               0                 0  RISE       1
I__18699/O                                                GlobalMux                             227               227  RISE       1
I__18793/I                                                ClkMux                                  0               227  RISE       1
I__18793/O                                                ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q_1_LC_18_26_4/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q_1_LC_18_26_4/lcout             LogicCell40_SEQ_MODE_1010    796              1478   4684  RISE       4
I__10416/I                                                             LocalMux                       0              1478   4684  RISE       1
I__10416/O                                                             LocalMux                     486              1964   4684  RISE       1
I__10418/I                                                             InMux                          0              1964   4684  RISE       1
I__10418/O                                                             InMux                        382              2346   4684  RISE       1
u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q_RNINGRD_2_LC_18_26_5/in0       LogicCell40_SEQ_MODE_0000      0              2346   4684  RISE       1
u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q_RNINGRD_2_LC_18_26_5/lcout     LogicCell40_SEQ_MODE_0000    662              3008   4684  RISE       4
I__9028/I                                                              LocalMux                       0              3008   4684  RISE       1
I__9028/O                                                              LocalMux                     486              3494   4684  RISE       1
I__9030/I                                                              InMux                          0              3494   4684  RISE       1
I__9030/O                                                              InMux                        382              3876   4684  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNI4BI42_1_LC_17_25_1/in1           LogicCell40_SEQ_MODE_0000      0              3876   4684  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNI4BI42_1_LC_17_25_1/lcout         LogicCell40_SEQ_MODE_0000    589              4466   4684  RISE       2
I__7951/I                                                              Odrv12                         0              4466   4684  RISE       1
I__7951/O                                                              Odrv12                       724              5189   4684  RISE       1
I__7952/I                                                              LocalMux                       0              5189   4684  RISE       1
I__7952/O                                                              LocalMux                     486              5675   4684  RISE       1
I__7954/I                                                              InMux                          0              5675   4684  RISE       1
I__7954/O                                                              InMux                        382              6057   4684  RISE       1
u_usb_cdc.u_sie.out_eop_q_RNIJ2CV5_LC_14_25_2/in3                      LogicCell40_SEQ_MODE_0000      0              6057   4684  RISE       1
u_usb_cdc.u_sie.out_eop_q_RNIJ2CV5_LC_14_25_2/ltout                    LogicCell40_SEQ_MODE_0000    403              6461   4684  FALL       1
I__5600/I                                                              CascadeMux                     0              6461   4684  FALL       1
I__5600/O                                                              CascadeMux                     0              6461   4684  FALL       1
u_usb_cdc.u_sie.u_phy_rx.bulk_out_ready_LC_14_25_3/in2                 LogicCell40_SEQ_MODE_0000      0              6461   4684  FALL       1
u_usb_cdc.u_sie.u_phy_rx.bulk_out_ready_LC_14_25_3/lcout               LogicCell40_SEQ_MODE_0000    558              7019   4684  RISE       3
I__9794/I                                                              Odrv4                          0              7019   4684  RISE       1
I__9794/O                                                              Odrv4                        517              7536   4684  RISE       1
I__9796/I                                                              Span4Mux_v                     0              7536   4684  RISE       1
I__9796/O                                                              Span4Mux_v                   517              8052   4684  RISE       1
I__9798/I                                                              Span4Mux_s3_v                  0              8052   4684  RISE       1
I__9798/O                                                              Span4Mux_s3_v                465              8518   4684  RISE       1
I__9801/I                                                              LocalMux                       0              8518   4684  RISE       1
I__9801/O                                                              LocalMux                     486              9003   4684  RISE       1
I__9804/I                                                              IoInMux                        0              9003   4684  RISE       1
I__9804/O                                                              IoInMux                      382              9386   4684  RISE       1
u_usb_cdc.u_bulk_endp.out_ready_i_1_RNIQ398/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              9386   4684  RISE       1
u_usb_cdc.u_bulk_endp.out_ready_i_1_RNIQ398/GLOBALBUFFEROUTPUT         ICE_GB                       910             10296   4684  RISE      89
I__18196/I                                                             gio2CtrlBuf                    0             10296   4684  RISE       1
I__18196/O                                                             gio2CtrlBuf                    0             10296   4684  RISE       1
I__18197/I                                                             GlobalMux                      0             10296   4684  RISE       1
I__18197/O                                                             GlobalMux                    227             10523   4684  RISE       1
I__18201/I                                                             Glb2LocalMux                   0             10523   4684  RISE       1
I__18201/O                                                             Glb2LocalMux                 662             11185   4684  RISE       1
I__18223/I                                                             LocalMux                       0             11185   4684  RISE       1
I__18223/O                                                             LocalMux                     486             11670   4684  RISE       1
I__18228/I                                                             InMux                          0             11670   4684  RISE       1
I__18228/O                                                             InMux                        382             12053   4684  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_state_q_RNIN4FI3_LC_15_21_4/in3     LogicCell40_SEQ_MODE_0000      0             12053   4684  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_state_q_RNIN4FI3_LC_15_21_4/lcout   LogicCell40_SEQ_MODE_0000    465             12518   4684  RISE       1
I__6115/I                                                              LocalMux                       0             12518   4684  RISE       1
I__6115/O                                                              LocalMux                     486             13004   4684  RISE       1
I__6116/I                                                              InMux                          0             13004   4684  RISE       1
I__6116/O                                                              InMux                        382             13386   4684  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_state_q_RNIHQ7972_LC_15_21_2/in0    LogicCell40_SEQ_MODE_0000      0             13386   4684  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_state_q_RNIHQ7972_LC_15_21_2/lcout  LogicCell40_SEQ_MODE_0000    662             14048   4684  RISE       4
I__6139/I                                                              Odrv4                          0             14048   4684  RISE       1
I__6139/O                                                              Odrv4                        517             14565   4684  RISE       1
I__6140/I                                                              Span4Mux_h                     0             14565   4684  RISE       1
I__6140/O                                                              Span4Mux_h                   444             15009   4684  RISE       1
I__6142/I                                                              Span4Mux_h                     0             15009   4684  RISE       1
I__6142/O                                                              Span4Mux_h                   444             15454   4684  RISE       1
I__6144/I                                                              LocalMux                       0             15454   4684  RISE       1
I__6144/O                                                              LocalMux                     486             15940   4684  RISE       1
I__6146/I                                                              CEMux                          0             15940   4684  RISE       1
I__6146/O                                                              CEMux                        889             16829   4684  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q_3_LC_15_17_1/ce             LogicCell40_SEQ_MODE_1010      0             16829   4684  RISE       1

Capture Clock Path
pin name                                                     model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                           SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__18699/I                                                   GlobalMux                               0                 0  RISE       1
I__18699/O                                                   GlobalMux                             227               227  RISE       1
I__18710/I                                                   ClkMux                                  0               227  RISE       1
I__18710/O                                                   ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q_3_LC_15_17_1/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.u_flash_spi.byte_cnt_q_6_LC_21_9_3/lcout
Path End         : u_app.u_flash_spi.byte_cnt_q_2_LC_20_9_1/ce
Capture Clock    : u_app.u_flash_spi.byte_cnt_q_2_LC_20_9_1/clk
Setup Constraint : 500000p
Path slack       : 483378p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3525
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             503525

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3525
+ Clock To Q                                796
+ Data Path Delay                         15826
---------------------------------------   ----- 
End-of-path arrival time (ps)             20147
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout     LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__21013/I                                      Odrv12                         0                 0  RISE       1
I__21013/O                                      Odrv12                       724               724  RISE       1
I__21015/I                                      Span12Mux_s5_h                 0               724  RISE       1
I__21015/O                                      Span12Mux_s5_h               341              1065  RISE       1
I__21016/I                                      LocalMux                       0              1065  RISE       1
I__21016/O                                      LocalMux                     486              1551  RISE       1
I__21017/I                                      IoInMux                        0              1551  RISE       1
I__21017/O                                      IoInMux                      382              1933  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              1933  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              2843  RISE     284
I__20810/I                                      gio2CtrlBuf                    0              2843  RISE       1
I__20810/O                                      gio2CtrlBuf                    0              2843  RISE       1
I__20811/I                                      GlobalMux                      0              2843  RISE       1
I__20811/O                                      GlobalMux                    227              3070  RISE       1
I__20884/I                                      ClkMux                         0              3070  RISE       1
I__20884/O                                      ClkMux                       455              3525  RISE       1
u_app.u_flash_spi.byte_cnt_q_6_LC_21_9_3/clk    LogicCell40_SEQ_MODE_1010      0              3525  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.u_flash_spi.byte_cnt_q_6_LC_21_9_3/lcout             LogicCell40_SEQ_MODE_1010    796              4321  483378  RISE       6
I__12701/I                                                 LocalMux                       0              4321  483378  RISE       1
I__12701/O                                                 LocalMux                     486              4807  483378  RISE       1
I__12705/I                                                 InMux                          0              4807  483378  RISE       1
I__12705/O                                                 InMux                        382              5189  483378  RISE       1
u_app.u_flash_spi.byte_cnt_q_RNIEG681_7_LC_21_8_2/in0      LogicCell40_SEQ_MODE_0000      0              5189  483378  RISE       1
u_app.u_flash_spi.byte_cnt_q_RNIEG681_7_LC_21_8_2/lcout    LogicCell40_SEQ_MODE_0000    662              5851  483378  RISE       2
I__12446/I                                                 LocalMux                       0              5851  483378  RISE       1
I__12446/O                                                 LocalMux                     486              6337  483378  RISE       1
I__12447/I                                                 InMux                          0              6337  483378  RISE       1
I__12447/O                                                 InMux                        382              6719  483378  RISE       1
u_app.u_flash_spi.byte_cnt_q_RNIFI9S1_2_LC_20_8_4/in3      LogicCell40_SEQ_MODE_0000      0              6719  483378  RISE       1
u_app.u_flash_spi.byte_cnt_q_RNIFI9S1_2_LC_20_8_4/ltout    LogicCell40_SEQ_MODE_0000    403              7122  483378  FALL       1
I__10859/I                                                 CascadeMux                     0              7122  483378  FALL       1
I__10859/O                                                 CascadeMux                     0              7122  483378  FALL       1
u_app.u_flash_spi.byte_cnt_q_RNICGCG2_0_0_LC_20_8_5/in2    LogicCell40_SEQ_MODE_0000      0              7122  483378  FALL       1
u_app.u_flash_spi.byte_cnt_q_RNICGCG2_0_0_LC_20_8_5/lcout  LogicCell40_SEQ_MODE_0000    558              7680  483378  RISE       8
I__13723/I                                                 LocalMux                       0              7680  483378  RISE       1
I__13723/O                                                 LocalMux                     486              8166  483378  RISE       1
I__13728/I                                                 InMux                          0              8166  483378  RISE       1
I__13728/O                                                 InMux                        382              8549  483378  RISE       1
u_app.u_flash_spi.byte_cnt_q_RNI4H5H7_0_LC_20_8_2/in3      LogicCell40_SEQ_MODE_0000      0              8549  483378  RISE       1
u_app.u_flash_spi.byte_cnt_q_RNI4H5H7_0_LC_20_8_2/lcout    LogicCell40_SEQ_MODE_0000    465              9014  483378  RISE      12
I__13626/I                                                 Odrv4                          0              9014  483378  RISE       1
I__13626/O                                                 Odrv4                        517              9531  483378  RISE       1
I__13629/I                                                 LocalMux                       0              9531  483378  RISE       1
I__13629/O                                                 LocalMux                     486             10016  483378  RISE       1
I__13636/I                                                 InMux                          0             10016  483378  RISE       1
I__13636/O                                                 InMux                        382             10399  483378  RISE       1
I__13646/I                                                 CascadeMux                     0             10399  483378  RISE       1
I__13646/O                                                 CascadeMux                     0             10399  483378  RISE       1
u_app.u_flash_spi.byte_cnt_q_RNIG1I1A_0_LC_19_9_0/in2      LogicCell40_SEQ_MODE_0000      0             10399  483378  RISE       1
u_app.u_flash_spi.byte_cnt_q_RNIG1I1A_0_LC_19_9_0/ltout    LogicCell40_SEQ_MODE_0000    507             10905  483378  FALL       1
I__9333/I                                                  CascadeMux                     0             10905  483378  FALL       1
I__9333/O                                                  CascadeMux                     0             10905  483378  FALL       1
u_app.u_flash_spi.byte_cnt_q_RNIC1T7C_7_LC_19_9_1/in2      LogicCell40_SEQ_MODE_0000      0             10905  483378  FALL       1
u_app.u_flash_spi.byte_cnt_q_RNIC1T7C_7_LC_19_9_1/lcout    LogicCell40_SEQ_MODE_0000    558             11464  483378  RISE       5
I__15000/I                                                 Odrv12                         0             11464  483378  RISE       1
I__15000/O                                                 Odrv12                       724             12187  483378  RISE       1
I__15001/I                                                 LocalMux                       0             12187  483378  RISE       1
I__15001/O                                                 LocalMux                     486             12673  483378  RISE       1
I__15004/I                                                 InMux                          0             12673  483378  RISE       1
I__15004/O                                                 InMux                        382             13056  483378  RISE       1
u_app.u_flash_spi.byte_cnt_q_RNIC6C0E_7_LC_23_9_5/in3      LogicCell40_SEQ_MODE_0000      0             13056  483378  RISE       1
u_app.u_flash_spi.byte_cnt_q_RNIC6C0E_7_LC_23_9_5/lcout    LogicCell40_SEQ_MODE_0000    465             13521  483378  RISE      11
I__17203/I                                                 Odrv4                          0             13521  483378  RISE       1
I__17203/O                                                 Odrv4                        517             14038  483378  RISE       1
I__17207/I                                                 Span4Mux_h                     0             14038  483378  RISE       1
I__17207/O                                                 Span4Mux_h                   444             14482  483378  RISE       1
I__17212/I                                                 LocalMux                       0             14482  483378  RISE       1
I__17212/O                                                 LocalMux                     486             14968  483378  RISE       1
I__17219/I                                                 InMux                          0             14968  483378  RISE       1
I__17219/O                                                 InMux                        382             15350  483378  RISE       1
u_app.u_flash_spi.state_q_RNIKNF3I1_12_LC_19_9_6/in1       LogicCell40_SEQ_MODE_0000      0             15350  483378  RISE       1
u_app.u_flash_spi.state_q_RNIKNF3I1_12_LC_19_9_6/lcout     LogicCell40_SEQ_MODE_0000    589             15940  483378  RISE       2
I__10919/I                                                 LocalMux                       0             15940  483378  RISE       1
I__10919/O                                                 LocalMux                     486             16425  483378  RISE       1
I__10920/I                                                 InMux                          0             16425  483378  RISE       1
I__10920/O                                                 InMux                        382             16808  483378  RISE       1
I__10922/I                                                 CascadeMux                     0             16808  483378  RISE       1
I__10922/O                                                 CascadeMux                     0             16808  483378  RISE       1
u_app.u_flash_spi.state_q_RNIR6U9R4_1_LC_20_9_7/in2        LogicCell40_SEQ_MODE_0000      0             16808  483378  RISE       1
u_app.u_flash_spi.state_q_RNIR6U9R4_1_LC_20_9_7/lcout      LogicCell40_SEQ_MODE_0000    558             17366  483378  RISE       8
I__12569/I                                                 Odrv4                          0             17366  483378  RISE       1
I__12569/O                                                 Odrv4                        517             17883  483378  RISE       1
I__12570/I                                                 Span4Mux_h                     0             17883  483378  RISE       1
I__12570/O                                                 Span4Mux_h                   444             18327  483378  RISE       1
I__12572/I                                                 Span4Mux_h                     0             18327  483378  RISE       1
I__12572/O                                                 Span4Mux_h                   444             18772  483378  RISE       1
I__12574/I                                                 LocalMux                       0             18772  483378  RISE       1
I__12574/O                                                 LocalMux                     486             19258  483378  RISE       1
I__12575/I                                                 CEMux                          0             19258  483378  RISE       1
I__12575/O                                                 CEMux                        889             20147  483378  RISE       1
u_app.u_flash_spi.byte_cnt_q_2_LC_20_9_1/ce                LogicCell40_SEQ_MODE_1010      0             20147  483378  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout     LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__21013/I                                      Odrv12                         0                 0  RISE       1
I__21013/O                                      Odrv12                       724               724  RISE       1
I__21015/I                                      Span12Mux_s5_h                 0               724  RISE       1
I__21015/O                                      Span12Mux_s5_h               341              1065  RISE       1
I__21016/I                                      LocalMux                       0              1065  RISE       1
I__21016/O                                      LocalMux                     486              1551  RISE       1
I__21017/I                                      IoInMux                        0              1551  RISE       1
I__21017/O                                      IoInMux                      382              1933  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              1933  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              2843  RISE     284
I__20810/I                                      gio2CtrlBuf                    0              2843  RISE       1
I__20810/O                                      gio2CtrlBuf                    0              2843  RISE       1
I__20811/I                                      GlobalMux                      0              2843  RISE       1
I__20811/O                                      GlobalMux                    227              3070  RISE       1
I__20889/I                                      ClkMux                         0              3070  RISE       1
I__20889/O                                      ClkMux                       455              3525  RISE       1
u_app.u_flash_spi.byte_cnt_q_2_LC_20_9_1/clk    LogicCell40_SEQ_MODE_1010      0              3525  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout
Clock Reference   : clk_app:R
Setup Time        : 1877


Data Path Delay                4709
+ Setup Time                    693
- Capture Clock Path Delay    -3525
---------------------------- ------
Setup to Clock                 1877

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                                 demo                       0      0                  RISE  1       
sdi_ibuf_iopad/PACKAGEPIN:in                        IO_PAD                     0      0                  RISE  1       
sdi_ibuf_iopad/DOUT                                 IO_PAD                     760    760                RISE  1       
sdi_ibuf_preio/PADIN                                PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
sdi_ibuf_preio/DIN0                                 PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__8428/I                                           Odrv12                     0      1670               RISE  1       
I__8428/O                                           Odrv12                     724    2393               RISE  1       
I__8429/I                                           Span12Mux_h                0      2393               RISE  1       
I__8429/O                                           Span12Mux_h                724    3117               RISE  1       
I__8430/I                                           Span12Mux_v                0      3117               RISE  1       
I__8430/O                                           Span12Mux_v                724    3840               RISE  1       
I__8431/I                                           LocalMux                   0      3840               RISE  1       
I__8431/O                                           LocalMux                   486    4326               RISE  1       
I__8432/I                                           InMux                      0      4326               RISE  1       
I__8432/O                                           InMux                      382    4709               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_18_10_2/in0  LogicCell40_SEQ_MODE_1010  0      4709               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout         LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__21013/I                                          Odrv12                     0      0                  RISE  1       
I__21013/O                                          Odrv12                     724    724                RISE  1       
I__21015/I                                          Span12Mux_s5_h             0      724                RISE  1       
I__21015/O                                          Span12Mux_s5_h             341    1065               RISE  1       
I__21016/I                                          LocalMux                   0      1065               RISE  1       
I__21016/O                                          LocalMux                   486    1551               RISE  1       
I__21017/I                                          IoInMux                    0      1551               RISE  1       
I__21017/O                                          IoInMux                    382    1933               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER      ICE_GB                     0      1933               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT            ICE_GB                     910    2843               RISE  284     
I__20810/I                                          gio2CtrlBuf                0      2843               RISE  1       
I__20810/O                                          gio2CtrlBuf                0      2843               RISE  1       
I__20811/I                                          GlobalMux                  0      2843               RISE  1       
I__20811/O                                          GlobalMux                  227    3070               RISE  1       
I__20894/I                                          ClkMux                     0      3070               RISE  1       
I__20894/O                                          ClkMux                     455    3525               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_18_10_2/clk  LogicCell40_SEQ_MODE_1010  0      3525               RISE  1       

6.1.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 4182


Data Path Delay                4461
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 4182

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        demo                       0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__7174/I                                       Odrv4                      0      1670               RISE  1       
I__7174/O                                       Odrv4                      517    2186               RISE  1       
I__7175/I                                       Span4Mux_h                 0      2186               RISE  1       
I__7175/O                                       Span4Mux_h                 444    2631               RISE  1       
I__7176/I                                       Span4Mux_v                 0      2631               RISE  1       
I__7176/O                                       Span4Mux_v                 517    3148               RISE  1       
I__7177/I                                       Span4Mux_h                 0      3148               RISE  1       
I__7177/O                                       Span4Mux_h                 444    3592               RISE  1       
I__7178/I                                       LocalMux                   0      3592               RISE  1       
I__7178/O                                       LocalMux                   486    4078               RISE  1       
I__7179/I                                       InMux                      0      4078               RISE  1       
I__7179/O                                       InMux                      382    4461               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_16_25_6/in3  LogicCell40_SEQ_MODE_1010  0      4461               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__18699/I                                      GlobalMux                           0      0                  RISE  1       
I__18699/O                                      GlobalMux                           227    227                RISE  1       
I__18751/I                                      ClkMux                              0      227                RISE  1       
I__18751/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_16_25_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 4140


Data Path Delay                4419
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 4140

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        demo                       0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__6360/I                                       Odrv4                      0      1670               RISE  1       
I__6360/O                                       Odrv4                      517    2186               RISE  1       
I__6361/I                                       IoSpan4Mux                 0      2186               RISE  1       
I__6361/O                                       IoSpan4Mux                 424    2610               RISE  1       
I__6362/I                                       IoSpan4Mux                 0      2610               RISE  1       
I__6362/O                                       IoSpan4Mux                 424    3034               RISE  1       
I__6363/I                                       Span4Mux_v                 0      3034               RISE  1       
I__6363/O                                       Span4Mux_v                 517    3551               RISE  1       
I__6364/I                                       LocalMux                   0      3551               RISE  1       
I__6364/O                                       LocalMux                   486    4037               RISE  1       
I__6365/I                                       InMux                      0      4037               RISE  1       
I__6365/O                                       InMux                      382    4419               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_26_3/in3  LogicCell40_SEQ_MODE_1010  0      4419               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__18699/I                                      GlobalMux                           0      0                  RISE  1       
I__18699/O                                      GlobalMux                           227    227                RISE  1       
I__18781/I                                      ClkMux                              0      227                RISE  1       
I__18781/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_26_3/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: sck       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sck
Clock Port         : u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 14706


Launch Clock Path Delay        3525
+ Clock To Q Delay              796
+ Data Path Delay             10385
---------------------------- ------
Clock To Out Delay            14706

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout     LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__21013/I                                      Odrv12                     0      0                  RISE  1       
I__21013/O                                      Odrv12                     724    724                RISE  1       
I__21015/I                                      Span12Mux_s5_h             0      724                RISE  1       
I__21015/O                                      Span12Mux_s5_h             341    1065               RISE  1       
I__21016/I                                      LocalMux                   0      1065               RISE  1       
I__21016/O                                      LocalMux                   486    1551               RISE  1       
I__21017/I                                      IoInMux                    0      1551               RISE  1       
I__21017/O                                      IoInMux                    382    1933               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      1933               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                     910    2843               RISE  284     
I__20810/I                                      gio2CtrlBuf                0      2843               RISE  1       
I__20810/O                                      gio2CtrlBuf                0      2843               RISE  1       
I__20811/I                                      GlobalMux                  0      2843               RISE  1       
I__20811/O                                      GlobalMux                  227    3070               RISE  1       
I__20888/I                                      ClkMux                     0      3070               RISE  1       
I__20888/O                                      ClkMux                     455    3525               RISE  1       
u_app.u_flash_spi.u_spi.sck_q_LC_18_11_7/clk    LogicCell40_SEQ_MODE_1010  0      3525               RISE  1       

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.sck_q_LC_18_11_7/lcout  LogicCell40_SEQ_MODE_1010  796    4321               FALL  7       
I__9669/I                                       Odrv12                     0      4321               FALL  1       
I__9669/O                                       Odrv12                     796    5117               FALL  1       
I__9676/I                                       Span12Mux_v                0      5117               FALL  1       
I__9676/O                                       Span12Mux_v                796    5913               FALL  1       
I__9680/I                                       Span12Mux_h                0      5913               FALL  1       
I__9680/O                                       Span12Mux_h                796    6709               FALL  1       
I__9681/I                                       Span12Mux_v                0      6709               FALL  1       
I__9681/O                                       Span12Mux_v                796    7505               FALL  1       
I__9682/I                                       Span12Mux_s10_v            0      7505               FALL  1       
I__9682/O                                       Span12Mux_s10_v            641    8145               FALL  1       
I__9683/I                                       LocalMux                   0      8145               FALL  1       
I__9683/O                                       LocalMux                   455    8600               FALL  1       
I__9684/I                                       IoInMux                    0      8600               FALL  1       
I__9684/O                                       IoInMux                    320    8921               FALL  1       
sck_obuf_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      8921               FALL  1       
sck_obuf_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     3297   12218              FALL  1       
sck_obuf_iopad/DIN                              IO_PAD                     0      12218              FALL  1       
sck_obuf_iopad/PACKAGEPIN:out                   IO_PAD                     2488   14706              FALL  1       
sck                                             demo                       0      14706              FALL  1       

6.2.2::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 13197


Launch Clock Path Delay        3525
+ Clock To Q Delay              796
+ Data Path Delay              8876
---------------------------- ------
Clock To Out Delay            13197

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout        LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__21013/I                                         Odrv12                     0      0                  RISE  1       
I__21013/O                                         Odrv12                     724    724                RISE  1       
I__21015/I                                         Span12Mux_s5_h             0      724                RISE  1       
I__21015/O                                         Span12Mux_s5_h             341    1065               RISE  1       
I__21016/I                                         LocalMux                   0      1065               RISE  1       
I__21016/O                                         LocalMux                   486    1551               RISE  1       
I__21017/I                                         IoInMux                    0      1551               RISE  1       
I__21017/O                                         IoInMux                    382    1933               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER     ICE_GB                     0      1933               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT           ICE_GB                     910    2843               RISE  284     
I__20810/I                                         gio2CtrlBuf                0      2843               RISE  1       
I__20810/O                                         gio2CtrlBuf                0      2843               RISE  1       
I__20811/I                                         GlobalMux                  0      2843               RISE  1       
I__20811/O                                         GlobalMux                  227    3070               RISE  1       
I__20912/I                                         ClkMux                     0      3070               RISE  1       
I__20912/O                                         ClkMux                     455    3525               RISE  1       
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_19_6_3/clk  LogicCell40_SEQ_MODE_1010  0      3525               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_19_6_3/lcout  LogicCell40_SEQ_MODE_1010  796    4321               RISE  1       
I__9087/I                                            Odrv4                      0      4321               RISE  1       
I__9087/O                                            Odrv4                      517    4838               RISE  1       
I__9088/I                                            Span4Mux_h                 0      4838               RISE  1       
I__9088/O                                            Span4Mux_h                 444    5282               RISE  1       
I__9089/I                                            Span4Mux_h                 0      5282               RISE  1       
I__9089/O                                            Span4Mux_h                 444    5727               RISE  1       
I__9090/I                                            Span4Mux_v                 0      5727               RISE  1       
I__9090/O                                            Span4Mux_v                 517    6244               RISE  1       
I__9091/I                                            Span4Mux_s1_v              0      6244               RISE  1       
I__9091/O                                            Span4Mux_s1_v              300    6543               RISE  1       
I__9092/I                                            LocalMux                   0      6543               RISE  1       
I__9092/O                                            LocalMux                   486    7029               RISE  1       
I__9093/I                                            IoInMux                    0      7029               RISE  1       
I__9093/O                                            IoInMux                    382    7412               RISE  1       
sdo_obuf_preio/DOUT0                                 PRE_IO_PIN_TYPE_011001     0      7412               RISE  1       
sdo_obuf_preio/PADOUT                                PRE_IO_PIN_TYPE_011001     3297   10709              FALL  1       
sdo_obuf_iopad/DIN                                   IO_PAD                     0      10709              FALL  1       
sdo_obuf_iopad/PACKAGEPIN:out                        IO_PAD                     2488   13197              FALL  1       
sdo                                                  demo                       0      13197              FALL  1       

6.2.3::Path details for port: ss        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ss
Clock Port         : u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 12897


Launch Clock Path Delay        3525
+ Clock To Q Delay              796
+ Data Path Delay              8576
---------------------------- ------
Clock To Out Delay            12897

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout             LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__21013/I                                              Odrv12                     0      0                  RISE  1       
I__21013/O                                              Odrv12                     724    724                RISE  1       
I__21015/I                                              Span12Mux_s5_h             0      724                RISE  1       
I__21015/O                                              Span12Mux_s5_h             341    1065               RISE  1       
I__21016/I                                              LocalMux                   0      1065               RISE  1       
I__21016/O                                              LocalMux                   486    1551               RISE  1       
I__21017/I                                              IoInMux                    0      1551               RISE  1       
I__21017/O                                              IoInMux                    382    1933               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER          ICE_GB                     0      1933               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT                ICE_GB                     910    2843               RISE  284     
I__20810/I                                              gio2CtrlBuf                0      2843               RISE  1       
I__20810/O                                              gio2CtrlBuf                0      2843               RISE  1       
I__20811/I                                              GlobalMux                  0      2843               RISE  1       
I__20811/O                                              GlobalMux                  227    3070               RISE  1       
I__20911/I                                              ClkMux                     0      3070               RISE  1       
I__20911/O                                              ClkMux                     455    3525               RISE  1       
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_18_7_7/clk  LogicCell40_SEQ_MODE_1011  0      3525               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_18_7_7/lcout  LogicCell40_SEQ_MODE_1011  796    4321               FALL  1       
I__8370/I                                                 Odrv12                     0      4321               FALL  1       
I__8370/O                                                 Odrv12                     796    5117               FALL  1       
I__8371/I                                                 Span12Mux_h                0      5117               FALL  1       
I__8371/O                                                 Span12Mux_h                796    5913               FALL  1       
I__8372/I                                                 Span12Mux_s6_v             0      5913               FALL  1       
I__8372/O                                                 Span12Mux_s6_v             424    6337               FALL  1       
I__8373/I                                                 LocalMux                   0      6337               FALL  1       
I__8373/O                                                 LocalMux                   455    6791               FALL  1       
I__8374/I                                                 IoInMux                    0      6791               FALL  1       
I__8374/O                                                 IoInMux                    320    7112               FALL  1       
ss_obuf_preio/DOUT0                                       PRE_IO_PIN_TYPE_011001     0      7112               FALL  1       
ss_obuf_preio/PADOUT                                      PRE_IO_PIN_TYPE_011001     3297   10409              FALL  1       
ss_obuf_iopad/DIN                                         IO_PAD                     0      10409              FALL  1       
ss_obuf_iopad/PACKAGEPIN:out                              IO_PAD                     2488   12897              FALL  1       
ss                                                        demo                       0      12897              FALL  1       

6.2.4::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 11833


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10355
---------------------------- ------
Clock To Out Delay            11833

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__18699/I                                           GlobalMux                           0      0                  RISE  1       
I__18699/O                                           GlobalMux                           227    227                RISE  1       
I__18800/I                                           ClkMux                              0      227                RISE  1       
I__18800/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_10_23_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                     model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_10_23_4/lcout        LogicCell40_SEQ_MODE_1010  796    1478               RISE  4       
I__3985/I                                                    Odrv4                      0      1478               RISE  1       
I__3985/O                                                    Odrv4                      517    1995               RISE  1       
I__3987/I                                                    Span4Mux_v                 0      1995               RISE  1       
I__3987/O                                                    Span4Mux_v                 517    2512               RISE  1       
I__3990/I                                                    Span4Mux_v                 0      2512               RISE  1       
I__3990/O                                                    Span4Mux_v                 517    3029               RISE  1       
I__3993/I                                                    LocalMux                   0      3029               RISE  1       
I__3993/O                                                    LocalMux                   486    3515               RISE  1       
I__3995/I                                                    InMux                      0      3515               RISE  1       
I__3995/O                                                    InMux                      382    3897               RISE  1       
I__3997/I                                                    CascadeMux                 0      3897               RISE  1       
I__3997/O                                                    CascadeMux                 0      3897               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_10_28_7/in2    LogicCell40_SEQ_MODE_0000  0      3897               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_10_28_7/lcout  LogicCell40_SEQ_MODE_0000  558    4455               RISE  1       
I__2985/I                                                    Odrv12                     0      4455               RISE  1       
I__2985/O                                                    Odrv12                     724    5179               RISE  1       
I__2986/I                                                    LocalMux                   0      5179               RISE  1       
I__2986/O                                                    LocalMux                   486    5665               RISE  1       
I__2987/I                                                    IoInMux                    0      5665               RISE  1       
I__2987/O                                                    IoInMux                    382    6047               RISE  1       
u_usb_n_preio/DOUT0                                          PRE_IO_PIN_TYPE_101001     0      6047               RISE  1       
u_usb_n_preio/PADOUT                                         PRE_IO_PIN_TYPE_101001     3297   9345               FALL  1       
u_usb_n_iopad/DIN                                            IO_PAD                     0      9345               FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                 IO_PAD                     2488   11833              FALL  1       
usb_n:out                                                    demo                       0      11833              FALL  1       

6.2.5::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 11740


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10262
---------------------------- ------
Clock To Out Delay            11740

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__18699/I                                           GlobalMux                           0      0                  RISE  1       
I__18699/O                                           GlobalMux                           227    227                RISE  1       
I__18800/I                                           ClkMux                              0      227                RISE  1       
I__18800/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_10_23_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_10_23_4/lcout     LogicCell40_SEQ_MODE_1010  796    1478               FALL  4       
I__3985/I                                                 Odrv4                      0      1478               FALL  1       
I__3985/O                                                 Odrv4                      548    2026               FALL  1       
I__3987/I                                                 Span4Mux_v                 0      2026               FALL  1       
I__3987/O                                                 Span4Mux_v                 548    2574               FALL  1       
I__3990/I                                                 Span4Mux_v                 0      2574               FALL  1       
I__3990/O                                                 Span4Mux_v                 548    3122               FALL  1       
I__3994/I                                                 LocalMux                   0      3122               FALL  1       
I__3994/O                                                 LocalMux                   455    3577               FALL  1       
I__3996/I                                                 InMux                      0      3577               FALL  1       
I__3996/O                                                 InMux                      320    3897               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_9_28_6/in3    LogicCell40_SEQ_MODE_0000  0      3897               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_9_28_6/lcout  LogicCell40_SEQ_MODE_0000  465    4362               RISE  1       
I__2497/I                                                 Odrv12                     0      4362               RISE  1       
I__2497/O                                                 Odrv12                     724    5086               RISE  1       
I__2498/I                                                 LocalMux                   0      5086               RISE  1       
I__2498/O                                                 LocalMux                   486    5572               RISE  1       
I__2499/I                                                 IoInMux                    0      5572               RISE  1       
I__2499/O                                                 IoInMux                    382    5954               RISE  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      5954               RISE  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     3297   9252               FALL  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      9252               FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2488   11740              FALL  1       
usb_p:out                                                 demo                       0      11740              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout
Clock Reference   : clk_app:R
Hold Time         : -780


Capture Clock Path Delay       3525
+ Hold  Time                      0
- Data Path Delay             -4305
---------------------------- ------
Hold Time                      -780

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                                 demo                       0      0                  FALL  1       
sdi_ibuf_iopad/PACKAGEPIN:in                        IO_PAD                     0      0                  FALL  1       
sdi_ibuf_iopad/DOUT                                 IO_PAD                     460    460                FALL  1       
sdi_ibuf_preio/PADIN                                PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
sdi_ibuf_preio/DIN0                                 PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__8428/I                                           Odrv12                     0      1142               FALL  1       
I__8428/O                                           Odrv12                     796    1938               FALL  1       
I__8429/I                                           Span12Mux_h                0      1938               FALL  1       
I__8429/O                                           Span12Mux_h                796    2734               FALL  1       
I__8430/I                                           Span12Mux_v                0      2734               FALL  1       
I__8430/O                                           Span12Mux_v                796    3530               FALL  1       
I__8431/I                                           LocalMux                   0      3530               FALL  1       
I__8431/O                                           LocalMux                   455    3985               FALL  1       
I__8432/I                                           InMux                      0      3985               FALL  1       
I__8432/O                                           InMux                      320    4305               FALL  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_18_10_2/in0  LogicCell40_SEQ_MODE_1010  0      4305               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout         LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__21013/I                                          Odrv12                     0      0                  RISE  1       
I__21013/O                                          Odrv12                     724    724                RISE  1       
I__21015/I                                          Span12Mux_s5_h             0      724                RISE  1       
I__21015/O                                          Span12Mux_s5_h             341    1065               RISE  1       
I__21016/I                                          LocalMux                   0      1065               RISE  1       
I__21016/O                                          LocalMux                   486    1551               RISE  1       
I__21017/I                                          IoInMux                    0      1551               RISE  1       
I__21017/O                                          IoInMux                    382    1933               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER      ICE_GB                     0      1933               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT            ICE_GB                     910    2843               RISE  284     
I__20810/I                                          gio2CtrlBuf                0      2843               RISE  1       
I__20810/O                                          gio2CtrlBuf                0      2843               RISE  1       
I__20811/I                                          GlobalMux                  0      2843               RISE  1       
I__20811/O                                          GlobalMux                  227    3070               RISE  1       
I__20894/I                                          ClkMux                     0      3070               RISE  1       
I__20894/O                                          ClkMux                     455    3525               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_18_10_2/clk  LogicCell40_SEQ_MODE_1010  0      3525               RISE  1       

6.4.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -3262


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3944
---------------------------- ------
Hold Time                     -3262

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        demo                       0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__7174/I                                       Odrv4                      0      1142               FALL  1       
I__7174/O                                       Odrv4                      548    1690               FALL  1       
I__7175/I                                       Span4Mux_h                 0      1690               FALL  1       
I__7175/O                                       Span4Mux_h                 465    2155               FALL  1       
I__7176/I                                       Span4Mux_v                 0      2155               FALL  1       
I__7176/O                                       Span4Mux_v                 548    2703               FALL  1       
I__7177/I                                       Span4Mux_h                 0      2703               FALL  1       
I__7177/O                                       Span4Mux_h                 465    3168               FALL  1       
I__7178/I                                       LocalMux                   0      3168               FALL  1       
I__7178/O                                       LocalMux                   455    3623               FALL  1       
I__7179/I                                       InMux                      0      3623               FALL  1       
I__7179/O                                       InMux                      320    3944               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_16_25_6/in3  LogicCell40_SEQ_MODE_1010  0      3944               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__18699/I                                      GlobalMux                           0      0                  RISE  1       
I__18699/O                                      GlobalMux                           227    227                RISE  1       
I__18751/I                                      ClkMux                              0      227                RISE  1       
I__18751/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_16_25_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -3282


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3964
---------------------------- ------
Hold Time                     -3282

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        demo                       0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__6360/I                                       Odrv4                      0      1142               FALL  1       
I__6360/O                                       Odrv4                      548    1690               FALL  1       
I__6361/I                                       IoSpan4Mux                 0      1690               FALL  1       
I__6361/O                                       IoSpan4Mux                 475    2166               FALL  1       
I__6362/I                                       IoSpan4Mux                 0      2166               FALL  1       
I__6362/O                                       IoSpan4Mux                 475    2641               FALL  1       
I__6363/I                                       Span4Mux_v                 0      2641               FALL  1       
I__6363/O                                       Span4Mux_v                 548    3189               FALL  1       
I__6364/I                                       LocalMux                   0      3189               FALL  1       
I__6364/O                                       LocalMux                   455    3644               FALL  1       
I__6365/I                                       InMux                      0      3644               FALL  1       
I__6365/O                                       InMux                      320    3964               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_26_3/in3  LogicCell40_SEQ_MODE_1010  0      3964               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__18699/I                                      GlobalMux                           0      0                  RISE  1       
I__18699/O                                      GlobalMux                           227    227                RISE  1       
I__18781/I                                      ClkMux                              0      227                RISE  1       
I__18781/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_26_3/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: sck       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sck
Clock Port         : u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 13933


Launch Clock Path Delay        3525
+ Clock To Q Delay              796
+ Data Path Delay              9612
---------------------------- ------
Clock To Out Delay            13933

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout     LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__21013/I                                      Odrv12                     0      0                  RISE  1       
I__21013/O                                      Odrv12                     724    724                RISE  1       
I__21015/I                                      Span12Mux_s5_h             0      724                RISE  1       
I__21015/O                                      Span12Mux_s5_h             341    1065               RISE  1       
I__21016/I                                      LocalMux                   0      1065               RISE  1       
I__21016/O                                      LocalMux                   486    1551               RISE  1       
I__21017/I                                      IoInMux                    0      1551               RISE  1       
I__21017/O                                      IoInMux                    382    1933               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      1933               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                     910    2843               RISE  284     
I__20810/I                                      gio2CtrlBuf                0      2843               RISE  1       
I__20810/O                                      gio2CtrlBuf                0      2843               RISE  1       
I__20811/I                                      GlobalMux                  0      2843               RISE  1       
I__20811/O                                      GlobalMux                  227    3070               RISE  1       
I__20888/I                                      ClkMux                     0      3070               RISE  1       
I__20888/O                                      ClkMux                     455    3525               RISE  1       
u_app.u_flash_spi.u_spi.sck_q_LC_18_11_7/clk    LogicCell40_SEQ_MODE_1010  0      3525               RISE  1       

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.sck_q_LC_18_11_7/lcout  LogicCell40_SEQ_MODE_1010  796    4321               RISE  7       
I__9669/I                                       Odrv12                     0      4321               RISE  1       
I__9669/O                                       Odrv12                     724    5044               RISE  1       
I__9676/I                                       Span12Mux_v                0      5044               RISE  1       
I__9676/O                                       Span12Mux_v                724    5768               RISE  1       
I__9680/I                                       Span12Mux_h                0      5768               RISE  1       
I__9680/O                                       Span12Mux_h                724    6492               RISE  1       
I__9681/I                                       Span12Mux_v                0      6492               RISE  1       
I__9681/O                                       Span12Mux_v                724    7215               RISE  1       
I__9682/I                                       Span12Mux_s10_v            0      7215               RISE  1       
I__9682/O                                       Span12Mux_s10_v            579    7794               RISE  1       
I__9683/I                                       LocalMux                   0      7794               RISE  1       
I__9683/O                                       LocalMux                   486    8280               RISE  1       
I__9684/I                                       IoInMux                    0      8280               RISE  1       
I__9684/O                                       IoInMux                    382    8662               RISE  1       
sck_obuf_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      8662               RISE  1       
sck_obuf_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     2956   11619              RISE  1       
sck_obuf_iopad/DIN                              IO_PAD                     0      11619              RISE  1       
sck_obuf_iopad/PACKAGEPIN:out                   IO_PAD                     2314   13933              RISE  1       
sck                                             demo                       0      13933              RISE  1       

6.5.2::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 12682


Launch Clock Path Delay        3525
+ Clock To Q Delay              796
+ Data Path Delay              8361
---------------------------- ------
Clock To Out Delay            12682

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout        LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__21013/I                                         Odrv12                     0      0                  RISE  1       
I__21013/O                                         Odrv12                     724    724                RISE  1       
I__21015/I                                         Span12Mux_s5_h             0      724                RISE  1       
I__21015/O                                         Span12Mux_s5_h             341    1065               RISE  1       
I__21016/I                                         LocalMux                   0      1065               RISE  1       
I__21016/O                                         LocalMux                   486    1551               RISE  1       
I__21017/I                                         IoInMux                    0      1551               RISE  1       
I__21017/O                                         IoInMux                    382    1933               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER     ICE_GB                     0      1933               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT           ICE_GB                     910    2843               RISE  284     
I__20810/I                                         gio2CtrlBuf                0      2843               RISE  1       
I__20810/O                                         gio2CtrlBuf                0      2843               RISE  1       
I__20811/I                                         GlobalMux                  0      2843               RISE  1       
I__20811/O                                         GlobalMux                  227    3070               RISE  1       
I__20912/I                                         ClkMux                     0      3070               RISE  1       
I__20912/O                                         ClkMux                     455    3525               RISE  1       
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_19_6_3/clk  LogicCell40_SEQ_MODE_1010  0      3525               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_19_6_3/lcout  LogicCell40_SEQ_MODE_1010  796    4321               RISE  1       
I__9087/I                                            Odrv4                      0      4321               RISE  1       
I__9087/O                                            Odrv4                      517    4838               RISE  1       
I__9088/I                                            Span4Mux_h                 0      4838               RISE  1       
I__9088/O                                            Span4Mux_h                 444    5282               RISE  1       
I__9089/I                                            Span4Mux_h                 0      5282               RISE  1       
I__9089/O                                            Span4Mux_h                 444    5727               RISE  1       
I__9090/I                                            Span4Mux_v                 0      5727               RISE  1       
I__9090/O                                            Span4Mux_v                 517    6244               RISE  1       
I__9091/I                                            Span4Mux_s1_v              0      6244               RISE  1       
I__9091/O                                            Span4Mux_s1_v              300    6543               RISE  1       
I__9092/I                                            LocalMux                   0      6543               RISE  1       
I__9092/O                                            LocalMux                   486    7029               RISE  1       
I__9093/I                                            IoInMux                    0      7029               RISE  1       
I__9093/O                                            IoInMux                    382    7412               RISE  1       
sdo_obuf_preio/DOUT0                                 PRE_IO_PIN_TYPE_011001     0      7412               RISE  1       
sdo_obuf_preio/PADOUT                                PRE_IO_PIN_TYPE_011001     2956   10368              RISE  1       
sdo_obuf_iopad/DIN                                   IO_PAD                     0      10368              RISE  1       
sdo_obuf_iopad/PACKAGEPIN:out                        IO_PAD                     2314   12682              RISE  1       
sdo                                                  demo                       0      12682              RISE  1       

6.5.3::Path details for port: ss        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ss
Clock Port         : u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 12289


Launch Clock Path Delay        3525
+ Clock To Q Delay              796
+ Data Path Delay              7968
---------------------------- ------
Clock To Out Delay            12289

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_27_8_0/lcout             LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__21013/I                                              Odrv12                     0      0                  RISE  1       
I__21013/O                                              Odrv12                     724    724                RISE  1       
I__21015/I                                              Span12Mux_s5_h             0      724                RISE  1       
I__21015/O                                              Span12Mux_s5_h             341    1065               RISE  1       
I__21016/I                                              LocalMux                   0      1065               RISE  1       
I__21016/O                                              LocalMux                   486    1551               RISE  1       
I__21017/I                                              IoInMux                    0      1551               RISE  1       
I__21017/O                                              IoInMux                    382    1933               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER          ICE_GB                     0      1933               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT                ICE_GB                     910    2843               RISE  284     
I__20810/I                                              gio2CtrlBuf                0      2843               RISE  1       
I__20810/O                                              gio2CtrlBuf                0      2843               RISE  1       
I__20811/I                                              GlobalMux                  0      2843               RISE  1       
I__20811/O                                              GlobalMux                  227    3070               RISE  1       
I__20911/I                                              ClkMux                     0      3070               RISE  1       
I__20911/O                                              ClkMux                     455    3525               RISE  1       
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_18_7_7/clk  LogicCell40_SEQ_MODE_1011  0      3525               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_18_7_7/lcout  LogicCell40_SEQ_MODE_1011  796    4321               RISE  1       
I__8370/I                                                 Odrv12                     0      4321               RISE  1       
I__8370/O                                                 Odrv12                     724    5044               RISE  1       
I__8371/I                                                 Span12Mux_h                0      5044               RISE  1       
I__8371/O                                                 Span12Mux_h                724    5768               RISE  1       
I__8372/I                                                 Span12Mux_s6_v             0      5768               RISE  1       
I__8372/O                                                 Span12Mux_s6_v             382    6150               RISE  1       
I__8373/I                                                 LocalMux                   0      6150               RISE  1       
I__8373/O                                                 LocalMux                   486    6636               RISE  1       
I__8374/I                                                 IoInMux                    0      6636               RISE  1       
I__8374/O                                                 IoInMux                    382    7019               RISE  1       
ss_obuf_preio/DOUT0                                       PRE_IO_PIN_TYPE_011001     0      7019               RISE  1       
ss_obuf_preio/PADOUT                                      PRE_IO_PIN_TYPE_011001     2956   9975               RISE  1       
ss_obuf_iopad/DIN                                         IO_PAD                     0      9975               RISE  1       
ss_obuf_iopad/PACKAGEPIN:out                              IO_PAD                     2314   12289              RISE  1       
ss                                                        demo                       0      12289              RISE  1       

6.5.4::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 8984


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              7506
---------------------------- ------
Clock To Out Delay             8984

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__18699/I                                            GlobalMux                           0      0                  RISE  1       
I__18699/O                                            GlobalMux                           227    227                RISE  1       
I__18825/I                                            ClkMux                              0      227                RISE  1       
I__18825/O                                            ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_10_26_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_10_26_4/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  11      
I__4101/I                                                         LocalMux                   0      1478               FALL  1       
I__4101/O                                                         LocalMux                   455    1933               FALL  1       
I__4109/I                                                         InMux                      0      1933               FALL  1       
I__4109/O                                                         InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_11_26_2/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_11_26_2/lcout  LogicCell40_SEQ_MODE_0000  424    2677               FALL  3       
I__3517/I                                                         Odrv4                      0      2677               FALL  1       
I__3517/O                                                         Odrv4                      548    3225               FALL  1       
I__3519/I                                                         Span4Mux_v                 0      3225               FALL  1       
I__3519/O                                                         Span4Mux_v                 548    3773               FALL  1       
I__3522/I                                                         LocalMux                   0      3773               FALL  1       
I__3522/O                                                         LocalMux                   455    4228               FALL  1       
I__3523/I                                                         InMux                      0      4228               FALL  1       
I__3523/O                                                         InMux                      320    4548               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_9_27_2/in0     LogicCell40_SEQ_MODE_0000  0      4548               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_9_27_2/lcout   LogicCell40_SEQ_MODE_0000  569    5117               FALL  2       
I__2501/I                                                         Odrv4                      0      5117               FALL  1       
I__2501/O                                                         Odrv4                      548    5665               FALL  1       
I__2503/I                                                         Span4Mux_s2_v              0      5665               FALL  1       
I__2503/O                                                         Span4Mux_s2_v              372    6037               FALL  1       
I__2505/I                                                         LocalMux                   0      6037               FALL  1       
I__2505/O                                                         LocalMux                   455    6492               FALL  1       
I__2506/I                                                         IoInMux                    0      6492               FALL  1       
I__2506/O                                                         IoInMux                    320    6812               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      6812               FALL  1       
u_usb_n_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    7070               RISE  1       
u_usb_n_iopad/OE                                                  IO_PAD                     0      7070               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   8984               RISE  1       
usb_n:out                                                         demo                       0      8984               RISE  1       

6.5.5::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 8860


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              7382
---------------------------- ------
Clock To Out Delay             8860

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__18699/I                                            GlobalMux                           0      0                  RISE  1       
I__18699/O                                            GlobalMux                           227    227                RISE  1       
I__18825/I                                            ClkMux                              0      227                RISE  1       
I__18825/O                                            ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_10_26_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_10_26_4/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  11      
I__4101/I                                                         LocalMux                   0      1478               FALL  1       
I__4101/O                                                         LocalMux                   455    1933               FALL  1       
I__4109/I                                                         InMux                      0      1933               FALL  1       
I__4109/O                                                         InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_11_26_2/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_11_26_2/lcout  LogicCell40_SEQ_MODE_0000  424    2677               FALL  3       
I__3517/I                                                         Odrv4                      0      2677               FALL  1       
I__3517/O                                                         Odrv4                      548    3225               FALL  1       
I__3519/I                                                         Span4Mux_v                 0      3225               FALL  1       
I__3519/O                                                         Span4Mux_v                 548    3773               FALL  1       
I__3522/I                                                         LocalMux                   0      3773               FALL  1       
I__3522/O                                                         LocalMux                   455    4228               FALL  1       
I__3523/I                                                         InMux                      0      4228               FALL  1       
I__3523/O                                                         InMux                      320    4548               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_9_27_2/in0     LogicCell40_SEQ_MODE_0000  0      4548               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_9_27_2/lcout   LogicCell40_SEQ_MODE_0000  569    5117               FALL  2       
I__2500/I                                                         Odrv12                     0      5117               FALL  1       
I__2500/O                                                         Odrv12                     796    5913               FALL  1       
I__2502/I                                                         LocalMux                   0      5913               FALL  1       
I__2502/O                                                         LocalMux                   455    6368               FALL  1       
I__2504/I                                                         IoInMux                    0      6368               FALL  1       
I__2504/O                                                         IoInMux                    320    6688               FALL  1       
u_usb_p_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      6688               FALL  1       
u_usb_p_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    6946               RISE  1       
u_usb_p_iopad/OE                                                  IO_PAD                     0      6946               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   8860               RISE  1       
usb_p:out                                                         demo                       0      8860               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

