{"vcs1":{"timestamp_begin":1731828935.760199754, "rt":3.11, "ut":0.48, "st":0.27}}
{"vcselab":{"timestamp_begin":1731828938.950818630, "rt":1.20, "ut":0.22, "st":0.16}}
{"link":{"timestamp_begin":1731828940.230335521, "rt":0.39, "ut":0.15, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731828935.156063911}
{"VCS_COMP_START_TIME": 1731828935.156063911}
{"VCS_COMP_END_TIME": 1731828943.697925592}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333884}}
{"stitch_vcselab": {"peak_mem": 223436}}
