 
# HDL_Verilog

<!-- Badges: Project Status GitHub -->
![license](https://flat.badgen.net/static/license/GPL-3.0/blue)
![release](https://flat.badgen.net/github/release/charudatta10/HDL_Verilog)
![commits](https://flat.badgen.net/github/commits/charudatta10/HDL_Verilog)
![last-commit](https://flat.badgen.net/github/last-commit/charudatta10/HDL_Verilog)

[![sponsor](https://flat.badgen.net//static/sponsor/%E2%9D%A4?)](https://github.com/sponsors/charudatta10)
[![contact](https://flat.badgen.net//static/contact/%E2%98%8E)](https://charudatta10.github.io/LinkNet/)
[![work](https://flat.badgen.net//static/portfolio/%F0%9F%96%BF)](https://charudatta10.github.io/Portfolio/)
![project](https://flat.badgen.net///static/project/HDL_Verilog)

<!-- Badges: Tools used -->
`Vscode` `iverilog` 

## Documentation ğŸ—

Agregation of verilog codes.  

## Features ğŸŒŸ

- Verilog code snipets 
- Verilog projects 
 

## Getting Started ğŸŒ±

Run `just` cmd in command prompt.

âœ¨[Report a ğŸ› or Request a â­](https://github.com/charudatta10/HDL_Verilog/issues)âœ¨

Copyright :copyright: 2024 CK :tm: @ charudatta10.   

<!-- Acknowledgment, References, Misc -->
