
MCU-RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e9bc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000abc  0800eb90  0800eb90  0001eb90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f64c  0800f64c  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800f64c  0800f64c  0001f64c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f654  0800f654  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f654  0800f654  0001f654  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f658  0800f658  0001f658  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800f65c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009254  20000078  0800f6d4  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200092cc  0800f6d4  000292cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   000273bf  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004da8  00000000  00000000  00047467  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c78  00000000  00000000  0004c210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001a88  00000000  00000000  0004de88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a49b  00000000  00000000  0004f910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023784  00000000  00000000  00079dab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe5bd  00000000  00000000  0009d52f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0019baec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007ca8  00000000  00000000  0019bb3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000078 	.word	0x20000078
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800eb74 	.word	0x0800eb74

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000007c 	.word	0x2000007c
 800020c:	0800eb74 	.word	0x0800eb74

08000210 <__aeabi_drsub>:
 8000210:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000214:	e002      	b.n	800021c <__adddf3>
 8000216:	bf00      	nop

08000218 <__aeabi_dsub>:
 8000218:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800021c <__adddf3>:
 800021c:	b530      	push	{r4, r5, lr}
 800021e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000222:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000226:	ea94 0f05 	teq	r4, r5
 800022a:	bf08      	it	eq
 800022c:	ea90 0f02 	teqeq	r0, r2
 8000230:	bf1f      	itttt	ne
 8000232:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000236:	ea55 0c02 	orrsne.w	ip, r5, r2
 800023a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800023e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000242:	f000 80e2 	beq.w	800040a <__adddf3+0x1ee>
 8000246:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800024a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800024e:	bfb8      	it	lt
 8000250:	426d      	neglt	r5, r5
 8000252:	dd0c      	ble.n	800026e <__adddf3+0x52>
 8000254:	442c      	add	r4, r5
 8000256:	ea80 0202 	eor.w	r2, r0, r2
 800025a:	ea81 0303 	eor.w	r3, r1, r3
 800025e:	ea82 0000 	eor.w	r0, r2, r0
 8000262:	ea83 0101 	eor.w	r1, r3, r1
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	2d36      	cmp	r5, #54	; 0x36
 8000270:	bf88      	it	hi
 8000272:	bd30      	pophi	{r4, r5, pc}
 8000274:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000278:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800027c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000280:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000284:	d002      	beq.n	800028c <__adddf3+0x70>
 8000286:	4240      	negs	r0, r0
 8000288:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800028c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000290:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000294:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000298:	d002      	beq.n	80002a0 <__adddf3+0x84>
 800029a:	4252      	negs	r2, r2
 800029c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a0:	ea94 0f05 	teq	r4, r5
 80002a4:	f000 80a7 	beq.w	80003f6 <__adddf3+0x1da>
 80002a8:	f1a4 0401 	sub.w	r4, r4, #1
 80002ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b0:	db0d      	blt.n	80002ce <__adddf3+0xb2>
 80002b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002b6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ba:	1880      	adds	r0, r0, r2
 80002bc:	f141 0100 	adc.w	r1, r1, #0
 80002c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002c4:	1880      	adds	r0, r0, r2
 80002c6:	fa43 f305 	asr.w	r3, r3, r5
 80002ca:	4159      	adcs	r1, r3
 80002cc:	e00e      	b.n	80002ec <__adddf3+0xd0>
 80002ce:	f1a5 0520 	sub.w	r5, r5, #32
 80002d2:	f10e 0e20 	add.w	lr, lr, #32
 80002d6:	2a01      	cmp	r2, #1
 80002d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002dc:	bf28      	it	cs
 80002de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002e2:	fa43 f305 	asr.w	r3, r3, r5
 80002e6:	18c0      	adds	r0, r0, r3
 80002e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f0:	d507      	bpl.n	8000302 <__adddf3+0xe6>
 80002f2:	f04f 0e00 	mov.w	lr, #0
 80002f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000302:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000306:	d31b      	bcc.n	8000340 <__adddf3+0x124>
 8000308:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800030c:	d30c      	bcc.n	8000328 <__adddf3+0x10c>
 800030e:	0849      	lsrs	r1, r1, #1
 8000310:	ea5f 0030 	movs.w	r0, r0, rrx
 8000314:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000318:	f104 0401 	add.w	r4, r4, #1
 800031c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000320:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000324:	f080 809a 	bcs.w	800045c <__adddf3+0x240>
 8000328:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800032c:	bf08      	it	eq
 800032e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000332:	f150 0000 	adcs.w	r0, r0, #0
 8000336:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800033a:	ea41 0105 	orr.w	r1, r1, r5
 800033e:	bd30      	pop	{r4, r5, pc}
 8000340:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000344:	4140      	adcs	r0, r0
 8000346:	eb41 0101 	adc.w	r1, r1, r1
 800034a:	3c01      	subs	r4, #1
 800034c:	bf28      	it	cs
 800034e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000352:	d2e9      	bcs.n	8000328 <__adddf3+0x10c>
 8000354:	f091 0f00 	teq	r1, #0
 8000358:	bf04      	itt	eq
 800035a:	4601      	moveq	r1, r0
 800035c:	2000      	moveq	r0, #0
 800035e:	fab1 f381 	clz	r3, r1
 8000362:	bf08      	it	eq
 8000364:	3320      	addeq	r3, #32
 8000366:	f1a3 030b 	sub.w	r3, r3, #11
 800036a:	f1b3 0220 	subs.w	r2, r3, #32
 800036e:	da0c      	bge.n	800038a <__adddf3+0x16e>
 8000370:	320c      	adds	r2, #12
 8000372:	dd08      	ble.n	8000386 <__adddf3+0x16a>
 8000374:	f102 0c14 	add.w	ip, r2, #20
 8000378:	f1c2 020c 	rsb	r2, r2, #12
 800037c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000380:	fa21 f102 	lsr.w	r1, r1, r2
 8000384:	e00c      	b.n	80003a0 <__adddf3+0x184>
 8000386:	f102 0214 	add.w	r2, r2, #20
 800038a:	bfd8      	it	le
 800038c:	f1c2 0c20 	rsble	ip, r2, #32
 8000390:	fa01 f102 	lsl.w	r1, r1, r2
 8000394:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000398:	bfdc      	itt	le
 800039a:	ea41 010c 	orrle.w	r1, r1, ip
 800039e:	4090      	lslle	r0, r2
 80003a0:	1ae4      	subs	r4, r4, r3
 80003a2:	bfa2      	ittt	ge
 80003a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a8:	4329      	orrge	r1, r5
 80003aa:	bd30      	popge	{r4, r5, pc}
 80003ac:	ea6f 0404 	mvn.w	r4, r4
 80003b0:	3c1f      	subs	r4, #31
 80003b2:	da1c      	bge.n	80003ee <__adddf3+0x1d2>
 80003b4:	340c      	adds	r4, #12
 80003b6:	dc0e      	bgt.n	80003d6 <__adddf3+0x1ba>
 80003b8:	f104 0414 	add.w	r4, r4, #20
 80003bc:	f1c4 0220 	rsb	r2, r4, #32
 80003c0:	fa20 f004 	lsr.w	r0, r0, r4
 80003c4:	fa01 f302 	lsl.w	r3, r1, r2
 80003c8:	ea40 0003 	orr.w	r0, r0, r3
 80003cc:	fa21 f304 	lsr.w	r3, r1, r4
 80003d0:	ea45 0103 	orr.w	r1, r5, r3
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f1c4 040c 	rsb	r4, r4, #12
 80003da:	f1c4 0220 	rsb	r2, r4, #32
 80003de:	fa20 f002 	lsr.w	r0, r0, r2
 80003e2:	fa01 f304 	lsl.w	r3, r1, r4
 80003e6:	ea40 0003 	orr.w	r0, r0, r3
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	fa21 f004 	lsr.w	r0, r1, r4
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f094 0f00 	teq	r4, #0
 80003fa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003fe:	bf06      	itte	eq
 8000400:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000404:	3401      	addeq	r4, #1
 8000406:	3d01      	subne	r5, #1
 8000408:	e74e      	b.n	80002a8 <__adddf3+0x8c>
 800040a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800040e:	bf18      	it	ne
 8000410:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000414:	d029      	beq.n	800046a <__adddf3+0x24e>
 8000416:	ea94 0f05 	teq	r4, r5
 800041a:	bf08      	it	eq
 800041c:	ea90 0f02 	teqeq	r0, r2
 8000420:	d005      	beq.n	800042e <__adddf3+0x212>
 8000422:	ea54 0c00 	orrs.w	ip, r4, r0
 8000426:	bf04      	itt	eq
 8000428:	4619      	moveq	r1, r3
 800042a:	4610      	moveq	r0, r2
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	ea91 0f03 	teq	r1, r3
 8000432:	bf1e      	ittt	ne
 8000434:	2100      	movne	r1, #0
 8000436:	2000      	movne	r0, #0
 8000438:	bd30      	popne	{r4, r5, pc}
 800043a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800043e:	d105      	bne.n	800044c <__adddf3+0x230>
 8000440:	0040      	lsls	r0, r0, #1
 8000442:	4149      	adcs	r1, r1
 8000444:	bf28      	it	cs
 8000446:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800044a:	bd30      	pop	{r4, r5, pc}
 800044c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000450:	bf3c      	itt	cc
 8000452:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000456:	bd30      	popcc	{r4, r5, pc}
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000460:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000464:	f04f 0000 	mov.w	r0, #0
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf1a      	itte	ne
 8000470:	4619      	movne	r1, r3
 8000472:	4610      	movne	r0, r2
 8000474:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000478:	bf1c      	itt	ne
 800047a:	460b      	movne	r3, r1
 800047c:	4602      	movne	r2, r0
 800047e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000482:	bf06      	itte	eq
 8000484:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000488:	ea91 0f03 	teqeq	r1, r3
 800048c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	bf00      	nop

08000494 <__aeabi_ui2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f04f 0500 	mov.w	r5, #0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e750      	b.n	8000354 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_i2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004cc:	bf48      	it	mi
 80004ce:	4240      	negmi	r0, r0
 80004d0:	f04f 0100 	mov.w	r1, #0
 80004d4:	e73e      	b.n	8000354 <__adddf3+0x138>
 80004d6:	bf00      	nop

080004d8 <__aeabi_f2d>:
 80004d8:	0042      	lsls	r2, r0, #1
 80004da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004de:	ea4f 0131 	mov.w	r1, r1, rrx
 80004e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004e6:	bf1f      	itttt	ne
 80004e8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004f4:	4770      	bxne	lr
 80004f6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004fa:	bf08      	it	eq
 80004fc:	4770      	bxeq	lr
 80004fe:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000502:	bf04      	itt	eq
 8000504:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000508:	4770      	bxeq	lr
 800050a:	b530      	push	{r4, r5, lr}
 800050c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000514:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000518:	e71c      	b.n	8000354 <__adddf3+0x138>
 800051a:	bf00      	nop

0800051c <__aeabi_ul2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f04f 0500 	mov.w	r5, #0
 800052a:	e00a      	b.n	8000542 <__aeabi_l2d+0x16>

0800052c <__aeabi_l2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800053a:	d502      	bpl.n	8000542 <__aeabi_l2d+0x16>
 800053c:	4240      	negs	r0, r0
 800053e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000542:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000546:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800054a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800054e:	f43f aed8 	beq.w	8000302 <__adddf3+0xe6>
 8000552:	f04f 0203 	mov.w	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800056a:	f1c2 0320 	rsb	r3, r2, #32
 800056e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000572:	fa20 f002 	lsr.w	r0, r0, r2
 8000576:	fa01 fe03 	lsl.w	lr, r1, r3
 800057a:	ea40 000e 	orr.w	r0, r0, lr
 800057e:	fa21 f102 	lsr.w	r1, r1, r2
 8000582:	4414      	add	r4, r2
 8000584:	e6bd      	b.n	8000302 <__adddf3+0xe6>
 8000586:	bf00      	nop

08000588 <__aeabi_dmul>:
 8000588:	b570      	push	{r4, r5, r6, lr}
 800058a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800058e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000592:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000596:	bf1d      	ittte	ne
 8000598:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800059c:	ea94 0f0c 	teqne	r4, ip
 80005a0:	ea95 0f0c 	teqne	r5, ip
 80005a4:	f000 f8de 	bleq	8000764 <__aeabi_dmul+0x1dc>
 80005a8:	442c      	add	r4, r5
 80005aa:	ea81 0603 	eor.w	r6, r1, r3
 80005ae:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005b2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005b6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ba:	bf18      	it	ne
 80005bc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005c8:	d038      	beq.n	800063c <__aeabi_dmul+0xb4>
 80005ca:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005d6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005da:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005de:	f04f 0600 	mov.w	r6, #0
 80005e2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005e6:	f09c 0f00 	teq	ip, #0
 80005ea:	bf18      	it	ne
 80005ec:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005f4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005f8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005fc:	d204      	bcs.n	8000608 <__aeabi_dmul+0x80>
 80005fe:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000602:	416d      	adcs	r5, r5
 8000604:	eb46 0606 	adc.w	r6, r6, r6
 8000608:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800060c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000610:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000614:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000618:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800061c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000620:	bf88      	it	hi
 8000622:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000626:	d81e      	bhi.n	8000666 <__aeabi_dmul+0xde>
 8000628:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800062c:	bf08      	it	eq
 800062e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000632:	f150 0000 	adcs.w	r0, r0, #0
 8000636:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000640:	ea46 0101 	orr.w	r1, r6, r1
 8000644:	ea40 0002 	orr.w	r0, r0, r2
 8000648:	ea81 0103 	eor.w	r1, r1, r3
 800064c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000650:	bfc2      	ittt	gt
 8000652:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000656:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800065a:	bd70      	popgt	{r4, r5, r6, pc}
 800065c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000660:	f04f 0e00 	mov.w	lr, #0
 8000664:	3c01      	subs	r4, #1
 8000666:	f300 80ab 	bgt.w	80007c0 <__aeabi_dmul+0x238>
 800066a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800066e:	bfde      	ittt	le
 8000670:	2000      	movle	r0, #0
 8000672:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000676:	bd70      	pople	{r4, r5, r6, pc}
 8000678:	f1c4 0400 	rsb	r4, r4, #0
 800067c:	3c20      	subs	r4, #32
 800067e:	da35      	bge.n	80006ec <__aeabi_dmul+0x164>
 8000680:	340c      	adds	r4, #12
 8000682:	dc1b      	bgt.n	80006bc <__aeabi_dmul+0x134>
 8000684:	f104 0414 	add.w	r4, r4, #20
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f305 	lsl.w	r3, r0, r5
 8000690:	fa20 f004 	lsr.w	r0, r0, r4
 8000694:	fa01 f205 	lsl.w	r2, r1, r5
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a8:	fa21 f604 	lsr.w	r6, r1, r4
 80006ac:	eb42 0106 	adc.w	r1, r2, r6
 80006b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b4:	bf08      	it	eq
 80006b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f1c4 040c 	rsb	r4, r4, #12
 80006c0:	f1c4 0520 	rsb	r5, r4, #32
 80006c4:	fa00 f304 	lsl.w	r3, r0, r4
 80006c8:	fa20 f005 	lsr.w	r0, r0, r5
 80006cc:	fa01 f204 	lsl.w	r2, r1, r4
 80006d0:	ea40 0002 	orr.w	r0, r0, r2
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006dc:	f141 0100 	adc.w	r1, r1, #0
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 0520 	rsb	r5, r4, #32
 80006f0:	fa00 f205 	lsl.w	r2, r0, r5
 80006f4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f8:	fa20 f304 	lsr.w	r3, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea43 0302 	orr.w	r3, r3, r2
 8000704:	fa21 f004 	lsr.w	r0, r1, r4
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	fa21 f204 	lsr.w	r2, r1, r4
 8000710:	ea20 0002 	bic.w	r0, r0, r2
 8000714:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f094 0f00 	teq	r4, #0
 8000728:	d10f      	bne.n	800074a <__aeabi_dmul+0x1c2>
 800072a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800072e:	0040      	lsls	r0, r0, #1
 8000730:	eb41 0101 	adc.w	r1, r1, r1
 8000734:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000738:	bf08      	it	eq
 800073a:	3c01      	subeq	r4, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1a6>
 800073e:	ea41 0106 	orr.w	r1, r1, r6
 8000742:	f095 0f00 	teq	r5, #0
 8000746:	bf18      	it	ne
 8000748:	4770      	bxne	lr
 800074a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800074e:	0052      	lsls	r2, r2, #1
 8000750:	eb43 0303 	adc.w	r3, r3, r3
 8000754:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3d01      	subeq	r5, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1c6>
 800075e:	ea43 0306 	orr.w	r3, r3, r6
 8000762:	4770      	bx	lr
 8000764:	ea94 0f0c 	teq	r4, ip
 8000768:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800076c:	bf18      	it	ne
 800076e:	ea95 0f0c 	teqne	r5, ip
 8000772:	d00c      	beq.n	800078e <__aeabi_dmul+0x206>
 8000774:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000778:	bf18      	it	ne
 800077a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077e:	d1d1      	bne.n	8000724 <__aeabi_dmul+0x19c>
 8000780:	ea81 0103 	eor.w	r1, r1, r3
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	f04f 0000 	mov.w	r0, #0
 800078c:	bd70      	pop	{r4, r5, r6, pc}
 800078e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000792:	bf06      	itte	eq
 8000794:	4610      	moveq	r0, r2
 8000796:	4619      	moveq	r1, r3
 8000798:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079c:	d019      	beq.n	80007d2 <__aeabi_dmul+0x24a>
 800079e:	ea94 0f0c 	teq	r4, ip
 80007a2:	d102      	bne.n	80007aa <__aeabi_dmul+0x222>
 80007a4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a8:	d113      	bne.n	80007d2 <__aeabi_dmul+0x24a>
 80007aa:	ea95 0f0c 	teq	r5, ip
 80007ae:	d105      	bne.n	80007bc <__aeabi_dmul+0x234>
 80007b0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007b4:	bf1c      	itt	ne
 80007b6:	4610      	movne	r0, r2
 80007b8:	4619      	movne	r1, r3
 80007ba:	d10a      	bne.n	80007d2 <__aeabi_dmul+0x24a>
 80007bc:	ea81 0103 	eor.w	r1, r1, r3
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007c4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007cc:	f04f 0000 	mov.w	r0, #0
 80007d0:	bd70      	pop	{r4, r5, r6, pc}
 80007d2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007da:	bd70      	pop	{r4, r5, r6, pc}

080007dc <__aeabi_ddiv>:
 80007dc:	b570      	push	{r4, r5, r6, lr}
 80007de:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007e2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007e6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ea:	bf1d      	ittte	ne
 80007ec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f0:	ea94 0f0c 	teqne	r4, ip
 80007f4:	ea95 0f0c 	teqne	r5, ip
 80007f8:	f000 f8a7 	bleq	800094a <__aeabi_ddiv+0x16e>
 80007fc:	eba4 0405 	sub.w	r4, r4, r5
 8000800:	ea81 0e03 	eor.w	lr, r1, r3
 8000804:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000808:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800080c:	f000 8088 	beq.w	8000920 <__aeabi_ddiv+0x144>
 8000810:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000814:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000818:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800081c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000820:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000824:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000828:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800082c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000830:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000834:	429d      	cmp	r5, r3
 8000836:	bf08      	it	eq
 8000838:	4296      	cmpeq	r6, r2
 800083a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800083e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000842:	d202      	bcs.n	800084a <__aeabi_ddiv+0x6e>
 8000844:	085b      	lsrs	r3, r3, #1
 8000846:	ea4f 0232 	mov.w	r2, r2, rrx
 800084a:	1ab6      	subs	r6, r6, r2
 800084c:	eb65 0503 	sbc.w	r5, r5, r3
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800085a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008bc:	d018      	beq.n	80008f0 <__aeabi_ddiv+0x114>
 80008be:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008c2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008c6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ca:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ce:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008d2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008d6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008da:	d1c0      	bne.n	800085e <__aeabi_ddiv+0x82>
 80008dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e0:	d10b      	bne.n	80008fa <__aeabi_ddiv+0x11e>
 80008e2:	ea41 0100 	orr.w	r1, r1, r0
 80008e6:	f04f 0000 	mov.w	r0, #0
 80008ea:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ee:	e7b6      	b.n	800085e <__aeabi_ddiv+0x82>
 80008f0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f4:	bf04      	itt	eq
 80008f6:	4301      	orreq	r1, r0
 80008f8:	2000      	moveq	r0, #0
 80008fa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008fe:	bf88      	it	hi
 8000900:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000904:	f63f aeaf 	bhi.w	8000666 <__aeabi_dmul+0xde>
 8000908:	ebb5 0c03 	subs.w	ip, r5, r3
 800090c:	bf04      	itt	eq
 800090e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000912:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000916:	f150 0000 	adcs.w	r0, r0, #0
 800091a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800091e:	bd70      	pop	{r4, r5, r6, pc}
 8000920:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000924:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000928:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800092c:	bfc2      	ittt	gt
 800092e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000932:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000936:	bd70      	popgt	{r4, r5, r6, pc}
 8000938:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800093c:	f04f 0e00 	mov.w	lr, #0
 8000940:	3c01      	subs	r4, #1
 8000942:	e690      	b.n	8000666 <__aeabi_dmul+0xde>
 8000944:	ea45 0e06 	orr.w	lr, r5, r6
 8000948:	e68d      	b.n	8000666 <__aeabi_dmul+0xde>
 800094a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800094e:	ea94 0f0c 	teq	r4, ip
 8000952:	bf08      	it	eq
 8000954:	ea95 0f0c 	teqeq	r5, ip
 8000958:	f43f af3b 	beq.w	80007d2 <__aeabi_dmul+0x24a>
 800095c:	ea94 0f0c 	teq	r4, ip
 8000960:	d10a      	bne.n	8000978 <__aeabi_ddiv+0x19c>
 8000962:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000966:	f47f af34 	bne.w	80007d2 <__aeabi_dmul+0x24a>
 800096a:	ea95 0f0c 	teq	r5, ip
 800096e:	f47f af25 	bne.w	80007bc <__aeabi_dmul+0x234>
 8000972:	4610      	mov	r0, r2
 8000974:	4619      	mov	r1, r3
 8000976:	e72c      	b.n	80007d2 <__aeabi_dmul+0x24a>
 8000978:	ea95 0f0c 	teq	r5, ip
 800097c:	d106      	bne.n	800098c <__aeabi_ddiv+0x1b0>
 800097e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000982:	f43f aefd 	beq.w	8000780 <__aeabi_dmul+0x1f8>
 8000986:	4610      	mov	r0, r2
 8000988:	4619      	mov	r1, r3
 800098a:	e722      	b.n	80007d2 <__aeabi_dmul+0x24a>
 800098c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000996:	f47f aec5 	bne.w	8000724 <__aeabi_dmul+0x19c>
 800099a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800099e:	f47f af0d 	bne.w	80007bc <__aeabi_dmul+0x234>
 80009a2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009a6:	f47f aeeb 	bne.w	8000780 <__aeabi_dmul+0x1f8>
 80009aa:	e712      	b.n	80007d2 <__aeabi_dmul+0x24a>

080009ac <__gedf2>:
 80009ac:	f04f 3cff 	mov.w	ip, #4294967295
 80009b0:	e006      	b.n	80009c0 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__ledf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	e002      	b.n	80009c0 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__cmpdf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009c4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d0:	bf18      	it	ne
 80009d2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009d6:	d01b      	beq.n	8000a10 <__cmpdf2+0x54>
 80009d8:	b001      	add	sp, #4
 80009da:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009de:	bf0c      	ite	eq
 80009e0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009e4:	ea91 0f03 	teqne	r1, r3
 80009e8:	bf02      	ittt	eq
 80009ea:	ea90 0f02 	teqeq	r0, r2
 80009ee:	2000      	moveq	r0, #0
 80009f0:	4770      	bxeq	lr
 80009f2:	f110 0f00 	cmn.w	r0, #0
 80009f6:	ea91 0f03 	teq	r1, r3
 80009fa:	bf58      	it	pl
 80009fc:	4299      	cmppl	r1, r3
 80009fe:	bf08      	it	eq
 8000a00:	4290      	cmpeq	r0, r2
 8000a02:	bf2c      	ite	cs
 8000a04:	17d8      	asrcs	r0, r3, #31
 8000a06:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a0a:	f040 0001 	orr.w	r0, r0, #1
 8000a0e:	4770      	bx	lr
 8000a10:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a18:	d102      	bne.n	8000a20 <__cmpdf2+0x64>
 8000a1a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1e:	d107      	bne.n	8000a30 <__cmpdf2+0x74>
 8000a20:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d1d6      	bne.n	80009d8 <__cmpdf2+0x1c>
 8000a2a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2e:	d0d3      	beq.n	80009d8 <__cmpdf2+0x1c>
 8000a30:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop

08000a38 <__aeabi_cdrcmple>:
 8000a38:	4684      	mov	ip, r0
 8000a3a:	4610      	mov	r0, r2
 8000a3c:	4662      	mov	r2, ip
 8000a3e:	468c      	mov	ip, r1
 8000a40:	4619      	mov	r1, r3
 8000a42:	4663      	mov	r3, ip
 8000a44:	e000      	b.n	8000a48 <__aeabi_cdcmpeq>
 8000a46:	bf00      	nop

08000a48 <__aeabi_cdcmpeq>:
 8000a48:	b501      	push	{r0, lr}
 8000a4a:	f7ff ffb7 	bl	80009bc <__cmpdf2>
 8000a4e:	2800      	cmp	r0, #0
 8000a50:	bf48      	it	mi
 8000a52:	f110 0f00 	cmnmi.w	r0, #0
 8000a56:	bd01      	pop	{r0, pc}

08000a58 <__aeabi_dcmpeq>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff fff4 	bl	8000a48 <__aeabi_cdcmpeq>
 8000a60:	bf0c      	ite	eq
 8000a62:	2001      	moveq	r0, #1
 8000a64:	2000      	movne	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmplt>:
 8000a6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a70:	f7ff ffea 	bl	8000a48 <__aeabi_cdcmpeq>
 8000a74:	bf34      	ite	cc
 8000a76:	2001      	movcc	r0, #1
 8000a78:	2000      	movcs	r0, #0
 8000a7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7e:	bf00      	nop

08000a80 <__aeabi_dcmple>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff ffe0 	bl	8000a48 <__aeabi_cdcmpeq>
 8000a88:	bf94      	ite	ls
 8000a8a:	2001      	movls	r0, #1
 8000a8c:	2000      	movhi	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmpge>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffce 	bl	8000a38 <__aeabi_cdrcmple>
 8000a9c:	bf94      	ite	ls
 8000a9e:	2001      	movls	r0, #1
 8000aa0:	2000      	movhi	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmpgt>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffc4 	bl	8000a38 <__aeabi_cdrcmple>
 8000ab0:	bf34      	ite	cc
 8000ab2:	2001      	movcc	r0, #1
 8000ab4:	2000      	movcs	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_d2iz>:
 8000abc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac4:	d215      	bcs.n	8000af2 <__aeabi_d2iz+0x36>
 8000ac6:	d511      	bpl.n	8000aec <__aeabi_d2iz+0x30>
 8000ac8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000acc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad0:	d912      	bls.n	8000af8 <__aeabi_d2iz+0x3c>
 8000ad2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ada:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ade:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ae2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ae6:	bf18      	it	ne
 8000ae8:	4240      	negne	r0, r0
 8000aea:	4770      	bx	lr
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af6:	d105      	bne.n	8000b04 <__aeabi_d2iz+0x48>
 8000af8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000afc:	bf08      	it	eq
 8000afe:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b02:	4770      	bx	lr
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop

08000b0c <__aeabi_d2uiz>:
 8000b0c:	004a      	lsls	r2, r1, #1
 8000b0e:	d211      	bcs.n	8000b34 <__aeabi_d2uiz+0x28>
 8000b10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b14:	d211      	bcs.n	8000b3a <__aeabi_d2uiz+0x2e>
 8000b16:	d50d      	bpl.n	8000b34 <__aeabi_d2uiz+0x28>
 8000b18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b20:	d40e      	bmi.n	8000b40 <__aeabi_d2uiz+0x34>
 8000b22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	4770      	bx	lr
 8000b34:	f04f 0000 	mov.w	r0, #0
 8000b38:	4770      	bx	lr
 8000b3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b3e:	d102      	bne.n	8000b46 <__aeabi_d2uiz+0x3a>
 8000b40:	f04f 30ff 	mov.w	r0, #4294967295
 8000b44:	4770      	bx	lr
 8000b46:	f04f 0000 	mov.w	r0, #0
 8000b4a:	4770      	bx	lr

08000b4c <__aeabi_d2f>:
 8000b4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b50:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b54:	bf24      	itt	cs
 8000b56:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b5a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b5e:	d90d      	bls.n	8000b7c <__aeabi_d2f+0x30>
 8000b60:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b64:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b68:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b6c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b70:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b74:	bf08      	it	eq
 8000b76:	f020 0001 	biceq.w	r0, r0, #1
 8000b7a:	4770      	bx	lr
 8000b7c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b80:	d121      	bne.n	8000bc6 <__aeabi_d2f+0x7a>
 8000b82:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b86:	bfbc      	itt	lt
 8000b88:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b8c:	4770      	bxlt	lr
 8000b8e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b92:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b96:	f1c2 0218 	rsb	r2, r2, #24
 8000b9a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b9e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ba2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ba6:	bf18      	it	ne
 8000ba8:	f040 0001 	orrne.w	r0, r0, #1
 8000bac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bb4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bb8:	ea40 000c 	orr.w	r0, r0, ip
 8000bbc:	fa23 f302 	lsr.w	r3, r3, r2
 8000bc0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bc4:	e7cc      	b.n	8000b60 <__aeabi_d2f+0x14>
 8000bc6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bca:	d107      	bne.n	8000bdc <__aeabi_d2f+0x90>
 8000bcc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bd0:	bf1e      	ittt	ne
 8000bd2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bd6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bda:	4770      	bxne	lr
 8000bdc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000be4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop

08000bec <__aeabi_uldivmod>:
 8000bec:	b953      	cbnz	r3, 8000c04 <__aeabi_uldivmod+0x18>
 8000bee:	b94a      	cbnz	r2, 8000c04 <__aeabi_uldivmod+0x18>
 8000bf0:	2900      	cmp	r1, #0
 8000bf2:	bf08      	it	eq
 8000bf4:	2800      	cmpeq	r0, #0
 8000bf6:	bf1c      	itt	ne
 8000bf8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bfc:	f04f 30ff 	movne.w	r0, #4294967295
 8000c00:	f000 b974 	b.w	8000eec <__aeabi_idiv0>
 8000c04:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c08:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c0c:	f000 f806 	bl	8000c1c <__udivmoddi4>
 8000c10:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c18:	b004      	add	sp, #16
 8000c1a:	4770      	bx	lr

08000c1c <__udivmoddi4>:
 8000c1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c20:	9d08      	ldr	r5, [sp, #32]
 8000c22:	4604      	mov	r4, r0
 8000c24:	468e      	mov	lr, r1
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d14d      	bne.n	8000cc6 <__udivmoddi4+0xaa>
 8000c2a:	428a      	cmp	r2, r1
 8000c2c:	4694      	mov	ip, r2
 8000c2e:	d969      	bls.n	8000d04 <__udivmoddi4+0xe8>
 8000c30:	fab2 f282 	clz	r2, r2
 8000c34:	b152      	cbz	r2, 8000c4c <__udivmoddi4+0x30>
 8000c36:	fa01 f302 	lsl.w	r3, r1, r2
 8000c3a:	f1c2 0120 	rsb	r1, r2, #32
 8000c3e:	fa20 f101 	lsr.w	r1, r0, r1
 8000c42:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c46:	ea41 0e03 	orr.w	lr, r1, r3
 8000c4a:	4094      	lsls	r4, r2
 8000c4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c50:	0c21      	lsrs	r1, r4, #16
 8000c52:	fbbe f6f8 	udiv	r6, lr, r8
 8000c56:	fa1f f78c 	uxth.w	r7, ip
 8000c5a:	fb08 e316 	mls	r3, r8, r6, lr
 8000c5e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c62:	fb06 f107 	mul.w	r1, r6, r7
 8000c66:	4299      	cmp	r1, r3
 8000c68:	d90a      	bls.n	8000c80 <__udivmoddi4+0x64>
 8000c6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c72:	f080 811f 	bcs.w	8000eb4 <__udivmoddi4+0x298>
 8000c76:	4299      	cmp	r1, r3
 8000c78:	f240 811c 	bls.w	8000eb4 <__udivmoddi4+0x298>
 8000c7c:	3e02      	subs	r6, #2
 8000c7e:	4463      	add	r3, ip
 8000c80:	1a5b      	subs	r3, r3, r1
 8000c82:	b2a4      	uxth	r4, r4
 8000c84:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c88:	fb08 3310 	mls	r3, r8, r0, r3
 8000c8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c90:	fb00 f707 	mul.w	r7, r0, r7
 8000c94:	42a7      	cmp	r7, r4
 8000c96:	d90a      	bls.n	8000cae <__udivmoddi4+0x92>
 8000c98:	eb1c 0404 	adds.w	r4, ip, r4
 8000c9c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ca0:	f080 810a 	bcs.w	8000eb8 <__udivmoddi4+0x29c>
 8000ca4:	42a7      	cmp	r7, r4
 8000ca6:	f240 8107 	bls.w	8000eb8 <__udivmoddi4+0x29c>
 8000caa:	4464      	add	r4, ip
 8000cac:	3802      	subs	r0, #2
 8000cae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cb2:	1be4      	subs	r4, r4, r7
 8000cb4:	2600      	movs	r6, #0
 8000cb6:	b11d      	cbz	r5, 8000cc0 <__udivmoddi4+0xa4>
 8000cb8:	40d4      	lsrs	r4, r2
 8000cba:	2300      	movs	r3, #0
 8000cbc:	e9c5 4300 	strd	r4, r3, [r5]
 8000cc0:	4631      	mov	r1, r6
 8000cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc6:	428b      	cmp	r3, r1
 8000cc8:	d909      	bls.n	8000cde <__udivmoddi4+0xc2>
 8000cca:	2d00      	cmp	r5, #0
 8000ccc:	f000 80ef 	beq.w	8000eae <__udivmoddi4+0x292>
 8000cd0:	2600      	movs	r6, #0
 8000cd2:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd6:	4630      	mov	r0, r6
 8000cd8:	4631      	mov	r1, r6
 8000cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cde:	fab3 f683 	clz	r6, r3
 8000ce2:	2e00      	cmp	r6, #0
 8000ce4:	d14a      	bne.n	8000d7c <__udivmoddi4+0x160>
 8000ce6:	428b      	cmp	r3, r1
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xd4>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 80f9 	bhi.w	8000ee2 <__udivmoddi4+0x2c6>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb61 0303 	sbc.w	r3, r1, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	469e      	mov	lr, r3
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e0      	beq.n	8000cc0 <__udivmoddi4+0xa4>
 8000cfe:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d02:	e7dd      	b.n	8000cc0 <__udivmoddi4+0xa4>
 8000d04:	b902      	cbnz	r2, 8000d08 <__udivmoddi4+0xec>
 8000d06:	deff      	udf	#255	; 0xff
 8000d08:	fab2 f282 	clz	r2, r2
 8000d0c:	2a00      	cmp	r2, #0
 8000d0e:	f040 8092 	bne.w	8000e36 <__udivmoddi4+0x21a>
 8000d12:	eba1 010c 	sub.w	r1, r1, ip
 8000d16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d1a:	fa1f fe8c 	uxth.w	lr, ip
 8000d1e:	2601      	movs	r6, #1
 8000d20:	0c20      	lsrs	r0, r4, #16
 8000d22:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d26:	fb07 1113 	mls	r1, r7, r3, r1
 8000d2a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d2e:	fb0e f003 	mul.w	r0, lr, r3
 8000d32:	4288      	cmp	r0, r1
 8000d34:	d908      	bls.n	8000d48 <__udivmoddi4+0x12c>
 8000d36:	eb1c 0101 	adds.w	r1, ip, r1
 8000d3a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d3e:	d202      	bcs.n	8000d46 <__udivmoddi4+0x12a>
 8000d40:	4288      	cmp	r0, r1
 8000d42:	f200 80cb 	bhi.w	8000edc <__udivmoddi4+0x2c0>
 8000d46:	4643      	mov	r3, r8
 8000d48:	1a09      	subs	r1, r1, r0
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d50:	fb07 1110 	mls	r1, r7, r0, r1
 8000d54:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d58:	fb0e fe00 	mul.w	lr, lr, r0
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	d908      	bls.n	8000d72 <__udivmoddi4+0x156>
 8000d60:	eb1c 0404 	adds.w	r4, ip, r4
 8000d64:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d68:	d202      	bcs.n	8000d70 <__udivmoddi4+0x154>
 8000d6a:	45a6      	cmp	lr, r4
 8000d6c:	f200 80bb 	bhi.w	8000ee6 <__udivmoddi4+0x2ca>
 8000d70:	4608      	mov	r0, r1
 8000d72:	eba4 040e 	sub.w	r4, r4, lr
 8000d76:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d7a:	e79c      	b.n	8000cb6 <__udivmoddi4+0x9a>
 8000d7c:	f1c6 0720 	rsb	r7, r6, #32
 8000d80:	40b3      	lsls	r3, r6
 8000d82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d8a:	fa20 f407 	lsr.w	r4, r0, r7
 8000d8e:	fa01 f306 	lsl.w	r3, r1, r6
 8000d92:	431c      	orrs	r4, r3
 8000d94:	40f9      	lsrs	r1, r7
 8000d96:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d9a:	fa00 f306 	lsl.w	r3, r0, r6
 8000d9e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000da2:	0c20      	lsrs	r0, r4, #16
 8000da4:	fa1f fe8c 	uxth.w	lr, ip
 8000da8:	fb09 1118 	mls	r1, r9, r8, r1
 8000dac:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000db0:	fb08 f00e 	mul.w	r0, r8, lr
 8000db4:	4288      	cmp	r0, r1
 8000db6:	fa02 f206 	lsl.w	r2, r2, r6
 8000dba:	d90b      	bls.n	8000dd4 <__udivmoddi4+0x1b8>
 8000dbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000dc0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc4:	f080 8088 	bcs.w	8000ed8 <__udivmoddi4+0x2bc>
 8000dc8:	4288      	cmp	r0, r1
 8000dca:	f240 8085 	bls.w	8000ed8 <__udivmoddi4+0x2bc>
 8000dce:	f1a8 0802 	sub.w	r8, r8, #2
 8000dd2:	4461      	add	r1, ip
 8000dd4:	1a09      	subs	r1, r1, r0
 8000dd6:	b2a4      	uxth	r4, r4
 8000dd8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ddc:	fb09 1110 	mls	r1, r9, r0, r1
 8000de0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000de4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de8:	458e      	cmp	lr, r1
 8000dea:	d908      	bls.n	8000dfe <__udivmoddi4+0x1e2>
 8000dec:	eb1c 0101 	adds.w	r1, ip, r1
 8000df0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df4:	d26c      	bcs.n	8000ed0 <__udivmoddi4+0x2b4>
 8000df6:	458e      	cmp	lr, r1
 8000df8:	d96a      	bls.n	8000ed0 <__udivmoddi4+0x2b4>
 8000dfa:	3802      	subs	r0, #2
 8000dfc:	4461      	add	r1, ip
 8000dfe:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e02:	fba0 9402 	umull	r9, r4, r0, r2
 8000e06:	eba1 010e 	sub.w	r1, r1, lr
 8000e0a:	42a1      	cmp	r1, r4
 8000e0c:	46c8      	mov	r8, r9
 8000e0e:	46a6      	mov	lr, r4
 8000e10:	d356      	bcc.n	8000ec0 <__udivmoddi4+0x2a4>
 8000e12:	d053      	beq.n	8000ebc <__udivmoddi4+0x2a0>
 8000e14:	b15d      	cbz	r5, 8000e2e <__udivmoddi4+0x212>
 8000e16:	ebb3 0208 	subs.w	r2, r3, r8
 8000e1a:	eb61 010e 	sbc.w	r1, r1, lr
 8000e1e:	fa01 f707 	lsl.w	r7, r1, r7
 8000e22:	fa22 f306 	lsr.w	r3, r2, r6
 8000e26:	40f1      	lsrs	r1, r6
 8000e28:	431f      	orrs	r7, r3
 8000e2a:	e9c5 7100 	strd	r7, r1, [r5]
 8000e2e:	2600      	movs	r6, #0
 8000e30:	4631      	mov	r1, r6
 8000e32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e36:	f1c2 0320 	rsb	r3, r2, #32
 8000e3a:	40d8      	lsrs	r0, r3
 8000e3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e40:	fa21 f303 	lsr.w	r3, r1, r3
 8000e44:	4091      	lsls	r1, r2
 8000e46:	4301      	orrs	r1, r0
 8000e48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e4c:	fa1f fe8c 	uxth.w	lr, ip
 8000e50:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e54:	fb07 3610 	mls	r6, r7, r0, r3
 8000e58:	0c0b      	lsrs	r3, r1, #16
 8000e5a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e5e:	fb00 f60e 	mul.w	r6, r0, lr
 8000e62:	429e      	cmp	r6, r3
 8000e64:	fa04 f402 	lsl.w	r4, r4, r2
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x260>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e72:	d22f      	bcs.n	8000ed4 <__udivmoddi4+0x2b8>
 8000e74:	429e      	cmp	r6, r3
 8000e76:	d92d      	bls.n	8000ed4 <__udivmoddi4+0x2b8>
 8000e78:	3802      	subs	r0, #2
 8000e7a:	4463      	add	r3, ip
 8000e7c:	1b9b      	subs	r3, r3, r6
 8000e7e:	b289      	uxth	r1, r1
 8000e80:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e84:	fb07 3316 	mls	r3, r7, r6, r3
 8000e88:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e8c:	fb06 f30e 	mul.w	r3, r6, lr
 8000e90:	428b      	cmp	r3, r1
 8000e92:	d908      	bls.n	8000ea6 <__udivmoddi4+0x28a>
 8000e94:	eb1c 0101 	adds.w	r1, ip, r1
 8000e98:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e9c:	d216      	bcs.n	8000ecc <__udivmoddi4+0x2b0>
 8000e9e:	428b      	cmp	r3, r1
 8000ea0:	d914      	bls.n	8000ecc <__udivmoddi4+0x2b0>
 8000ea2:	3e02      	subs	r6, #2
 8000ea4:	4461      	add	r1, ip
 8000ea6:	1ac9      	subs	r1, r1, r3
 8000ea8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000eac:	e738      	b.n	8000d20 <__udivmoddi4+0x104>
 8000eae:	462e      	mov	r6, r5
 8000eb0:	4628      	mov	r0, r5
 8000eb2:	e705      	b.n	8000cc0 <__udivmoddi4+0xa4>
 8000eb4:	4606      	mov	r6, r0
 8000eb6:	e6e3      	b.n	8000c80 <__udivmoddi4+0x64>
 8000eb8:	4618      	mov	r0, r3
 8000eba:	e6f8      	b.n	8000cae <__udivmoddi4+0x92>
 8000ebc:	454b      	cmp	r3, r9
 8000ebe:	d2a9      	bcs.n	8000e14 <__udivmoddi4+0x1f8>
 8000ec0:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ec8:	3801      	subs	r0, #1
 8000eca:	e7a3      	b.n	8000e14 <__udivmoddi4+0x1f8>
 8000ecc:	4646      	mov	r6, r8
 8000ece:	e7ea      	b.n	8000ea6 <__udivmoddi4+0x28a>
 8000ed0:	4620      	mov	r0, r4
 8000ed2:	e794      	b.n	8000dfe <__udivmoddi4+0x1e2>
 8000ed4:	4640      	mov	r0, r8
 8000ed6:	e7d1      	b.n	8000e7c <__udivmoddi4+0x260>
 8000ed8:	46d0      	mov	r8, sl
 8000eda:	e77b      	b.n	8000dd4 <__udivmoddi4+0x1b8>
 8000edc:	3b02      	subs	r3, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	e732      	b.n	8000d48 <__udivmoddi4+0x12c>
 8000ee2:	4630      	mov	r0, r6
 8000ee4:	e709      	b.n	8000cfa <__udivmoddi4+0xde>
 8000ee6:	4464      	add	r4, ip
 8000ee8:	3802      	subs	r0, #2
 8000eea:	e742      	b.n	8000d72 <__udivmoddi4+0x156>

08000eec <__aeabi_idiv0>:
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop

08000ef0 <Set_Resolution_A4988>:
 */
#include "A4988_Drive.h"
#include "math.h"
#include "main.h"
#include "stm32f7xx_hal.h"
void Set_Resolution_A4988(A4988_Drive* drive, int resolution){
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
 8000ef8:	6039      	str	r1, [r7, #0]
	//	Setting the resolution of the driver.
	//	@param resolution: Resolution.
	//	@param drive: Pointer to structure.
	//	@return: none
	//
	switch(resolution){
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	3b01      	subs	r3, #1
 8000efe:	2b04      	cmp	r3, #4
 8000f00:	f200 809a 	bhi.w	8001038 <Set_Resolution_A4988+0x148>
 8000f04:	a201      	add	r2, pc, #4	; (adr r2, 8000f0c <Set_Resolution_A4988+0x1c>)
 8000f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f0a:	bf00      	nop
 8000f0c:	08000f21 	.word	0x08000f21
 8000f10:	08000f59 	.word	0x08000f59
 8000f14:	08000f91 	.word	0x08000f91
 8000f18:	08000fc9 	.word	0x08000fc9
 8000f1c:	08001001 	.word	0x08001001
		case FULL_STEP:
			HAL_GPIO_WritePin(*&(drive->PORT_MS1), drive->PIN_MS1, GPIO_PIN_RESET);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	69d8      	ldr	r0, [r3, #28]
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f28:	2200      	movs	r2, #0
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	f004 ff32 	bl	8005d94 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(*&(drive->PORT_MS2), drive->PIN_MS2, GPIO_PIN_RESET);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	6a18      	ldr	r0, [r3, #32]
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f38:	2200      	movs	r2, #0
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	f004 ff2a 	bl	8005d94 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(*&(drive->PORT_MS3), drive->PIN_MS3, GPIO_PIN_RESET);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8000f48:	2200      	movs	r2, #0
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	f004 ff22 	bl	8005d94 <HAL_GPIO_WritePin>
			drive->RESOLUTION = 1;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2201      	movs	r2, #1
 8000f54:	631a      	str	r2, [r3, #48]	; 0x30
			break;
 8000f56:	e08b      	b.n	8001070 <Set_Resolution_A4988+0x180>
		case HALF_STEP:
			HAL_GPIO_WritePin(*&(drive->PORT_MS1), drive->PIN_MS1, GPIO_PIN_SET);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	69d8      	ldr	r0, [r3, #28]
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f60:	2201      	movs	r2, #1
 8000f62:	4619      	mov	r1, r3
 8000f64:	f004 ff16 	bl	8005d94 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(*&(drive->PORT_MS2), drive->PIN_MS2, GPIO_PIN_RESET);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	6a18      	ldr	r0, [r3, #32]
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f70:	2200      	movs	r2, #0
 8000f72:	4619      	mov	r1, r3
 8000f74:	f004 ff0e 	bl	8005d94 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(*&(drive->PORT_MS3), drive->PIN_MS3, GPIO_PIN_RESET);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8000f80:	2200      	movs	r2, #0
 8000f82:	4619      	mov	r1, r3
 8000f84:	f004 ff06 	bl	8005d94 <HAL_GPIO_WritePin>
			drive->RESOLUTION = 2;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2202      	movs	r2, #2
 8000f8c:	631a      	str	r2, [r3, #48]	; 0x30
			break;
 8000f8e:	e06f      	b.n	8001070 <Set_Resolution_A4988+0x180>
		case QUARTER_STEP:
			HAL_GPIO_WritePin(*&(drive->PORT_MS1), drive->PIN_MS1, GPIO_PIN_RESET);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	69d8      	ldr	r0, [r3, #28]
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f98:	2200      	movs	r2, #0
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	f004 fefa 	bl	8005d94 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(*&(drive->PORT_MS2), drive->PIN_MS2, GPIO_PIN_SET);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	6a18      	ldr	r0, [r3, #32]
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fa8:	2201      	movs	r2, #1
 8000faa:	4619      	mov	r1, r3
 8000fac:	f004 fef2 	bl	8005d94 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(*&(drive->PORT_MS3), drive->PIN_MS3, GPIO_PIN_RESET);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8000fb8:	2200      	movs	r2, #0
 8000fba:	4619      	mov	r1, r3
 8000fbc:	f004 feea 	bl	8005d94 <HAL_GPIO_WritePin>
			drive->RESOLUTION = 4;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2204      	movs	r2, #4
 8000fc4:	631a      	str	r2, [r3, #48]	; 0x30
			break;
 8000fc6:	e053      	b.n	8001070 <Set_Resolution_A4988+0x180>
		case ONE_EIGHTH_STEP:
			HAL_GPIO_WritePin(*&(drive->PORT_MS1), drive->PIN_MS1, GPIO_PIN_SET);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	69d8      	ldr	r0, [r3, #28]
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	f004 fede 	bl	8005d94 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(*&(drive->PORT_MS2), drive->PIN_MS2, GPIO_PIN_SET);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	6a18      	ldr	r0, [r3, #32]
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	f004 fed6 	bl	8005d94 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(*&(drive->PORT_MS3), drive->PIN_MS3, GPIO_PIN_RESET);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	f004 fece 	bl	8005d94 <HAL_GPIO_WritePin>
			drive->RESOLUTION = 8;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2208      	movs	r2, #8
 8000ffc:	631a      	str	r2, [r3, #48]	; 0x30
			break;
 8000ffe:	e037      	b.n	8001070 <Set_Resolution_A4988+0x180>
		case ONE_SIXTEENTH_STEP:
			HAL_GPIO_WritePin(*&(drive->PORT_MS1), drive->PIN_MS1, GPIO_PIN_SET);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	69d8      	ldr	r0, [r3, #28]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001008:	2201      	movs	r2, #1
 800100a:	4619      	mov	r1, r3
 800100c:	f004 fec2 	bl	8005d94 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(*&(drive->PORT_MS2), drive->PIN_MS2, GPIO_PIN_SET);
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6a18      	ldr	r0, [r3, #32]
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001018:	2201      	movs	r2, #1
 800101a:	4619      	mov	r1, r3
 800101c:	f004 feba 	bl	8005d94 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(*&(drive->PORT_MS3), drive->PIN_MS3, GPIO_PIN_SET);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001028:	2201      	movs	r2, #1
 800102a:	4619      	mov	r1, r3
 800102c:	f004 feb2 	bl	8005d94 <HAL_GPIO_WritePin>
			drive->RESOLUTION = 16;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2210      	movs	r2, #16
 8001034:	631a      	str	r2, [r3, #48]	; 0x30
			break;
 8001036:	e01b      	b.n	8001070 <Set_Resolution_A4988+0x180>
		default:
			HAL_GPIO_WritePin(*&(drive->PORT_MS1), drive->PIN_MS1, GPIO_PIN_SET);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	69d8      	ldr	r0, [r3, #28]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001040:	2201      	movs	r2, #1
 8001042:	4619      	mov	r1, r3
 8001044:	f004 fea6 	bl	8005d94 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(*&(drive->PORT_MS2), drive->PIN_MS2, GPIO_PIN_SET);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6a18      	ldr	r0, [r3, #32]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001050:	2201      	movs	r2, #1
 8001052:	4619      	mov	r1, r3
 8001054:	f004 fe9e 	bl	8005d94 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(*&(drive->PORT_MS3), drive->PIN_MS3, GPIO_PIN_SET);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001060:	2201      	movs	r2, #1
 8001062:	4619      	mov	r1, r3
 8001064:	f004 fe96 	bl	8005d94 <HAL_GPIO_WritePin>
			drive->RESOLUTION = 16;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2210      	movs	r2, #16
 800106c:	631a      	str	r2, [r3, #48]	; 0x30
	}
}
 800106e:	bf00      	nop
 8001070:	bf00      	nop
 8001072:	3708      	adds	r7, #8
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}

08001078 <Set_Direction_A4988>:
void Set_Direction_A4988(A4988_Drive* drive, int direction){
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	6039      	str	r1, [r7, #0]
	//	Setting the direction of rotation.
	//	@param direction: 1 - Right, 2 - Left, default - Right.
	//	@param drive: Pointer to structure.
	//	@return: none
	//
	switch(direction){
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	2b01      	cmp	r3, #1
 8001086:	d003      	beq.n	8001090 <Set_Direction_A4988+0x18>
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	2b02      	cmp	r3, #2
 800108c:	d009      	beq.n	80010a2 <Set_Direction_A4988+0x2a>
 800108e:	e011      	b.n	80010b4 <Set_Direction_A4988+0x3c>
		case 1:
			HAL_GPIO_WritePin(*&(drive->PORT_DIR), drive->PIN_DIR, GPIO_PIN_SET);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6958      	ldr	r0, [r3, #20]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	8b1b      	ldrh	r3, [r3, #24]
 8001098:	2201      	movs	r2, #1
 800109a:	4619      	mov	r1, r3
 800109c:	f004 fe7a 	bl	8005d94 <HAL_GPIO_WritePin>
			break;
 80010a0:	e011      	b.n	80010c6 <Set_Direction_A4988+0x4e>
		case 2:
			HAL_GPIO_WritePin(*&(drive->PORT_DIR), drive->PIN_DIR, GPIO_PIN_RESET);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6958      	ldr	r0, [r3, #20]
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	8b1b      	ldrh	r3, [r3, #24]
 80010aa:	2200      	movs	r2, #0
 80010ac:	4619      	mov	r1, r3
 80010ae:	f004 fe71 	bl	8005d94 <HAL_GPIO_WritePin>
			break;
 80010b2:	e008      	b.n	80010c6 <Set_Direction_A4988+0x4e>
		default:
			HAL_GPIO_WritePin(*&(drive->PORT_DIR), drive->PIN_DIR, GPIO_PIN_SET);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	6958      	ldr	r0, [r3, #20]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	8b1b      	ldrh	r3, [r3, #24]
 80010bc:	2201      	movs	r2, #1
 80010be:	4619      	mov	r1, r3
 80010c0:	f004 fe68 	bl	8005d94 <HAL_GPIO_WritePin>
	}
}
 80010c4:	bf00      	nop
 80010c6:	bf00      	nop
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}

080010ce <Enable_A4988>:
void Enable_A4988(A4988_Drive* drive, int signal){
 80010ce:	b580      	push	{r7, lr}
 80010d0:	b082      	sub	sp, #8
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	6078      	str	r0, [r7, #4]
 80010d6:	6039      	str	r1, [r7, #0]
	//	Enable controler.
	//	@param signal: ENABLE_DRIVE - 1, DISABLE_DRIVE - 2, default - disable.
	//	@param drive: Pointer to structure.
	//	@return: none
	//
	switch(signal){
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	2b01      	cmp	r3, #1
 80010dc:	d003      	beq.n	80010e6 <Enable_A4988+0x18>
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	2b02      	cmp	r3, #2
 80010e2:	d009      	beq.n	80010f8 <Enable_A4988+0x2a>
 80010e4:	e011      	b.n	800110a <Enable_A4988+0x3c>
		case ENABLE_DRIVE:
			HAL_GPIO_WritePin(*&(drive->PORT_ENABLE), drive->PIN_ENABLE, GPIO_PIN_RESET);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80010ee:	2200      	movs	r2, #0
 80010f0:	4619      	mov	r1, r3
 80010f2:	f004 fe4f 	bl	8005d94 <HAL_GPIO_WritePin>
			break;
 80010f6:	e011      	b.n	800111c <Enable_A4988+0x4e>
		case DISABLE_DRIVE:
			HAL_GPIO_WritePin(*&(drive->PORT_ENABLE), drive->PIN_ENABLE, GPIO_PIN_SET);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8001100:	2201      	movs	r2, #1
 8001102:	4619      	mov	r1, r3
 8001104:	f004 fe46 	bl	8005d94 <HAL_GPIO_WritePin>
			break;
 8001108:	e008      	b.n	800111c <Enable_A4988+0x4e>
		default:
			HAL_GPIO_WritePin(*&(drive->PORT_ENABLE), drive->PIN_ENABLE, GPIO_PIN_SET);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8001112:	2201      	movs	r2, #1
 8001114:	4619      	mov	r1, r3
 8001116:	f004 fe3d 	bl	8005d94 <HAL_GPIO_WritePin>
	}
}
 800111a:	bf00      	nop
 800111c:	bf00      	nop
 800111e:	3708      	adds	r7, #8
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <Reset_A4988>:
void Reset_A4988(A4988_Drive* drive, int reset){
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	6039      	str	r1, [r7, #0]
	//	Reset controler.
	//	@param reset: ENABLE_DRIVE - 1, DISABLE_DRIVE - 2, default - disable.
	//	@param drive: Pointer to structure.
	//	@return: none
	//
	switch(reset){
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	2b01      	cmp	r3, #1
 8001132:	d003      	beq.n	800113c <Reset_A4988+0x18>
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	2b02      	cmp	r3, #2
 8001138:	d00a      	beq.n	8001150 <Reset_A4988+0x2c>
 800113a:	e013      	b.n	8001164 <Reset_A4988+0x40>
		case ENABLE_DRIVE:
			HAL_GPIO_WritePin(*&(drive->PORT_RESET), drive->PIN_RESET, GPIO_PIN_SET);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001146:	2201      	movs	r2, #1
 8001148:	4619      	mov	r1, r3
 800114a:	f004 fe23 	bl	8005d94 <HAL_GPIO_WritePin>
			break;
 800114e:	e013      	b.n	8001178 <Reset_A4988+0x54>
		case DISABLE_DRIVE:
			HAL_GPIO_WritePin(*&(drive->PORT_RESET), drive->PIN_RESET, GPIO_PIN_RESET);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800115a:	2200      	movs	r2, #0
 800115c:	4619      	mov	r1, r3
 800115e:	f004 fe19 	bl	8005d94 <HAL_GPIO_WritePin>
			break;
 8001162:	e009      	b.n	8001178 <Reset_A4988+0x54>
		default:
			HAL_GPIO_WritePin(*&(drive->PORT_RESET), drive->PIN_RESET, GPIO_PIN_RESET);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800116e:	2200      	movs	r2, #0
 8001170:	4619      	mov	r1, r3
 8001172:	f004 fe0f 	bl	8005d94 <HAL_GPIO_WritePin>
	}
}
 8001176:	bf00      	nop
 8001178:	bf00      	nop
 800117a:	3708      	adds	r7, #8
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}

08001180 <Sleep_A4988>:
void Sleep_A4988(A4988_Drive* drive, int sleep){
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
 8001188:	6039      	str	r1, [r7, #0]
	//	Enable sleep mode.
	//	@param sleep: ENABLE_DRIVE - 1, DISABLE_DRIVE - 2, default - disable.
	//	@param drive: Pointer to structure.
	//	@return: none
	//
	switch(sleep){
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	2b01      	cmp	r3, #1
 800118e:	d003      	beq.n	8001198 <Sleep_A4988+0x18>
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	2b02      	cmp	r3, #2
 8001194:	d00a      	beq.n	80011ac <Sleep_A4988+0x2c>
 8001196:	e013      	b.n	80011c0 <Sleep_A4988+0x40>
		case ENABLE_DRIVE:
			HAL_GPIO_WritePin(*&(drive->PORT_SLEEP), drive->PIN_SLEEP, GPIO_PIN_SET);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6c58      	ldr	r0, [r3, #68]	; 0x44
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80011a2:	2201      	movs	r2, #1
 80011a4:	4619      	mov	r1, r3
 80011a6:	f004 fdf5 	bl	8005d94 <HAL_GPIO_WritePin>
			break;
 80011aa:	e013      	b.n	80011d4 <Sleep_A4988+0x54>
		case DISABLE_DRIVE:
			HAL_GPIO_WritePin(*&(drive->PORT_SLEEP), drive->PIN_SLEEP, GPIO_PIN_RESET);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6c58      	ldr	r0, [r3, #68]	; 0x44
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80011b6:	2200      	movs	r2, #0
 80011b8:	4619      	mov	r1, r3
 80011ba:	f004 fdeb 	bl	8005d94 <HAL_GPIO_WritePin>
			break;
 80011be:	e009      	b.n	80011d4 <Sleep_A4988+0x54>
		default:
			HAL_GPIO_WritePin(*&(drive->PORT_SLEEP), drive->PIN_SLEEP, GPIO_PIN_RESET);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6c58      	ldr	r0, [r3, #68]	; 0x44
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80011ca:	2200      	movs	r2, #0
 80011cc:	4619      	mov	r1, r3
 80011ce:	f004 fde1 	bl	8005d94 <HAL_GPIO_WritePin>
	}
}
 80011d2:	bf00      	nop
 80011d4:	bf00      	nop
 80011d6:	3708      	adds	r7, #8
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}

080011dc <Init_A4988>:
		__HAL_TIM_SET_COMPARE(drive->TIM_STEP, drive->TIM_STEP_CHANNEL, pulse_val);
	}else{
		__HAL_TIM_SET_COMPARE(drive->TIM_STEP, drive->TIM_STEP_CHANNEL,0);
	}
}
void Init_A4988(A4988_Drive* drive){
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
	//
	//	Initialize the drive.
	//	@param drive: Pointer to structure.
	//	@return: none
	//
	HAL_TIM_Base_Start_IT(drive->TIM_COUNTER_SLAVE);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011e8:	4618      	mov	r0, r3
 80011ea:	f006 fd6f 	bl	8007ccc <HAL_TIM_Base_Start_IT>
	Set_Resolution_A4988(drive, HALF_STEP);
 80011ee:	2102      	movs	r1, #2
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f7ff fe7d 	bl	8000ef0 <Set_Resolution_A4988>
	Set_Direction_A4988(drive, RIGHT_DIR);
 80011f6:	2101      	movs	r1, #1
 80011f8:	6878      	ldr	r0, [r7, #4]
 80011fa:	f7ff ff3d 	bl	8001078 <Set_Direction_A4988>
	Enable_A4988(drive, ENABLE_DRIVE);
 80011fe:	2101      	movs	r1, #1
 8001200:	6878      	ldr	r0, [r7, #4]
 8001202:	f7ff ff64 	bl	80010ce <Enable_A4988>
	Reset_A4988(drive, ENABLE_DRIVE);
 8001206:	2101      	movs	r1, #1
 8001208:	6878      	ldr	r0, [r7, #4]
 800120a:	f7ff ff8b 	bl	8001124 <Reset_A4988>
	Sleep_A4988(drive, DISABLE_DRIVE);
 800120e:	2102      	movs	r1, #2
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f7ff ffb5 	bl	8001180 <Sleep_A4988>
}
 8001216:	bf00      	nop
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
	...

08001220 <GFX_SetFont>:
#if  USING_STRINGS == 1
const uint8_t* font;
uint8_t size = 1;

void GFX_SetFont(const uint8_t* font_t)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
	font = font_t;
 8001228:	4a04      	ldr	r2, [pc, #16]	; (800123c <GFX_SetFont+0x1c>)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6013      	str	r3, [r2, #0]
}
 800122e:	bf00      	nop
 8001230:	370c      	adds	r7, #12
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop
 800123c:	20000094 	.word	0x20000094

08001240 <GFX_SetFontSize>:

void GFX_SetFontSize(uint8_t size_t)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	4603      	mov	r3, r0
 8001248:	71fb      	strb	r3, [r7, #7]
	if(size_t != 0)
 800124a:	79fb      	ldrb	r3, [r7, #7]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d002      	beq.n	8001256 <GFX_SetFontSize+0x16>
		size = size_t;
 8001250:	4a04      	ldr	r2, [pc, #16]	; (8001264 <GFX_SetFontSize+0x24>)
 8001252:	79fb      	ldrb	r3, [r7, #7]
 8001254:	7013      	strb	r3, [r2, #0]
}
 8001256:	bf00      	nop
 8001258:	370c      	adds	r7, #12
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	20000000 	.word	0x20000000

08001268 <GFX_DrawChar>:
{
	return size;
}

void GFX_DrawChar(int x, int y, char chr, uint8_t color, uint8_t background)
{
 8001268:	b590      	push	{r4, r7, lr}
 800126a:	b089      	sub	sp, #36	; 0x24
 800126c:	af02      	add	r7, sp, #8
 800126e:	60f8      	str	r0, [r7, #12]
 8001270:	60b9      	str	r1, [r7, #8]
 8001272:	4611      	mov	r1, r2
 8001274:	461a      	mov	r2, r3
 8001276:	460b      	mov	r3, r1
 8001278:	71fb      	strb	r3, [r7, #7]
 800127a:	4613      	mov	r3, r2
 800127c:	71bb      	strb	r3, [r7, #6]
	if(chr > 0x7E) return; // chr > '~'
 800127e:	79fb      	ldrb	r3, [r7, #7]
 8001280:	2b7e      	cmp	r3, #126	; 0x7e
 8001282:	f200 80a3 	bhi.w	80013cc <GFX_DrawChar+0x164>

	for(uint8_t i=0; i<font[1]; i++ ) // Each column (Width)
 8001286:	2300      	movs	r3, #0
 8001288:	75fb      	strb	r3, [r7, #23]
 800128a:	e096      	b.n	80013ba <GFX_DrawChar+0x152>
	{
        uint8_t line = (uint8_t)font[(chr-0x20) * font[1] + i + 2]; // Takie this line, (chr-0x20) = move 20 chars back,
 800128c:	4b51      	ldr	r3, [pc, #324]	; (80013d4 <GFX_DrawChar+0x16c>)
 800128e:	681a      	ldr	r2, [r3, #0]
 8001290:	79fb      	ldrb	r3, [r7, #7]
 8001292:	3b20      	subs	r3, #32
 8001294:	494f      	ldr	r1, [pc, #316]	; (80013d4 <GFX_DrawChar+0x16c>)
 8001296:	6809      	ldr	r1, [r1, #0]
 8001298:	3101      	adds	r1, #1
 800129a:	7809      	ldrb	r1, [r1, #0]
 800129c:	fb03 f101 	mul.w	r1, r3, r1
 80012a0:	7dfb      	ldrb	r3, [r7, #23]
 80012a2:	440b      	add	r3, r1
 80012a4:	3302      	adds	r3, #2
 80012a6:	4413      	add	r3, r2
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	75bb      	strb	r3, [r7, #22]

        for(int8_t j=0; j<font[0]; j++, line >>= 1) // For each pixel in column
 80012ac:	2300      	movs	r3, #0
 80012ae:	757b      	strb	r3, [r7, #21]
 80012b0:	e078      	b.n	80013a4 <GFX_DrawChar+0x13c>
        {
            if(line & 1) // Check last pixel in line
 80012b2:	7dbb      	ldrb	r3, [r7, #22]
 80012b4:	f003 0301 	and.w	r3, r3, #1
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d032      	beq.n	8001322 <GFX_DrawChar+0xba>
            {
            	if(size == 1)
 80012bc:	4b46      	ldr	r3, [pc, #280]	; (80013d8 <GFX_DrawChar+0x170>)
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d113      	bne.n	80012ec <GFX_DrawChar+0x84>
            		GFX_DrawPixel(x+i, y+j, color); // Draw this pixel
 80012c4:	7dfb      	ldrb	r3, [r7, #23]
 80012c6:	b29a      	uxth	r2, r3
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	b29b      	uxth	r3, r3
 80012cc:	4413      	add	r3, r2
 80012ce:	b29b      	uxth	r3, r3
 80012d0:	b218      	sxth	r0, r3
 80012d2:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80012d6:	b29a      	uxth	r2, r3
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	b29b      	uxth	r3, r3
 80012dc:	4413      	add	r3, r2
 80012de:	b29b      	uxth	r3, r3
 80012e0:	b21b      	sxth	r3, r3
 80012e2:	79ba      	ldrb	r2, [r7, #6]
 80012e4:	4619      	mov	r1, r3
 80012e6:	f000 fa2f 	bl	8001748 <SSD1306_DrawPixel>
 80012ea:	e052      	b.n	8001392 <GFX_DrawChar+0x12a>
            	else
            		GFX_DrawFillRectangle(x+i*size, y+j*size, size, size, color); // Or bigger pixel
 80012ec:	7dfb      	ldrb	r3, [r7, #23]
 80012ee:	4a3a      	ldr	r2, [pc, #232]	; (80013d8 <GFX_DrawChar+0x170>)
 80012f0:	7812      	ldrb	r2, [r2, #0]
 80012f2:	fb03 f202 	mul.w	r2, r3, r2
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	18d0      	adds	r0, r2, r3
 80012fa:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80012fe:	4a36      	ldr	r2, [pc, #216]	; (80013d8 <GFX_DrawChar+0x170>)
 8001300:	7812      	ldrb	r2, [r2, #0]
 8001302:	fb03 f202 	mul.w	r2, r3, r2
 8001306:	68bb      	ldr	r3, [r7, #8]
 8001308:	18d1      	adds	r1, r2, r3
 800130a:	4b33      	ldr	r3, [pc, #204]	; (80013d8 <GFX_DrawChar+0x170>)
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	b29a      	uxth	r2, r3
 8001310:	4b31      	ldr	r3, [pc, #196]	; (80013d8 <GFX_DrawChar+0x170>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	b29c      	uxth	r4, r3
 8001316:	79bb      	ldrb	r3, [r7, #6]
 8001318:	9300      	str	r3, [sp, #0]
 800131a:	4623      	mov	r3, r4
 800131c:	f000 f9bd 	bl	800169a <GFX_DrawFillRectangle>
 8001320:	e037      	b.n	8001392 <GFX_DrawChar+0x12a>
            }
            else if(background == 0)
 8001322:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001326:	2b00      	cmp	r3, #0
 8001328:	d133      	bne.n	8001392 <GFX_DrawChar+0x12a>
            {
            	if(size == 1)
 800132a:	4b2b      	ldr	r3, [pc, #172]	; (80013d8 <GFX_DrawChar+0x170>)
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	2b01      	cmp	r3, #1
 8001330:	d114      	bne.n	800135c <GFX_DrawChar+0xf4>
					GFX_DrawPixel(x+i, y+j, background); // Draw black BG
 8001332:	7dfb      	ldrb	r3, [r7, #23]
 8001334:	b29a      	uxth	r2, r3
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	b29b      	uxth	r3, r3
 800133a:	4413      	add	r3, r2
 800133c:	b29b      	uxth	r3, r3
 800133e:	b218      	sxth	r0, r3
 8001340:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001344:	b29a      	uxth	r2, r3
 8001346:	68bb      	ldr	r3, [r7, #8]
 8001348:	b29b      	uxth	r3, r3
 800134a:	4413      	add	r3, r2
 800134c:	b29b      	uxth	r3, r3
 800134e:	b21b      	sxth	r3, r3
 8001350:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001354:	4619      	mov	r1, r3
 8001356:	f000 f9f7 	bl	8001748 <SSD1306_DrawPixel>
 800135a:	e01a      	b.n	8001392 <GFX_DrawChar+0x12a>
				else
					GFX_DrawFillRectangle(x+i*size, y+j*size, size, size, background); // Or bigger
 800135c:	7dfb      	ldrb	r3, [r7, #23]
 800135e:	4a1e      	ldr	r2, [pc, #120]	; (80013d8 <GFX_DrawChar+0x170>)
 8001360:	7812      	ldrb	r2, [r2, #0]
 8001362:	fb03 f202 	mul.w	r2, r3, r2
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	18d0      	adds	r0, r2, r3
 800136a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800136e:	4a1a      	ldr	r2, [pc, #104]	; (80013d8 <GFX_DrawChar+0x170>)
 8001370:	7812      	ldrb	r2, [r2, #0]
 8001372:	fb03 f202 	mul.w	r2, r3, r2
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	18d1      	adds	r1, r2, r3
 800137a:	4b17      	ldr	r3, [pc, #92]	; (80013d8 <GFX_DrawChar+0x170>)
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	b29a      	uxth	r2, r3
 8001380:	4b15      	ldr	r3, [pc, #84]	; (80013d8 <GFX_DrawChar+0x170>)
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	b29c      	uxth	r4, r3
 8001386:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800138a:	9300      	str	r3, [sp, #0]
 800138c:	4623      	mov	r3, r4
 800138e:	f000 f984 	bl	800169a <GFX_DrawFillRectangle>
        for(int8_t j=0; j<font[0]; j++, line >>= 1) // For each pixel in column
 8001392:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001396:	b2db      	uxtb	r3, r3
 8001398:	3301      	adds	r3, #1
 800139a:	b2db      	uxtb	r3, r3
 800139c:	757b      	strb	r3, [r7, #21]
 800139e:	7dbb      	ldrb	r3, [r7, #22]
 80013a0:	085b      	lsrs	r3, r3, #1
 80013a2:	75bb      	strb	r3, [r7, #22]
 80013a4:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80013a8:	4a0a      	ldr	r2, [pc, #40]	; (80013d4 <GFX_DrawChar+0x16c>)
 80013aa:	6812      	ldr	r2, [r2, #0]
 80013ac:	7812      	ldrb	r2, [r2, #0]
 80013ae:	4293      	cmp	r3, r2
 80013b0:	f6ff af7f 	blt.w	80012b2 <GFX_DrawChar+0x4a>
	for(uint8_t i=0; i<font[1]; i++ ) // Each column (Width)
 80013b4:	7dfb      	ldrb	r3, [r7, #23]
 80013b6:	3301      	adds	r3, #1
 80013b8:	75fb      	strb	r3, [r7, #23]
 80013ba:	4b06      	ldr	r3, [pc, #24]	; (80013d4 <GFX_DrawChar+0x16c>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	3301      	adds	r3, #1
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	7dfa      	ldrb	r2, [r7, #23]
 80013c4:	429a      	cmp	r2, r3
 80013c6:	f4ff af61 	bcc.w	800128c <GFX_DrawChar+0x24>
 80013ca:	e000      	b.n	80013ce <GFX_DrawChar+0x166>
	if(chr > 0x7E) return; // chr > '~'
 80013cc:	bf00      	nop
            }
        }
    }
}
 80013ce:	371c      	adds	r7, #28
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd90      	pop	{r4, r7, pc}
 80013d4:	20000094 	.word	0x20000094
 80013d8:	20000000 	.word	0x20000000

080013dc <GFX_DrawString>:

void GFX_DrawString(int x, int y, char* str, uint8_t color, uint8_t background)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b088      	sub	sp, #32
 80013e0:	af02      	add	r7, sp, #8
 80013e2:	60f8      	str	r0, [r7, #12]
 80013e4:	60b9      	str	r1, [r7, #8]
 80013e6:	607a      	str	r2, [r7, #4]
 80013e8:	70fb      	strb	r3, [r7, #3]
	int x_tmp = x;
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	617b      	str	r3, [r7, #20]

	char znak;
	znak = *str;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	74fb      	strb	r3, [r7, #19]

	while(*str++)
 80013f4:	e03e      	b.n	8001474 <GFX_DrawString+0x98>
	{
		GFX_DrawChar(x_tmp, y, znak, color, background); // Draw current char
 80013f6:	78f9      	ldrb	r1, [r7, #3]
 80013f8:	7cfa      	ldrb	r2, [r7, #19]
 80013fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80013fe:	9300      	str	r3, [sp, #0]
 8001400:	460b      	mov	r3, r1
 8001402:	68b9      	ldr	r1, [r7, #8]
 8001404:	6978      	ldr	r0, [r7, #20]
 8001406:	f7ff ff2f 	bl	8001268 <GFX_DrawChar>

		x_tmp += ((uint8_t)font[1] * size) + 1; // Move X drawing pointer do char width + 1 (space)
 800140a:	4b20      	ldr	r3, [pc, #128]	; (800148c <GFX_DrawString+0xb0>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	3301      	adds	r3, #1
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	461a      	mov	r2, r3
 8001414:	4b1e      	ldr	r3, [pc, #120]	; (8001490 <GFX_DrawString+0xb4>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	fb02 f303 	mul.w	r3, r2, r3
 800141c:	3301      	adds	r3, #1
 800141e:	697a      	ldr	r2, [r7, #20]
 8001420:	4413      	add	r3, r2
 8001422:	617b      	str	r3, [r7, #20]

		if(background == 0) // Draw black space if needed
 8001424:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d120      	bne.n	800146e <GFX_DrawString+0x92>
		{
			for(uint8_t i=0; i<(font[0]*size); i++)
 800142c:	2300      	movs	r3, #0
 800142e:	74bb      	strb	r3, [r7, #18]
 8001430:	e012      	b.n	8001458 <GFX_DrawString+0x7c>
			{
				GFX_DrawPixel(x_tmp-1, y+i, PIXEL_BLACK);
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	b29b      	uxth	r3, r3
 8001436:	3b01      	subs	r3, #1
 8001438:	b29b      	uxth	r3, r3
 800143a:	b218      	sxth	r0, r3
 800143c:	7cbb      	ldrb	r3, [r7, #18]
 800143e:	b29a      	uxth	r2, r3
 8001440:	68bb      	ldr	r3, [r7, #8]
 8001442:	b29b      	uxth	r3, r3
 8001444:	4413      	add	r3, r2
 8001446:	b29b      	uxth	r3, r3
 8001448:	b21b      	sxth	r3, r3
 800144a:	2200      	movs	r2, #0
 800144c:	4619      	mov	r1, r3
 800144e:	f000 f97b 	bl	8001748 <SSD1306_DrawPixel>
			for(uint8_t i=0; i<(font[0]*size); i++)
 8001452:	7cbb      	ldrb	r3, [r7, #18]
 8001454:	3301      	adds	r3, #1
 8001456:	74bb      	strb	r3, [r7, #18]
 8001458:	7cba      	ldrb	r2, [r7, #18]
 800145a:	4b0c      	ldr	r3, [pc, #48]	; (800148c <GFX_DrawString+0xb0>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	4619      	mov	r1, r3
 8001462:	4b0b      	ldr	r3, [pc, #44]	; (8001490 <GFX_DrawString+0xb4>)
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	fb01 f303 	mul.w	r3, r1, r3
 800146a:	429a      	cmp	r2, r3
 800146c:	dbe1      	blt.n	8001432 <GFX_DrawString+0x56>
			}
		}

		znak = *str; // Next char
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	74fb      	strb	r3, [r7, #19]
	while(*str++)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	1c5a      	adds	r2, r3, #1
 8001478:	607a      	str	r2, [r7, #4]
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d1ba      	bne.n	80013f6 <GFX_DrawString+0x1a>
	}
}
 8001480:	bf00      	nop
 8001482:	bf00      	nop
 8001484:	3718      	adds	r7, #24
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	20000094 	.word	0x20000094
 8001490:	20000000 	.word	0x20000000

08001494 <GFX_WriteLine>:
#endif
#if USING_LINES == 1
void GFX_WriteLine(int x_start, int y_start, int x_end, int y_end, uint8_t color)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b08c      	sub	sp, #48	; 0x30
 8001498:	af00      	add	r7, sp, #0
 800149a:	60f8      	str	r0, [r7, #12]
 800149c:	60b9      	str	r1, [r7, #8]
 800149e:	607a      	str	r2, [r7, #4]
 80014a0:	603b      	str	r3, [r7, #0]
	int16_t steep = abs(y_end - y_start) > abs(x_end - x_start);
 80014a2:	683a      	ldr	r2, [r7, #0]
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	1ad3      	subs	r3, r2, r3
 80014a8:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80014ac:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80014b0:	6879      	ldr	r1, [r7, #4]
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	1acb      	subs	r3, r1, r3
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	bfb8      	it	lt
 80014ba:	425b      	neglt	r3, r3
 80014bc:	429a      	cmp	r2, r3
 80014be:	bfcc      	ite	gt
 80014c0:	2301      	movgt	r3, #1
 80014c2:	2300      	movle	r3, #0
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	857b      	strh	r3, [r7, #42]	; 0x2a

	    if (steep) {
 80014c8:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d00b      	beq.n	80014e8 <GFX_WriteLine+0x54>
	        _swap_int(x_start, y_start);
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	627b      	str	r3, [r7, #36]	; 0x24
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	60fb      	str	r3, [r7, #12]
 80014d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014da:	60bb      	str	r3, [r7, #8]
	        _swap_int(x_end, y_end);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	623b      	str	r3, [r7, #32]
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	607b      	str	r3, [r7, #4]
 80014e4:	6a3b      	ldr	r3, [r7, #32]
 80014e6:	603b      	str	r3, [r7, #0]
	    }

	    if (x_start > x_end) {
 80014e8:	68fa      	ldr	r2, [r7, #12]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	dd0b      	ble.n	8001508 <GFX_WriteLine+0x74>
	        _swap_int(x_start, x_end);
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	61fb      	str	r3, [r7, #28]
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	60fb      	str	r3, [r7, #12]
 80014f8:	69fb      	ldr	r3, [r7, #28]
 80014fa:	607b      	str	r3, [r7, #4]
	        _swap_int(y_start, y_end);
 80014fc:	68bb      	ldr	r3, [r7, #8]
 80014fe:	61bb      	str	r3, [r7, #24]
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	60bb      	str	r3, [r7, #8]
 8001504:	69bb      	ldr	r3, [r7, #24]
 8001506:	603b      	str	r3, [r7, #0]
	    }

	    int16_t dx, dy;
	    dx = x_end - x_start;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	b29a      	uxth	r2, r3
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	b29b      	uxth	r3, r3
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	b29b      	uxth	r3, r3
 8001514:	82fb      	strh	r3, [r7, #22]
	    dy = abs(y_end - y_start);
 8001516:	683a      	ldr	r2, [r7, #0]
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	1ad3      	subs	r3, r2, r3
 800151c:	2b00      	cmp	r3, #0
 800151e:	bfb8      	it	lt
 8001520:	425b      	neglt	r3, r3
 8001522:	82bb      	strh	r3, [r7, #20]

	    int16_t err = dx / 2;
 8001524:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001528:	2b00      	cmp	r3, #0
 800152a:	da00      	bge.n	800152e <GFX_WriteLine+0x9a>
 800152c:	3301      	adds	r3, #1
 800152e:	105b      	asrs	r3, r3, #1
 8001530:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    int16_t ystep;

	    if (y_start < y_end) {
 8001532:	68ba      	ldr	r2, [r7, #8]
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	429a      	cmp	r2, r3
 8001538:	da02      	bge.n	8001540 <GFX_WriteLine+0xac>
	        ystep = 1;
 800153a:	2301      	movs	r3, #1
 800153c:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800153e:	e030      	b.n	80015a2 <GFX_WriteLine+0x10e>
	    } else {
	        ystep = -1;
 8001540:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001544:	85bb      	strh	r3, [r7, #44]	; 0x2c
	    }

	    for (; x_start<=x_end; x_start++) {
 8001546:	e02c      	b.n	80015a2 <GFX_WriteLine+0x10e>
	        if (steep) {
 8001548:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 800154c:	2b00      	cmp	r3, #0
 800154e:	d009      	beq.n	8001564 <GFX_WriteLine+0xd0>
	        	GFX_DrawPixel(y_start, x_start, color);
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	b21b      	sxth	r3, r3
 8001554:	68fa      	ldr	r2, [r7, #12]
 8001556:	b211      	sxth	r1, r2
 8001558:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800155c:	4618      	mov	r0, r3
 800155e:	f000 f8f3 	bl	8001748 <SSD1306_DrawPixel>
 8001562:	e008      	b.n	8001576 <GFX_WriteLine+0xe2>
	        } else {
	        	GFX_DrawPixel(x_start, y_start, color);
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	b21b      	sxth	r3, r3
 8001568:	68ba      	ldr	r2, [r7, #8]
 800156a:	b211      	sxth	r1, r2
 800156c:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8001570:	4618      	mov	r0, r3
 8001572:	f000 f8e9 	bl	8001748 <SSD1306_DrawPixel>
	        }
	        err -= dy;
 8001576:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8001578:	8abb      	ldrh	r3, [r7, #20]
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	b29b      	uxth	r3, r3
 800157e:	85fb      	strh	r3, [r7, #46]	; 0x2e
	        if (err < 0) {
 8001580:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001584:	2b00      	cmp	r3, #0
 8001586:	da09      	bge.n	800159c <GFX_WriteLine+0x108>
	            y_start += ystep;
 8001588:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800158c:	68ba      	ldr	r2, [r7, #8]
 800158e:	4413      	add	r3, r2
 8001590:	60bb      	str	r3, [r7, #8]
	            err += dx;
 8001592:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8001594:	8afb      	ldrh	r3, [r7, #22]
 8001596:	4413      	add	r3, r2
 8001598:	b29b      	uxth	r3, r3
 800159a:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    for (; x_start<=x_end; x_start++) {
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	3301      	adds	r3, #1
 80015a0:	60fb      	str	r3, [r7, #12]
 80015a2:	68fa      	ldr	r2, [r7, #12]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	429a      	cmp	r2, r3
 80015a8:	ddce      	ble.n	8001548 <GFX_WriteLine+0xb4>
	        }
	    }
}
 80015aa:	bf00      	nop
 80015ac:	bf00      	nop
 80015ae:	3730      	adds	r7, #48	; 0x30
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}

080015b4 <GFX_DrawFastVLine>:

void GFX_DrawFastVLine(int x_start, int y_start, int h, uint8_t color)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b086      	sub	sp, #24
 80015b8:	af02      	add	r7, sp, #8
 80015ba:	60f8      	str	r0, [r7, #12]
 80015bc:	60b9      	str	r1, [r7, #8]
 80015be:	607a      	str	r2, [r7, #4]
 80015c0:	70fb      	strb	r3, [r7, #3]
	GFX_WriteLine(x_start, y_start, x_start, y_start+h-1, color);
 80015c2:	68ba      	ldr	r2, [r7, #8]
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	4413      	add	r3, r2
 80015c8:	1e5a      	subs	r2, r3, #1
 80015ca:	78fb      	ldrb	r3, [r7, #3]
 80015cc:	9300      	str	r3, [sp, #0]
 80015ce:	4613      	mov	r3, r2
 80015d0:	68fa      	ldr	r2, [r7, #12]
 80015d2:	68b9      	ldr	r1, [r7, #8]
 80015d4:	68f8      	ldr	r0, [r7, #12]
 80015d6:	f7ff ff5d 	bl	8001494 <GFX_WriteLine>
}
 80015da:	bf00      	nop
 80015dc:	3710      	adds	r7, #16
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <GFX_DrawFastHLine>:

void GFX_DrawFastHLine(int x_start, int y_start, int w, uint8_t color)
{
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b086      	sub	sp, #24
 80015e6:	af02      	add	r7, sp, #8
 80015e8:	60f8      	str	r0, [r7, #12]
 80015ea:	60b9      	str	r1, [r7, #8]
 80015ec:	607a      	str	r2, [r7, #4]
 80015ee:	70fb      	strb	r3, [r7, #3]
	GFX_WriteLine(x_start, y_start, x_start+w-1, y_start, color);
 80015f0:	68fa      	ldr	r2, [r7, #12]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4413      	add	r3, r2
 80015f6:	1e5a      	subs	r2, r3, #1
 80015f8:	78fb      	ldrb	r3, [r7, #3]
 80015fa:	9300      	str	r3, [sp, #0]
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	68b9      	ldr	r1, [r7, #8]
 8001600:	68f8      	ldr	r0, [r7, #12]
 8001602:	f7ff ff47 	bl	8001494 <GFX_WriteLine>
}
 8001606:	bf00      	nop
 8001608:	3710      	adds	r7, #16
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}

0800160e <GFX_DrawLine>:

void GFX_DrawLine(int x_start, int y_start, int x_end, int y_end, uint8_t color)
{
 800160e:	b580      	push	{r7, lr}
 8001610:	b088      	sub	sp, #32
 8001612:	af02      	add	r7, sp, #8
 8001614:	60f8      	str	r0, [r7, #12]
 8001616:	60b9      	str	r1, [r7, #8]
 8001618:	607a      	str	r2, [r7, #4]
 800161a:	603b      	str	r3, [r7, #0]
	if(x_start == x_end){
 800161c:	68fa      	ldr	r2, [r7, #12]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	429a      	cmp	r2, r3
 8001622:	d114      	bne.n	800164e <GFX_DrawLine+0x40>
	        if(y_start > y_end) _swap_int(y_start, y_end);
 8001624:	68ba      	ldr	r2, [r7, #8]
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	429a      	cmp	r2, r3
 800162a:	dd05      	ble.n	8001638 <GFX_DrawLine+0x2a>
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	613b      	str	r3, [r7, #16]
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	60bb      	str	r3, [r7, #8]
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	603b      	str	r3, [r7, #0]
	        GFX_DrawFastVLine(x_start, y_start, y_end - y_start + 1, color);
 8001638:	683a      	ldr	r2, [r7, #0]
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	1ad3      	subs	r3, r2, r3
 800163e:	1c5a      	adds	r2, r3, #1
 8001640:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001644:	68b9      	ldr	r1, [r7, #8]
 8001646:	68f8      	ldr	r0, [r7, #12]
 8001648:	f7ff ffb4 	bl	80015b4 <GFX_DrawFastVLine>
	        GFX_DrawFastHLine(x_start, y_start, x_end - x_start + 1, color);
	    } else {

	    	GFX_WriteLine(x_start, y_start, x_end, y_end, color);
	    }
}
 800164c:	e021      	b.n	8001692 <GFX_DrawLine+0x84>
	    } else if(y_start == y_end){
 800164e:	68ba      	ldr	r2, [r7, #8]
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	429a      	cmp	r2, r3
 8001654:	d114      	bne.n	8001680 <GFX_DrawLine+0x72>
	        if(x_start > x_end) _swap_int(x_start, x_end);
 8001656:	68fa      	ldr	r2, [r7, #12]
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	429a      	cmp	r2, r3
 800165c:	dd05      	ble.n	800166a <GFX_DrawLine+0x5c>
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	617b      	str	r3, [r7, #20]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	60fb      	str	r3, [r7, #12]
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	607b      	str	r3, [r7, #4]
	        GFX_DrawFastHLine(x_start, y_start, x_end - x_start + 1, color);
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	1ad3      	subs	r3, r2, r3
 8001670:	1c5a      	adds	r2, r3, #1
 8001672:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001676:	68b9      	ldr	r1, [r7, #8]
 8001678:	68f8      	ldr	r0, [r7, #12]
 800167a:	f7ff ffb2 	bl	80015e2 <GFX_DrawFastHLine>
}
 800167e:	e008      	b.n	8001692 <GFX_DrawLine+0x84>
	    	GFX_WriteLine(x_start, y_start, x_end, y_end, color);
 8001680:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001684:	9300      	str	r3, [sp, #0]
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	687a      	ldr	r2, [r7, #4]
 800168a:	68b9      	ldr	r1, [r7, #8]
 800168c:	68f8      	ldr	r0, [r7, #12]
 800168e:	f7ff ff01 	bl	8001494 <GFX_WriteLine>
}
 8001692:	bf00      	nop
 8001694:	3718      	adds	r7, #24
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}

0800169a <GFX_DrawFillRectangle>:

}
#endif
#if USING_FILL_RECTANGLE == 1
void GFX_DrawFillRectangle(int x, int y, uint16_t w, uint16_t h, uint8_t color)
{
 800169a:	b580      	push	{r7, lr}
 800169c:	b086      	sub	sp, #24
 800169e:	af00      	add	r7, sp, #0
 80016a0:	60f8      	str	r0, [r7, #12]
 80016a2:	60b9      	str	r1, [r7, #8]
 80016a4:	4611      	mov	r1, r2
 80016a6:	461a      	mov	r2, r3
 80016a8:	460b      	mov	r3, r1
 80016aa:	80fb      	strh	r3, [r7, #6]
 80016ac:	4613      	mov	r3, r2
 80016ae:	80bb      	strh	r3, [r7, #4]
    for (int i=x; i<x+w; i++) {
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	617b      	str	r3, [r7, #20]
 80016b4:	e009      	b.n	80016ca <GFX_DrawFillRectangle+0x30>
    	GFX_DrawFastVLine(i, y, h, color);
 80016b6:	88ba      	ldrh	r2, [r7, #4]
 80016b8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016bc:	68b9      	ldr	r1, [r7, #8]
 80016be:	6978      	ldr	r0, [r7, #20]
 80016c0:	f7ff ff78 	bl	80015b4 <GFX_DrawFastVLine>
    for (int i=x; i<x+w; i++) {
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	3301      	adds	r3, #1
 80016c8:	617b      	str	r3, [r7, #20]
 80016ca:	88fa      	ldrh	r2, [r7, #6]
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	4413      	add	r3, r2
 80016d0:	697a      	ldr	r2, [r7, #20]
 80016d2:	429a      	cmp	r2, r3
 80016d4:	dbef      	blt.n	80016b6 <GFX_DrawFillRectangle+0x1c>
    }

}
 80016d6:	bf00      	nop
 80016d8:	bf00      	nop
 80016da:	3718      	adds	r7, #24
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}

080016e0 <SSD1306_Command>:
I2C_HandleTypeDef *oled_i2c;

static uint8_t buffer[SSD1306_BUFFER_SIZE];

void SSD1306_Command(uint8_t Command)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af04      	add	r7, sp, #16
 80016e6:	4603      	mov	r3, r0
 80016e8:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(oled_i2c, (SSD1306_ADDRESS<<1), 0x00, 1, &Command, 1, SSD1306_TIMEOUT);
 80016ea:	4b09      	ldr	r3, [pc, #36]	; (8001710 <SSD1306_Command+0x30>)
 80016ec:	6818      	ldr	r0, [r3, #0]
 80016ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016f2:	9302      	str	r3, [sp, #8]
 80016f4:	2301      	movs	r3, #1
 80016f6:	9301      	str	r3, [sp, #4]
 80016f8:	1dfb      	adds	r3, r7, #7
 80016fa:	9300      	str	r3, [sp, #0]
 80016fc:	2301      	movs	r3, #1
 80016fe:	2200      	movs	r2, #0
 8001700:	2178      	movs	r1, #120	; 0x78
 8001702:	f004 fc23 	bl	8005f4c <HAL_I2C_Mem_Write>
}
 8001706:	bf00      	nop
 8001708:	3708      	adds	r7, #8
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	20000098 	.word	0x20000098

08001714 <SSD1306_Data>:

void SSD1306_Data(uint8_t *Data, uint16_t Size)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b086      	sub	sp, #24
 8001718:	af04      	add	r7, sp, #16
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	460b      	mov	r3, r1
 800171e:	807b      	strh	r3, [r7, #2]
	HAL_I2C_Mem_Write(oled_i2c, (SSD1306_ADDRESS<<1), 0x40, 1, Data, Size, SSD1306_TIMEOUT);
 8001720:	4b08      	ldr	r3, [pc, #32]	; (8001744 <SSD1306_Data+0x30>)
 8001722:	6818      	ldr	r0, [r3, #0]
 8001724:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001728:	9302      	str	r3, [sp, #8]
 800172a:	887b      	ldrh	r3, [r7, #2]
 800172c:	9301      	str	r3, [sp, #4]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	9300      	str	r3, [sp, #0]
 8001732:	2301      	movs	r3, #1
 8001734:	2240      	movs	r2, #64	; 0x40
 8001736:	2178      	movs	r1, #120	; 0x78
 8001738:	f004 fc08 	bl	8005f4c <HAL_I2C_Mem_Write>
}
 800173c:	bf00      	nop
 800173e:	3708      	adds	r7, #8
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}
 8001744:	20000098 	.word	0x20000098

08001748 <SSD1306_DrawPixel>:
//
// Functions
//

void SSD1306_DrawPixel(int16_t x, int16_t y, uint8_t Color)
{
 8001748:	b480      	push	{r7}
 800174a:	b083      	sub	sp, #12
 800174c:	af00      	add	r7, sp, #0
 800174e:	4603      	mov	r3, r0
 8001750:	80fb      	strh	r3, [r7, #6]
 8001752:	460b      	mov	r3, r1
 8001754:	80bb      	strh	r3, [r7, #4]
 8001756:	4613      	mov	r3, r2
 8001758:	70fb      	strb	r3, [r7, #3]
	if((x < 0) || (x >= SSD1306_LCDWIDTH) || (y < 0) || (y >= SSD1306_LCDHEIGHT))
 800175a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800175e:	2b00      	cmp	r3, #0
 8001760:	db79      	blt.n	8001856 <SSD1306_DrawPixel+0x10e>
 8001762:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001766:	2b7f      	cmp	r3, #127	; 0x7f
 8001768:	dc75      	bgt.n	8001856 <SSD1306_DrawPixel+0x10e>
 800176a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800176e:	2b00      	cmp	r3, #0
 8001770:	db71      	blt.n	8001856 <SSD1306_DrawPixel+0x10e>
 8001772:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001776:	2b3f      	cmp	r3, #63	; 0x3f
 8001778:	dc6d      	bgt.n	8001856 <SSD1306_DrawPixel+0x10e>
	  return;

    switch(Color)
 800177a:	78fb      	ldrb	r3, [r7, #3]
 800177c:	2b02      	cmp	r3, #2
 800177e:	d049      	beq.n	8001814 <SSD1306_DrawPixel+0xcc>
 8001780:	2b02      	cmp	r3, #2
 8001782:	dc69      	bgt.n	8001858 <SSD1306_DrawPixel+0x110>
 8001784:	2b00      	cmp	r3, #0
 8001786:	d022      	beq.n	80017ce <SSD1306_DrawPixel+0x86>
 8001788:	2b01      	cmp	r3, #1
 800178a:	d165      	bne.n	8001858 <SSD1306_DrawPixel+0x110>
    {
    case SSD1306_WHITE:
      buffer[x + (y / 8) * SSD1306_LCDWIDTH] |= (1 << (y & 7));
 800178c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001790:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001794:	2b00      	cmp	r3, #0
 8001796:	da00      	bge.n	800179a <SSD1306_DrawPixel+0x52>
 8001798:	3307      	adds	r3, #7
 800179a:	10db      	asrs	r3, r3, #3
 800179c:	b218      	sxth	r0, r3
 800179e:	4603      	mov	r3, r0
 80017a0:	01db      	lsls	r3, r3, #7
 80017a2:	4413      	add	r3, r2
 80017a4:	4a2f      	ldr	r2, [pc, #188]	; (8001864 <SSD1306_DrawPixel+0x11c>)
 80017a6:	5cd3      	ldrb	r3, [r2, r3]
 80017a8:	b25a      	sxtb	r2, r3
 80017aa:	88bb      	ldrh	r3, [r7, #4]
 80017ac:	f003 0307 	and.w	r3, r3, #7
 80017b0:	2101      	movs	r1, #1
 80017b2:	fa01 f303 	lsl.w	r3, r1, r3
 80017b6:	b25b      	sxtb	r3, r3
 80017b8:	4313      	orrs	r3, r2
 80017ba:	b259      	sxtb	r1, r3
 80017bc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80017c0:	4603      	mov	r3, r0
 80017c2:	01db      	lsls	r3, r3, #7
 80017c4:	4413      	add	r3, r2
 80017c6:	b2c9      	uxtb	r1, r1
 80017c8:	4a26      	ldr	r2, [pc, #152]	; (8001864 <SSD1306_DrawPixel+0x11c>)
 80017ca:	54d1      	strb	r1, [r2, r3]
      break;
 80017cc:	e044      	b.n	8001858 <SSD1306_DrawPixel+0x110>
    case SSD1306_BLACK:
      buffer[x + (y / 8) * SSD1306_LCDWIDTH] &= ~(1 << (y & 7));
 80017ce:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80017d2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	da00      	bge.n	80017dc <SSD1306_DrawPixel+0x94>
 80017da:	3307      	adds	r3, #7
 80017dc:	10db      	asrs	r3, r3, #3
 80017de:	b218      	sxth	r0, r3
 80017e0:	4603      	mov	r3, r0
 80017e2:	01db      	lsls	r3, r3, #7
 80017e4:	4413      	add	r3, r2
 80017e6:	4a1f      	ldr	r2, [pc, #124]	; (8001864 <SSD1306_DrawPixel+0x11c>)
 80017e8:	5cd3      	ldrb	r3, [r2, r3]
 80017ea:	b25a      	sxtb	r2, r3
 80017ec:	88bb      	ldrh	r3, [r7, #4]
 80017ee:	f003 0307 	and.w	r3, r3, #7
 80017f2:	2101      	movs	r1, #1
 80017f4:	fa01 f303 	lsl.w	r3, r1, r3
 80017f8:	b25b      	sxtb	r3, r3
 80017fa:	43db      	mvns	r3, r3
 80017fc:	b25b      	sxtb	r3, r3
 80017fe:	4013      	ands	r3, r2
 8001800:	b259      	sxtb	r1, r3
 8001802:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001806:	4603      	mov	r3, r0
 8001808:	01db      	lsls	r3, r3, #7
 800180a:	4413      	add	r3, r2
 800180c:	b2c9      	uxtb	r1, r1
 800180e:	4a15      	ldr	r2, [pc, #84]	; (8001864 <SSD1306_DrawPixel+0x11c>)
 8001810:	54d1      	strb	r1, [r2, r3]
      break;
 8001812:	e021      	b.n	8001858 <SSD1306_DrawPixel+0x110>
    case SSD1306_INVERSE:
      buffer[x + (y / 8) * SSD1306_LCDWIDTH] ^= (1 << (y & 7));
 8001814:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001818:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800181c:	2b00      	cmp	r3, #0
 800181e:	da00      	bge.n	8001822 <SSD1306_DrawPixel+0xda>
 8001820:	3307      	adds	r3, #7
 8001822:	10db      	asrs	r3, r3, #3
 8001824:	b218      	sxth	r0, r3
 8001826:	4603      	mov	r3, r0
 8001828:	01db      	lsls	r3, r3, #7
 800182a:	4413      	add	r3, r2
 800182c:	4a0d      	ldr	r2, [pc, #52]	; (8001864 <SSD1306_DrawPixel+0x11c>)
 800182e:	5cd3      	ldrb	r3, [r2, r3]
 8001830:	b25a      	sxtb	r2, r3
 8001832:	88bb      	ldrh	r3, [r7, #4]
 8001834:	f003 0307 	and.w	r3, r3, #7
 8001838:	2101      	movs	r1, #1
 800183a:	fa01 f303 	lsl.w	r3, r1, r3
 800183e:	b25b      	sxtb	r3, r3
 8001840:	4053      	eors	r3, r2
 8001842:	b259      	sxtb	r1, r3
 8001844:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001848:	4603      	mov	r3, r0
 800184a:	01db      	lsls	r3, r3, #7
 800184c:	4413      	add	r3, r2
 800184e:	b2c9      	uxtb	r1, r1
 8001850:	4a04      	ldr	r2, [pc, #16]	; (8001864 <SSD1306_DrawPixel+0x11c>)
 8001852:	54d1      	strb	r1, [r2, r3]
      break;
 8001854:	e000      	b.n	8001858 <SSD1306_DrawPixel+0x110>
	  return;
 8001856:	bf00      	nop
    }
}
 8001858:	370c      	adds	r7, #12
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
 8001862:	bf00      	nop
 8001864:	2000009c 	.word	0x2000009c

08001868 <SSD1306_Clear>:

void SSD1306_Clear(uint8_t Color)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	4603      	mov	r3, r0
 8001870:	71fb      	strb	r3, [r7, #7]
	switch(Color)
 8001872:	79fb      	ldrb	r3, [r7, #7]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d008      	beq.n	800188a <SSD1306_Clear+0x22>
 8001878:	2b01      	cmp	r3, #1
 800187a:	d10d      	bne.n	8001898 <SSD1306_Clear+0x30>
	{
	case WHITE:
		memset(buffer, 0xFF, SSD1306_BUFFER_SIZE);
 800187c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001880:	21ff      	movs	r1, #255	; 0xff
 8001882:	4807      	ldr	r0, [pc, #28]	; (80018a0 <SSD1306_Clear+0x38>)
 8001884:	f00d f820 	bl	800e8c8 <memset>
		break;
 8001888:	e006      	b.n	8001898 <SSD1306_Clear+0x30>

	case BLACK:
		memset(buffer, 0x00, SSD1306_BUFFER_SIZE);
 800188a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800188e:	2100      	movs	r1, #0
 8001890:	4803      	ldr	r0, [pc, #12]	; (80018a0 <SSD1306_Clear+0x38>)
 8001892:	f00d f819 	bl	800e8c8 <memset>
		break;
 8001896:	bf00      	nop
	}
}
 8001898:	bf00      	nop
 800189a:	3708      	adds	r7, #8
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	2000009c 	.word	0x2000009c

080018a4 <SSD1306_Display>:

void SSD1306_Display(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
#ifndef SSD1306_USE_FREERTOS
	SSD1306_Command(SSD1306_PAGEADDR);
 80018a8:	2022      	movs	r0, #34	; 0x22
 80018aa:	f7ff ff19 	bl	80016e0 <SSD1306_Command>
	SSD1306_Command(0);                      // Page start address
 80018ae:	2000      	movs	r0, #0
 80018b0:	f7ff ff16 	bl	80016e0 <SSD1306_Command>
	SSD1306_Command(0xFF);                   // Page end (not really, but works here)
 80018b4:	20ff      	movs	r0, #255	; 0xff
 80018b6:	f7ff ff13 	bl	80016e0 <SSD1306_Command>
	SSD1306_Command(SSD1306_COLUMNADDR);
 80018ba:	2021      	movs	r0, #33	; 0x21
 80018bc:	f7ff ff10 	bl	80016e0 <SSD1306_Command>
	SSD1306_Command(0); // Column start address
 80018c0:	2000      	movs	r0, #0
 80018c2:	f7ff ff0d 	bl	80016e0 <SSD1306_Command>
	SSD1306_Command(SSD1306_LCDWIDTH - 1); // Column end address
 80018c6:	207f      	movs	r0, #127	; 0x7f
 80018c8:	f7ff ff0a 	bl	80016e0 <SSD1306_Command>

	SSD1306_Data(buffer, SSD1306_BUFFER_SIZE);
 80018cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018d0:	4802      	ldr	r0, [pc, #8]	; (80018dc <SSD1306_Display+0x38>)
 80018d2:	f7ff ff1f 	bl	8001714 <SSD1306_Data>
		osMutexRelease(MutexI2C4Handle);

		osThreadYield();
	}
#endif
}
 80018d6:	bf00      	nop
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	2000009c 	.word	0x2000009c

080018e0 <SSD1306_Init>:

void SSD1306_Init(I2C_HandleTypeDef *i2c)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
	oled_i2c = i2c;
 80018e8:	4a28      	ldr	r2, [pc, #160]	; (800198c <SSD1306_Init+0xac>)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6013      	str	r3, [r2, #0]

	SSD1306_Command(SSD1306_DISPLAYOFF);
 80018ee:	20ae      	movs	r0, #174	; 0xae
 80018f0:	f7ff fef6 	bl	80016e0 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETDISPLAYCLOCKDIV);
 80018f4:	20d5      	movs	r0, #213	; 0xd5
 80018f6:	f7ff fef3 	bl	80016e0 <SSD1306_Command>
	SSD1306_Command(0x80);
 80018fa:	2080      	movs	r0, #128	; 0x80
 80018fc:	f7ff fef0 	bl	80016e0 <SSD1306_Command>

	SSD1306_Command(SSD1306_LCDHEIGHT - 1);
 8001900:	203f      	movs	r0, #63	; 0x3f
 8001902:	f7ff feed 	bl	80016e0 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETDISPLAYOFFSET);
 8001906:	20d3      	movs	r0, #211	; 0xd3
 8001908:	f7ff feea 	bl	80016e0 <SSD1306_Command>
	SSD1306_Command(0x00);
 800190c:	2000      	movs	r0, #0
 800190e:	f7ff fee7 	bl	80016e0 <SSD1306_Command>
	SSD1306_Command(SSD1306_SETSTARTLINE);
 8001912:	2040      	movs	r0, #64	; 0x40
 8001914:	f7ff fee4 	bl	80016e0 <SSD1306_Command>

	SSD1306_Command(SSD1306_CHARGEPUMP);
 8001918:	208d      	movs	r0, #141	; 0x8d
 800191a:	f7ff fee1 	bl	80016e0 <SSD1306_Command>
	SSD1306_Command(0x14);
 800191e:	2014      	movs	r0, #20
 8001920:	f7ff fede 	bl	80016e0 <SSD1306_Command>

	SSD1306_Command(SSD1306_MEMORYMODE); // 0x20
 8001924:	2020      	movs	r0, #32
 8001926:	f7ff fedb 	bl	80016e0 <SSD1306_Command>
	SSD1306_Command(0x00); // 0x0 act like ks0108
 800192a:	2000      	movs	r0, #0
 800192c:	f7ff fed8 	bl	80016e0 <SSD1306_Command>
	SSD1306_Command(SSD1306_SEGREMAP | 0x1);
 8001930:	20a1      	movs	r0, #161	; 0xa1
 8001932:	f7ff fed5 	bl	80016e0 <SSD1306_Command>
	SSD1306_Command(SSD1306_COMSCANDEC);
 8001936:	20c8      	movs	r0, #200	; 0xc8
 8001938:	f7ff fed2 	bl	80016e0 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETCOMPINS);
 800193c:	20da      	movs	r0, #218	; 0xda
 800193e:	f7ff fecf 	bl	80016e0 <SSD1306_Command>
	SSD1306_Command(0x12);
 8001942:	2012      	movs	r0, #18
 8001944:	f7ff fecc 	bl	80016e0 <SSD1306_Command>
	SSD1306_Command(SSD1306_SETCONTRAST);
 8001948:	2081      	movs	r0, #129	; 0x81
 800194a:	f7ff fec9 	bl	80016e0 <SSD1306_Command>
	SSD1306_Command(0xFF);
 800194e:	20ff      	movs	r0, #255	; 0xff
 8001950:	f7ff fec6 	bl	80016e0 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETPRECHARGE); // 0xd9
 8001954:	20d9      	movs	r0, #217	; 0xd9
 8001956:	f7ff fec3 	bl	80016e0 <SSD1306_Command>
	SSD1306_Command(0xF1);
 800195a:	20f1      	movs	r0, #241	; 0xf1
 800195c:	f7ff fec0 	bl	80016e0 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETVCOMDETECT); // 0xDB
 8001960:	20db      	movs	r0, #219	; 0xdb
 8001962:	f7ff febd 	bl	80016e0 <SSD1306_Command>
	SSD1306_Command(0x40);
 8001966:	2040      	movs	r0, #64	; 0x40
 8001968:	f7ff feba 	bl	80016e0 <SSD1306_Command>
	SSD1306_Command(SSD1306_DISPLAYALLON_RESUME); // 0xA4
 800196c:	20a4      	movs	r0, #164	; 0xa4
 800196e:	f7ff feb7 	bl	80016e0 <SSD1306_Command>
	SSD1306_Command(SSD1306_NORMALDISPLAY);       // 0xA6
 8001972:	20a6      	movs	r0, #166	; 0xa6
 8001974:	f7ff feb4 	bl	80016e0 <SSD1306_Command>
	SSD1306_Command(SSD1306_DEACTIVATE_SCROLL);
 8001978:	202e      	movs	r0, #46	; 0x2e
 800197a:	f7ff feb1 	bl	80016e0 <SSD1306_Command>

	SSD1306_Command(SSD1306_DISPLAYON); // Main screen turn on
 800197e:	20af      	movs	r0, #175	; 0xaf
 8001980:	f7ff feae 	bl	80016e0 <SSD1306_Command>
}
 8001984:	bf00      	nop
 8001986:	3708      	adds	r7, #8
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	20000098 	.word	0x20000098

08001990 <writeReg>:
 */
#include "VL6180X.h"
//
// Write to register functions
//
void writeReg(VL6180X_* VL6180x,uint16_t reg, uint8_t value){
 8001990:	b580      	push	{r7, lr}
 8001992:	b086      	sub	sp, #24
 8001994:	af04      	add	r7, sp, #16
 8001996:	6078      	str	r0, [r7, #4]
 8001998:	460b      	mov	r3, r1
 800199a:	807b      	strh	r3, [r7, #2]
 800199c:	4613      	mov	r3, r2
 800199e:	707b      	strb	r3, [r7, #1]
	VL6180x->last_status = HAL_I2C_Mem_Write(VL6180x->i2cHandle, (VL6180x->address)<<1, reg, 2, &value, 1, 1000);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6818      	ldr	r0, [r3, #0]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	791b      	ldrb	r3, [r3, #4]
 80019a8:	b29b      	uxth	r3, r3
 80019aa:	005b      	lsls	r3, r3, #1
 80019ac:	b299      	uxth	r1, r3
 80019ae:	887a      	ldrh	r2, [r7, #2]
 80019b0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019b4:	9302      	str	r3, [sp, #8]
 80019b6:	2301      	movs	r3, #1
 80019b8:	9301      	str	r3, [sp, #4]
 80019ba:	1c7b      	adds	r3, r7, #1
 80019bc:	9300      	str	r3, [sp, #0]
 80019be:	2302      	movs	r3, #2
 80019c0:	f004 fac4 	bl	8005f4c <HAL_I2C_Mem_Write>
 80019c4:	4603      	mov	r3, r0
 80019c6:	461a      	mov	r2, r3
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	729a      	strb	r2, [r3, #10]
}
 80019cc:	bf00      	nop
 80019ce:	3708      	adds	r7, #8
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <writeReg16Bit>:

void writeReg16Bit(VL6180X_* VL6180x, uint16_t reg, uint16_t value){
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b088      	sub	sp, #32
 80019d8:	af04      	add	r7, sp, #16
 80019da:	6078      	str	r0, [r7, #4]
 80019dc:	460b      	mov	r3, r1
 80019de:	807b      	strh	r3, [r7, #2]
 80019e0:	4613      	mov	r3, r2
 80019e2:	803b      	strh	r3, [r7, #0]
	uint8_t partA = (uint8_t)((value & 0xFF00) >> 8);
 80019e4:	883b      	ldrh	r3, [r7, #0]
 80019e6:	0a1b      	lsrs	r3, r3, #8
 80019e8:	b29b      	uxth	r3, r3
 80019ea:	73fb      	strb	r3, [r7, #15]
	uint8_t partB = (uint8_t)(value & 0x00FF);
 80019ec:	883b      	ldrh	r3, [r7, #0]
 80019ee:	73bb      	strb	r3, [r7, #14]
	uint8_t m[]= {partA,partB};
 80019f0:	7bfb      	ldrb	r3, [r7, #15]
 80019f2:	733b      	strb	r3, [r7, #12]
 80019f4:	7bbb      	ldrb	r3, [r7, #14]
 80019f6:	737b      	strb	r3, [r7, #13]
	VL6180x->last_status = HAL_I2C_Mem_Write(VL6180x->i2cHandle, (VL6180x->address)<<1, reg, 2, m, 2, 1000);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6818      	ldr	r0, [r3, #0]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	791b      	ldrb	r3, [r3, #4]
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	b299      	uxth	r1, r3
 8001a06:	887a      	ldrh	r2, [r7, #2]
 8001a08:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a0c:	9302      	str	r3, [sp, #8]
 8001a0e:	2302      	movs	r3, #2
 8001a10:	9301      	str	r3, [sp, #4]
 8001a12:	f107 030c 	add.w	r3, r7, #12
 8001a16:	9300      	str	r3, [sp, #0]
 8001a18:	2302      	movs	r3, #2
 8001a1a:	f004 fa97 	bl	8005f4c <HAL_I2C_Mem_Write>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	461a      	mov	r2, r3
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	729a      	strb	r2, [r3, #10]
}
 8001a26:	bf00      	nop
 8001a28:	3710      	adds	r7, #16
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}

08001a2e <readReg>:
//
// Read from register functions
//
uint8_t readReg(VL6180X_* VL6180x, uint16_t reg){
 8001a2e:	b580      	push	{r7, lr}
 8001a30:	b088      	sub	sp, #32
 8001a32:	af04      	add	r7, sp, #16
 8001a34:	6078      	str	r0, [r7, #4]
 8001a36:	460b      	mov	r3, r1
 8001a38:	807b      	strh	r3, [r7, #2]
	uint8_t value;
	VL6180x->last_status = HAL_I2C_Mem_Read(VL6180x->i2cHandle, (VL6180x->address)<<1, reg, 2, &value, 1, 1000);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6818      	ldr	r0, [r3, #0]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	791b      	ldrb	r3, [r3, #4]
 8001a42:	b29b      	uxth	r3, r3
 8001a44:	005b      	lsls	r3, r3, #1
 8001a46:	b299      	uxth	r1, r3
 8001a48:	887a      	ldrh	r2, [r7, #2]
 8001a4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a4e:	9302      	str	r3, [sp, #8]
 8001a50:	2301      	movs	r3, #1
 8001a52:	9301      	str	r3, [sp, #4]
 8001a54:	f107 030f 	add.w	r3, r7, #15
 8001a58:	9300      	str	r3, [sp, #0]
 8001a5a:	2302      	movs	r3, #2
 8001a5c:	f004 fb8a 	bl	8006174 <HAL_I2C_Mem_Read>
 8001a60:	4603      	mov	r3, r0
 8001a62:	461a      	mov	r2, r3
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	729a      	strb	r2, [r3, #10]
	return value;
 8001a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3710      	adds	r7, #16
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <readReg16Bit>:

uint16_t readReg16Bit(VL6180X_* VL6180x, uint16_t reg){
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b088      	sub	sp, #32
 8001a76:	af04      	add	r7, sp, #16
 8001a78:	6078      	str	r0, [r7, #4]
 8001a7a:	460b      	mov	r3, r1
 8001a7c:	807b      	strh	r3, [r7, #2]
	uint8_t value[2]={0};
 8001a7e:	2300      	movs	r3, #0
 8001a80:	81bb      	strh	r3, [r7, #12]
	VL6180x->last_status = HAL_I2C_Mem_Read(VL6180x->i2cHandle, (VL6180x->address)<<1, reg, 2, value, 2, 1000);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6818      	ldr	r0, [r3, #0]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	791b      	ldrb	r3, [r3, #4]
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	005b      	lsls	r3, r3, #1
 8001a8e:	b299      	uxth	r1, r3
 8001a90:	887a      	ldrh	r2, [r7, #2]
 8001a92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a96:	9302      	str	r3, [sp, #8]
 8001a98:	2302      	movs	r3, #2
 8001a9a:	9301      	str	r3, [sp, #4]
 8001a9c:	f107 030c 	add.w	r3, r7, #12
 8001aa0:	9300      	str	r3, [sp, #0]
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	f004 fb66 	bl	8006174 <HAL_I2C_Mem_Read>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	461a      	mov	r2, r3
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	729a      	strb	r2, [r3, #10]
	uint16_t value_ = ((uint16_t)value[1]<<8)|value[0];
 8001ab0:	7b7b      	ldrb	r3, [r7, #13]
 8001ab2:	021b      	lsls	r3, r3, #8
 8001ab4:	b21a      	sxth	r2, r3
 8001ab6:	7b3b      	ldrb	r3, [r7, #12]
 8001ab8:	b21b      	sxth	r3, r3
 8001aba:	4313      	orrs	r3, r2
 8001abc:	b21b      	sxth	r3, r3
 8001abe:	81fb      	strh	r3, [r7, #14]
	return value_;
 8001ac0:	89fb      	ldrh	r3, [r7, #14]
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3710      	adds	r7, #16
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <VL6180X_Init>:

void VL6180X_Init(VL6180X_* VL6180x, I2C_HandleTypeDef* i2cHandle){
 8001aca:	b580      	push	{r7, lr}
 8001acc:	b084      	sub	sp, #16
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
 8001ad2:	6039      	str	r1, [r7, #0]
// Sensor initialization.
// @param VL6180x: Pointer to structure.
// @param i2cHandle: I2C handle.
// @return: none
//
	VL6180x->i2cHandle = i2cHandle;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	683a      	ldr	r2, [r7, #0]
 8001ad8:	601a      	str	r2, [r3, #0]
	VL6180x->address = ADDRESS_DEFAULT_VL6180X;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2229      	movs	r2, #41	; 0x29
 8001ade:	711a      	strb	r2, [r3, #4]
	VL6180x->scaling = 0;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	715a      	strb	r2, [r3, #5]
	VL6180x->ptp_offset = 0;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2200      	movs	r2, #0
 8001aea:	719a      	strb	r2, [r3, #6]
	VL6180x->io_timeout = 500;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001af2:	811a      	strh	r2, [r3, #8]
	VL6180x->did_timeout = FALSE;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2200      	movs	r2, #0
 8001af8:	72da      	strb	r2, [r3, #11]
	VL6180x->ptp_offset = readReg(VL6180x, SYSRANGE__PART_TO_PART_RANGE_OFFSET);
 8001afa:	2124      	movs	r1, #36	; 0x24
 8001afc:	6878      	ldr	r0, [r7, #4]
 8001afe:	f7ff ff96 	bl	8001a2e <readReg>
 8001b02:	4603      	mov	r3, r0
 8001b04:	461a      	mov	r2, r3
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	719a      	strb	r2, [r3, #6]
	if(readReg(VL6180x, SYSTEM__FRESH_OUT_OF_RESET) == 1){
 8001b0a:	2116      	movs	r1, #22
 8001b0c:	6878      	ldr	r0, [r7, #4]
 8001b0e:	f7ff ff8e 	bl	8001a2e <readReg>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b01      	cmp	r3, #1
 8001b16:	f040 80a9 	bne.w	8001c6c <VL6180X_Init+0x1a2>
		VL6180x->scaling = 1;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	715a      	strb	r2, [r3, #5]
		writeReg(VL6180x,0x207, 0x01);
 8001b20:	2201      	movs	r2, #1
 8001b22:	f240 2107 	movw	r1, #519	; 0x207
 8001b26:	6878      	ldr	r0, [r7, #4]
 8001b28:	f7ff ff32 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x208, 0x01);
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	f44f 7102 	mov.w	r1, #520	; 0x208
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f7ff ff2c 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x096, 0x00);
 8001b38:	2200      	movs	r2, #0
 8001b3a:	2196      	movs	r1, #150	; 0x96
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	f7ff ff27 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x097, 0xFD); // RANGE_SCALER = 253
 8001b42:	22fd      	movs	r2, #253	; 0xfd
 8001b44:	2197      	movs	r1, #151	; 0x97
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f7ff ff22 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x0E3, 0x01);
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	21e3      	movs	r1, #227	; 0xe3
 8001b50:	6878      	ldr	r0, [r7, #4]
 8001b52:	f7ff ff1d 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x0E4, 0x03);
 8001b56:	2203      	movs	r2, #3
 8001b58:	21e4      	movs	r1, #228	; 0xe4
 8001b5a:	6878      	ldr	r0, [r7, #4]
 8001b5c:	f7ff ff18 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x0E5, 0x02);
 8001b60:	2202      	movs	r2, #2
 8001b62:	21e5      	movs	r1, #229	; 0xe5
 8001b64:	6878      	ldr	r0, [r7, #4]
 8001b66:	f7ff ff13 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x0E6, 0x01);
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	21e6      	movs	r1, #230	; 0xe6
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	f7ff ff0e 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x0E7, 0x03);
 8001b74:	2203      	movs	r2, #3
 8001b76:	21e7      	movs	r1, #231	; 0xe7
 8001b78:	6878      	ldr	r0, [r7, #4]
 8001b7a:	f7ff ff09 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x0F5, 0x02);
 8001b7e:	2202      	movs	r2, #2
 8001b80:	21f5      	movs	r1, #245	; 0xf5
 8001b82:	6878      	ldr	r0, [r7, #4]
 8001b84:	f7ff ff04 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x0D9, 0x05);
 8001b88:	2205      	movs	r2, #5
 8001b8a:	21d9      	movs	r1, #217	; 0xd9
 8001b8c:	6878      	ldr	r0, [r7, #4]
 8001b8e:	f7ff feff 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x0DB, 0xCE);
 8001b92:	22ce      	movs	r2, #206	; 0xce
 8001b94:	21db      	movs	r1, #219	; 0xdb
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f7ff fefa 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x0DC, 0x03);
 8001b9c:	2203      	movs	r2, #3
 8001b9e:	21dc      	movs	r1, #220	; 0xdc
 8001ba0:	6878      	ldr	r0, [r7, #4]
 8001ba2:	f7ff fef5 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x0DD, 0xF8);
 8001ba6:	22f8      	movs	r2, #248	; 0xf8
 8001ba8:	21dd      	movs	r1, #221	; 0xdd
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	f7ff fef0 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x09F, 0x00);
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	219f      	movs	r1, #159	; 0x9f
 8001bb4:	6878      	ldr	r0, [r7, #4]
 8001bb6:	f7ff feeb 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x0A3, 0x3C);
 8001bba:	223c      	movs	r2, #60	; 0x3c
 8001bbc:	21a3      	movs	r1, #163	; 0xa3
 8001bbe:	6878      	ldr	r0, [r7, #4]
 8001bc0:	f7ff fee6 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x0B7, 0x00);
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	21b7      	movs	r1, #183	; 0xb7
 8001bc8:	6878      	ldr	r0, [r7, #4]
 8001bca:	f7ff fee1 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x0BB, 0x3C);
 8001bce:	223c      	movs	r2, #60	; 0x3c
 8001bd0:	21bb      	movs	r1, #187	; 0xbb
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f7ff fedc 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x0B2, 0x09);
 8001bd8:	2209      	movs	r2, #9
 8001bda:	21b2      	movs	r1, #178	; 0xb2
 8001bdc:	6878      	ldr	r0, [r7, #4]
 8001bde:	f7ff fed7 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x0CA, 0x09);
 8001be2:	2209      	movs	r2, #9
 8001be4:	21ca      	movs	r1, #202	; 0xca
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	f7ff fed2 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x198, 0x01);
 8001bec:	2201      	movs	r2, #1
 8001bee:	f44f 71cc 	mov.w	r1, #408	; 0x198
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f7ff fecc 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x1B0, 0x17);
 8001bf8:	2217      	movs	r2, #23
 8001bfa:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 8001bfe:	6878      	ldr	r0, [r7, #4]
 8001c00:	f7ff fec6 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x1AD, 0x00);
 8001c04:	2200      	movs	r2, #0
 8001c06:	f240 11ad 	movw	r1, #429	; 0x1ad
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f7ff fec0 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x0FF, 0x05);
 8001c10:	2205      	movs	r2, #5
 8001c12:	21ff      	movs	r1, #255	; 0xff
 8001c14:	6878      	ldr	r0, [r7, #4]
 8001c16:	f7ff febb 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x100, 0x05);
 8001c1a:	2205      	movs	r2, #5
 8001c1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	f7ff feb5 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x199, 0x05);
 8001c26:	2205      	movs	r2, #5
 8001c28:	f240 1199 	movw	r1, #409	; 0x199
 8001c2c:	6878      	ldr	r0, [r7, #4]
 8001c2e:	f7ff feaf 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x1A6, 0x1B);
 8001c32:	221b      	movs	r2, #27
 8001c34:	f44f 71d3 	mov.w	r1, #422	; 0x1a6
 8001c38:	6878      	ldr	r0, [r7, #4]
 8001c3a:	f7ff fea9 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x1AC, 0x3E);
 8001c3e:	223e      	movs	r2, #62	; 0x3e
 8001c40:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 8001c44:	6878      	ldr	r0, [r7, #4]
 8001c46:	f7ff fea3 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x1A7, 0x1F);
 8001c4a:	221f      	movs	r2, #31
 8001c4c:	f240 11a7 	movw	r1, #423	; 0x1a7
 8001c50:	6878      	ldr	r0, [r7, #4]
 8001c52:	f7ff fe9d 	bl	8001990 <writeReg>
		    writeReg(VL6180x,0x030, 0x00);
 8001c56:	2200      	movs	r2, #0
 8001c58:	2130      	movs	r1, #48	; 0x30
 8001c5a:	6878      	ldr	r0, [r7, #4]
 8001c5c:	f7ff fe98 	bl	8001990 <writeReg>

		    writeReg(VL6180x,SYSTEM__FRESH_OUT_OF_RESET, 0);
 8001c60:	2200      	movs	r2, #0
 8001c62:	2116      	movs	r1, #22
 8001c64:	6878      	ldr	r0, [r7, #4]
 8001c66:	f7ff fe93 	bl	8001990 <writeReg>
		}else{
			VL6180x->scaling = 1;
		}
		VL6180x->ptp_offset *= VL6180x->scaling;
	}
}
 8001c6a:	e021      	b.n	8001cb0 <VL6180X_Init+0x1e6>
		uint16_t s = readReg16Bit(VL6180x, RANGE_SCALER);
 8001c6c:	2196      	movs	r1, #150	; 0x96
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f7ff feff 	bl	8001a72 <readReg16Bit>
 8001c74:	4603      	mov	r3, r0
 8001c76:	81fb      	strh	r3, [r7, #14]
		if(s == ScalerValues[3]){
 8001c78:	2254      	movs	r2, #84	; 0x54
 8001c7a:	89fb      	ldrh	r3, [r7, #14]
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d103      	bne.n	8001c88 <VL6180X_Init+0x1be>
			VL6180x->scaling = 3;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2203      	movs	r2, #3
 8001c84:	715a      	strb	r2, [r3, #5]
 8001c86:	e00a      	b.n	8001c9e <VL6180X_Init+0x1d4>
		}else if (s == ScalerValues[2]){
 8001c88:	227f      	movs	r2, #127	; 0x7f
 8001c8a:	89fb      	ldrh	r3, [r7, #14]
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d103      	bne.n	8001c98 <VL6180X_Init+0x1ce>
			VL6180x->scaling = 2;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2202      	movs	r2, #2
 8001c94:	715a      	strb	r2, [r3, #5]
 8001c96:	e002      	b.n	8001c9e <VL6180X_Init+0x1d4>
			VL6180x->scaling = 1;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	715a      	strb	r2, [r3, #5]
		VL6180x->ptp_offset *= VL6180x->scaling;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	799a      	ldrb	r2, [r3, #6]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	795b      	ldrb	r3, [r3, #5]
 8001ca6:	fb12 f303 	smulbb	r3, r2, r3
 8001caa:	b2da      	uxtb	r2, r3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	719a      	strb	r2, [r3, #6]
}
 8001cb0:	bf00      	nop
 8001cb2:	3710      	adds	r7, #16
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <setScaling_VL6180X>:

uint8_t getAddress_VL6180X(VL6180X_* VL6180x){
	return VL6180x->address;
}

void setScaling_VL6180X(VL6180X_* VL6180x, uint8_t new_scaling){
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b084      	sub	sp, #16
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	70fb      	strb	r3, [r7, #3]
	uint8_t const DefaultCrosstalkValidHeight = 20;
 8001cc4:	2314      	movs	r3, #20
 8001cc6:	73fb      	strb	r3, [r7, #15]
	if (new_scaling < 1 || new_scaling > 3) { return; }
 8001cc8:	78fb      	ldrb	r3, [r7, #3]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d043      	beq.n	8001d56 <setScaling_VL6180X+0x9e>
 8001cce:	78fb      	ldrb	r3, [r7, #3]
 8001cd0:	2b03      	cmp	r3, #3
 8001cd2:	d840      	bhi.n	8001d56 <setScaling_VL6180X+0x9e>
	VL6180x->scaling = new_scaling;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	78fa      	ldrb	r2, [r7, #3]
 8001cd8:	715a      	strb	r2, [r3, #5]
	writeReg16Bit(VL6180x, RANGE_SCALER, ScalerValues[VL6180x->scaling]);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	795b      	ldrb	r3, [r3, #5]
 8001cde:	461a      	mov	r2, r3
 8001ce0:	4b1f      	ldr	r3, [pc, #124]	; (8001d60 <setScaling_VL6180X+0xa8>)
 8001ce2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001ce6:	461a      	mov	r2, r3
 8001ce8:	2196      	movs	r1, #150	; 0x96
 8001cea:	6878      	ldr	r0, [r7, #4]
 8001cec:	f7ff fe72 	bl	80019d4 <writeReg16Bit>
	writeReg(VL6180x, SYSRANGE__PART_TO_PART_RANGE_OFFSET, VL6180x->ptp_offset/VL6180x->scaling);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	799a      	ldrb	r2, [r3, #6]
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	795b      	ldrb	r3, [r3, #5]
 8001cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cfc:	b2db      	uxtb	r3, r3
 8001cfe:	461a      	mov	r2, r3
 8001d00:	2124      	movs	r1, #36	; 0x24
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f7ff fe44 	bl	8001990 <writeReg>
	writeReg(VL6180x, SYSRANGE__CROSSTALK_VALID_HEIGHT, DefaultCrosstalkValidHeight/VL6180x->scaling);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	795b      	ldrb	r3, [r3, #5]
 8001d0c:	7bfa      	ldrb	r2, [r7, #15]
 8001d0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d12:	b2db      	uxtb	r3, r3
 8001d14:	461a      	mov	r2, r3
 8001d16:	2121      	movs	r1, #33	; 0x21
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f7ff fe39 	bl	8001990 <writeReg>
	uint8_t rce = readReg(VL6180x,SYSRANGE__RANGE_CHECK_ENABLES);
 8001d1e:	212d      	movs	r1, #45	; 0x2d
 8001d20:	6878      	ldr	r0, [r7, #4]
 8001d22:	f7ff fe84 	bl	8001a2e <readReg>
 8001d26:	4603      	mov	r3, r0
 8001d28:	73bb      	strb	r3, [r7, #14]
	writeReg(VL6180x,SYSRANGE__RANGE_CHECK_ENABLES, (rce & 0xFE) | (VL6180x->scaling == 1));
 8001d2a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001d2e:	f023 0301 	bic.w	r3, r3, #1
 8001d32:	b25a      	sxtb	r2, r3
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	795b      	ldrb	r3, [r3, #5]
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	bf0c      	ite	eq
 8001d3c:	2301      	moveq	r3, #1
 8001d3e:	2300      	movne	r3, #0
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	b25b      	sxtb	r3, r3
 8001d44:	4313      	orrs	r3, r2
 8001d46:	b25b      	sxtb	r3, r3
 8001d48:	b2db      	uxtb	r3, r3
 8001d4a:	461a      	mov	r2, r3
 8001d4c:	212d      	movs	r1, #45	; 0x2d
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	f7ff fe1e 	bl	8001990 <writeReg>
 8001d54:	e000      	b.n	8001d58 <setScaling_VL6180X+0xa0>
	if (new_scaling < 1 || new_scaling > 3) { return; }
 8001d56:	bf00      	nop
}
 8001d58:	3710      	adds	r7, #16
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	0800efec 	.word	0x0800efec

08001d64 <readRangeContinuous_VL6180X>:
  writeReg(VL6180x,SYSALS__START, 0x01);
  writeReg(VL6180x,INTERLEAVED_MODE__ENABLE, 0);
}

uint8_t readRangeContinuous_VL6180X(VL6180X_* VL6180x)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b084      	sub	sp, #16
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  uint16_t millis_start = HAL_GetTick();
 8001d6c:	f003 fce6 	bl	800573c <HAL_GetTick>
 8001d70:	4603      	mov	r3, r0
 8001d72:	81fb      	strh	r3, [r7, #14]
  while ((readReg(VL6180x,RESULT__INTERRUPT_STATUS_GPIO) & 0x4) == 0)
 8001d74:	e010      	b.n	8001d98 <readRangeContinuous_VL6180X+0x34>
  {
    if (VL6180x->io_timeout > 0 && ((uint16_t)HAL_GetTick() - millis_start) > VL6180x->io_timeout)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	891b      	ldrh	r3, [r3, #8]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d00c      	beq.n	8001d98 <readRangeContinuous_VL6180X+0x34>
 8001d7e:	f003 fcdd 	bl	800573c <HAL_GetTick>
 8001d82:	4603      	mov	r3, r0
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	461a      	mov	r2, r3
 8001d88:	89fb      	ldrh	r3, [r7, #14]
 8001d8a:	1ad3      	subs	r3, r2, r3
 8001d8c:	687a      	ldr	r2, [r7, #4]
 8001d8e:	8912      	ldrh	r2, [r2, #8]
 8001d90:	4293      	cmp	r3, r2
 8001d92:	dd01      	ble.n	8001d98 <readRangeContinuous_VL6180X+0x34>
    {
      return 255;
 8001d94:	23ff      	movs	r3, #255	; 0xff
 8001d96:	e014      	b.n	8001dc2 <readRangeContinuous_VL6180X+0x5e>
  while ((readReg(VL6180x,RESULT__INTERRUPT_STATUS_GPIO) & 0x4) == 0)
 8001d98:	214f      	movs	r1, #79	; 0x4f
 8001d9a:	6878      	ldr	r0, [r7, #4]
 8001d9c:	f7ff fe47 	bl	8001a2e <readReg>
 8001da0:	4603      	mov	r3, r0
 8001da2:	f003 0304 	and.w	r3, r3, #4
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d0e5      	beq.n	8001d76 <readRangeContinuous_VL6180X+0x12>
    }
  }
  uint8_t range = readReg(VL6180x,RESULT__RANGE_VAL);
 8001daa:	2162      	movs	r1, #98	; 0x62
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	f7ff fe3e 	bl	8001a2e <readReg>
 8001db2:	4603      	mov	r3, r0
 8001db4:	737b      	strb	r3, [r7, #13]
  writeReg(VL6180x,SYSTEM__INTERRUPT_CLEAR, 0x01);
 8001db6:	2201      	movs	r2, #1
 8001db8:	2115      	movs	r1, #21
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f7ff fde8 	bl	8001990 <writeReg>
  return range;
 8001dc0:	7b7b      	ldrb	r3, [r7, #13]
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3710      	adds	r7, #16
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}

08001dca <readRangeSingle_VL6180X>:
  writeReg(VL6180x,SYSTEM__INTERRUPT_CLEAR, 0x02);
  return ambient;
}

uint8_t readRangeSingle_VL6180X(VL6180X_* VL6180x)
{
 8001dca:	b580      	push	{r7, lr}
 8001dcc:	b082      	sub	sp, #8
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	6078      	str	r0, [r7, #4]
  writeReg(VL6180x,SYSRANGE__START, 0x01);
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	2118      	movs	r1, #24
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f7ff fdda 	bl	8001990 <writeReg>
  return readRangeContinuous_VL6180X(VL6180x);
 8001ddc:	6878      	ldr	r0, [r7, #4]
 8001dde:	f7ff ffc1 	bl	8001d64 <readRangeContinuous_VL6180X>
 8001de2:	4603      	mov	r3, r0
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3708      	adds	r7, #8
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}

08001dec <configureDefault_VL6180X>:
{
  writeReg(VL6180x,SYSALS__START, 0x01);
  return readAmbientContinuous_VL6180X(VL6180x);
}

void configureDefault_VL6180X(VL6180X_* VL6180x){
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
	  writeReg(VL6180x,READOUT__AVERAGING_SAMPLE_PERIOD, 0x30);
 8001df4:	2230      	movs	r2, #48	; 0x30
 8001df6:	f44f 7185 	mov.w	r1, #266	; 0x10a
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	f7ff fdc8 	bl	8001990 <writeReg>
	  writeReg(VL6180x,SYSALS__ANALOGUE_GAIN, 0x46);
 8001e00:	2246      	movs	r2, #70	; 0x46
 8001e02:	213f      	movs	r1, #63	; 0x3f
 8001e04:	6878      	ldr	r0, [r7, #4]
 8001e06:	f7ff fdc3 	bl	8001990 <writeReg>
	  writeReg(VL6180x,SYSRANGE__VHV_REPEAT_RATE, 0xFF);
 8001e0a:	22ff      	movs	r2, #255	; 0xff
 8001e0c:	2131      	movs	r1, #49	; 0x31
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	f7ff fdbe 	bl	8001990 <writeReg>
	  writeReg16Bit(VL6180x,SYSALS__INTEGRATION_PERIOD, 0x0063);
 8001e14:	2263      	movs	r2, #99	; 0x63
 8001e16:	2140      	movs	r1, #64	; 0x40
 8001e18:	6878      	ldr	r0, [r7, #4]
 8001e1a:	f7ff fddb 	bl	80019d4 <writeReg16Bit>
	  writeReg(VL6180x,SYSRANGE__VHV_RECALIBRATE, 0x01);
 8001e1e:	2201      	movs	r2, #1
 8001e20:	212e      	movs	r1, #46	; 0x2e
 8001e22:	6878      	ldr	r0, [r7, #4]
 8001e24:	f7ff fdb4 	bl	8001990 <writeReg>
	  writeReg(VL6180x,SYSRANGE__INTERMEASUREMENT_PERIOD, 0x09);
 8001e28:	2209      	movs	r2, #9
 8001e2a:	211b      	movs	r1, #27
 8001e2c:	6878      	ldr	r0, [r7, #4]
 8001e2e:	f7ff fdaf 	bl	8001990 <writeReg>
	  writeReg(VL6180x,SYSALS__INTERMEASUREMENT_PERIOD, 0x31);
 8001e32:	2231      	movs	r2, #49	; 0x31
 8001e34:	213e      	movs	r1, #62	; 0x3e
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	f7ff fdaa 	bl	8001990 <writeReg>
	  writeReg(VL6180x,SYSTEM__INTERRUPT_CONFIG_GPIO, 0x24);
 8001e3c:	2224      	movs	r2, #36	; 0x24
 8001e3e:	2114      	movs	r1, #20
 8001e40:	6878      	ldr	r0, [r7, #4]
 8001e42:	f7ff fda5 	bl	8001990 <writeReg>
	  writeReg(VL6180x,SYSRANGE__MAX_CONVERGENCE_TIME, 0x31);
 8001e46:	2231      	movs	r2, #49	; 0x31
 8001e48:	211c      	movs	r1, #28
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f7ff fda0 	bl	8001990 <writeReg>
	  writeReg(VL6180x,INTERLEAVED_MODE__ENABLE, 0);
 8001e50:	2200      	movs	r2, #0
 8001e52:	f240 21a3 	movw	r1, #675	; 0x2a3
 8001e56:	6878      	ldr	r0, [r7, #4]
 8001e58:	f7ff fd9a 	bl	8001990 <writeReg>
	  setScaling_VL6180X(VL6180x,1);
 8001e5c:	2101      	movs	r1, #1
 8001e5e:	6878      	ldr	r0, [r7, #4]
 8001e60:	f7ff ff2a 	bl	8001cb8 <setScaling_VL6180X>
}
 8001e64:	bf00      	nop
 8001e66:	3708      	adds	r7, #8
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}

08001e6c <readRangeSingleMillimeters_VL6180X>:

uint16_t readRangeContinuousMillimeters_VL6180X(VL6180X_* VL6180x){
	return (uint16_t)(VL6180x->scaling)*readRangeContinuous_VL6180X(VL6180x);
}

uint16_t readRangeSingleMillimeters_VL6180X(VL6180X_* VL6180x) {
 8001e6c:	b590      	push	{r4, r7, lr}
 8001e6e:	b083      	sub	sp, #12
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
	return (uint16_t)(VL6180x->scaling)* readRangeSingle_VL6180X(VL6180x);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	795b      	ldrb	r3, [r3, #5]
 8001e78:	b29c      	uxth	r4, r3
 8001e7a:	6878      	ldr	r0, [r7, #4]
 8001e7c:	f7ff ffa5 	bl	8001dca <readRangeSingle_VL6180X>
 8001e80:	4603      	mov	r3, r0
 8001e82:	b29b      	uxth	r3, r3
 8001e84:	fb14 f303 	smulbb	r3, r4, r3
 8001e88:	b29b      	uxth	r3, r3
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	370c      	adds	r7, #12
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd90      	pop	{r4, r7, pc}

08001e92 <Read8>:

//
// Read 8 bits from BMP280 from Register
//
uint8_t Read8(BMP280_t *bmp, uint8_t Register)
{
 8001e92:	b580      	push	{r7, lr}
 8001e94:	b088      	sub	sp, #32
 8001e96:	af04      	add	r7, sp, #16
 8001e98:	6078      	str	r0, [r7, #4]
 8001e9a:	460b      	mov	r3, r1
 8001e9c:	70fb      	strb	r3, [r7, #3]
	uint8_t Value;

	HAL_I2C_Mem_Read(bmp->bmp_i2c, ((bmp->Address)<<1), Register, 1, &Value, 1, BMP280_I2C_TIMEOUT);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6818      	ldr	r0, [r3, #0]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	791b      	ldrb	r3, [r3, #4]
 8001ea6:	b29b      	uxth	r3, r3
 8001ea8:	005b      	lsls	r3, r3, #1
 8001eaa:	b299      	uxth	r1, r3
 8001eac:	78fb      	ldrb	r3, [r7, #3]
 8001eae:	b29a      	uxth	r2, r3
 8001eb0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001eb4:	9302      	str	r3, [sp, #8]
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	9301      	str	r3, [sp, #4]
 8001eba:	f107 030f 	add.w	r3, r7, #15
 8001ebe:	9300      	str	r3, [sp, #0]
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	f004 f957 	bl	8006174 <HAL_I2C_Mem_Read>

	return Value;
 8001ec6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3710      	adds	r7, #16
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}

08001ed0 <Write8>:

//
// Write 8 bits to BMP280 to Register
//
void Write8(BMP280_t *bmp, uint8_t Register, uint8_t Value)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b086      	sub	sp, #24
 8001ed4:	af04      	add	r7, sp, #16
 8001ed6:	6078      	str	r0, [r7, #4]
 8001ed8:	460b      	mov	r3, r1
 8001eda:	70fb      	strb	r3, [r7, #3]
 8001edc:	4613      	mov	r3, r2
 8001ede:	70bb      	strb	r3, [r7, #2]
	HAL_I2C_Mem_Write(bmp->bmp_i2c, ((bmp->Address)<<1), Register, 1, &Value, 1, BMP280_I2C_TIMEOUT);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6818      	ldr	r0, [r3, #0]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	791b      	ldrb	r3, [r3, #4]
 8001ee8:	b29b      	uxth	r3, r3
 8001eea:	005b      	lsls	r3, r3, #1
 8001eec:	b299      	uxth	r1, r3
 8001eee:	78fb      	ldrb	r3, [r7, #3]
 8001ef0:	b29a      	uxth	r2, r3
 8001ef2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ef6:	9302      	str	r3, [sp, #8]
 8001ef8:	2301      	movs	r3, #1
 8001efa:	9301      	str	r3, [sp, #4]
 8001efc:	1cbb      	adds	r3, r7, #2
 8001efe:	9300      	str	r3, [sp, #0]
 8001f00:	2301      	movs	r3, #1
 8001f02:	f004 f823 	bl	8005f4c <HAL_I2C_Mem_Write>
}
 8001f06:	bf00      	nop
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}

08001f0e <Read16>:

//
// Read 16 bits from BMP280 from Register
//
uint16_t Read16(BMP280_t *bmp, uint8_t Register)
{
 8001f0e:	b580      	push	{r7, lr}
 8001f10:	b088      	sub	sp, #32
 8001f12:	af04      	add	r7, sp, #16
 8001f14:	6078      	str	r0, [r7, #4]
 8001f16:	460b      	mov	r3, r1
 8001f18:	70fb      	strb	r3, [r7, #3]
	uint8_t Value[2];

	HAL_I2C_Mem_Read(bmp->bmp_i2c, ((bmp->Address)<<1), Register, 1, Value, 2, BMP280_I2C_TIMEOUT);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6818      	ldr	r0, [r3, #0]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	791b      	ldrb	r3, [r3, #4]
 8001f22:	b29b      	uxth	r3, r3
 8001f24:	005b      	lsls	r3, r3, #1
 8001f26:	b299      	uxth	r1, r3
 8001f28:	78fb      	ldrb	r3, [r7, #3]
 8001f2a:	b29a      	uxth	r2, r3
 8001f2c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f30:	9302      	str	r3, [sp, #8]
 8001f32:	2302      	movs	r3, #2
 8001f34:	9301      	str	r3, [sp, #4]
 8001f36:	f107 030c 	add.w	r3, r7, #12
 8001f3a:	9300      	str	r3, [sp, #0]
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	f004 f919 	bl	8006174 <HAL_I2C_Mem_Read>

	return ((Value[1] << 8) | Value[0]);
 8001f42:	7b7b      	ldrb	r3, [r7, #13]
 8001f44:	021b      	lsls	r3, r3, #8
 8001f46:	b21a      	sxth	r2, r3
 8001f48:	7b3b      	ldrb	r3, [r7, #12]
 8001f4a:	b21b      	sxth	r3, r3
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	b21b      	sxth	r3, r3
 8001f50:	b29b      	uxth	r3, r3
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3710      	adds	r7, #16
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}

08001f5a <Read24>:

//
// Read 24 bits from BMP280 from Register
//
uint32_t Read24(BMP280_t *bmp, uint8_t Register)
{
 8001f5a:	b580      	push	{r7, lr}
 8001f5c:	b088      	sub	sp, #32
 8001f5e:	af04      	add	r7, sp, #16
 8001f60:	6078      	str	r0, [r7, #4]
 8001f62:	460b      	mov	r3, r1
 8001f64:	70fb      	strb	r3, [r7, #3]
	uint8_t Value[3];

	HAL_I2C_Mem_Read(bmp->bmp_i2c, ((bmp->Address)<<1), Register, 1, Value, 3, BMP280_I2C_TIMEOUT);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6818      	ldr	r0, [r3, #0]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	791b      	ldrb	r3, [r3, #4]
 8001f6e:	b29b      	uxth	r3, r3
 8001f70:	005b      	lsls	r3, r3, #1
 8001f72:	b299      	uxth	r1, r3
 8001f74:	78fb      	ldrb	r3, [r7, #3]
 8001f76:	b29a      	uxth	r2, r3
 8001f78:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f7c:	9302      	str	r3, [sp, #8]
 8001f7e:	2303      	movs	r3, #3
 8001f80:	9301      	str	r3, [sp, #4]
 8001f82:	f107 030c 	add.w	r3, r7, #12
 8001f86:	9300      	str	r3, [sp, #0]
 8001f88:	2301      	movs	r3, #1
 8001f8a:	f004 f8f3 	bl	8006174 <HAL_I2C_Mem_Read>

	return ((Value[0] << 16) | (Value[1] << 8) | Value[2]);
 8001f8e:	7b3b      	ldrb	r3, [r7, #12]
 8001f90:	041a      	lsls	r2, r3, #16
 8001f92:	7b7b      	ldrb	r3, [r7, #13]
 8001f94:	021b      	lsls	r3, r3, #8
 8001f96:	4313      	orrs	r3, r2
 8001f98:	7bba      	ldrb	r2, [r7, #14]
 8001f9a:	4313      	orrs	r3, r2
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3710      	adds	r7, #16
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}

08001fa4 <BMP280_SetMode>:

//
// Set mode - Forced or Normal - in Control register
//
void BMP280_SetMode(BMP280_t *bmp, uint8_t Mode)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b084      	sub	sp, #16
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
 8001fac:	460b      	mov	r3, r1
 8001fae:	70fb      	strb	r3, [r7, #3]
	uint8_t Tmp;

	if(Mode > 3) Mode = 3;
 8001fb0:	78fb      	ldrb	r3, [r7, #3]
 8001fb2:	2b03      	cmp	r3, #3
 8001fb4:	d901      	bls.n	8001fba <BMP280_SetMode+0x16>
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	70fb      	strb	r3, [r7, #3]

	Tmp = Read8(bmp, BMP280_CONTROL);
 8001fba:	21f4      	movs	r1, #244	; 0xf4
 8001fbc:	6878      	ldr	r0, [r7, #4]
 8001fbe:	f7ff ff68 	bl	8001e92 <Read8>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	73fb      	strb	r3, [r7, #15]

	Tmp = Tmp & 0xFC; // Tmp (xxxx xx00)
 8001fc6:	7bfb      	ldrb	r3, [r7, #15]
 8001fc8:	f023 0303 	bic.w	r3, r3, #3
 8001fcc:	73fb      	strb	r3, [r7, #15]
	Tmp |= Mode & 0x03;
 8001fce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001fd2:	f003 0303 	and.w	r3, r3, #3
 8001fd6:	b25a      	sxtb	r2, r3
 8001fd8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	b25b      	sxtb	r3, r3
 8001fe0:	73fb      	strb	r3, [r7, #15]

	Write8(bmp, BMP280_CONTROL, Tmp);
 8001fe2:	7bfb      	ldrb	r3, [r7, #15]
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	21f4      	movs	r1, #244	; 0xf4
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	f7ff ff71 	bl	8001ed0 <Write8>
}
 8001fee:	bf00      	nop
 8001ff0:	3710      	adds	r7, #16
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}

08001ff6 <BMP280_SetPressureOversampling>:

//
// Set pressure oversampling in Control register
//
void BMP280_SetPressureOversampling(BMP280_t *bmp, uint8_t POversampling)
{
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	b084      	sub	sp, #16
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	6078      	str	r0, [r7, #4]
 8001ffe:	460b      	mov	r3, r1
 8002000:	70fb      	strb	r3, [r7, #3]
	uint8_t Tmp;

	if(POversampling > 5) POversampling = 5;
 8002002:	78fb      	ldrb	r3, [r7, #3]
 8002004:	2b05      	cmp	r3, #5
 8002006:	d901      	bls.n	800200c <BMP280_SetPressureOversampling+0x16>
 8002008:	2305      	movs	r3, #5
 800200a:	70fb      	strb	r3, [r7, #3]

	Tmp = Read8(bmp, BMP280_CONTROL);
 800200c:	21f4      	movs	r1, #244	; 0xf4
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f7ff ff3f 	bl	8001e92 <Read8>
 8002014:	4603      	mov	r3, r0
 8002016:	73fb      	strb	r3, [r7, #15]

	Tmp = Tmp & 0xE3; // Tmp (xxx0 00xx)
 8002018:	7bfb      	ldrb	r3, [r7, #15]
 800201a:	f023 031c 	bic.w	r3, r3, #28
 800201e:	73fb      	strb	r3, [r7, #15]
	Tmp |= ((POversampling << 2) & 0x1C);  // (0001 1100)
 8002020:	78fb      	ldrb	r3, [r7, #3]
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	b25b      	sxtb	r3, r3
 8002026:	f003 031c 	and.w	r3, r3, #28
 800202a:	b25a      	sxtb	r2, r3
 800202c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002030:	4313      	orrs	r3, r2
 8002032:	b25b      	sxtb	r3, r3
 8002034:	73fb      	strb	r3, [r7, #15]

	Write8(bmp, BMP280_CONTROL, Tmp);
 8002036:	7bfb      	ldrb	r3, [r7, #15]
 8002038:	461a      	mov	r2, r3
 800203a:	21f4      	movs	r1, #244	; 0xf4
 800203c:	6878      	ldr	r0, [r7, #4]
 800203e:	f7ff ff47 	bl	8001ed0 <Write8>
}
 8002042:	bf00      	nop
 8002044:	3710      	adds	r7, #16
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}

0800204a <BMP280_SetTemperatureOversampling>:

//
// Set temperature oversampling in Control register
//
void BMP280_SetTemperatureOversampling(BMP280_t *bmp, uint8_t TOversampling)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b084      	sub	sp, #16
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
 8002052:	460b      	mov	r3, r1
 8002054:	70fb      	strb	r3, [r7, #3]
	uint8_t Tmp;

	if(TOversampling > 5) TOversampling = 5;
 8002056:	78fb      	ldrb	r3, [r7, #3]
 8002058:	2b05      	cmp	r3, #5
 800205a:	d901      	bls.n	8002060 <BMP280_SetTemperatureOversampling+0x16>
 800205c:	2305      	movs	r3, #5
 800205e:	70fb      	strb	r3, [r7, #3]

	Tmp = Read8(bmp, BMP280_CONTROL);
 8002060:	21f4      	movs	r1, #244	; 0xf4
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f7ff ff15 	bl	8001e92 <Read8>
 8002068:	4603      	mov	r3, r0
 800206a:	73fb      	strb	r3, [r7, #15]

	Tmp = Tmp & 0x1F; // Tmp (000x xxxx)
 800206c:	7bfb      	ldrb	r3, [r7, #15]
 800206e:	f003 031f 	and.w	r3, r3, #31
 8002072:	73fb      	strb	r3, [r7, #15]
	Tmp |= ((TOversampling << 5) & 0xE0) ;  // (1110 0000)
 8002074:	78fb      	ldrb	r3, [r7, #3]
 8002076:	015b      	lsls	r3, r3, #5
 8002078:	b25a      	sxtb	r2, r3
 800207a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800207e:	4313      	orrs	r3, r2
 8002080:	b25b      	sxtb	r3, r3
 8002082:	73fb      	strb	r3, [r7, #15]

	Write8(bmp, BMP280_CONTROL, Tmp);
 8002084:	7bfb      	ldrb	r3, [r7, #15]
 8002086:	461a      	mov	r2, r3
 8002088:	21f4      	movs	r1, #244	; 0xf4
 800208a:	6878      	ldr	r0, [r7, #4]
 800208c:	f7ff ff20 	bl	8001ed0 <Write8>
}
 8002090:	bf00      	nop
 8002092:	3710      	adds	r7, #16
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}

08002098 <BMP280_ReadTemperatureRaw>:

//
// Read Raw temperature data from BMP280
//
int32_t BMP280_ReadTemperatureRaw(BMP280_t *bmp)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b084      	sub	sp, #16
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
	int32_t Tmp;

	Tmp = (int32_t)Read24(bmp, BMP280_TEMPDATA);
 80020a0:	21fa      	movs	r1, #250	; 0xfa
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	f7ff ff59 	bl	8001f5a <Read24>
 80020a8:	4603      	mov	r3, r0
 80020aa:	60fb      	str	r3, [r7, #12]

	Tmp >>= 4; // Move 4 left due to such storing (Datasheet).
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	111b      	asrs	r3, r3, #4
 80020b0:	60fb      	str	r3, [r7, #12]

	return Tmp;
 80020b2:	68fb      	ldr	r3, [r7, #12]
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3710      	adds	r7, #16
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}

080020bc <BMP280_ReadTemperature>:
//
// Read and calculate temperature
// Whole procedure is taken from BMP280 Datasheet
//
float BMP280_ReadTemperature(BMP280_t *bmp)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b086      	sub	sp, #24
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
	int32_t var1, var2, T;

	int32_t adc_T;

	adc_T = BMP280_ReadTemperatureRaw(bmp);
 80020c4:	6878      	ldr	r0, [r7, #4]
 80020c6:	f7ff ffe7 	bl	8002098 <BMP280_ReadTemperatureRaw>
 80020ca:	6178      	str	r0, [r7, #20]

	var1 = ((((adc_T>>3) - ((int32_t)(bmp->t1)<<1))) * ((int32_t)(bmp->t2))) >> 11;
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	10da      	asrs	r2, r3, #3
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	8b5b      	ldrh	r3, [r3, #26]
 80020d4:	005b      	lsls	r3, r3, #1
 80020d6:	1ad3      	subs	r3, r2, r3
 80020d8:	687a      	ldr	r2, [r7, #4]
 80020da:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 80020de:	fb02 f303 	mul.w	r3, r2, r3
 80020e2:	12db      	asrs	r3, r3, #11
 80020e4:	613b      	str	r3, [r7, #16]

	var2 = (((((adc_T>>4) - ((int32_t)(bmp->t1))) * ((adc_T>>4) - ((int32_t)(bmp->t1)))) >> 12) *
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	111b      	asrs	r3, r3, #4
 80020ea:	687a      	ldr	r2, [r7, #4]
 80020ec:	8b52      	ldrh	r2, [r2, #26]
 80020ee:	1a9b      	subs	r3, r3, r2
 80020f0:	697a      	ldr	r2, [r7, #20]
 80020f2:	1112      	asrs	r2, r2, #4
 80020f4:	6879      	ldr	r1, [r7, #4]
 80020f6:	8b49      	ldrh	r1, [r1, #26]
 80020f8:	1a52      	subs	r2, r2, r1
 80020fa:	fb02 f303 	mul.w	r3, r2, r3
 80020fe:	131b      	asrs	r3, r3, #12
	((int32_t)(bmp->t3))) >> 14;
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
	var2 = (((((adc_T>>4) - ((int32_t)(bmp->t1))) * ((adc_T>>4) - ((int32_t)(bmp->t1)))) >> 12) *
 8002106:	fb02 f303 	mul.w	r3, r2, r3
 800210a:	139b      	asrs	r3, r3, #14
 800210c:	60fb      	str	r3, [r7, #12]

	bmp->t_fine = var1 + var2;
 800210e:	693a      	ldr	r2, [r7, #16]
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	441a      	add	r2, r3
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	621a      	str	r2, [r3, #32]

	T = ((bmp->t_fine) * 5 + 128) >> 8;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6a1a      	ldr	r2, [r3, #32]
 800211c:	4613      	mov	r3, r2
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	4413      	add	r3, r2
 8002122:	3380      	adds	r3, #128	; 0x80
 8002124:	121b      	asrs	r3, r3, #8
 8002126:	60bb      	str	r3, [r7, #8]

	return (float)(T/100.0);
 8002128:	68b8      	ldr	r0, [r7, #8]
 800212a:	f7fe f9c3 	bl	80004b4 <__aeabi_i2d>
 800212e:	f04f 0200 	mov.w	r2, #0
 8002132:	4b08      	ldr	r3, [pc, #32]	; (8002154 <BMP280_ReadTemperature+0x98>)
 8002134:	f7fe fb52 	bl	80007dc <__aeabi_ddiv>
 8002138:	4602      	mov	r2, r0
 800213a:	460b      	mov	r3, r1
 800213c:	4610      	mov	r0, r2
 800213e:	4619      	mov	r1, r3
 8002140:	f7fe fd04 	bl	8000b4c <__aeabi_d2f>
 8002144:	4603      	mov	r3, r0
 8002146:	ee07 3a90 	vmov	s15, r3
}
 800214a:	eeb0 0a67 	vmov.f32	s0, s15
 800214e:	3718      	adds	r7, #24
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}
 8002154:	40590000 	.word	0x40590000

08002158 <BMP280_Init>:

//
// Init
//
uint8_t BMP280_Init(BMP280_t *bmp, I2C_HandleTypeDef *i2c, uint8_t Address)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b086      	sub	sp, #24
 800215c:	af00      	add	r7, sp, #0
 800215e:	60f8      	str	r0, [r7, #12]
 8002160:	60b9      	str	r1, [r7, #8]
 8002162:	4613      	mov	r3, r2
 8002164:	71fb      	strb	r3, [r7, #7]
	uint8_t ChipID;

	// Save I2C handler and address
	bmp->bmp_i2c = i2c;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	68ba      	ldr	r2, [r7, #8]
 800216a:	601a      	str	r2, [r3, #0]
	bmp->Address = Address;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	79fa      	ldrb	r2, [r7, #7]
 8002170:	711a      	strb	r2, [r3, #4]

	//Read Chip ID
	ChipID = Read8(bmp, BMP280_CHIPID);
 8002172:	21d0      	movs	r1, #208	; 0xd0
 8002174:	68f8      	ldr	r0, [r7, #12]
 8002176:	f7ff fe8c 	bl	8001e92 <Read8>
 800217a:	4603      	mov	r3, r0
 800217c:	75fb      	strb	r3, [r7, #23]

	// Check if ID is correct
	if(ChipID != 0x58)
 800217e:	7dfb      	ldrb	r3, [r7, #23]
 8002180:	2b58      	cmp	r3, #88	; 0x58
 8002182:	d001      	beq.n	8002188 <BMP280_Init+0x30>
	{
		return 1;
 8002184:	2301      	movs	r3, #1
 8002186:	e06c      	b.n	8002262 <BMP280_Init+0x10a>
	}

	// Read all coefficients
	bmp->t1 = Read16(bmp, BMP280_DIG_T1);
 8002188:	2188      	movs	r1, #136	; 0x88
 800218a:	68f8      	ldr	r0, [r7, #12]
 800218c:	f7ff febf 	bl	8001f0e <Read16>
 8002190:	4603      	mov	r3, r0
 8002192:	461a      	mov	r2, r3
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	835a      	strh	r2, [r3, #26]
	bmp->t2 = Read16(bmp, BMP280_DIG_T2);
 8002198:	218a      	movs	r1, #138	; 0x8a
 800219a:	68f8      	ldr	r0, [r7, #12]
 800219c:	f7ff feb7 	bl	8001f0e <Read16>
 80021a0:	4603      	mov	r3, r0
 80021a2:	b21a      	sxth	r2, r3
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	80da      	strh	r2, [r3, #6]
	bmp->t3 = Read16(bmp, BMP280_DIG_T3);
 80021a8:	218c      	movs	r1, #140	; 0x8c
 80021aa:	68f8      	ldr	r0, [r7, #12]
 80021ac:	f7ff feaf 	bl	8001f0e <Read16>
 80021b0:	4603      	mov	r3, r0
 80021b2:	b21a      	sxth	r2, r3
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	811a      	strh	r2, [r3, #8]

	bmp->p1 = Read16(bmp, BMP280_DIG_P1);
 80021b8:	218e      	movs	r1, #142	; 0x8e
 80021ba:	68f8      	ldr	r0, [r7, #12]
 80021bc:	f7ff fea7 	bl	8001f0e <Read16>
 80021c0:	4603      	mov	r3, r0
 80021c2:	461a      	mov	r2, r3
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	839a      	strh	r2, [r3, #28]
	bmp->p2 = Read16(bmp, BMP280_DIG_P2);
 80021c8:	2190      	movs	r1, #144	; 0x90
 80021ca:	68f8      	ldr	r0, [r7, #12]
 80021cc:	f7ff fe9f 	bl	8001f0e <Read16>
 80021d0:	4603      	mov	r3, r0
 80021d2:	b21a      	sxth	r2, r3
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	815a      	strh	r2, [r3, #10]
	bmp->p3 = Read16(bmp, BMP280_DIG_P3);
 80021d8:	2192      	movs	r1, #146	; 0x92
 80021da:	68f8      	ldr	r0, [r7, #12]
 80021dc:	f7ff fe97 	bl	8001f0e <Read16>
 80021e0:	4603      	mov	r3, r0
 80021e2:	b21a      	sxth	r2, r3
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	819a      	strh	r2, [r3, #12]
	bmp->p4 = Read16(bmp, BMP280_DIG_P4);
 80021e8:	2194      	movs	r1, #148	; 0x94
 80021ea:	68f8      	ldr	r0, [r7, #12]
 80021ec:	f7ff fe8f 	bl	8001f0e <Read16>
 80021f0:	4603      	mov	r3, r0
 80021f2:	b21a      	sxth	r2, r3
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	81da      	strh	r2, [r3, #14]
	bmp->p5 = Read16(bmp, BMP280_DIG_P5);
 80021f8:	2196      	movs	r1, #150	; 0x96
 80021fa:	68f8      	ldr	r0, [r7, #12]
 80021fc:	f7ff fe87 	bl	8001f0e <Read16>
 8002200:	4603      	mov	r3, r0
 8002202:	b21a      	sxth	r2, r3
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	821a      	strh	r2, [r3, #16]
	bmp->p6 = Read16(bmp, BMP280_DIG_P6);
 8002208:	2198      	movs	r1, #152	; 0x98
 800220a:	68f8      	ldr	r0, [r7, #12]
 800220c:	f7ff fe7f 	bl	8001f0e <Read16>
 8002210:	4603      	mov	r3, r0
 8002212:	b21a      	sxth	r2, r3
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	825a      	strh	r2, [r3, #18]
	bmp->p7 = Read16(bmp, BMP280_DIG_P7);
 8002218:	219a      	movs	r1, #154	; 0x9a
 800221a:	68f8      	ldr	r0, [r7, #12]
 800221c:	f7ff fe77 	bl	8001f0e <Read16>
 8002220:	4603      	mov	r3, r0
 8002222:	b21a      	sxth	r2, r3
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	829a      	strh	r2, [r3, #20]
	bmp->p8 = Read16(bmp, BMP280_DIG_P8);
 8002228:	219c      	movs	r1, #156	; 0x9c
 800222a:	68f8      	ldr	r0, [r7, #12]
 800222c:	f7ff fe6f 	bl	8001f0e <Read16>
 8002230:	4603      	mov	r3, r0
 8002232:	b21a      	sxth	r2, r3
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	82da      	strh	r2, [r3, #22]
	bmp->p9 = Read16(bmp, BMP280_DIG_P9);
 8002238:	219e      	movs	r1, #158	; 0x9e
 800223a:	68f8      	ldr	r0, [r7, #12]
 800223c:	f7ff fe67 	bl	8001f0e <Read16>
 8002240:	4603      	mov	r3, r0
 8002242:	b21a      	sxth	r2, r3
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	831a      	strh	r2, [r3, #24]

	// Set base settings
	BMP280_SetTemperatureOversampling(bmp, BMP280_TEMPERATURE_20BIT);
 8002248:	2105      	movs	r1, #5
 800224a:	68f8      	ldr	r0, [r7, #12]
 800224c:	f7ff fefd 	bl	800204a <BMP280_SetTemperatureOversampling>
	BMP280_SetPressureOversampling(bmp, BMP280_ULTRAHIGHRES);
 8002250:	2105      	movs	r1, #5
 8002252:	68f8      	ldr	r0, [r7, #12]
 8002254:	f7ff fecf 	bl	8001ff6 <BMP280_SetPressureOversampling>
	BMP280_SetMode(bmp, BMP280_NORMALMODE);
 8002258:	2103      	movs	r1, #3
 800225a:	68f8      	ldr	r0, [r7, #12]
 800225c:	f7ff fea2 	bl	8001fa4 <BMP280_SetMode>

	return 0;
 8002260:	2300      	movs	r3, #0
}
 8002262:	4618      	mov	r0, r3
 8002264:	3718      	adds	r7, #24
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
	...

0800226c <vApplicationIdleHook>:
/* Hook prototypes */
void vApplicationIdleHook(void);

/* USER CODE BEGIN 2 */
void vApplicationIdleHook( void )
{
 800226c:	b580      	push	{r7, lr}
 800226e:	af00      	add	r7, sp, #0
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */

	static uint32_t LastTick;

	if(LastTick < osKernelGetTickCount()){
 8002270:	f008 f996 	bl	800a5a0 <osKernelGetTickCount>
 8002274:	4602      	mov	r2, r0
 8002276:	4b08      	ldr	r3, [pc, #32]	; (8002298 <vApplicationIdleHook+0x2c>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	429a      	cmp	r2, r3
 800227c:	d909      	bls.n	8002292 <vApplicationIdleHook+0x26>
		IdleTicks++;
 800227e:	4b07      	ldr	r3, [pc, #28]	; (800229c <vApplicationIdleHook+0x30>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	3301      	adds	r3, #1
 8002284:	4a05      	ldr	r2, [pc, #20]	; (800229c <vApplicationIdleHook+0x30>)
 8002286:	6013      	str	r3, [r2, #0]
		LastTick = osKernelGetTickCount();
 8002288:	f008 f98a 	bl	800a5a0 <osKernelGetTickCount>
 800228c:	4603      	mov	r3, r0
 800228e:	4a02      	ldr	r2, [pc, #8]	; (8002298 <vApplicationIdleHook+0x2c>)
 8002290:	6013      	str	r3, [r2, #0]
	}
}
 8002292:	bf00      	nop
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	2000051c 	.word	0x2000051c
 800229c:	200004a0 	.word	0x200004a0

080022a0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of MutexPrintf */
  MutexPrintfHandle = osMutexNew(&MutexPrintf_attributes);
 80022a4:	4878      	ldr	r0, [pc, #480]	; (8002488 <MX_FREERTOS_Init+0x1e8>)
 80022a6:	f008 fb9b 	bl	800a9e0 <osMutexNew>
 80022aa:	4603      	mov	r3, r0
 80022ac:	4a77      	ldr	r2, [pc, #476]	; (800248c <MX_FREERTOS_Init+0x1ec>)
 80022ae:	6013      	str	r3, [r2, #0]

  /* creation of MutexI2C2 */
  MutexI2C2Handle = osMutexNew(&MutexI2C2_attributes);
 80022b0:	4877      	ldr	r0, [pc, #476]	; (8002490 <MX_FREERTOS_Init+0x1f0>)
 80022b2:	f008 fb95 	bl	800a9e0 <osMutexNew>
 80022b6:	4603      	mov	r3, r0
 80022b8:	4a76      	ldr	r2, [pc, #472]	; (8002494 <MX_FREERTOS_Init+0x1f4>)
 80022ba:	6013      	str	r3, [r2, #0]

  /* creation of MutexI2C4 */
  MutexI2C4Handle = osMutexNew(&MutexI2C4_attributes);
 80022bc:	4876      	ldr	r0, [pc, #472]	; (8002498 <MX_FREERTOS_Init+0x1f8>)
 80022be:	f008 fb8f 	bl	800a9e0 <osMutexNew>
 80022c2:	4603      	mov	r3, r0
 80022c4:	4a75      	ldr	r2, [pc, #468]	; (800249c <MX_FREERTOS_Init+0x1fc>)
 80022c6:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of SyringeInfoOLEDSemaphore */
  SyringeInfoOLEDSemaphoreHandle = osSemaphoreNew(1, 1, &SyringeInfoOLEDSemaphore_attributes);
 80022c8:	4a75      	ldr	r2, [pc, #468]	; (80024a0 <MX_FREERTOS_Init+0x200>)
 80022ca:	2101      	movs	r1, #1
 80022cc:	2001      	movs	r0, #1
 80022ce:	f008 fccf 	bl	800ac70 <osSemaphoreNew>
 80022d2:	4603      	mov	r3, r0
 80022d4:	4a73      	ldr	r2, [pc, #460]	; (80024a4 <MX_FREERTOS_Init+0x204>)
 80022d6:	6013      	str	r3, [r2, #0]

  /* creation of NeedleInfoOLEDSemaphore */
  NeedleInfoOLEDSemaphoreHandle = osSemaphoreNew(1, 1, &NeedleInfoOLEDSemaphore_attributes);
 80022d8:	4a73      	ldr	r2, [pc, #460]	; (80024a8 <MX_FREERTOS_Init+0x208>)
 80022da:	2101      	movs	r1, #1
 80022dc:	2001      	movs	r0, #1
 80022de:	f008 fcc7 	bl	800ac70 <osSemaphoreNew>
 80022e2:	4603      	mov	r3, r0
 80022e4:	4a71      	ldr	r2, [pc, #452]	; (80024ac <MX_FREERTOS_Init+0x20c>)
 80022e6:	6013      	str	r3, [r2, #0]

  /* creation of TemperatureInfoCommunicationSemaphore */
  TemperatureInfoCommunicationSemaphoreHandle = osSemaphoreNew(1, 1, &TemperatureInfoCommunicationSemaphore_attributes);
 80022e8:	4a71      	ldr	r2, [pc, #452]	; (80024b0 <MX_FREERTOS_Init+0x210>)
 80022ea:	2101      	movs	r1, #1
 80022ec:	2001      	movs	r0, #1
 80022ee:	f008 fcbf 	bl	800ac70 <osSemaphoreNew>
 80022f2:	4603      	mov	r3, r0
 80022f4:	4a6f      	ldr	r2, [pc, #444]	; (80024b4 <MX_FREERTOS_Init+0x214>)
 80022f6:	6013      	str	r3, [r2, #0]

  /* creation of SyringeInfoCommunicationSemaphore */
  SyringeInfoCommunicationSemaphoreHandle = osSemaphoreNew(1, 1, &SyringeInfoCommunicationSemaphore_attributes);
 80022f8:	4a6f      	ldr	r2, [pc, #444]	; (80024b8 <MX_FREERTOS_Init+0x218>)
 80022fa:	2101      	movs	r1, #1
 80022fc:	2001      	movs	r0, #1
 80022fe:	f008 fcb7 	bl	800ac70 <osSemaphoreNew>
 8002302:	4603      	mov	r3, r0
 8002304:	4a6d      	ldr	r2, [pc, #436]	; (80024bc <MX_FREERTOS_Init+0x21c>)
 8002306:	6013      	str	r3, [r2, #0]

  /* creation of NeedleInfoCommunicationSemaphore */
  NeedleInfoCommunicationSemaphoreHandle = osSemaphoreNew(1, 1, &NeedleInfoCommunicationSemaphore_attributes);
 8002308:	4a6d      	ldr	r2, [pc, #436]	; (80024c0 <MX_FREERTOS_Init+0x220>)
 800230a:	2101      	movs	r1, #1
 800230c:	2001      	movs	r0, #1
 800230e:	f008 fcaf 	bl	800ac70 <osSemaphoreNew>
 8002312:	4603      	mov	r3, r0
 8002314:	4a6b      	ldr	r2, [pc, #428]	; (80024c4 <MX_FREERTOS_Init+0x224>)
 8002316:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of SyringeInfoTimerOLED */
  SyringeInfoTimerOLEDHandle = osTimerNew(SyringeInfoTimerOLEDCallback, osTimerPeriodic, NULL, &SyringeInfoTimerOLED_attributes);
 8002318:	4b6b      	ldr	r3, [pc, #428]	; (80024c8 <MX_FREERTOS_Init+0x228>)
 800231a:	2200      	movs	r2, #0
 800231c:	2101      	movs	r1, #1
 800231e:	486b      	ldr	r0, [pc, #428]	; (80024cc <MX_FREERTOS_Init+0x22c>)
 8002320:	f008 fa9a 	bl	800a858 <osTimerNew>
 8002324:	4603      	mov	r3, r0
 8002326:	4a6a      	ldr	r2, [pc, #424]	; (80024d0 <MX_FREERTOS_Init+0x230>)
 8002328:	6013      	str	r3, [r2, #0]

  /* creation of NeedleInfoTimerOLED */
  NeedleInfoTimerOLEDHandle = osTimerNew(NeedleInfoTimerOLEDCallback, osTimerPeriodic, NULL, &NeedleInfoTimerOLED_attributes);
 800232a:	4b6a      	ldr	r3, [pc, #424]	; (80024d4 <MX_FREERTOS_Init+0x234>)
 800232c:	2200      	movs	r2, #0
 800232e:	2101      	movs	r1, #1
 8002330:	4869      	ldr	r0, [pc, #420]	; (80024d8 <MX_FREERTOS_Init+0x238>)
 8002332:	f008 fa91 	bl	800a858 <osTimerNew>
 8002336:	4603      	mov	r3, r0
 8002338:	4a68      	ldr	r2, [pc, #416]	; (80024dc <MX_FREERTOS_Init+0x23c>)
 800233a:	6013      	str	r3, [r2, #0]

  /* creation of SyringeInfoTimerCommunication */
  SyringeInfoTimerCommunicationHandle = osTimerNew(SyringeInfoTimerCommunicationCallback, osTimerPeriodic, NULL, &SyringeInfoTimerCommunication_attributes);
 800233c:	4b68      	ldr	r3, [pc, #416]	; (80024e0 <MX_FREERTOS_Init+0x240>)
 800233e:	2200      	movs	r2, #0
 8002340:	2101      	movs	r1, #1
 8002342:	4868      	ldr	r0, [pc, #416]	; (80024e4 <MX_FREERTOS_Init+0x244>)
 8002344:	f008 fa88 	bl	800a858 <osTimerNew>
 8002348:	4603      	mov	r3, r0
 800234a:	4a67      	ldr	r2, [pc, #412]	; (80024e8 <MX_FREERTOS_Init+0x248>)
 800234c:	6013      	str	r3, [r2, #0]

  /* creation of NeedleInfoTimerCommunication */
  NeedleInfoTimerCommunicationHandle = osTimerNew(NeedleInfoTimerCommunicationCallback, osTimerPeriodic, NULL, &NeedleInfoTimerCommunication_attributes);
 800234e:	4b67      	ldr	r3, [pc, #412]	; (80024ec <MX_FREERTOS_Init+0x24c>)
 8002350:	2200      	movs	r2, #0
 8002352:	2101      	movs	r1, #1
 8002354:	4866      	ldr	r0, [pc, #408]	; (80024f0 <MX_FREERTOS_Init+0x250>)
 8002356:	f008 fa7f 	bl	800a858 <osTimerNew>
 800235a:	4603      	mov	r3, r0
 800235c:	4a65      	ldr	r2, [pc, #404]	; (80024f4 <MX_FREERTOS_Init+0x254>)
 800235e:	6013      	str	r3, [r2, #0]

  /* creation of IDLETimeTimer */
  IDLETimeTimerHandle = osTimerNew(IDLETimeTimerCallback, osTimerPeriodic, NULL, &IDLETimeTimer_attributes);
 8002360:	4b65      	ldr	r3, [pc, #404]	; (80024f8 <MX_FREERTOS_Init+0x258>)
 8002362:	2200      	movs	r2, #0
 8002364:	2101      	movs	r1, #1
 8002366:	4865      	ldr	r0, [pc, #404]	; (80024fc <MX_FREERTOS_Init+0x25c>)
 8002368:	f008 fa76 	bl	800a858 <osTimerNew>
 800236c:	4603      	mov	r3, r0
 800236e:	4a64      	ldr	r2, [pc, #400]	; (8002500 <MX_FREERTOS_Init+0x260>)
 8002370:	6013      	str	r3, [r2, #0]

  /* creation of TemperatureInfoCommunicationTimer */
  TemperatureInfoCommunicationTimerHandle = osTimerNew(TemperatureInfoCommunicationTimerCallback, osTimerPeriodic, NULL, &TemperatureInfoCommunicationTimer_attributes);
 8002372:	4b64      	ldr	r3, [pc, #400]	; (8002504 <MX_FREERTOS_Init+0x264>)
 8002374:	2200      	movs	r2, #0
 8002376:	2101      	movs	r1, #1
 8002378:	4863      	ldr	r0, [pc, #396]	; (8002508 <MX_FREERTOS_Init+0x268>)
 800237a:	f008 fa6d 	bl	800a858 <osTimerNew>
 800237e:	4603      	mov	r3, r0
 8002380:	4a62      	ldr	r2, [pc, #392]	; (800250c <MX_FREERTOS_Init+0x26c>)
 8002382:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of QueueSyringeInfoOLED */
  QueueSyringeInfoOLEDHandle = osMessageQueueNew (8, sizeof(Syringe_info), &QueueSyringeInfoOLED_attributes);
 8002384:	4a62      	ldr	r2, [pc, #392]	; (8002510 <MX_FREERTOS_Init+0x270>)
 8002386:	2104      	movs	r1, #4
 8002388:	2008      	movs	r0, #8
 800238a:	f008 fdcb 	bl	800af24 <osMessageQueueNew>
 800238e:	4603      	mov	r3, r0
 8002390:	4a60      	ldr	r2, [pc, #384]	; (8002514 <MX_FREERTOS_Init+0x274>)
 8002392:	6013      	str	r3, [r2, #0]

  /* creation of QueueSyringeInfoCommunication */
  QueueSyringeInfoCommunicationHandle = osMessageQueueNew (2, sizeof(Syringe_info), &QueueSyringeInfoCommunication_attributes);
 8002394:	4a60      	ldr	r2, [pc, #384]	; (8002518 <MX_FREERTOS_Init+0x278>)
 8002396:	2104      	movs	r1, #4
 8002398:	2002      	movs	r0, #2
 800239a:	f008 fdc3 	bl	800af24 <osMessageQueueNew>
 800239e:	4603      	mov	r3, r0
 80023a0:	4a5e      	ldr	r2, [pc, #376]	; (800251c <MX_FREERTOS_Init+0x27c>)
 80023a2:	6013      	str	r3, [r2, #0]

  /* creation of QueueNeedleInfoOLED */
  QueueNeedleInfoOLEDHandle = osMessageQueueNew (8, sizeof(Needle_info), &QueueNeedleInfoOLED_attributes);
 80023a4:	4a5e      	ldr	r2, [pc, #376]	; (8002520 <MX_FREERTOS_Init+0x280>)
 80023a6:	2104      	movs	r1, #4
 80023a8:	2008      	movs	r0, #8
 80023aa:	f008 fdbb 	bl	800af24 <osMessageQueueNew>
 80023ae:	4603      	mov	r3, r0
 80023b0:	4a5c      	ldr	r2, [pc, #368]	; (8002524 <MX_FREERTOS_Init+0x284>)
 80023b2:	6013      	str	r3, [r2, #0]

  /* creation of QueueNeedleInfoCommunication */
  QueueNeedleInfoCommunicationHandle = osMessageQueueNew (4, sizeof(Needle_info), &QueueNeedleInfoCommunication_attributes);
 80023b4:	4a5c      	ldr	r2, [pc, #368]	; (8002528 <MX_FREERTOS_Init+0x288>)
 80023b6:	2104      	movs	r1, #4
 80023b8:	2004      	movs	r0, #4
 80023ba:	f008 fdb3 	bl	800af24 <osMessageQueueNew>
 80023be:	4603      	mov	r3, r0
 80023c0:	4a5a      	ldr	r2, [pc, #360]	; (800252c <MX_FREERTOS_Init+0x28c>)
 80023c2:	6013      	str	r3, [r2, #0]

  /* creation of QueueTemperatureCommunication */
  QueueTemperatureCommunicationHandle = osMessageQueueNew (4, sizeof(Temperature_info), &QueueTemperatureCommunication_attributes);
 80023c4:	4a5a      	ldr	r2, [pc, #360]	; (8002530 <MX_FREERTOS_Init+0x290>)
 80023c6:	2108      	movs	r1, #8
 80023c8:	2004      	movs	r0, #4
 80023ca:	f008 fdab 	bl	800af24 <osMessageQueueNew>
 80023ce:	4603      	mov	r3, r0
 80023d0:	4a58      	ldr	r2, [pc, #352]	; (8002534 <MX_FREERTOS_Init+0x294>)
 80023d2:	6013      	str	r3, [r2, #0]

  /* creation of QueueNeedleSetPointCommunication */
  QueueNeedleSetPointCommunicationHandle = osMessageQueueNew (4, sizeof(uint16_t), &QueueNeedleSetPointCommunication_attributes);
 80023d4:	4a58      	ldr	r2, [pc, #352]	; (8002538 <MX_FREERTOS_Init+0x298>)
 80023d6:	2102      	movs	r1, #2
 80023d8:	2004      	movs	r0, #4
 80023da:	f008 fda3 	bl	800af24 <osMessageQueueNew>
 80023de:	4603      	mov	r3, r0
 80023e0:	4a56      	ldr	r2, [pc, #344]	; (800253c <MX_FREERTOS_Init+0x29c>)
 80023e2:	6013      	str	r3, [r2, #0]

  /* creation of QueueSyringeSetPointCommunication */
  QueueSyringeSetPointCommunicationHandle = osMessageQueueNew (4, sizeof(uint16_t), &QueueSyringeSetPointCommunication_attributes);
 80023e4:	4a56      	ldr	r2, [pc, #344]	; (8002540 <MX_FREERTOS_Init+0x2a0>)
 80023e6:	2102      	movs	r1, #2
 80023e8:	2004      	movs	r0, #4
 80023ea:	f008 fd9b 	bl	800af24 <osMessageQueueNew>
 80023ee:	4603      	mov	r3, r0
 80023f0:	4a54      	ldr	r2, [pc, #336]	; (8002544 <MX_FREERTOS_Init+0x2a4>)
 80023f2:	6013      	str	r3, [r2, #0]

  /* creation of QueueSyringePermission */
  QueueSyringePermissionHandle = osMessageQueueNew (2, sizeof(uint8_t), &QueueSyringePermission_attributes);
 80023f4:	4a54      	ldr	r2, [pc, #336]	; (8002548 <MX_FREERTOS_Init+0x2a8>)
 80023f6:	2101      	movs	r1, #1
 80023f8:	2002      	movs	r0, #2
 80023fa:	f008 fd93 	bl	800af24 <osMessageQueueNew>
 80023fe:	4603      	mov	r3, r0
 8002400:	4a52      	ldr	r2, [pc, #328]	; (800254c <MX_FREERTOS_Init+0x2ac>)
 8002402:	6013      	str	r3, [r2, #0]

  /* creation of QueueNeedlePermission */
  QueueNeedlePermissionHandle = osMessageQueueNew (2, sizeof(uint8_t), &QueueNeedlePermission_attributes);
 8002404:	4a52      	ldr	r2, [pc, #328]	; (8002550 <MX_FREERTOS_Init+0x2b0>)
 8002406:	2101      	movs	r1, #1
 8002408:	2002      	movs	r0, #2
 800240a:	f008 fd8b 	bl	800af24 <osMessageQueueNew>
 800240e:	4603      	mov	r3, r0
 8002410:	4a50      	ldr	r2, [pc, #320]	; (8002554 <MX_FREERTOS_Init+0x2b4>)
 8002412:	6013      	str	r3, [r2, #0]

  /* creation of QueueCommunicationPermission */
  QueueCommunicationPermissionHandle = osMessageQueueNew (2, sizeof(uint8_t), &QueueCommunicationPermission_attributes);
 8002414:	4a50      	ldr	r2, [pc, #320]	; (8002558 <MX_FREERTOS_Init+0x2b8>)
 8002416:	2101      	movs	r1, #1
 8002418:	2002      	movs	r0, #2
 800241a:	f008 fd83 	bl	800af24 <osMessageQueueNew>
 800241e:	4603      	mov	r3, r0
 8002420:	4a4e      	ldr	r2, [pc, #312]	; (800255c <MX_FREERTOS_Init+0x2bc>)
 8002422:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of HeartBeatTast */
  HeartBeatTastHandle = osThreadNew(StartHeartBeatTast, NULL, &HeartBeatTast_attributes);
 8002424:	4a4e      	ldr	r2, [pc, #312]	; (8002560 <MX_FREERTOS_Init+0x2c0>)
 8002426:	2100      	movs	r1, #0
 8002428:	484e      	ldr	r0, [pc, #312]	; (8002564 <MX_FREERTOS_Init+0x2c4>)
 800242a:	f008 f8eb 	bl	800a604 <osThreadNew>
 800242e:	4603      	mov	r3, r0
 8002430:	4a4d      	ldr	r2, [pc, #308]	; (8002568 <MX_FREERTOS_Init+0x2c8>)
 8002432:	6013      	str	r3, [r2, #0]

  /* creation of SyringeControlT */
  SyringeControlTHandle = osThreadNew(StartSyringeControlTask, NULL, &SyringeControlT_attributes);
 8002434:	4a4d      	ldr	r2, [pc, #308]	; (800256c <MX_FREERTOS_Init+0x2cc>)
 8002436:	2100      	movs	r1, #0
 8002438:	484d      	ldr	r0, [pc, #308]	; (8002570 <MX_FREERTOS_Init+0x2d0>)
 800243a:	f008 f8e3 	bl	800a604 <osThreadNew>
 800243e:	4603      	mov	r3, r0
 8002440:	4a4c      	ldr	r2, [pc, #304]	; (8002574 <MX_FREERTOS_Init+0x2d4>)
 8002442:	6013      	str	r3, [r2, #0]

  /* creation of OLEDTask */
  OLEDTaskHandle = osThreadNew(StartOLEDTask, NULL, &OLEDTask_attributes);
 8002444:	4a4c      	ldr	r2, [pc, #304]	; (8002578 <MX_FREERTOS_Init+0x2d8>)
 8002446:	2100      	movs	r1, #0
 8002448:	484c      	ldr	r0, [pc, #304]	; (800257c <MX_FREERTOS_Init+0x2dc>)
 800244a:	f008 f8db 	bl	800a604 <osThreadNew>
 800244e:	4603      	mov	r3, r0
 8002450:	4a4b      	ldr	r2, [pc, #300]	; (8002580 <MX_FREERTOS_Init+0x2e0>)
 8002452:	6013      	str	r3, [r2, #0]

  /* creation of NeedleControlTa */
  NeedleControlTaHandle = osThreadNew(StartNeedleControlTask, NULL, &NeedleControlTa_attributes);
 8002454:	4a4b      	ldr	r2, [pc, #300]	; (8002584 <MX_FREERTOS_Init+0x2e4>)
 8002456:	2100      	movs	r1, #0
 8002458:	484b      	ldr	r0, [pc, #300]	; (8002588 <MX_FREERTOS_Init+0x2e8>)
 800245a:	f008 f8d3 	bl	800a604 <osThreadNew>
 800245e:	4603      	mov	r3, r0
 8002460:	4a4a      	ldr	r2, [pc, #296]	; (800258c <MX_FREERTOS_Init+0x2ec>)
 8002462:	6013      	str	r3, [r2, #0]

  /* creation of CommunicationTa */
  CommunicationTaHandle = osThreadNew(StartCommunicationTask, NULL, &CommunicationTa_attributes);
 8002464:	4a4a      	ldr	r2, [pc, #296]	; (8002590 <MX_FREERTOS_Init+0x2f0>)
 8002466:	2100      	movs	r1, #0
 8002468:	484a      	ldr	r0, [pc, #296]	; (8002594 <MX_FREERTOS_Init+0x2f4>)
 800246a:	f008 f8cb 	bl	800a604 <osThreadNew>
 800246e:	4603      	mov	r3, r0
 8002470:	4a49      	ldr	r2, [pc, #292]	; (8002598 <MX_FREERTOS_Init+0x2f8>)
 8002472:	6013      	str	r3, [r2, #0]

  /* creation of TemperatureTask */
  TemperatureTaskHandle = osThreadNew(StartTemperatureTask, NULL, &TemperatureTask_attributes);
 8002474:	4a49      	ldr	r2, [pc, #292]	; (800259c <MX_FREERTOS_Init+0x2fc>)
 8002476:	2100      	movs	r1, #0
 8002478:	4849      	ldr	r0, [pc, #292]	; (80025a0 <MX_FREERTOS_Init+0x300>)
 800247a:	f008 f8c3 	bl	800a604 <osThreadNew>
 800247e:	4603      	mov	r3, r0
 8002480:	4a48      	ldr	r2, [pc, #288]	; (80025a4 <MX_FREERTOS_Init+0x304>)
 8002482:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8002484:	bf00      	nop
 8002486:	bd80      	pop	{r7, pc}
 8002488:	0800f3fc 	.word	0x0800f3fc
 800248c:	200004fc 	.word	0x200004fc
 8002490:	0800f40c 	.word	0x0800f40c
 8002494:	20000500 	.word	0x20000500
 8002498:	0800f41c 	.word	0x0800f41c
 800249c:	20000504 	.word	0x20000504
 80024a0:	0800f42c 	.word	0x0800f42c
 80024a4:	20000508 	.word	0x20000508
 80024a8:	0800f43c 	.word	0x0800f43c
 80024ac:	2000050c 	.word	0x2000050c
 80024b0:	0800f44c 	.word	0x0800f44c
 80024b4:	20000510 	.word	0x20000510
 80024b8:	0800f45c 	.word	0x0800f45c
 80024bc:	20000514 	.word	0x20000514
 80024c0:	0800f46c 	.word	0x0800f46c
 80024c4:	20000518 	.word	0x20000518
 80024c8:	0800f39c 	.word	0x0800f39c
 80024cc:	08002d49 	.word	0x08002d49
 80024d0:	200004e4 	.word	0x200004e4
 80024d4:	0800f3ac 	.word	0x0800f3ac
 80024d8:	08002d69 	.word	0x08002d69
 80024dc:	200004e8 	.word	0x200004e8
 80024e0:	0800f3bc 	.word	0x0800f3bc
 80024e4:	08002d89 	.word	0x08002d89
 80024e8:	200004ec 	.word	0x200004ec
 80024ec:	0800f3cc 	.word	0x0800f3cc
 80024f0:	08002da9 	.word	0x08002da9
 80024f4:	200004f0 	.word	0x200004f0
 80024f8:	0800f3dc 	.word	0x0800f3dc
 80024fc:	08002dc9 	.word	0x08002dc9
 8002500:	200004f4 	.word	0x200004f4
 8002504:	0800f3ec 	.word	0x0800f3ec
 8002508:	08002e09 	.word	0x08002e09
 800250c:	200004f8 	.word	0x200004f8
 8002510:	0800f2ac 	.word	0x0800f2ac
 8002514:	200004bc 	.word	0x200004bc
 8002518:	0800f2c4 	.word	0x0800f2c4
 800251c:	200004c0 	.word	0x200004c0
 8002520:	0800f2dc 	.word	0x0800f2dc
 8002524:	200004c4 	.word	0x200004c4
 8002528:	0800f2f4 	.word	0x0800f2f4
 800252c:	200004c8 	.word	0x200004c8
 8002530:	0800f30c 	.word	0x0800f30c
 8002534:	200004cc 	.word	0x200004cc
 8002538:	0800f324 	.word	0x0800f324
 800253c:	200004d0 	.word	0x200004d0
 8002540:	0800f33c 	.word	0x0800f33c
 8002544:	200004d4 	.word	0x200004d4
 8002548:	0800f354 	.word	0x0800f354
 800254c:	200004d8 	.word	0x200004d8
 8002550:	0800f36c 	.word	0x0800f36c
 8002554:	200004dc 	.word	0x200004dc
 8002558:	0800f384 	.word	0x0800f384
 800255c:	200004e0 	.word	0x200004e0
 8002560:	0800f1d4 	.word	0x0800f1d4
 8002564:	080025a9 	.word	0x080025a9
 8002568:	200004a4 	.word	0x200004a4
 800256c:	0800f1f8 	.word	0x0800f1f8
 8002570:	080025f1 	.word	0x080025f1
 8002574:	200004a8 	.word	0x200004a8
 8002578:	0800f21c 	.word	0x0800f21c
 800257c:	08002799 	.word	0x08002799
 8002580:	200004ac 	.word	0x200004ac
 8002584:	0800f240 	.word	0x0800f240
 8002588:	08002969 	.word	0x08002969
 800258c:	200004b0 	.word	0x200004b0
 8002590:	0800f264 	.word	0x0800f264
 8002594:	08002b19 	.word	0x08002b19
 8002598:	200004b4 	.word	0x200004b4
 800259c:	0800f288 	.word	0x0800f288
 80025a0:	08002bfd 	.word	0x08002bfd
 80025a4:	200004b8 	.word	0x200004b8

080025a8 <StartHeartBeatTast>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartHeartBeatTast */
void StartHeartBeatTast(void *argument)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartHeartBeatTast */
	osTimerStart(IDLETimeTimerHandle, 1000);
 80025b0:	4b0c      	ldr	r3, [pc, #48]	; (80025e4 <StartHeartBeatTast+0x3c>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80025b8:	4618      	mov	r0, r3
 80025ba:	f008 f9d1 	bl	800a960 <osTimerStart>
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 80025be:	2101      	movs	r1, #1
 80025c0:	4809      	ldr	r0, [pc, #36]	; (80025e8 <StartHeartBeatTast+0x40>)
 80025c2:	f003 fc00 	bl	8005dc6 <HAL_GPIO_TogglePin>
	  osDelay((1000 * osKernelGetTickFreq()) / 1000);
 80025c6:	f008 f813 	bl	800a5f0 <osKernelGetTickFreq>
 80025ca:	4603      	mov	r3, r0
 80025cc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80025d0:	fb02 f303 	mul.w	r3, r2, r3
 80025d4:	4a05      	ldr	r2, [pc, #20]	; (80025ec <StartHeartBeatTast+0x44>)
 80025d6:	fba2 2303 	umull	r2, r3, r2, r3
 80025da:	099b      	lsrs	r3, r3, #6
 80025dc:	4618      	mov	r0, r3
 80025de:	f008 f8b7 	bl	800a750 <osDelay>
	  HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 80025e2:	e7ec      	b.n	80025be <StartHeartBeatTast+0x16>
 80025e4:	200004f4 	.word	0x200004f4
 80025e8:	40020400 	.word	0x40020400
 80025ec:	10624dd3 	.word	0x10624dd3

080025f0 <StartSyringeControlTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSyringeControlTask */
void StartSyringeControlTask(void *argument)
{
 80025f0:	b590      	push	{r4, r7, lr}
 80025f2:	b09f      	sub	sp, #124	; 0x7c
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSyringeControlTask */
	//
	// Motor controllers
	//
	A4988_Drive Syringe = {	.NAME = "SYRINGE",
 80025f8:	4a5b      	ldr	r2, [pc, #364]	; (8002768 <StartSyringeControlTask+0x178>)
 80025fa:	f107 0320 	add.w	r3, r7, #32
 80025fe:	4611      	mov	r1, r2
 8002600:	2258      	movs	r2, #88	; 0x58
 8002602:	4618      	mov	r0, r3
 8002604:	f00c f952 	bl	800e8ac <memcpy>
	// Queue info
	//
	Syringe_info _Syringe_info;
	uint16_t syringe_setpoint_change;
	uint8_t _Permission;
	_Permission = 0;
 8002608:	2300      	movs	r3, #0
 800260a:	737b      	strb	r3, [r7, #13]
	//
	// Initialization
	//
	Init_A4988(&Syringe); // Drive initialization
 800260c:	f107 0320 	add.w	r3, r7, #32
 8002610:	4618      	mov	r0, r3
 8002612:	f7fe fde3 	bl	80011dc <Init_A4988>

	osMutexAcquire(MutexI2C4Handle, osWaitForever);
 8002616:	4b55      	ldr	r3, [pc, #340]	; (800276c <StartSyringeControlTask+0x17c>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f04f 31ff 	mov.w	r1, #4294967295
 800261e:	4618      	mov	r0, r3
 8002620:	f008 fa78 	bl	800ab14 <osMutexAcquire>
	VL6180X_Init(&Syringe_sensor, &hi2c4); // Sensor initialization
 8002624:	f107 0314 	add.w	r3, r7, #20
 8002628:	4951      	ldr	r1, [pc, #324]	; (8002770 <StartSyringeControlTask+0x180>)
 800262a:	4618      	mov	r0, r3
 800262c:	f7ff fa4d 	bl	8001aca <VL6180X_Init>
	configureDefault_VL6180X(&Syringe_sensor); // Sensor initialization
 8002630:	f107 0314 	add.w	r3, r7, #20
 8002634:	4618      	mov	r0, r3
 8002636:	f7ff fbd9 	bl	8001dec <configureDefault_VL6180X>
	osMutexRelease(MutexI2C4Handle);
 800263a:	4b4c      	ldr	r3, [pc, #304]	; (800276c <StartSyringeControlTask+0x17c>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4618      	mov	r0, r3
 8002640:	f008 fac6 	bl	800abd0 <osMutexRelease>

	osMutexAcquire(MutexI2C4Handle, osWaitForever);
 8002644:	4b49      	ldr	r3, [pc, #292]	; (800276c <StartSyringeControlTask+0x17c>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f04f 31ff 	mov.w	r1, #4294967295
 800264c:	4618      	mov	r0, r3
 800264e:	f008 fa61 	bl	800ab14 <osMutexAcquire>
	_Syringe_info.MEASURE_Syringe = readRangeSingleMillimeters_VL6180X(&Syringe_sensor); // Initial measurement
 8002652:	f107 0314 	add.w	r3, r7, #20
 8002656:	4618      	mov	r0, r3
 8002658:	f7ff fc08 	bl	8001e6c <readRangeSingleMillimeters_VL6180X>
 800265c:	4603      	mov	r3, r0
 800265e:	823b      	strh	r3, [r7, #16]
	_Syringe_info.Set_distance_syringe = _Syringe_info.MEASURE_Syringe;
 8002660:	8a3b      	ldrh	r3, [r7, #16]
 8002662:	827b      	strh	r3, [r7, #18]
	osMutexRelease(MutexI2C4Handle);
 8002664:	4b41      	ldr	r3, [pc, #260]	; (800276c <StartSyringeControlTask+0x17c>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4618      	mov	r0, r3
 800266a:	f008 fab1 	bl	800abd0 <osMutexRelease>

	//
	// Timers
	//
	osTimerStart(SyringeInfoTimerOLEDHandle, (550 * osKernelGetTickFreq()) / 1000 ); // OLED Timer
 800266e:	4b41      	ldr	r3, [pc, #260]	; (8002774 <StartSyringeControlTask+0x184>)
 8002670:	681c      	ldr	r4, [r3, #0]
 8002672:	f007 ffbd 	bl	800a5f0 <osKernelGetTickFreq>
 8002676:	4603      	mov	r3, r0
 8002678:	f240 2226 	movw	r2, #550	; 0x226
 800267c:	fb02 f303 	mul.w	r3, r2, r3
 8002680:	4a3d      	ldr	r2, [pc, #244]	; (8002778 <StartSyringeControlTask+0x188>)
 8002682:	fba2 2303 	umull	r2, r3, r2, r3
 8002686:	099b      	lsrs	r3, r3, #6
 8002688:	4619      	mov	r1, r3
 800268a:	4620      	mov	r0, r4
 800268c:	f008 f968 	bl	800a960 <osTimerStart>
	osTimerStart(SyringeInfoTimerCommunicationHandle, (550 * osKernelGetTickFreq()) / 1000 ); // Communication Timer
 8002690:	4b3a      	ldr	r3, [pc, #232]	; (800277c <StartSyringeControlTask+0x18c>)
 8002692:	681c      	ldr	r4, [r3, #0]
 8002694:	f007 ffac 	bl	800a5f0 <osKernelGetTickFreq>
 8002698:	4603      	mov	r3, r0
 800269a:	f240 2226 	movw	r2, #550	; 0x226
 800269e:	fb02 f303 	mul.w	r3, r2, r3
 80026a2:	4a35      	ldr	r2, [pc, #212]	; (8002778 <StartSyringeControlTask+0x188>)
 80026a4:	fba2 2303 	umull	r2, r3, r2, r3
 80026a8:	099b      	lsrs	r3, r3, #6
 80026aa:	4619      	mov	r1, r3
 80026ac:	4620      	mov	r0, r4
 80026ae:	f008 f957 	bl	800a960 <osTimerStart>
  {
	  //
	  // Get data
	  //
	  // Get SetPoint
	  if(osOK == osMessageQueueGet(QueueSyringeSetPointCommunicationHandle, &syringe_setpoint_change, NULL, 0)){
 80026b2:	4b33      	ldr	r3, [pc, #204]	; (8002780 <StartSyringeControlTask+0x190>)
 80026b4:	6818      	ldr	r0, [r3, #0]
 80026b6:	f107 010e 	add.w	r1, r7, #14
 80026ba:	2300      	movs	r3, #0
 80026bc:	2200      	movs	r2, #0
 80026be:	f008 fd2b 	bl	800b118 <osMessageQueueGet>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d101      	bne.n	80026cc <StartSyringeControlTask+0xdc>
		  _Syringe_info.Set_distance_syringe = syringe_setpoint_change;
 80026c8:	89fb      	ldrh	r3, [r7, #14]
 80026ca:	827b      	strh	r3, [r7, #18]
	  }
	  // Get permission
	  osMessageQueueGet(QueueSyringePermissionHandle, &_Permission, NULL, 0);
 80026cc:	4b2d      	ldr	r3, [pc, #180]	; (8002784 <StartSyringeControlTask+0x194>)
 80026ce:	6818      	ldr	r0, [r3, #0]
 80026d0:	f107 010d 	add.w	r1, r7, #13
 80026d4:	2300      	movs	r3, #0
 80026d6:	2200      	movs	r2, #0
 80026d8:	f008 fd1e 	bl	800b118 <osMessageQueueGet>

	  //
	  // Read measurement from sensor
	  //
	  osMutexAcquire(MutexI2C4Handle, osWaitForever);
 80026dc:	4b23      	ldr	r3, [pc, #140]	; (800276c <StartSyringeControlTask+0x17c>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f04f 31ff 	mov.w	r1, #4294967295
 80026e4:	4618      	mov	r0, r3
 80026e6:	f008 fa15 	bl	800ab14 <osMutexAcquire>
	  _Syringe_info.MEASURE_Syringe = readRangeSingleMillimeters_VL6180X(&Syringe_sensor); // Measurement
 80026ea:	f107 0314 	add.w	r3, r7, #20
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7ff fbbc 	bl	8001e6c <readRangeSingleMillimeters_VL6180X>
 80026f4:	4603      	mov	r3, r0
 80026f6:	823b      	strh	r3, [r7, #16]
	  osMutexRelease(MutexI2C4Handle);
 80026f8:	4b1c      	ldr	r3, [pc, #112]	; (800276c <StartSyringeControlTask+0x17c>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4618      	mov	r0, r3
 80026fe:	f008 fa67 	bl	800abd0 <osMutexRelease>

	  //
	  // Send data to queue
	  //
	  if (osOK == osSemaphoreAcquire(SyringeInfoCommunicationSemaphoreHandle, 0)){ // Send to communication
 8002702:	4b21      	ldr	r3, [pc, #132]	; (8002788 <StartSyringeControlTask+0x198>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	2100      	movs	r1, #0
 8002708:	4618      	mov	r0, r3
 800270a:	f008 fb4d 	bl	800ada8 <osSemaphoreAcquire>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d108      	bne.n	8002726 <StartSyringeControlTask+0x136>
		  osMessageQueuePut(QueueSyringeInfoCommunicationHandle, &_Syringe_info, 0, osWaitForever);
 8002714:	4b1d      	ldr	r3, [pc, #116]	; (800278c <StartSyringeControlTask+0x19c>)
 8002716:	6818      	ldr	r0, [r3, #0]
 8002718:	f107 0110 	add.w	r1, r7, #16
 800271c:	f04f 33ff 	mov.w	r3, #4294967295
 8002720:	2200      	movs	r2, #0
 8002722:	f008 fc85 	bl	800b030 <osMessageQueuePut>
	  }
	  if (osOK == osSemaphoreAcquire(SyringeInfoOLEDSemaphoreHandle, 0)) { // Send to OLED
 8002726:	4b1a      	ldr	r3, [pc, #104]	; (8002790 <StartSyringeControlTask+0x1a0>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	2100      	movs	r1, #0
 800272c:	4618      	mov	r0, r3
 800272e:	f008 fb3b 	bl	800ada8 <osSemaphoreAcquire>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d108      	bne.n	800274a <StartSyringeControlTask+0x15a>
	  		osMessageQueuePut(QueueSyringeInfoOLEDHandle, &_Syringe_info, 0, osWaitForever);
 8002738:	4b16      	ldr	r3, [pc, #88]	; (8002794 <StartSyringeControlTask+0x1a4>)
 800273a:	6818      	ldr	r0, [r3, #0]
 800273c:	f107 0110 	add.w	r1, r7, #16
 8002740:	f04f 33ff 	mov.w	r3, #4294967295
 8002744:	2200      	movs	r2, #0
 8002746:	f008 fc73 	bl	800b030 <osMessageQueuePut>
	  	  // TODO implement
	  }
	  //
	  // Time interval
	  //
	  osDelay((200 * osKernelGetTickFreq()) / 1000);
 800274a:	f007 ff51 	bl	800a5f0 <osKernelGetTickFreq>
 800274e:	4603      	mov	r3, r0
 8002750:	22c8      	movs	r2, #200	; 0xc8
 8002752:	fb02 f303 	mul.w	r3, r2, r3
 8002756:	4a08      	ldr	r2, [pc, #32]	; (8002778 <StartSyringeControlTask+0x188>)
 8002758:	fba2 2303 	umull	r2, r3, r2, r3
 800275c:	099b      	lsrs	r3, r3, #6
 800275e:	4618      	mov	r0, r3
 8002760:	f007 fff6 	bl	800a750 <osDelay>
	  if(osOK == osMessageQueueGet(QueueSyringeSetPointCommunicationHandle, &syringe_setpoint_change, NULL, 0)){
 8002764:	e7a5      	b.n	80026b2 <StartSyringeControlTask+0xc2>
 8002766:	bf00      	nop
 8002768:	0800ee78 	.word	0x0800ee78
 800276c:	20000504 	.word	0x20000504
 8002770:	2000056c 	.word	0x2000056c
 8002774:	200004e4 	.word	0x200004e4
 8002778:	10624dd3 	.word	0x10624dd3
 800277c:	200004ec 	.word	0x200004ec
 8002780:	200004d4 	.word	0x200004d4
 8002784:	200004d8 	.word	0x200004d8
 8002788:	20000514 	.word	0x20000514
 800278c:	200004c0 	.word	0x200004c0
 8002790:	20000508 	.word	0x20000508
 8002794:	200004bc 	.word	0x200004bc

08002798 <StartOLEDTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartOLEDTask */
void StartOLEDTask(void *argument)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b08e      	sub	sp, #56	; 0x38
 800279c:	af02      	add	r7, sp, #8
 800279e:	6078      	str	r0, [r7, #4]
	// Info data initialization
	//
	char Message_OLED[32]; // Message buffer
	Syringe_info _Syringe_info;
	Needle_info _Needle_info;
	_Needle_info.Set_distance_needle = 0;
 80027a0:	2300      	movs	r3, #0
 80027a2:	817b      	strh	r3, [r7, #10]
	_Needle_info.MEASURE_Needle = 0;
 80027a4:	2300      	movs	r3, #0
 80027a6:	813b      	strh	r3, [r7, #8]
	_Syringe_info.Set_distance_syringe = 0;
 80027a8:	2300      	movs	r3, #0
 80027aa:	81fb      	strh	r3, [r7, #14]
	_Syringe_info.MEASURE_Syringe = 0;
 80027ac:	2300      	movs	r3, #0
 80027ae:	81bb      	strh	r3, [r7, #12]

	//
	// Screen initialization
	//
	osMutexAcquire(MutexI2C4Handle, osWaitForever);
 80027b0:	4b63      	ldr	r3, [pc, #396]	; (8002940 <StartOLEDTask+0x1a8>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f04f 31ff 	mov.w	r1, #4294967295
 80027b8:	4618      	mov	r0, r3
 80027ba:	f008 f9ab 	bl	800ab14 <osMutexAcquire>
	SSD1306_Init(&hi2c4);
 80027be:	4861      	ldr	r0, [pc, #388]	; (8002944 <StartOLEDTask+0x1ac>)
 80027c0:	f7ff f88e 	bl	80018e0 <SSD1306_Init>
	osMutexRelease(MutexI2C4Handle);
 80027c4:	4b5e      	ldr	r3, [pc, #376]	; (8002940 <StartOLEDTask+0x1a8>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4618      	mov	r0, r3
 80027ca:	f008 fa01 	bl	800abd0 <osMutexRelease>

	GFX_SetFont(font_8x5);
 80027ce:	485e      	ldr	r0, [pc, #376]	; (8002948 <StartOLEDTask+0x1b0>)
 80027d0:	f7fe fd26 	bl	8001220 <GFX_SetFont>
	GFX_SetFontSize(1);
 80027d4:	2001      	movs	r0, #1
 80027d6:	f7fe fd33 	bl	8001240 <GFX_SetFontSize>

	SSD1306_Clear(BLACK);
 80027da:	2000      	movs	r0, #0
 80027dc:	f7ff f844 	bl	8001868 <SSD1306_Clear>

	osMutexAcquire(MutexI2C4Handle, osWaitForever);
 80027e0:	4b57      	ldr	r3, [pc, #348]	; (8002940 <StartOLEDTask+0x1a8>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f04f 31ff 	mov.w	r1, #4294967295
 80027e8:	4618      	mov	r0, r3
 80027ea:	f008 f993 	bl	800ab14 <osMutexAcquire>
	SSD1306_Display();
 80027ee:	f7ff f859 	bl	80018a4 <SSD1306_Display>
	osMutexRelease(MutexI2C4Handle);
 80027f2:	4b53      	ldr	r3, [pc, #332]	; (8002940 <StartOLEDTask+0x1a8>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4618      	mov	r0, r3
 80027f8:	f008 f9ea 	bl	800abd0 <osMutexRelease>
  {
	  //
	  // Get data from queues
	  //
	  // Get data from Syringe info queue
	  osMessageQueueGet(QueueSyringeInfoOLEDHandle, &_Syringe_info, NULL, 0);
 80027fc:	4b53      	ldr	r3, [pc, #332]	; (800294c <StartOLEDTask+0x1b4>)
 80027fe:	6818      	ldr	r0, [r3, #0]
 8002800:	f107 010c 	add.w	r1, r7, #12
 8002804:	2300      	movs	r3, #0
 8002806:	2200      	movs	r2, #0
 8002808:	f008 fc86 	bl	800b118 <osMessageQueueGet>
	  // Get data from Needle info queue
	  osMessageQueueGet(QueueNeedleInfoOLEDHandle, &_Needle_info, NULL, 0);
 800280c:	4b50      	ldr	r3, [pc, #320]	; (8002950 <StartOLEDTask+0x1b8>)
 800280e:	6818      	ldr	r0, [r3, #0]
 8002810:	f107 0108 	add.w	r1, r7, #8
 8002814:	2300      	movs	r3, #0
 8002816:	2200      	movs	r2, #0
 8002818:	f008 fc7e 	bl	800b118 <osMessageQueueGet>

	  //
	  // Make message
	  //
	  SSD1306_Clear(BLACK);
 800281c:	2000      	movs	r0, #0
 800281e:	f7ff f823 	bl	8001868 <SSD1306_Clear>
	  sprintf(Message_OLED, "Needle position");
 8002822:	f107 0310 	add.w	r3, r7, #16
 8002826:	494b      	ldr	r1, [pc, #300]	; (8002954 <StartOLEDTask+0x1bc>)
 8002828:	4618      	mov	r0, r3
 800282a:	f002 fb6d 	bl	8004f08 <sprintf_>
	  GFX_DrawString(20, 0, Message_OLED, WHITE, 0);
 800282e:	f107 0210 	add.w	r2, r7, #16
 8002832:	2300      	movs	r3, #0
 8002834:	9300      	str	r3, [sp, #0]
 8002836:	2301      	movs	r3, #1
 8002838:	2100      	movs	r1, #0
 800283a:	2014      	movs	r0, #20
 800283c:	f7fe fdce 	bl	80013dc <GFX_DrawString>
	  GFX_DrawLine(0, 9, 128, 9, WHITE);
 8002840:	2301      	movs	r3, #1
 8002842:	9300      	str	r3, [sp, #0]
 8002844:	2309      	movs	r3, #9
 8002846:	2280      	movs	r2, #128	; 0x80
 8002848:	2109      	movs	r1, #9
 800284a:	2000      	movs	r0, #0
 800284c:	f7fe fedf 	bl	800160e <GFX_DrawLine>
	  sprintf(Message_OLED, "Set: %d mm", _Needle_info.Set_distance_needle); //Set_distance_needle
 8002850:	897b      	ldrh	r3, [r7, #10]
 8002852:	461a      	mov	r2, r3
 8002854:	f107 0310 	add.w	r3, r7, #16
 8002858:	493f      	ldr	r1, [pc, #252]	; (8002958 <StartOLEDTask+0x1c0>)
 800285a:	4618      	mov	r0, r3
 800285c:	f002 fb54 	bl	8004f08 <sprintf_>
	  GFX_DrawString(0, 12, Message_OLED, WHITE, 0);
 8002860:	f107 0210 	add.w	r2, r7, #16
 8002864:	2300      	movs	r3, #0
 8002866:	9300      	str	r3, [sp, #0]
 8002868:	2301      	movs	r3, #1
 800286a:	210c      	movs	r1, #12
 800286c:	2000      	movs	r0, #0
 800286e:	f7fe fdb5 	bl	80013dc <GFX_DrawString>
	  sprintf(Message_OLED, "Measure: %d mm", _Needle_info.MEASURE_Needle); //MEASURE_Needle
 8002872:	893b      	ldrh	r3, [r7, #8]
 8002874:	461a      	mov	r2, r3
 8002876:	f107 0310 	add.w	r3, r7, #16
 800287a:	4938      	ldr	r1, [pc, #224]	; (800295c <StartOLEDTask+0x1c4>)
 800287c:	4618      	mov	r0, r3
 800287e:	f002 fb43 	bl	8004f08 <sprintf_>
	  GFX_DrawString(0, 22, Message_OLED, WHITE, 0);
 8002882:	f107 0210 	add.w	r2, r7, #16
 8002886:	2300      	movs	r3, #0
 8002888:	9300      	str	r3, [sp, #0]
 800288a:	2301      	movs	r3, #1
 800288c:	2116      	movs	r1, #22
 800288e:	2000      	movs	r0, #0
 8002890:	f7fe fda4 	bl	80013dc <GFX_DrawString>
	  sprintf(Message_OLED, "Syringe position");
 8002894:	f107 0310 	add.w	r3, r7, #16
 8002898:	4931      	ldr	r1, [pc, #196]	; (8002960 <StartOLEDTask+0x1c8>)
 800289a:	4618      	mov	r0, r3
 800289c:	f002 fb34 	bl	8004f08 <sprintf_>
	  GFX_DrawString(15, 32, Message_OLED, WHITE, 0);
 80028a0:	f107 0210 	add.w	r2, r7, #16
 80028a4:	2300      	movs	r3, #0
 80028a6:	9300      	str	r3, [sp, #0]
 80028a8:	2301      	movs	r3, #1
 80028aa:	2120      	movs	r1, #32
 80028ac:	200f      	movs	r0, #15
 80028ae:	f7fe fd95 	bl	80013dc <GFX_DrawString>
	  GFX_DrawLine(0, 41, 128, 41, WHITE);
 80028b2:	2301      	movs	r3, #1
 80028b4:	9300      	str	r3, [sp, #0]
 80028b6:	2329      	movs	r3, #41	; 0x29
 80028b8:	2280      	movs	r2, #128	; 0x80
 80028ba:	2129      	movs	r1, #41	; 0x29
 80028bc:	2000      	movs	r0, #0
 80028be:	f7fe fea6 	bl	800160e <GFX_DrawLine>
	  sprintf(Message_OLED, "Set: %d mm", _Syringe_info.Set_distance_syringe); //Set_distance_syringe
 80028c2:	89fb      	ldrh	r3, [r7, #14]
 80028c4:	461a      	mov	r2, r3
 80028c6:	f107 0310 	add.w	r3, r7, #16
 80028ca:	4923      	ldr	r1, [pc, #140]	; (8002958 <StartOLEDTask+0x1c0>)
 80028cc:	4618      	mov	r0, r3
 80028ce:	f002 fb1b 	bl	8004f08 <sprintf_>
	  GFX_DrawString(0, 44, Message_OLED, WHITE, 0);
 80028d2:	f107 0210 	add.w	r2, r7, #16
 80028d6:	2300      	movs	r3, #0
 80028d8:	9300      	str	r3, [sp, #0]
 80028da:	2301      	movs	r3, #1
 80028dc:	212c      	movs	r1, #44	; 0x2c
 80028de:	2000      	movs	r0, #0
 80028e0:	f7fe fd7c 	bl	80013dc <GFX_DrawString>
	  sprintf(Message_OLED, "Measure: %d mm", _Syringe_info.MEASURE_Syringe); //MEASURE_Syringe
 80028e4:	89bb      	ldrh	r3, [r7, #12]
 80028e6:	461a      	mov	r2, r3
 80028e8:	f107 0310 	add.w	r3, r7, #16
 80028ec:	491b      	ldr	r1, [pc, #108]	; (800295c <StartOLEDTask+0x1c4>)
 80028ee:	4618      	mov	r0, r3
 80028f0:	f002 fb0a 	bl	8004f08 <sprintf_>
	  GFX_DrawString(0, 54, Message_OLED, WHITE, 0);
 80028f4:	f107 0210 	add.w	r2, r7, #16
 80028f8:	2300      	movs	r3, #0
 80028fa:	9300      	str	r3, [sp, #0]
 80028fc:	2301      	movs	r3, #1
 80028fe:	2136      	movs	r1, #54	; 0x36
 8002900:	2000      	movs	r0, #0
 8002902:	f7fe fd6b 	bl	80013dc <GFX_DrawString>

	  //
	  // Display
	  //
	  osMutexAcquire(MutexI2C4Handle, osWaitForever);
 8002906:	4b0e      	ldr	r3, [pc, #56]	; (8002940 <StartOLEDTask+0x1a8>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f04f 31ff 	mov.w	r1, #4294967295
 800290e:	4618      	mov	r0, r3
 8002910:	f008 f900 	bl	800ab14 <osMutexAcquire>
	  SSD1306_Display();
 8002914:	f7fe ffc6 	bl	80018a4 <SSD1306_Display>
	  osMutexRelease(MutexI2C4Handle);
 8002918:	4b09      	ldr	r3, [pc, #36]	; (8002940 <StartOLEDTask+0x1a8>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4618      	mov	r0, r3
 800291e:	f008 f957 	bl	800abd0 <osMutexRelease>

	  //
	  // Time interval
	  //
	  osDelay((500 * osKernelGetTickFreq()) / 1000);
 8002922:	f007 fe65 	bl	800a5f0 <osKernelGetTickFreq>
 8002926:	4603      	mov	r3, r0
 8002928:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800292c:	fb02 f303 	mul.w	r3, r2, r3
 8002930:	4a0c      	ldr	r2, [pc, #48]	; (8002964 <StartOLEDTask+0x1cc>)
 8002932:	fba2 2303 	umull	r2, r3, r2, r3
 8002936:	099b      	lsrs	r3, r3, #6
 8002938:	4618      	mov	r0, r3
 800293a:	f007 ff09 	bl	800a750 <osDelay>
	  osMessageQueueGet(QueueSyringeInfoOLEDHandle, &_Syringe_info, NULL, 0);
 800293e:	e75d      	b.n	80027fc <StartOLEDTask+0x64>
 8002940:	20000504 	.word	0x20000504
 8002944:	2000056c 	.word	0x2000056c
 8002948:	0800eff4 	.word	0x0800eff4
 800294c:	200004bc 	.word	0x200004bc
 8002950:	200004c4 	.word	0x200004c4
 8002954:	0800eed0 	.word	0x0800eed0
 8002958:	0800eee0 	.word	0x0800eee0
 800295c:	0800eeec 	.word	0x0800eeec
 8002960:	0800eefc 	.word	0x0800eefc
 8002964:	10624dd3 	.word	0x10624dd3

08002968 <StartNeedleControlTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartNeedleControlTask */
void StartNeedleControlTask(void *argument)
{
 8002968:	b590      	push	{r4, r7, lr}
 800296a:	b09f      	sub	sp, #124	; 0x7c
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartNeedleControlTask */
	//
	// Motor controllers
	//
	A4988_Drive Needle = {	.NAME = "NEEDLE",
 8002970:	4a5d      	ldr	r2, [pc, #372]	; (8002ae8 <StartNeedleControlTask+0x180>)
 8002972:	f107 0320 	add.w	r3, r7, #32
 8002976:	4611      	mov	r1, r2
 8002978:	2258      	movs	r2, #88	; 0x58
 800297a:	4618      	mov	r0, r3
 800297c:	f00b ff96 	bl	800e8ac <memcpy>
	// Queue info
	//
	Needle_info _Needle_info;
	uint16_t needle_setpoint_change;
	uint8_t _Permission;
	_Needle_info.MEASURE_Needle = 10;
 8002980:	230a      	movs	r3, #10
 8002982:	823b      	strh	r3, [r7, #16]
	_Needle_info.Set_distance_needle = 20;
 8002984:	2314      	movs	r3, #20
 8002986:	827b      	strh	r3, [r7, #18]
	_Permission = 0;
 8002988:	2300      	movs	r3, #0
 800298a:	737b      	strb	r3, [r7, #13]
	//
	// Initialization
	//
	Init_A4988(&Needle); // Drive initialization
 800298c:	f107 0320 	add.w	r3, r7, #32
 8002990:	4618      	mov	r0, r3
 8002992:	f7fe fc23 	bl	80011dc <Init_A4988>

	osMutexAcquire(MutexI2C2Handle, osWaitForever);
 8002996:	4b55      	ldr	r3, [pc, #340]	; (8002aec <StartNeedleControlTask+0x184>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f04f 31ff 	mov.w	r1, #4294967295
 800299e:	4618      	mov	r0, r3
 80029a0:	f008 f8b8 	bl	800ab14 <osMutexAcquire>
	VL6180X_Init(&Needle_sensor, &hi2c2); // Sensor initialization
 80029a4:	f107 0314 	add.w	r3, r7, #20
 80029a8:	4951      	ldr	r1, [pc, #324]	; (8002af0 <StartNeedleControlTask+0x188>)
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7ff f88d 	bl	8001aca <VL6180X_Init>
	configureDefault_VL6180X(&Needle_sensor); // Sensor initialization
 80029b0:	f107 0314 	add.w	r3, r7, #20
 80029b4:	4618      	mov	r0, r3
 80029b6:	f7ff fa19 	bl	8001dec <configureDefault_VL6180X>
	osMutexRelease(MutexI2C2Handle);
 80029ba:	4b4c      	ldr	r3, [pc, #304]	; (8002aec <StartNeedleControlTask+0x184>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4618      	mov	r0, r3
 80029c0:	f008 f906 	bl	800abd0 <osMutexRelease>

	osMutexAcquire(MutexI2C2Handle, osWaitForever);
 80029c4:	4b49      	ldr	r3, [pc, #292]	; (8002aec <StartNeedleControlTask+0x184>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f04f 31ff 	mov.w	r1, #4294967295
 80029cc:	4618      	mov	r0, r3
 80029ce:	f008 f8a1 	bl	800ab14 <osMutexAcquire>
	_Needle_info.MEASURE_Needle = readRangeSingleMillimeters_VL6180X(&Needle_sensor); // Initial measurement
 80029d2:	f107 0314 	add.w	r3, r7, #20
 80029d6:	4618      	mov	r0, r3
 80029d8:	f7ff fa48 	bl	8001e6c <readRangeSingleMillimeters_VL6180X>
 80029dc:	4603      	mov	r3, r0
 80029de:	823b      	strh	r3, [r7, #16]
	_Needle_info.Set_distance_needle = _Needle_info.MEASURE_Needle;
 80029e0:	8a3b      	ldrh	r3, [r7, #16]
 80029e2:	827b      	strh	r3, [r7, #18]
	osMutexRelease(MutexI2C2Handle);
 80029e4:	4b41      	ldr	r3, [pc, #260]	; (8002aec <StartNeedleControlTask+0x184>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4618      	mov	r0, r3
 80029ea:	f008 f8f1 	bl	800abd0 <osMutexRelease>

	//
	// Timers
	//
	osTimerStart(NeedleInfoTimerOLEDHandle, (550 * osKernelGetTickFreq()) / 1000 ); // OLED Timer
 80029ee:	4b41      	ldr	r3, [pc, #260]	; (8002af4 <StartNeedleControlTask+0x18c>)
 80029f0:	681c      	ldr	r4, [r3, #0]
 80029f2:	f007 fdfd 	bl	800a5f0 <osKernelGetTickFreq>
 80029f6:	4603      	mov	r3, r0
 80029f8:	f240 2226 	movw	r2, #550	; 0x226
 80029fc:	fb02 f303 	mul.w	r3, r2, r3
 8002a00:	4a3d      	ldr	r2, [pc, #244]	; (8002af8 <StartNeedleControlTask+0x190>)
 8002a02:	fba2 2303 	umull	r2, r3, r2, r3
 8002a06:	099b      	lsrs	r3, r3, #6
 8002a08:	4619      	mov	r1, r3
 8002a0a:	4620      	mov	r0, r4
 8002a0c:	f007 ffa8 	bl	800a960 <osTimerStart>
	osTimerStart(NeedleInfoTimerCommunicationHandle, (550 * osKernelGetTickFreq()) / 1000 ); // Communication Timer
 8002a10:	4b3a      	ldr	r3, [pc, #232]	; (8002afc <StartNeedleControlTask+0x194>)
 8002a12:	681c      	ldr	r4, [r3, #0]
 8002a14:	f007 fdec 	bl	800a5f0 <osKernelGetTickFreq>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	f240 2226 	movw	r2, #550	; 0x226
 8002a1e:	fb02 f303 	mul.w	r3, r2, r3
 8002a22:	4a35      	ldr	r2, [pc, #212]	; (8002af8 <StartNeedleControlTask+0x190>)
 8002a24:	fba2 2303 	umull	r2, r3, r2, r3
 8002a28:	099b      	lsrs	r3, r3, #6
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	4620      	mov	r0, r4
 8002a2e:	f007 ff97 	bl	800a960 <osTimerStart>
  {
	  //
	  // Get Data
	  //
	  // Get set point
	  if(osOK == osMessageQueueGet(QueueNeedleSetPointCommunicationHandle, &needle_setpoint_change, NULL, 0)){
 8002a32:	4b33      	ldr	r3, [pc, #204]	; (8002b00 <StartNeedleControlTask+0x198>)
 8002a34:	6818      	ldr	r0, [r3, #0]
 8002a36:	f107 010e 	add.w	r1, r7, #14
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	f008 fb6b 	bl	800b118 <osMessageQueueGet>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d101      	bne.n	8002a4c <StartNeedleControlTask+0xe4>
		  _Needle_info.Set_distance_needle = needle_setpoint_change;
 8002a48:	89fb      	ldrh	r3, [r7, #14]
 8002a4a:	827b      	strh	r3, [r7, #18]
	  }
	  // Get permission
	  osMessageQueueGet(QueueNeedlePermissionHandle, &_Permission, NULL, 0);
 8002a4c:	4b2d      	ldr	r3, [pc, #180]	; (8002b04 <StartNeedleControlTask+0x19c>)
 8002a4e:	6818      	ldr	r0, [r3, #0]
 8002a50:	f107 010d 	add.w	r1, r7, #13
 8002a54:	2300      	movs	r3, #0
 8002a56:	2200      	movs	r2, #0
 8002a58:	f008 fb5e 	bl	800b118 <osMessageQueueGet>

	  //
	  // Read measurement from sensor
	  //
	  osMutexAcquire(MutexI2C2Handle, osWaitForever);
 8002a5c:	4b23      	ldr	r3, [pc, #140]	; (8002aec <StartNeedleControlTask+0x184>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f04f 31ff 	mov.w	r1, #4294967295
 8002a64:	4618      	mov	r0, r3
 8002a66:	f008 f855 	bl	800ab14 <osMutexAcquire>
	  _Needle_info.MEASURE_Needle = readRangeSingleMillimeters_VL6180X(&Needle_sensor); // Measurement
 8002a6a:	f107 0314 	add.w	r3, r7, #20
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f7ff f9fc 	bl	8001e6c <readRangeSingleMillimeters_VL6180X>
 8002a74:	4603      	mov	r3, r0
 8002a76:	823b      	strh	r3, [r7, #16]
	  osMutexRelease(MutexI2C2Handle);
 8002a78:	4b1c      	ldr	r3, [pc, #112]	; (8002aec <StartNeedleControlTask+0x184>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f008 f8a7 	bl	800abd0 <osMutexRelease>

	  //
	  // Send data to queue
	  //
	  if (osOK == osSemaphoreAcquire(NeedleInfoCommunicationSemaphoreHandle, 0)){ // Send to communication
 8002a82:	4b21      	ldr	r3, [pc, #132]	; (8002b08 <StartNeedleControlTask+0x1a0>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	2100      	movs	r1, #0
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f008 f98d 	bl	800ada8 <osSemaphoreAcquire>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d108      	bne.n	8002aa6 <StartNeedleControlTask+0x13e>
		  osMessageQueuePut(QueueNeedleInfoCommunicationHandle, &_Needle_info, 0, osWaitForever);
 8002a94:	4b1d      	ldr	r3, [pc, #116]	; (8002b0c <StartNeedleControlTask+0x1a4>)
 8002a96:	6818      	ldr	r0, [r3, #0]
 8002a98:	f107 0110 	add.w	r1, r7, #16
 8002a9c:	f04f 33ff 	mov.w	r3, #4294967295
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	f008 fac5 	bl	800b030 <osMessageQueuePut>
	  }
	  if (osOK == osSemaphoreAcquire(NeedleInfoOLEDSemaphoreHandle, 0)) { // Send to OLED
 8002aa6:	4b1a      	ldr	r3, [pc, #104]	; (8002b10 <StartNeedleControlTask+0x1a8>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	2100      	movs	r1, #0
 8002aac:	4618      	mov	r0, r3
 8002aae:	f008 f97b 	bl	800ada8 <osSemaphoreAcquire>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d108      	bne.n	8002aca <StartNeedleControlTask+0x162>
		  osMessageQueuePut(QueueNeedleInfoOLEDHandle, &_Needle_info, 0, osWaitForever);
 8002ab8:	4b16      	ldr	r3, [pc, #88]	; (8002b14 <StartNeedleControlTask+0x1ac>)
 8002aba:	6818      	ldr	r0, [r3, #0]
 8002abc:	f107 0110 	add.w	r1, r7, #16
 8002ac0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	f008 fab3 	bl	800b030 <osMessageQueuePut>
	  	  // TODO implement
	  }
	  //
	  // Time interval
	  //
	  osDelay((200 * osKernelGetTickFreq()) / 1000);
 8002aca:	f007 fd91 	bl	800a5f0 <osKernelGetTickFreq>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	22c8      	movs	r2, #200	; 0xc8
 8002ad2:	fb02 f303 	mul.w	r3, r2, r3
 8002ad6:	4a08      	ldr	r2, [pc, #32]	; (8002af8 <StartNeedleControlTask+0x190>)
 8002ad8:	fba2 2303 	umull	r2, r3, r2, r3
 8002adc:	099b      	lsrs	r3, r3, #6
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f007 fe36 	bl	800a750 <osDelay>
	  if(osOK == osMessageQueueGet(QueueNeedleSetPointCommunicationHandle, &needle_setpoint_change, NULL, 0)){
 8002ae4:	e7a5      	b.n	8002a32 <StartNeedleControlTask+0xca>
 8002ae6:	bf00      	nop
 8002ae8:	0800ef10 	.word	0x0800ef10
 8002aec:	20000500 	.word	0x20000500
 8002af0:	20000520 	.word	0x20000520
 8002af4:	200004e8 	.word	0x200004e8
 8002af8:	10624dd3 	.word	0x10624dd3
 8002afc:	200004f0 	.word	0x200004f0
 8002b00:	200004d0 	.word	0x200004d0
 8002b04:	200004dc 	.word	0x200004dc
 8002b08:	20000518 	.word	0x20000518
 8002b0c:	200004c8 	.word	0x200004c8
 8002b10:	2000050c 	.word	0x2000050c
 8002b14:	200004c4 	.word	0x200004c4

08002b18 <StartCommunicationTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCommunicationTask */
void StartCommunicationTask(void *argument)
{
 8002b18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b1c:	b08e      	sub	sp, #56	; 0x38
 8002b1e:	af06      	add	r7, sp, #24
 8002b20:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCommunicationTask */
	//
	// Time interval
	//
	uint32_t DelayTick = osKernelGetTickCount();
 8002b22:	f007 fd3d 	bl	800a5a0 <osKernelGetTickCount>
 8002b26:	61f8      	str	r0, [r7, #28]

	//
	//Receive data
	//
	HAL_UART_Receive_IT(&huart3, Buffor_Rx_USART, 4);
 8002b28:	2204      	movs	r2, #4
 8002b2a:	492d      	ldr	r1, [pc, #180]	; (8002be0 <StartCommunicationTask+0xc8>)
 8002b2c:	482d      	ldr	r0, [pc, #180]	; (8002be4 <StartCommunicationTask+0xcc>)
 8002b2e:	f006 fac6 	bl	80090be <HAL_UART_Receive_IT>
	//
	Syringe_info _Syringe_info;
	Needle_info _Needle_info;
	Temperature_info _Temperature_info;
	uint8_t _Permission;
	_Needle_info.Set_distance_needle = 0;
 8002b32:	2300      	movs	r3, #0
 8002b34:	82fb      	strh	r3, [r7, #22]
	_Needle_info.MEASURE_Needle = 0;
 8002b36:	2300      	movs	r3, #0
 8002b38:	82bb      	strh	r3, [r7, #20]
	_Syringe_info.Set_distance_syringe = 0;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	837b      	strh	r3, [r7, #26]
	_Syringe_info.MEASURE_Syringe = 0;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	833b      	strh	r3, [r7, #24]
	_Temperature_info.Fan_info = 0;
 8002b42:	2300      	movs	r3, #0
 8002b44:	743b      	strb	r3, [r7, #16]
	_Temperature_info.Temperature = 0;
 8002b46:	f04f 0300 	mov.w	r3, #0
 8002b4a:	60fb      	str	r3, [r7, #12]
	_Permission = 0;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	72fb      	strb	r3, [r7, #11]
  {
	  //
	  // Get data
	  //
	  // Get data from Syringe info queue
	  osMessageQueueGet(QueueSyringeInfoCommunicationHandle, &_Syringe_info, NULL, 0);
 8002b50:	4b25      	ldr	r3, [pc, #148]	; (8002be8 <StartCommunicationTask+0xd0>)
 8002b52:	6818      	ldr	r0, [r3, #0]
 8002b54:	f107 0118 	add.w	r1, r7, #24
 8002b58:	2300      	movs	r3, #0
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	f008 fadc 	bl	800b118 <osMessageQueueGet>
	  // Get data from Needle info queue
	  osMessageQueueGet(QueueNeedleInfoCommunicationHandle, &_Needle_info, NULL, 0);
 8002b60:	4b22      	ldr	r3, [pc, #136]	; (8002bec <StartCommunicationTask+0xd4>)
 8002b62:	6818      	ldr	r0, [r3, #0]
 8002b64:	f107 0114 	add.w	r1, r7, #20
 8002b68:	2300      	movs	r3, #0
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	f008 fad4 	bl	800b118 <osMessageQueueGet>
	  // Get data from Temperature info queue
	  osMessageQueueGet(QueueTemperatureCommunicationHandle, &_Temperature_info, NULL, 0);
 8002b70:	4b1f      	ldr	r3, [pc, #124]	; (8002bf0 <StartCommunicationTask+0xd8>)
 8002b72:	6818      	ldr	r0, [r3, #0]
 8002b74:	f107 010c 	add.w	r1, r7, #12
 8002b78:	2300      	movs	r3, #0
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f008 facc 	bl	800b118 <osMessageQueueGet>
	  // Get permission
	  osMessageQueueGet(QueueCommunicationPermissionHandle, &_Permission, NULL, 0);
 8002b80:	4b1c      	ldr	r3, [pc, #112]	; (8002bf4 <StartCommunicationTask+0xdc>)
 8002b82:	6818      	ldr	r0, [r3, #0]
 8002b84:	f107 010b 	add.w	r1, r7, #11
 8002b88:	2300      	movs	r3, #0
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f008 fac4 	bl	800b118 <osMessageQueueGet>

	  //
	  // Send message
	  //
	  if(_Permission == 1){
 8002b90:	7afb      	ldrb	r3, [r7, #11]
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d11b      	bne.n	8002bce <StartCommunicationTask+0xb6>
		  printf("{\"NP\":%d,\"SP\":%d,\"NS\":%d,\"SS\":%d,\"TM\":%.1f,\"FN\":%d,\"ST\":%d}\r\n",_Needle_info.MEASURE_Needle,
 8002b96:	8abb      	ldrh	r3, [r7, #20]
 8002b98:	461d      	mov	r5, r3
				  _Syringe_info.MEASURE_Syringe,_Needle_info.Set_distance_needle,_Syringe_info.Set_distance_syringe,_Temperature_info.Temperature,
 8002b9a:	8b3b      	ldrh	r3, [r7, #24]
		  printf("{\"NP\":%d,\"SP\":%d,\"NS\":%d,\"SS\":%d,\"TM\":%.1f,\"FN\":%d,\"ST\":%d}\r\n",_Needle_info.MEASURE_Needle,
 8002b9c:	461e      	mov	r6, r3
				  _Syringe_info.MEASURE_Syringe,_Needle_info.Set_distance_needle,_Syringe_info.Set_distance_syringe,_Temperature_info.Temperature,
 8002b9e:	8afb      	ldrh	r3, [r7, #22]
		  printf("{\"NP\":%d,\"SP\":%d,\"NS\":%d,\"SS\":%d,\"TM\":%.1f,\"FN\":%d,\"ST\":%d}\r\n",_Needle_info.MEASURE_Needle,
 8002ba0:	4698      	mov	r8, r3
				  _Syringe_info.MEASURE_Syringe,_Needle_info.Set_distance_needle,_Syringe_info.Set_distance_syringe,_Temperature_info.Temperature,
 8002ba2:	8b7b      	ldrh	r3, [r7, #26]
		  printf("{\"NP\":%d,\"SP\":%d,\"NS\":%d,\"SS\":%d,\"TM\":%.1f,\"FN\":%d,\"ST\":%d}\r\n",_Needle_info.MEASURE_Needle,
 8002ba4:	461c      	mov	r4, r3
				  _Syringe_info.MEASURE_Syringe,_Needle_info.Set_distance_needle,_Syringe_info.Set_distance_syringe,_Temperature_info.Temperature,
 8002ba6:	68fb      	ldr	r3, [r7, #12]
		  printf("{\"NP\":%d,\"SP\":%d,\"NS\":%d,\"SS\":%d,\"TM\":%.1f,\"FN\":%d,\"ST\":%d}\r\n",_Needle_info.MEASURE_Needle,
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f7fd fc95 	bl	80004d8 <__aeabi_f2d>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	460b      	mov	r3, r1
				  _Temperature_info.Fan_info,0);
 8002bb2:	7c39      	ldrb	r1, [r7, #16]
		  printf("{\"NP\":%d,\"SP\":%d,\"NS\":%d,\"SS\":%d,\"TM\":%.1f,\"FN\":%d,\"ST\":%d}\r\n",_Needle_info.MEASURE_Needle,
 8002bb4:	4608      	mov	r0, r1
 8002bb6:	2100      	movs	r1, #0
 8002bb8:	9105      	str	r1, [sp, #20]
 8002bba:	9004      	str	r0, [sp, #16]
 8002bbc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002bc0:	9400      	str	r4, [sp, #0]
 8002bc2:	4643      	mov	r3, r8
 8002bc4:	4632      	mov	r2, r6
 8002bc6:	4629      	mov	r1, r5
 8002bc8:	480b      	ldr	r0, [pc, #44]	; (8002bf8 <StartCommunicationTask+0xe0>)
 8002bca:	f002 f981 	bl	8004ed0 <printf_>
	  }

	  //
	  // Time interval
	  //
	  DelayTick += 500;
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8002bd4:	61fb      	str	r3, [r7, #28]
	  osDelayUntil(DelayTick);
 8002bd6:	69f8      	ldr	r0, [r7, #28]
 8002bd8:	f007 fde8 	bl	800a7ac <osDelayUntil>
	  osMessageQueueGet(QueueSyringeInfoCommunicationHandle, &_Syringe_info, NULL, 0);
 8002bdc:	e7b8      	b.n	8002b50 <StartCommunicationTask+0x38>
 8002bde:	bf00      	nop
 8002be0:	2000049c 	.word	0x2000049c
 8002be4:	20000734 	.word	0x20000734
 8002be8:	200004c0 	.word	0x200004c0
 8002bec:	200004c8 	.word	0x200004c8
 8002bf0:	200004cc 	.word	0x200004cc
 8002bf4:	200004e0 	.word	0x200004e0
 8002bf8:	0800ef68 	.word	0x0800ef68

08002bfc <StartTemperatureTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTemperatureTask */
void StartTemperatureTask(void *argument)
{
 8002bfc:	b590      	push	{r4, r7, lr}
 8002bfe:	b08f      	sub	sp, #60	; 0x3c
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTemperatureTask */
	//
	// Info data initialization
	//
	Temperature_info _Temperature_info;
	_Temperature_info.Fan_info = 0;
 8002c04:	2300      	movs	r3, #0
 8002c06:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	_Temperature_info.Temperature = 10;
 8002c0a:	4b48      	ldr	r3, [pc, #288]	; (8002d2c <StartTemperatureTask+0x130>)
 8002c0c:	633b      	str	r3, [r7, #48]	; 0x30
	BMP280_t Bmp280;

	//
	// Initialize the sensor
	//
	osMutexAcquire(MutexI2C2Handle, osWaitForever);
 8002c0e:	4b48      	ldr	r3, [pc, #288]	; (8002d30 <StartTemperatureTask+0x134>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f04f 31ff 	mov.w	r1, #4294967295
 8002c16:	4618      	mov	r0, r3
 8002c18:	f007 ff7c 	bl	800ab14 <osMutexAcquire>
	BMP280_Init(&Bmp280, &hi2c2, 0x76);
 8002c1c:	f107 030c 	add.w	r3, r7, #12
 8002c20:	2276      	movs	r2, #118	; 0x76
 8002c22:	4944      	ldr	r1, [pc, #272]	; (8002d34 <StartTemperatureTask+0x138>)
 8002c24:	4618      	mov	r0, r3
 8002c26:	f7ff fa97 	bl	8002158 <BMP280_Init>
	osMutexRelease(MutexI2C2Handle);
 8002c2a:	4b41      	ldr	r3, [pc, #260]	; (8002d30 <StartTemperatureTask+0x134>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f007 ffce 	bl	800abd0 <osMutexRelease>

	//
	// Initial measurement
	//
	osMutexAcquire(MutexI2C2Handle, osWaitForever);
 8002c34:	4b3e      	ldr	r3, [pc, #248]	; (8002d30 <StartTemperatureTask+0x134>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f04f 31ff 	mov.w	r1, #4294967295
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f007 ff69 	bl	800ab14 <osMutexAcquire>
	_Temperature_info.Temperature = BMP280_ReadTemperature(&Bmp280);
 8002c42:	f107 030c 	add.w	r3, r7, #12
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7ff fa38 	bl	80020bc <BMP280_ReadTemperature>
 8002c4c:	eef0 7a40 	vmov.f32	s15, s0
 8002c50:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	osMutexRelease(MutexI2C2Handle);
 8002c54:	4b36      	ldr	r3, [pc, #216]	; (8002d30 <StartTemperatureTask+0x134>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4618      	mov	r0, r3
 8002c5a:	f007 ffb9 	bl	800abd0 <osMutexRelease>

	//
	// Timer start
	//
	osTimerStart(TemperatureInfoCommunicationTimerHandle, (1000 * osKernelGetTickFreq()) / 1000 ); // Communication Timer
 8002c5e:	4b36      	ldr	r3, [pc, #216]	; (8002d38 <StartTemperatureTask+0x13c>)
 8002c60:	681c      	ldr	r4, [r3, #0]
 8002c62:	f007 fcc5 	bl	800a5f0 <osKernelGetTickFreq>
 8002c66:	4603      	mov	r3, r0
 8002c68:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002c6c:	fb02 f303 	mul.w	r3, r2, r3
 8002c70:	4a32      	ldr	r2, [pc, #200]	; (8002d3c <StartTemperatureTask+0x140>)
 8002c72:	fba2 2303 	umull	r2, r3, r2, r3
 8002c76:	099b      	lsrs	r3, r3, #6
 8002c78:	4619      	mov	r1, r3
 8002c7a:	4620      	mov	r0, r4
 8002c7c:	f007 fe70 	bl	800a960 <osTimerStart>
  for(;;)
  {
	  //
	  // Measurement
	  //
	  osMutexAcquire(MutexI2C2Handle, osWaitForever);
 8002c80:	4b2b      	ldr	r3, [pc, #172]	; (8002d30 <StartTemperatureTask+0x134>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f04f 31ff 	mov.w	r1, #4294967295
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f007 ff43 	bl	800ab14 <osMutexAcquire>
	  _Temperature_info.Temperature = BMP280_ReadTemperature(&Bmp280);
 8002c8e:	f107 030c 	add.w	r3, r7, #12
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7ff fa12 	bl	80020bc <BMP280_ReadTemperature>
 8002c98:	eef0 7a40 	vmov.f32	s15, s0
 8002c9c:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	  if(_Temperature_info.Temperature < 0 ){
 8002ca0:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002ca4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cac:	d508      	bpl.n	8002cc0 <StartTemperatureTask+0xc4>
		  _Temperature_info.Temperature = BMP280_ReadTemperature(&Bmp280);
 8002cae:	f107 030c 	add.w	r3, r7, #12
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f7ff fa02 	bl	80020bc <BMP280_ReadTemperature>
 8002cb8:	eef0 7a40 	vmov.f32	s15, s0
 8002cbc:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	  }
	  osMutexRelease(MutexI2C2Handle);
 8002cc0:	4b1b      	ldr	r3, [pc, #108]	; (8002d30 <StartTemperatureTask+0x134>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f007 ff83 	bl	800abd0 <osMutexRelease>
	  //
	  // Fan functioning
	  //
	  if (_Temperature_info.Temperature >= 31.0) {
 8002cca:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002cce:	eeb3 7a0f 	vmov.f32	s14, #63	; 0x41f80000  31.0
 8002cd2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cda:	db03      	blt.n	8002ce4 <StartTemperatureTask+0xe8>
		//TODO Turn on fan
		  _Temperature_info.Fan_info = 1;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8002ce2:	e002      	b.n	8002cea <StartTemperatureTask+0xee>
	  }else{
		  // TODO turn OFF fan
		  _Temperature_info.Fan_info = 0;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	  }

	  //
	  // Send to queue
	  //
	  if(osOK == osSemaphoreAcquire(TemperatureInfoCommunicationSemaphoreHandle, 0)){
 8002cea:	4b15      	ldr	r3, [pc, #84]	; (8002d40 <StartTemperatureTask+0x144>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	2100      	movs	r1, #0
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f008 f859 	bl	800ada8 <osSemaphoreAcquire>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d108      	bne.n	8002d0e <StartTemperatureTask+0x112>
		  osMessageQueuePut(QueueTemperatureCommunicationHandle, &_Temperature_info, 0, osWaitForever);
 8002cfc:	4b11      	ldr	r3, [pc, #68]	; (8002d44 <StartTemperatureTask+0x148>)
 8002cfe:	6818      	ldr	r0, [r3, #0]
 8002d00:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8002d04:	f04f 33ff 	mov.w	r3, #4294967295
 8002d08:	2200      	movs	r2, #0
 8002d0a:	f008 f991 	bl	800b030 <osMessageQueuePut>
	  }

	  //
	  // Time interval
	  //
	  osDelay((1000 * osKernelGetTickFreq()) / 1000);
 8002d0e:	f007 fc6f 	bl	800a5f0 <osKernelGetTickFreq>
 8002d12:	4603      	mov	r3, r0
 8002d14:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002d18:	fb02 f303 	mul.w	r3, r2, r3
 8002d1c:	4a07      	ldr	r2, [pc, #28]	; (8002d3c <StartTemperatureTask+0x140>)
 8002d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d22:	099b      	lsrs	r3, r3, #6
 8002d24:	4618      	mov	r0, r3
 8002d26:	f007 fd13 	bl	800a750 <osDelay>
	  osMutexAcquire(MutexI2C2Handle, osWaitForever);
 8002d2a:	e7a9      	b.n	8002c80 <StartTemperatureTask+0x84>
 8002d2c:	41200000 	.word	0x41200000
 8002d30:	20000500 	.word	0x20000500
 8002d34:	20000520 	.word	0x20000520
 8002d38:	200004f8 	.word	0x200004f8
 8002d3c:	10624dd3 	.word	0x10624dd3
 8002d40:	20000510 	.word	0x20000510
 8002d44:	200004cc 	.word	0x200004cc

08002d48 <SyringeInfoTimerOLEDCallback>:
  /* USER CODE END StartTemperatureTask */
}

/* SyringeInfoTimerOLEDCallback function */
void SyringeInfoTimerOLEDCallback(void *argument)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SyringeInfoTimerOLEDCallback */
	osSemaphoreRelease(SyringeInfoOLEDSemaphoreHandle);
 8002d50:	4b04      	ldr	r3, [pc, #16]	; (8002d64 <SyringeInfoTimerOLEDCallback+0x1c>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4618      	mov	r0, r3
 8002d56:	f008 f88d 	bl	800ae74 <osSemaphoreRelease>
  /* USER CODE END SyringeInfoTimerOLEDCallback */
}
 8002d5a:	bf00      	nop
 8002d5c:	3708      	adds	r7, #8
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	20000508 	.word	0x20000508

08002d68 <NeedleInfoTimerOLEDCallback>:

/* NeedleInfoTimerOLEDCallback function */
void NeedleInfoTimerOLEDCallback(void *argument)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b082      	sub	sp, #8
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NeedleInfoTimerOLEDCallback */
	osSemaphoreRelease(NeedleInfoOLEDSemaphoreHandle);
 8002d70:	4b04      	ldr	r3, [pc, #16]	; (8002d84 <NeedleInfoTimerOLEDCallback+0x1c>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4618      	mov	r0, r3
 8002d76:	f008 f87d 	bl	800ae74 <osSemaphoreRelease>
  /* USER CODE END NeedleInfoTimerOLEDCallback */
}
 8002d7a:	bf00      	nop
 8002d7c:	3708      	adds	r7, #8
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	2000050c 	.word	0x2000050c

08002d88 <SyringeInfoTimerCommunicationCallback>:

/* SyringeInfoTimerCommunicationCallback function */
void SyringeInfoTimerCommunicationCallback(void *argument)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SyringeInfoTimerCommunicationCallback */
	osSemaphoreRelease(SyringeInfoCommunicationSemaphoreHandle);
 8002d90:	4b04      	ldr	r3, [pc, #16]	; (8002da4 <SyringeInfoTimerCommunicationCallback+0x1c>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4618      	mov	r0, r3
 8002d96:	f008 f86d 	bl	800ae74 <osSemaphoreRelease>
  /* USER CODE END SyringeInfoTimerCommunicationCallback */
}
 8002d9a:	bf00      	nop
 8002d9c:	3708      	adds	r7, #8
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	20000514 	.word	0x20000514

08002da8 <NeedleInfoTimerCommunicationCallback>:

/* NeedleInfoTimerCommunicationCallback function */
void NeedleInfoTimerCommunicationCallback(void *argument)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NeedleInfoTimerCommunicationCallback */
	osSemaphoreRelease(NeedleInfoCommunicationSemaphoreHandle);
 8002db0:	4b04      	ldr	r3, [pc, #16]	; (8002dc4 <NeedleInfoTimerCommunicationCallback+0x1c>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4618      	mov	r0, r3
 8002db6:	f008 f85d 	bl	800ae74 <osSemaphoreRelease>
  /* USER CODE END NeedleInfoTimerCommunicationCallback */
}
 8002dba:	bf00      	nop
 8002dbc:	3708      	adds	r7, #8
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	20000518 	.word	0x20000518

08002dc8 <IDLETimeTimerCallback>:

/* IDLETimeTimerCallback function */
void IDLETimeTimerCallback(void *argument)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b084      	sub	sp, #16
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN IDLETimeTimerCallback */
	uint32_t IdleTime;
	IdleTime = (IdleTicks * 100) / 1000;
 8002dd0:	4b0a      	ldr	r3, [pc, #40]	; (8002dfc <IDLETimeTimerCallback+0x34>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	2264      	movs	r2, #100	; 0x64
 8002dd6:	fb02 f303 	mul.w	r3, r2, r3
 8002dda:	4a09      	ldr	r2, [pc, #36]	; (8002e00 <IDLETimeTimerCallback+0x38>)
 8002ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8002de0:	099b      	lsrs	r3, r3, #6
 8002de2:	60fb      	str	r3, [r7, #12]
	IdleTicks = 0;
 8002de4:	4b05      	ldr	r3, [pc, #20]	; (8002dfc <IDLETimeTimerCallback+0x34>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	601a      	str	r2, [r3, #0]
	printf("IdleTime: %d\n\r",IdleTime); // TODO delete
 8002dea:	68f9      	ldr	r1, [r7, #12]
 8002dec:	4805      	ldr	r0, [pc, #20]	; (8002e04 <IDLETimeTimerCallback+0x3c>)
 8002dee:	f002 f86f 	bl	8004ed0 <printf_>
  /* USER CODE END IDLETimeTimerCallback */
}
 8002df2:	bf00      	nop
 8002df4:	3710      	adds	r7, #16
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	200004a0 	.word	0x200004a0
 8002e00:	10624dd3 	.word	0x10624dd3
 8002e04:	0800efa8 	.word	0x0800efa8

08002e08 <TemperatureInfoCommunicationTimerCallback>:

/* TemperatureInfoCommunicationTimerCallback function */
void TemperatureInfoCommunicationTimerCallback(void *argument)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TemperatureInfoCommunicationTimerCallback */
	osSemaphoreRelease(TemperatureInfoCommunicationSemaphoreHandle);
 8002e10:	4b04      	ldr	r3, [pc, #16]	; (8002e24 <TemperatureInfoCommunicationTimerCallback+0x1c>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4618      	mov	r0, r3
 8002e16:	f008 f82d 	bl	800ae74 <osSemaphoreRelease>
  /* USER CODE END TemperatureInfoCommunicationTimerCallback */
}
 8002e1a:	bf00      	nop
 8002e1c:	3708      	adds	r7, #8
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	20000510 	.word	0x20000510

08002e28 <_putchar>:
/* USER CODE BEGIN Application */
//
// Printf function implementation
//
void _putchar(char character)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b082      	sub	sp, #8
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	4603      	mov	r3, r0
 8002e30:	71fb      	strb	r3, [r7, #7]
	osMutexAcquire(MutexPrintfHandle, osWaitForever);
 8002e32:	4b0b      	ldr	r3, [pc, #44]	; (8002e60 <_putchar+0x38>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f04f 31ff 	mov.w	r1, #4294967295
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f007 fe6a 	bl	800ab14 <osMutexAcquire>
	HAL_UART_Transmit(&huart3, (uint8_t*)&character, 1, 1000);
 8002e40:	1df9      	adds	r1, r7, #7
 8002e42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e46:	2201      	movs	r2, #1
 8002e48:	4806      	ldr	r0, [pc, #24]	; (8002e64 <_putchar+0x3c>)
 8002e4a:	f006 f8a5 	bl	8008f98 <HAL_UART_Transmit>
	osMutexRelease(MutexPrintfHandle);
 8002e4e:	4b04      	ldr	r3, [pc, #16]	; (8002e60 <_putchar+0x38>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4618      	mov	r0, r3
 8002e54:	f007 febc 	bl	800abd0 <osMutexRelease>
}
 8002e58:	bf00      	nop
 8002e5a:	3708      	adds	r7, #8
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}
 8002e60:	200004fc 	.word	0x200004fc
 8002e64:	20000734 	.word	0x20000734

08002e68 <HAL_UART_RxCpltCallback>:
//
// Communication interface
//
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b088      	sub	sp, #32
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a50      	ldr	r2, [pc, #320]	; (8002fb8 <HAL_UART_RxCpltCallback+0x150>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	f040 809a 	bne.w	8002fb0 <HAL_UART_RxCpltCallback+0x148>
	{
		//
		// Start of handling message
		//
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8002e7c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002e80:	484e      	ldr	r0, [pc, #312]	; (8002fbc <HAL_UART_RxCpltCallback+0x154>)
 8002e82:	f002 ffa0 	bl	8005dc6 <HAL_GPIO_TogglePin>

		//
		// Handling the message
		//
		if(Buffor_Rx_USART[0] == 'N'){ // Needle set position
 8002e86:	4b4e      	ldr	r3, [pc, #312]	; (8002fc0 <HAL_UART_RxCpltCallback+0x158>)
 8002e88:	781b      	ldrb	r3, [r3, #0]
 8002e8a:	2b4e      	cmp	r3, #78	; 0x4e
 8002e8c:	d119      	bne.n	8002ec2 <HAL_UART_RxCpltCallback+0x5a>
			uint16_t needle_set_point_change;
			char needle_set_point_change_str[3];
			// Convert to uint16_t
			needle_set_point_change_str[0] = Buffor_Rx_USART[1];
 8002e8e:	4b4c      	ldr	r3, [pc, #304]	; (8002fc0 <HAL_UART_RxCpltCallback+0x158>)
 8002e90:	785b      	ldrb	r3, [r3, #1]
 8002e92:	763b      	strb	r3, [r7, #24]
			needle_set_point_change_str[1] = Buffor_Rx_USART[2];
 8002e94:	4b4a      	ldr	r3, [pc, #296]	; (8002fc0 <HAL_UART_RxCpltCallback+0x158>)
 8002e96:	789b      	ldrb	r3, [r3, #2]
 8002e98:	767b      	strb	r3, [r7, #25]
			needle_set_point_change_str[2] = Buffor_Rx_USART[3];
 8002e9a:	4b49      	ldr	r3, [pc, #292]	; (8002fc0 <HAL_UART_RxCpltCallback+0x158>)
 8002e9c:	78db      	ldrb	r3, [r3, #3]
 8002e9e:	76bb      	strb	r3, [r7, #26]
			needle_set_point_change =  (uint16_t)atoi(needle_set_point_change_str);
 8002ea0:	f107 0318 	add.w	r3, r7, #24
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f00b fcd1 	bl	800e84c <atoi>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	b29b      	uxth	r3, r3
 8002eae:	83fb      	strh	r3, [r7, #30]
			// Send to queue
			osMessageQueuePut(QueueNeedleSetPointCommunicationHandle, &needle_set_point_change, 0, 0U);
 8002eb0:	4b44      	ldr	r3, [pc, #272]	; (8002fc4 <HAL_UART_RxCpltCallback+0x15c>)
 8002eb2:	6818      	ldr	r0, [r3, #0]
 8002eb4:	f107 011e 	add.w	r1, r7, #30
 8002eb8:	2300      	movs	r3, #0
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f008 f8b8 	bl	800b030 <osMessageQueuePut>
 8002ec0:	e071      	b.n	8002fa6 <HAL_UART_RxCpltCallback+0x13e>
		}else if (Buffor_Rx_USART[0] == 'S') { // Syringe set position
 8002ec2:	4b3f      	ldr	r3, [pc, #252]	; (8002fc0 <HAL_UART_RxCpltCallback+0x158>)
 8002ec4:	781b      	ldrb	r3, [r3, #0]
 8002ec6:	2b53      	cmp	r3, #83	; 0x53
 8002ec8:	d119      	bne.n	8002efe <HAL_UART_RxCpltCallback+0x96>
			uint16_t syringe_set_point_change;
			char syringe_set_point_change_str[3];
			// Convert to uint16_t
			syringe_set_point_change_str[0] = Buffor_Rx_USART[1];
 8002eca:	4b3d      	ldr	r3, [pc, #244]	; (8002fc0 <HAL_UART_RxCpltCallback+0x158>)
 8002ecc:	785b      	ldrb	r3, [r3, #1]
 8002ece:	743b      	strb	r3, [r7, #16]
			syringe_set_point_change_str[1] = Buffor_Rx_USART[2];
 8002ed0:	4b3b      	ldr	r3, [pc, #236]	; (8002fc0 <HAL_UART_RxCpltCallback+0x158>)
 8002ed2:	789b      	ldrb	r3, [r3, #2]
 8002ed4:	747b      	strb	r3, [r7, #17]
			syringe_set_point_change_str[2] = Buffor_Rx_USART[3];
 8002ed6:	4b3a      	ldr	r3, [pc, #232]	; (8002fc0 <HAL_UART_RxCpltCallback+0x158>)
 8002ed8:	78db      	ldrb	r3, [r3, #3]
 8002eda:	74bb      	strb	r3, [r7, #18]
			syringe_set_point_change =  (uint16_t)atoi(syringe_set_point_change_str);
 8002edc:	f107 0310 	add.w	r3, r7, #16
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f00b fcb3 	bl	800e84c <atoi>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	b29b      	uxth	r3, r3
 8002eea:	82fb      	strh	r3, [r7, #22]
			// Send to queue
			osMessageQueuePut(QueueSyringeSetPointCommunicationHandle, &syringe_set_point_change, 0, 0U);
 8002eec:	4b36      	ldr	r3, [pc, #216]	; (8002fc8 <HAL_UART_RxCpltCallback+0x160>)
 8002eee:	6818      	ldr	r0, [r3, #0]
 8002ef0:	f107 0116 	add.w	r1, r7, #22
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f008 f89a 	bl	800b030 <osMessageQueuePut>
 8002efc:	e053      	b.n	8002fa6 <HAL_UART_RxCpltCallback+0x13e>
		}else if (Buffor_Rx_USART[0] == 'T') { // Test connection
 8002efe:	4b30      	ldr	r3, [pc, #192]	; (8002fc0 <HAL_UART_RxCpltCallback+0x158>)
 8002f00:	781b      	ldrb	r3, [r3, #0]
 8002f02:	2b54      	cmp	r3, #84	; 0x54
 8002f04:	d103      	bne.n	8002f0e <HAL_UART_RxCpltCallback+0xa6>
			printf("T");
 8002f06:	4831      	ldr	r0, [pc, #196]	; (8002fcc <HAL_UART_RxCpltCallback+0x164>)
 8002f08:	f001 ffe2 	bl	8004ed0 <printf_>
 8002f0c:	e04b      	b.n	8002fa6 <HAL_UART_RxCpltCallback+0x13e>
		}else if (Buffor_Rx_USART[0] == 'O') { // Start
 8002f0e:	4b2c      	ldr	r3, [pc, #176]	; (8002fc0 <HAL_UART_RxCpltCallback+0x158>)
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	2b4f      	cmp	r3, #79	; 0x4f
 8002f14:	d11a      	bne.n	8002f4c <HAL_UART_RxCpltCallback+0xe4>
			uint8_t permission = 1;
 8002f16:	2301      	movs	r3, #1
 8002f18:	73fb      	strb	r3, [r7, #15]
			osMessageQueuePut(QueueNeedlePermissionHandle, &permission, 0, 0U);
 8002f1a:	4b2d      	ldr	r3, [pc, #180]	; (8002fd0 <HAL_UART_RxCpltCallback+0x168>)
 8002f1c:	6818      	ldr	r0, [r3, #0]
 8002f1e:	f107 010f 	add.w	r1, r7, #15
 8002f22:	2300      	movs	r3, #0
 8002f24:	2200      	movs	r2, #0
 8002f26:	f008 f883 	bl	800b030 <osMessageQueuePut>
			osMessageQueuePut(QueueSyringePermissionHandle, &permission, 0, 0U);
 8002f2a:	4b2a      	ldr	r3, [pc, #168]	; (8002fd4 <HAL_UART_RxCpltCallback+0x16c>)
 8002f2c:	6818      	ldr	r0, [r3, #0]
 8002f2e:	f107 010f 	add.w	r1, r7, #15
 8002f32:	2300      	movs	r3, #0
 8002f34:	2200      	movs	r2, #0
 8002f36:	f008 f87b 	bl	800b030 <osMessageQueuePut>
			osMessageQueuePut(QueueCommunicationPermissionHandle, &permission, 0, 0U);
 8002f3a:	4b27      	ldr	r3, [pc, #156]	; (8002fd8 <HAL_UART_RxCpltCallback+0x170>)
 8002f3c:	6818      	ldr	r0, [r3, #0]
 8002f3e:	f107 010f 	add.w	r1, r7, #15
 8002f42:	2300      	movs	r3, #0
 8002f44:	2200      	movs	r2, #0
 8002f46:	f008 f873 	bl	800b030 <osMessageQueuePut>
 8002f4a:	e02c      	b.n	8002fa6 <HAL_UART_RxCpltCallback+0x13e>
		}else if (Buffor_Rx_USART[0] == 'E') { // STOP
 8002f4c:	4b1c      	ldr	r3, [pc, #112]	; (8002fc0 <HAL_UART_RxCpltCallback+0x158>)
 8002f4e:	781b      	ldrb	r3, [r3, #0]
 8002f50:	2b45      	cmp	r3, #69	; 0x45
 8002f52:	d11a      	bne.n	8002f8a <HAL_UART_RxCpltCallback+0x122>
			uint8_t permission = 0;
 8002f54:	2300      	movs	r3, #0
 8002f56:	73bb      	strb	r3, [r7, #14]
			osMessageQueuePut(QueueNeedlePermissionHandle, &permission, 0, 0U);
 8002f58:	4b1d      	ldr	r3, [pc, #116]	; (8002fd0 <HAL_UART_RxCpltCallback+0x168>)
 8002f5a:	6818      	ldr	r0, [r3, #0]
 8002f5c:	f107 010e 	add.w	r1, r7, #14
 8002f60:	2300      	movs	r3, #0
 8002f62:	2200      	movs	r2, #0
 8002f64:	f008 f864 	bl	800b030 <osMessageQueuePut>
			osMessageQueuePut(QueueSyringePermissionHandle, &permission, 0, 0U);
 8002f68:	4b1a      	ldr	r3, [pc, #104]	; (8002fd4 <HAL_UART_RxCpltCallback+0x16c>)
 8002f6a:	6818      	ldr	r0, [r3, #0]
 8002f6c:	f107 010e 	add.w	r1, r7, #14
 8002f70:	2300      	movs	r3, #0
 8002f72:	2200      	movs	r2, #0
 8002f74:	f008 f85c 	bl	800b030 <osMessageQueuePut>
			osMessageQueuePut(QueueCommunicationPermissionHandle, &permission, 0, 0U);
 8002f78:	4b17      	ldr	r3, [pc, #92]	; (8002fd8 <HAL_UART_RxCpltCallback+0x170>)
 8002f7a:	6818      	ldr	r0, [r3, #0]
 8002f7c:	f107 010e 	add.w	r1, r7, #14
 8002f80:	2300      	movs	r3, #0
 8002f82:	2200      	movs	r2, #0
 8002f84:	f008 f854 	bl	800b030 <osMessageQueuePut>
 8002f88:	e00d      	b.n	8002fa6 <HAL_UART_RxCpltCallback+0x13e>
		}else if (Buffor_Rx_USART[0] == 'R') {
 8002f8a:	4b0d      	ldr	r3, [pc, #52]	; (8002fc0 <HAL_UART_RxCpltCallback+0x158>)
 8002f8c:	781b      	ldrb	r3, [r3, #0]
 8002f8e:	2b52      	cmp	r3, #82	; 0x52
 8002f90:	d109      	bne.n	8002fa6 <HAL_UART_RxCpltCallback+0x13e>
			uint8_t permission = 0;
 8002f92:	2300      	movs	r3, #0
 8002f94:	737b      	strb	r3, [r7, #13]
			osMessageQueuePut(QueueCommunicationPermissionHandle, &permission, 0, 0U);
 8002f96:	4b10      	ldr	r3, [pc, #64]	; (8002fd8 <HAL_UART_RxCpltCallback+0x170>)
 8002f98:	6818      	ldr	r0, [r3, #0]
 8002f9a:	f107 010d 	add.w	r1, r7, #13
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f008 f845 	bl	800b030 <osMessageQueuePut>
		}

		//
		// Listening setup
		//
		HAL_UART_Receive_IT(&huart3, Buffor_Rx_USART, 4);
 8002fa6:	2204      	movs	r2, #4
 8002fa8:	4905      	ldr	r1, [pc, #20]	; (8002fc0 <HAL_UART_RxCpltCallback+0x158>)
 8002faa:	480c      	ldr	r0, [pc, #48]	; (8002fdc <HAL_UART_RxCpltCallback+0x174>)
 8002fac:	f006 f887 	bl	80090be <HAL_UART_Receive_IT>
	}
}
 8002fb0:	bf00      	nop
 8002fb2:	3720      	adds	r7, #32
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	40004800 	.word	0x40004800
 8002fbc:	40020400 	.word	0x40020400
 8002fc0:	2000049c 	.word	0x2000049c
 8002fc4:	200004d0 	.word	0x200004d0
 8002fc8:	200004d4 	.word	0x200004d4
 8002fcc:	0800efb8 	.word	0x0800efb8
 8002fd0:	200004dc 	.word	0x200004dc
 8002fd4:	200004d8 	.word	0x200004d8
 8002fd8:	200004e0 	.word	0x200004e0
 8002fdc:	20000734 	.word	0x20000734

08002fe0 <HAL_GPIO_EXTI_Callback>:
//
// Safety interlock (limit switch)
//
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b084      	sub	sp, #16
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == END_STOP_SYRINGE_1_Pin){ // END STOP Syringe Near Drive
 8002fea:	88fb      	ldrh	r3, [r7, #6]
 8002fec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ff0:	d10a      	bne.n	8003008 <HAL_GPIO_EXTI_Callback+0x28>
		uint16_t syringe_set_point_change = 120; // TODO change the stop point
 8002ff2:	2378      	movs	r3, #120	; 0x78
 8002ff4:	81fb      	strh	r3, [r7, #14]
		osMessageQueuePut(QueueSyringeSetPointCommunicationHandle, &syringe_set_point_change, 0, 0U);
 8002ff6:	4b1c      	ldr	r3, [pc, #112]	; (8003068 <HAL_GPIO_EXTI_Callback+0x88>)
 8002ff8:	6818      	ldr	r0, [r3, #0]
 8002ffa:	f107 010e 	add.w	r1, r7, #14
 8002ffe:	2300      	movs	r3, #0
 8003000:	2200      	movs	r2, #0
 8003002:	f008 f815 	bl	800b030 <osMessageQueuePut>
		osMessageQueuePut(QueueNeedleSetPointCommunicationHandle, &needle_set_point_change, 0, 0U);
	}else if(GPIO_Pin == END_STOP_NEEDLE_2_Pin){ // END STOP Needle Near Needle
		uint16_t needle_set_point_change = 20; // TODO change the stop point
		osMessageQueuePut(QueueNeedleSetPointCommunicationHandle, &needle_set_point_change, 0, 0U);
	}
}
 8003006:	e02b      	b.n	8003060 <HAL_GPIO_EXTI_Callback+0x80>
	}else if (GPIO_Pin == END_STOP_SYRINGE_2_Pin){ // END STOP Syringe Near Syringe
 8003008:	88fb      	ldrh	r3, [r7, #6]
 800300a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800300e:	d10a      	bne.n	8003026 <HAL_GPIO_EXTI_Callback+0x46>
		uint16_t syringe_set_point_change = 20; // TODO change the stop point
 8003010:	2314      	movs	r3, #20
 8003012:	81bb      	strh	r3, [r7, #12]
		osMessageQueuePut(QueueSyringeSetPointCommunicationHandle, &syringe_set_point_change, 0, 0U);
 8003014:	4b14      	ldr	r3, [pc, #80]	; (8003068 <HAL_GPIO_EXTI_Callback+0x88>)
 8003016:	6818      	ldr	r0, [r3, #0]
 8003018:	f107 010c 	add.w	r1, r7, #12
 800301c:	2300      	movs	r3, #0
 800301e:	2200      	movs	r2, #0
 8003020:	f008 f806 	bl	800b030 <osMessageQueuePut>
}
 8003024:	e01c      	b.n	8003060 <HAL_GPIO_EXTI_Callback+0x80>
	}else if(GPIO_Pin == END_STOP_NEEDLE_1_Pin){ // END STOP Needle Near Drive
 8003026:	88fb      	ldrh	r3, [r7, #6]
 8003028:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800302c:	d10a      	bne.n	8003044 <HAL_GPIO_EXTI_Callback+0x64>
		uint16_t needle_set_point_change = 120; // TODO change the stop point
 800302e:	2378      	movs	r3, #120	; 0x78
 8003030:	817b      	strh	r3, [r7, #10]
		osMessageQueuePut(QueueNeedleSetPointCommunicationHandle, &needle_set_point_change, 0, 0U);
 8003032:	4b0e      	ldr	r3, [pc, #56]	; (800306c <HAL_GPIO_EXTI_Callback+0x8c>)
 8003034:	6818      	ldr	r0, [r3, #0]
 8003036:	f107 010a 	add.w	r1, r7, #10
 800303a:	2300      	movs	r3, #0
 800303c:	2200      	movs	r2, #0
 800303e:	f007 fff7 	bl	800b030 <osMessageQueuePut>
}
 8003042:	e00d      	b.n	8003060 <HAL_GPIO_EXTI_Callback+0x80>
	}else if(GPIO_Pin == END_STOP_NEEDLE_2_Pin){ // END STOP Needle Near Needle
 8003044:	88fb      	ldrh	r3, [r7, #6]
 8003046:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800304a:	d109      	bne.n	8003060 <HAL_GPIO_EXTI_Callback+0x80>
		uint16_t needle_set_point_change = 20; // TODO change the stop point
 800304c:	2314      	movs	r3, #20
 800304e:	813b      	strh	r3, [r7, #8]
		osMessageQueuePut(QueueNeedleSetPointCommunicationHandle, &needle_set_point_change, 0, 0U);
 8003050:	4b06      	ldr	r3, [pc, #24]	; (800306c <HAL_GPIO_EXTI_Callback+0x8c>)
 8003052:	6818      	ldr	r0, [r3, #0]
 8003054:	f107 0108 	add.w	r1, r7, #8
 8003058:	2300      	movs	r3, #0
 800305a:	2200      	movs	r2, #0
 800305c:	f007 ffe8 	bl	800b030 <osMessageQueuePut>
}
 8003060:	bf00      	nop
 8003062:	3710      	adds	r7, #16
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}
 8003068:	200004d4 	.word	0x200004d4
 800306c:	200004d0 	.word	0x200004d0

08003070 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b08e      	sub	sp, #56	; 0x38
 8003074:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003076:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800307a:	2200      	movs	r2, #0
 800307c:	601a      	str	r2, [r3, #0]
 800307e:	605a      	str	r2, [r3, #4]
 8003080:	609a      	str	r2, [r3, #8]
 8003082:	60da      	str	r2, [r3, #12]
 8003084:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003086:	4b81      	ldr	r3, [pc, #516]	; (800328c <MX_GPIO_Init+0x21c>)
 8003088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800308a:	4a80      	ldr	r2, [pc, #512]	; (800328c <MX_GPIO_Init+0x21c>)
 800308c:	f043 0304 	orr.w	r3, r3, #4
 8003090:	6313      	str	r3, [r2, #48]	; 0x30
 8003092:	4b7e      	ldr	r3, [pc, #504]	; (800328c <MX_GPIO_Init+0x21c>)
 8003094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003096:	f003 0304 	and.w	r3, r3, #4
 800309a:	623b      	str	r3, [r7, #32]
 800309c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800309e:	4b7b      	ldr	r3, [pc, #492]	; (800328c <MX_GPIO_Init+0x21c>)
 80030a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a2:	4a7a      	ldr	r2, [pc, #488]	; (800328c <MX_GPIO_Init+0x21c>)
 80030a4:	f043 0320 	orr.w	r3, r3, #32
 80030a8:	6313      	str	r3, [r2, #48]	; 0x30
 80030aa:	4b78      	ldr	r3, [pc, #480]	; (800328c <MX_GPIO_Init+0x21c>)
 80030ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ae:	f003 0320 	and.w	r3, r3, #32
 80030b2:	61fb      	str	r3, [r7, #28]
 80030b4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80030b6:	4b75      	ldr	r3, [pc, #468]	; (800328c <MX_GPIO_Init+0x21c>)
 80030b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ba:	4a74      	ldr	r2, [pc, #464]	; (800328c <MX_GPIO_Init+0x21c>)
 80030bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80030c0:	6313      	str	r3, [r2, #48]	; 0x30
 80030c2:	4b72      	ldr	r3, [pc, #456]	; (800328c <MX_GPIO_Init+0x21c>)
 80030c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030ca:	61bb      	str	r3, [r7, #24]
 80030cc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80030ce:	4b6f      	ldr	r3, [pc, #444]	; (800328c <MX_GPIO_Init+0x21c>)
 80030d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d2:	4a6e      	ldr	r2, [pc, #440]	; (800328c <MX_GPIO_Init+0x21c>)
 80030d4:	f043 0301 	orr.w	r3, r3, #1
 80030d8:	6313      	str	r3, [r2, #48]	; 0x30
 80030da:	4b6c      	ldr	r3, [pc, #432]	; (800328c <MX_GPIO_Init+0x21c>)
 80030dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030de:	f003 0301 	and.w	r3, r3, #1
 80030e2:	617b      	str	r3, [r7, #20]
 80030e4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80030e6:	4b69      	ldr	r3, [pc, #420]	; (800328c <MX_GPIO_Init+0x21c>)
 80030e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ea:	4a68      	ldr	r2, [pc, #416]	; (800328c <MX_GPIO_Init+0x21c>)
 80030ec:	f043 0302 	orr.w	r3, r3, #2
 80030f0:	6313      	str	r3, [r2, #48]	; 0x30
 80030f2:	4b66      	ldr	r3, [pc, #408]	; (800328c <MX_GPIO_Init+0x21c>)
 80030f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f6:	f003 0302 	and.w	r3, r3, #2
 80030fa:	613b      	str	r3, [r7, #16]
 80030fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80030fe:	4b63      	ldr	r3, [pc, #396]	; (800328c <MX_GPIO_Init+0x21c>)
 8003100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003102:	4a62      	ldr	r2, [pc, #392]	; (800328c <MX_GPIO_Init+0x21c>)
 8003104:	f043 0310 	orr.w	r3, r3, #16
 8003108:	6313      	str	r3, [r2, #48]	; 0x30
 800310a:	4b60      	ldr	r3, [pc, #384]	; (800328c <MX_GPIO_Init+0x21c>)
 800310c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800310e:	f003 0310 	and.w	r3, r3, #16
 8003112:	60fb      	str	r3, [r7, #12]
 8003114:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003116:	4b5d      	ldr	r3, [pc, #372]	; (800328c <MX_GPIO_Init+0x21c>)
 8003118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800311a:	4a5c      	ldr	r2, [pc, #368]	; (800328c <MX_GPIO_Init+0x21c>)
 800311c:	f043 0308 	orr.w	r3, r3, #8
 8003120:	6313      	str	r3, [r2, #48]	; 0x30
 8003122:	4b5a      	ldr	r3, [pc, #360]	; (800328c <MX_GPIO_Init+0x21c>)
 8003124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003126:	f003 0308 	and.w	r3, r3, #8
 800312a:	60bb      	str	r3, [r7, #8]
 800312c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800312e:	4b57      	ldr	r3, [pc, #348]	; (800328c <MX_GPIO_Init+0x21c>)
 8003130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003132:	4a56      	ldr	r2, [pc, #344]	; (800328c <MX_GPIO_Init+0x21c>)
 8003134:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003138:	6313      	str	r3, [r2, #48]	; 0x30
 800313a:	4b54      	ldr	r3, [pc, #336]	; (800328c <MX_GPIO_Init+0x21c>)
 800313c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800313e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003142:	607b      	str	r3, [r7, #4]
 8003144:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MS1_SYRINGE_Pin|MS2_SYRINGE_Pin|MS3_SYRINGE_Pin, GPIO_PIN_RESET);
 8003146:	2200      	movs	r2, #0
 8003148:	21e0      	movs	r1, #224	; 0xe0
 800314a:	4851      	ldr	r0, [pc, #324]	; (8003290 <MX_GPIO_Init+0x220>)
 800314c:	f002 fe22 	bl	8005d94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|MS1_NEEDLE_Pin|ENABLE_NEEDLE_Pin|LD3_Pin
 8003150:	2200      	movs	r2, #0
 8003152:	f644 7181 	movw	r1, #20353	; 0x4f81
 8003156:	484f      	ldr	r0, [pc, #316]	; (8003294 <MX_GPIO_Init+0x224>)
 8003158:	f002 fe1c 	bl	8005d94 <HAL_GPIO_WritePin>
                          |LD2_Pin|DIR_SYRINGE_Pin|ENABLE_SYRINGE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DIR_NEEDLE_Pin|SLEEP_NEEDLE_Pin|RESET_NEEDLE_Pin|MS3_NEEDLE_Pin
 800315c:	2200      	movs	r2, #0
 800315e:	f24d 4180 	movw	r1, #54400	; 0xd480
 8003162:	484d      	ldr	r0, [pc, #308]	; (8003298 <MX_GPIO_Init+0x228>)
 8003164:	f002 fe16 	bl	8005d94 <HAL_GPIO_WritePin>
                          |MS2_NEEDLE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RESET_SYRINGE_Pin|SLEEP_SYRINGE_Pin, GPIO_PIN_RESET);
 8003168:	2200      	movs	r2, #0
 800316a:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 800316e:	484b      	ldr	r0, [pc, #300]	; (800329c <MX_GPIO_Init+0x22c>)
 8003170:	f002 fe10 	bl	8005d94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8003174:	2200      	movs	r2, #0
 8003176:	2140      	movs	r1, #64	; 0x40
 8003178:	4849      	ldr	r0, [pc, #292]	; (80032a0 <MX_GPIO_Init+0x230>)
 800317a:	f002 fe0b 	bl	8005d94 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = MS1_SYRINGE_Pin|MS2_SYRINGE_Pin|MS3_SYRINGE_Pin;
 800317e:	23e0      	movs	r3, #224	; 0xe0
 8003180:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003182:	2301      	movs	r3, #1
 8003184:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003186:	2300      	movs	r3, #0
 8003188:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800318a:	2302      	movs	r3, #2
 800318c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800318e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003192:	4619      	mov	r1, r3
 8003194:	483e      	ldr	r0, [pc, #248]	; (8003290 <MX_GPIO_Init+0x220>)
 8003196:	f002 fc51 	bl	8005a3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800319a:	f244 0381 	movw	r3, #16513	; 0x4081
 800319e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031a0:	2301      	movs	r3, #1
 80031a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a4:	2300      	movs	r3, #0
 80031a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031a8:	2300      	movs	r3, #0
 80031aa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031b0:	4619      	mov	r1, r3
 80031b2:	4838      	ldr	r0, [pc, #224]	; (8003294 <MX_GPIO_Init+0x224>)
 80031b4:	f002 fc42 	bl	8005a3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = DIR_NEEDLE_Pin|SLEEP_NEEDLE_Pin|RESET_NEEDLE_Pin|MS3_NEEDLE_Pin
 80031b8:	f24d 4380 	movw	r3, #54400	; 0xd480
 80031bc:	627b      	str	r3, [r7, #36]	; 0x24
                          |MS2_NEEDLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031be:	2301      	movs	r3, #1
 80031c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031c2:	2300      	movs	r3, #0
 80031c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80031c6:	2302      	movs	r3, #2
 80031c8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80031ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031ce:	4619      	mov	r1, r3
 80031d0:	4831      	ldr	r0, [pc, #196]	; (8003298 <MX_GPIO_Init+0x228>)
 80031d2:	f002 fc33 	bl	8005a3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = END_STOP_NEEDLE_1_Pin|END_STOP_SYRINGE_1_Pin|END_STOP_SYRINGE_2_Pin|END_STOP_NEEDLE_2_Pin;
 80031d6:	f44f 532c 	mov.w	r3, #11008	; 0x2b00
 80031da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80031dc:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80031e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031e2:	2301      	movs	r3, #1
 80031e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80031e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031ea:	4619      	mov	r1, r3
 80031ec:	482a      	ldr	r0, [pc, #168]	; (8003298 <MX_GPIO_Init+0x228>)
 80031ee:	f002 fc25 	bl	8005a3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = MS1_NEEDLE_Pin|ENABLE_NEEDLE_Pin|DIR_SYRINGE_Pin|ENABLE_SYRINGE_Pin;
 80031f2:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80031f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031f8:	2301      	movs	r3, #1
 80031fa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031fc:	2300      	movs	r3, #0
 80031fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003200:	2302      	movs	r3, #2
 8003202:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003204:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003208:	4619      	mov	r1, r3
 800320a:	4822      	ldr	r0, [pc, #136]	; (8003294 <MX_GPIO_Init+0x224>)
 800320c:	f002 fc16 	bl	8005a3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = RESET_SYRINGE_Pin|SLEEP_SYRINGE_Pin;
 8003210:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003214:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003216:	2301      	movs	r3, #1
 8003218:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800321a:	2300      	movs	r3, #0
 800321c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800321e:	2302      	movs	r3, #2
 8003220:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003222:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003226:	4619      	mov	r1, r3
 8003228:	481c      	ldr	r0, [pc, #112]	; (800329c <MX_GPIO_Init+0x22c>)
 800322a:	f002 fc07 	bl	8005a3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800322e:	2340      	movs	r3, #64	; 0x40
 8003230:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003232:	2301      	movs	r3, #1
 8003234:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003236:	2300      	movs	r3, #0
 8003238:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800323a:	2300      	movs	r3, #0
 800323c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800323e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003242:	4619      	mov	r1, r3
 8003244:	4816      	ldr	r0, [pc, #88]	; (80032a0 <MX_GPIO_Init+0x230>)
 8003246:	f002 fbf9 	bl	8005a3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800324a:	2380      	movs	r3, #128	; 0x80
 800324c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800324e:	2300      	movs	r3, #0
 8003250:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003252:	2300      	movs	r3, #0
 8003254:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8003256:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800325a:	4619      	mov	r1, r3
 800325c:	4810      	ldr	r0, [pc, #64]	; (80032a0 <MX_GPIO_Init+0x230>)
 800325e:	f002 fbed 	bl	8005a3c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8003262:	2200      	movs	r2, #0
 8003264:	2105      	movs	r1, #5
 8003266:	2017      	movs	r0, #23
 8003268:	f002 fb2c 	bl	80058c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800326c:	2017      	movs	r0, #23
 800326e:	f002 fb45 	bl	80058fc <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8003272:	2200      	movs	r2, #0
 8003274:	2105      	movs	r1, #5
 8003276:	2028      	movs	r0, #40	; 0x28
 8003278:	f002 fb24 	bl	80058c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800327c:	2028      	movs	r0, #40	; 0x28
 800327e:	f002 fb3d 	bl	80058fc <HAL_NVIC_EnableIRQ>

}
 8003282:	bf00      	nop
 8003284:	3738      	adds	r7, #56	; 0x38
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}
 800328a:	bf00      	nop
 800328c:	40023800 	.word	0x40023800
 8003290:	40020000 	.word	0x40020000
 8003294:	40020400 	.word	0x40020400
 8003298:	40021000 	.word	0x40021000
 800329c:	40020c00 	.word	0x40020c00
 80032a0:	40021800 	.word	0x40021800

080032a4 <MX_I2C2_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c4;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80032a8:	4b1b      	ldr	r3, [pc, #108]	; (8003318 <MX_I2C2_Init+0x74>)
 80032aa:	4a1c      	ldr	r2, [pc, #112]	; (800331c <MX_I2C2_Init+0x78>)
 80032ac:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00301739;
 80032ae:	4b1a      	ldr	r3, [pc, #104]	; (8003318 <MX_I2C2_Init+0x74>)
 80032b0:	4a1b      	ldr	r2, [pc, #108]	; (8003320 <MX_I2C2_Init+0x7c>)
 80032b2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80032b4:	4b18      	ldr	r3, [pc, #96]	; (8003318 <MX_I2C2_Init+0x74>)
 80032b6:	2200      	movs	r2, #0
 80032b8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80032ba:	4b17      	ldr	r3, [pc, #92]	; (8003318 <MX_I2C2_Init+0x74>)
 80032bc:	2201      	movs	r2, #1
 80032be:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80032c0:	4b15      	ldr	r3, [pc, #84]	; (8003318 <MX_I2C2_Init+0x74>)
 80032c2:	2200      	movs	r2, #0
 80032c4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80032c6:	4b14      	ldr	r3, [pc, #80]	; (8003318 <MX_I2C2_Init+0x74>)
 80032c8:	2200      	movs	r2, #0
 80032ca:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80032cc:	4b12      	ldr	r3, [pc, #72]	; (8003318 <MX_I2C2_Init+0x74>)
 80032ce:	2200      	movs	r2, #0
 80032d0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80032d2:	4b11      	ldr	r3, [pc, #68]	; (8003318 <MX_I2C2_Init+0x74>)
 80032d4:	2200      	movs	r2, #0
 80032d6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80032d8:	4b0f      	ldr	r3, [pc, #60]	; (8003318 <MX_I2C2_Init+0x74>)
 80032da:	2200      	movs	r2, #0
 80032dc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80032de:	480e      	ldr	r0, [pc, #56]	; (8003318 <MX_I2C2_Init+0x74>)
 80032e0:	f002 fda4 	bl	8005e2c <HAL_I2C_Init>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d001      	beq.n	80032ee <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80032ea:	f000 f999 	bl	8003620 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80032ee:	2100      	movs	r1, #0
 80032f0:	4809      	ldr	r0, [pc, #36]	; (8003318 <MX_I2C2_Init+0x74>)
 80032f2:	f003 faff 	bl	80068f4 <HAL_I2CEx_ConfigAnalogFilter>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d001      	beq.n	8003300 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80032fc:	f000 f990 	bl	8003620 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8003300:	2100      	movs	r1, #0
 8003302:	4805      	ldr	r0, [pc, #20]	; (8003318 <MX_I2C2_Init+0x74>)
 8003304:	f003 fb41 	bl	800698a <HAL_I2CEx_ConfigDigitalFilter>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	d001      	beq.n	8003312 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800330e:	f000 f987 	bl	8003620 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8003312:	bf00      	nop
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	20000520 	.word	0x20000520
 800331c:	40005800 	.word	0x40005800
 8003320:	00301739 	.word	0x00301739

08003324 <MX_I2C4_Init>:
/* I2C4 init function */
void MX_I2C4_Init(void)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8003328:	4b1b      	ldr	r3, [pc, #108]	; (8003398 <MX_I2C4_Init+0x74>)
 800332a:	4a1c      	ldr	r2, [pc, #112]	; (800339c <MX_I2C4_Init+0x78>)
 800332c:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00301739;
 800332e:	4b1a      	ldr	r3, [pc, #104]	; (8003398 <MX_I2C4_Init+0x74>)
 8003330:	4a1b      	ldr	r2, [pc, #108]	; (80033a0 <MX_I2C4_Init+0x7c>)
 8003332:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8003334:	4b18      	ldr	r3, [pc, #96]	; (8003398 <MX_I2C4_Init+0x74>)
 8003336:	2200      	movs	r2, #0
 8003338:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800333a:	4b17      	ldr	r3, [pc, #92]	; (8003398 <MX_I2C4_Init+0x74>)
 800333c:	2201      	movs	r2, #1
 800333e:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003340:	4b15      	ldr	r3, [pc, #84]	; (8003398 <MX_I2C4_Init+0x74>)
 8003342:	2200      	movs	r2, #0
 8003344:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8003346:	4b14      	ldr	r3, [pc, #80]	; (8003398 <MX_I2C4_Init+0x74>)
 8003348:	2200      	movs	r2, #0
 800334a:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800334c:	4b12      	ldr	r3, [pc, #72]	; (8003398 <MX_I2C4_Init+0x74>)
 800334e:	2200      	movs	r2, #0
 8003350:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003352:	4b11      	ldr	r3, [pc, #68]	; (8003398 <MX_I2C4_Init+0x74>)
 8003354:	2200      	movs	r2, #0
 8003356:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003358:	4b0f      	ldr	r3, [pc, #60]	; (8003398 <MX_I2C4_Init+0x74>)
 800335a:	2200      	movs	r2, #0
 800335c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 800335e:	480e      	ldr	r0, [pc, #56]	; (8003398 <MX_I2C4_Init+0x74>)
 8003360:	f002 fd64 	bl	8005e2c <HAL_I2C_Init>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d001      	beq.n	800336e <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 800336a:	f000 f959 	bl	8003620 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800336e:	2100      	movs	r1, #0
 8003370:	4809      	ldr	r0, [pc, #36]	; (8003398 <MX_I2C4_Init+0x74>)
 8003372:	f003 fabf 	bl	80068f4 <HAL_I2CEx_ConfigAnalogFilter>
 8003376:	4603      	mov	r3, r0
 8003378:	2b00      	cmp	r3, #0
 800337a:	d001      	beq.n	8003380 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 800337c:	f000 f950 	bl	8003620 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8003380:	2100      	movs	r1, #0
 8003382:	4805      	ldr	r0, [pc, #20]	; (8003398 <MX_I2C4_Init+0x74>)
 8003384:	f003 fb01 	bl	800698a <HAL_I2CEx_ConfigDigitalFilter>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d001      	beq.n	8003392 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 800338e:	f000 f947 	bl	8003620 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8003392:	bf00      	nop
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	2000056c 	.word	0x2000056c
 800339c:	40006000 	.word	0x40006000
 80033a0:	00301739 	.word	0x00301739

080033a4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b0ac      	sub	sp, #176	; 0xb0
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033ac:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80033b0:	2200      	movs	r2, #0
 80033b2:	601a      	str	r2, [r3, #0]
 80033b4:	605a      	str	r2, [r3, #4]
 80033b6:	609a      	str	r2, [r3, #8]
 80033b8:	60da      	str	r2, [r3, #12]
 80033ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80033bc:	f107 0318 	add.w	r3, r7, #24
 80033c0:	2284      	movs	r2, #132	; 0x84
 80033c2:	2100      	movs	r1, #0
 80033c4:	4618      	mov	r0, r3
 80033c6:	f00b fa7f 	bl	800e8c8 <memset>
  if(i2cHandle->Instance==I2C2)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a44      	ldr	r2, [pc, #272]	; (80034e0 <HAL_I2C_MspInit+0x13c>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d13d      	bne.n	8003450 <HAL_I2C_MspInit+0xac>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80033d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80033d8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80033da:	2300      	movs	r3, #0
 80033dc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80033e0:	f107 0318 	add.w	r3, r7, #24
 80033e4:	4618      	mov	r0, r3
 80033e6:	f004 f829 	bl	800743c <HAL_RCCEx_PeriphCLKConfig>
 80033ea:	4603      	mov	r3, r0
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d001      	beq.n	80033f4 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 80033f0:	f000 f916 	bl	8003620 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80033f4:	4b3b      	ldr	r3, [pc, #236]	; (80034e4 <HAL_I2C_MspInit+0x140>)
 80033f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033f8:	4a3a      	ldr	r2, [pc, #232]	; (80034e4 <HAL_I2C_MspInit+0x140>)
 80033fa:	f043 0320 	orr.w	r3, r3, #32
 80033fe:	6313      	str	r3, [r2, #48]	; 0x30
 8003400:	4b38      	ldr	r3, [pc, #224]	; (80034e4 <HAL_I2C_MspInit+0x140>)
 8003402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003404:	f003 0320 	and.w	r3, r3, #32
 8003408:	617b      	str	r3, [r7, #20]
 800340a:	697b      	ldr	r3, [r7, #20]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800340c:	2303      	movs	r3, #3
 800340e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003412:	2312      	movs	r3, #18
 8003414:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003418:	2300      	movs	r3, #0
 800341a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800341e:	2303      	movs	r3, #3
 8003420:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003424:	2304      	movs	r3, #4
 8003426:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800342a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800342e:	4619      	mov	r1, r3
 8003430:	482d      	ldr	r0, [pc, #180]	; (80034e8 <HAL_I2C_MspInit+0x144>)
 8003432:	f002 fb03 	bl	8005a3c <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003436:	4b2b      	ldr	r3, [pc, #172]	; (80034e4 <HAL_I2C_MspInit+0x140>)
 8003438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343a:	4a2a      	ldr	r2, [pc, #168]	; (80034e4 <HAL_I2C_MspInit+0x140>)
 800343c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003440:	6413      	str	r3, [r2, #64]	; 0x40
 8003442:	4b28      	ldr	r3, [pc, #160]	; (80034e4 <HAL_I2C_MspInit+0x140>)
 8003444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003446:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800344a:	613b      	str	r3, [r7, #16]
 800344c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C4_CLK_ENABLE();
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 800344e:	e042      	b.n	80034d6 <HAL_I2C_MspInit+0x132>
  else if(i2cHandle->Instance==I2C4)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a25      	ldr	r2, [pc, #148]	; (80034ec <HAL_I2C_MspInit+0x148>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d13d      	bne.n	80034d6 <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 800345a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800345e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8003460:	2300      	movs	r3, #0
 8003462:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003466:	f107 0318 	add.w	r3, r7, #24
 800346a:	4618      	mov	r0, r3
 800346c:	f003 ffe6 	bl	800743c <HAL_RCCEx_PeriphCLKConfig>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d001      	beq.n	800347a <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 8003476:	f000 f8d3 	bl	8003620 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800347a:	4b1a      	ldr	r3, [pc, #104]	; (80034e4 <HAL_I2C_MspInit+0x140>)
 800347c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800347e:	4a19      	ldr	r2, [pc, #100]	; (80034e4 <HAL_I2C_MspInit+0x140>)
 8003480:	f043 0320 	orr.w	r3, r3, #32
 8003484:	6313      	str	r3, [r2, #48]	; 0x30
 8003486:	4b17      	ldr	r3, [pc, #92]	; (80034e4 <HAL_I2C_MspInit+0x140>)
 8003488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800348a:	f003 0320 	and.w	r3, r3, #32
 800348e:	60fb      	str	r3, [r7, #12]
 8003490:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003492:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003496:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800349a:	2312      	movs	r3, #18
 800349c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034a0:	2300      	movs	r3, #0
 80034a2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034a6:	2303      	movs	r3, #3
 80034a8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 80034ac:	2304      	movs	r3, #4
 80034ae:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80034b2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80034b6:	4619      	mov	r1, r3
 80034b8:	480b      	ldr	r0, [pc, #44]	; (80034e8 <HAL_I2C_MspInit+0x144>)
 80034ba:	f002 fabf 	bl	8005a3c <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 80034be:	4b09      	ldr	r3, [pc, #36]	; (80034e4 <HAL_I2C_MspInit+0x140>)
 80034c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c2:	4a08      	ldr	r2, [pc, #32]	; (80034e4 <HAL_I2C_MspInit+0x140>)
 80034c4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034c8:	6413      	str	r3, [r2, #64]	; 0x40
 80034ca:	4b06      	ldr	r3, [pc, #24]	; (80034e4 <HAL_I2C_MspInit+0x140>)
 80034cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034d2:	60bb      	str	r3, [r7, #8]
 80034d4:	68bb      	ldr	r3, [r7, #8]
}
 80034d6:	bf00      	nop
 80034d8:	37b0      	adds	r7, #176	; 0xb0
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	bf00      	nop
 80034e0:	40005800 	.word	0x40005800
 80034e4:	40023800 	.word	0x40023800
 80034e8:	40021400 	.word	0x40021400
 80034ec:	40006000 	.word	0x40006000

080034f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80034f4:	f002 f901 	bl	80056fa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80034f8:	f000 f818 	bl	800352c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80034fc:	f7ff fdb8 	bl	8003070 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8003500:	f002 f83a 	bl	8005578 <MX_USART3_UART_Init>
  MX_I2C2_Init();
 8003504:	f7ff fece 	bl	80032a4 <MX_I2C2_Init>
  MX_I2C4_Init();
 8003508:	f7ff ff0c 	bl	8003324 <MX_I2C4_Init>
  MX_TIM2_Init();
 800350c:	f001 fdec 	bl	80050e8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8003510:	f001 fe62 	bl	80051d8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8003514:	f001 feb0 	bl	8005278 <MX_TIM4_Init>
  MX_TIM5_Init();
 8003518:	f001 ff26 	bl	8005368 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 800351c:	f006 ffd6 	bl	800a4cc <osKernelInitialize>
  MX_FREERTOS_Init();
 8003520:	f7fe febe 	bl	80022a0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8003524:	f007 f806 	bl	800a534 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003528:	e7fe      	b.n	8003528 <main+0x38>
	...

0800352c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b094      	sub	sp, #80	; 0x50
 8003530:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003532:	f107 0320 	add.w	r3, r7, #32
 8003536:	2230      	movs	r2, #48	; 0x30
 8003538:	2100      	movs	r1, #0
 800353a:	4618      	mov	r0, r3
 800353c:	f00b f9c4 	bl	800e8c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003540:	f107 030c 	add.w	r3, r7, #12
 8003544:	2200      	movs	r2, #0
 8003546:	601a      	str	r2, [r3, #0]
 8003548:	605a      	str	r2, [r3, #4]
 800354a:	609a      	str	r2, [r3, #8]
 800354c:	60da      	str	r2, [r3, #12]
 800354e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8003550:	f003 fa68 	bl	8006a24 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003554:	4b27      	ldr	r3, [pc, #156]	; (80035f4 <SystemClock_Config+0xc8>)
 8003556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003558:	4a26      	ldr	r2, [pc, #152]	; (80035f4 <SystemClock_Config+0xc8>)
 800355a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800355e:	6413      	str	r3, [r2, #64]	; 0x40
 8003560:	4b24      	ldr	r3, [pc, #144]	; (80035f4 <SystemClock_Config+0xc8>)
 8003562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003564:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003568:	60bb      	str	r3, [r7, #8]
 800356a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800356c:	4b22      	ldr	r3, [pc, #136]	; (80035f8 <SystemClock_Config+0xcc>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003574:	4a20      	ldr	r2, [pc, #128]	; (80035f8 <SystemClock_Config+0xcc>)
 8003576:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800357a:	6013      	str	r3, [r2, #0]
 800357c:	4b1e      	ldr	r3, [pc, #120]	; (80035f8 <SystemClock_Config+0xcc>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003584:	607b      	str	r3, [r7, #4]
 8003586:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003588:	2301      	movs	r3, #1
 800358a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800358c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8003590:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003592:	2302      	movs	r3, #2
 8003594:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003596:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800359a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800359c:	2304      	movs	r3, #4
 800359e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80035a0:	2348      	movs	r3, #72	; 0x48
 80035a2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80035a4:	2302      	movs	r3, #2
 80035a6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80035a8:	2303      	movs	r3, #3
 80035aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80035ac:	f107 0320 	add.w	r3, r7, #32
 80035b0:	4618      	mov	r0, r3
 80035b2:	f003 fa47 	bl	8006a44 <HAL_RCC_OscConfig>
 80035b6:	4603      	mov	r3, r0
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d001      	beq.n	80035c0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80035bc:	f000 f830 	bl	8003620 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80035c0:	230f      	movs	r3, #15
 80035c2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80035c4:	2302      	movs	r3, #2
 80035c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80035c8:	2300      	movs	r3, #0
 80035ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80035cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80035d0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80035d2:	2300      	movs	r3, #0
 80035d4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80035d6:	f107 030c 	add.w	r3, r7, #12
 80035da:	2102      	movs	r1, #2
 80035dc:	4618      	mov	r0, r3
 80035de:	f003 fcd5 	bl	8006f8c <HAL_RCC_ClockConfig>
 80035e2:	4603      	mov	r3, r0
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d001      	beq.n	80035ec <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80035e8:	f000 f81a 	bl	8003620 <Error_Handler>
  }
}
 80035ec:	bf00      	nop
 80035ee:	3750      	adds	r7, #80	; 0x50
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	40023800 	.word	0x40023800
 80035f8:	40007000 	.word	0x40007000

080035fc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b082      	sub	sp, #8
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a04      	ldr	r2, [pc, #16]	; (800361c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d101      	bne.n	8003612 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800360e:	f002 f881 	bl	8005714 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003612:	bf00      	nop
 8003614:	3708      	adds	r7, #8
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	40002000 	.word	0x40002000

08003620 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003620:	b480      	push	{r7}
 8003622:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003624:	b672      	cpsid	i
}
 8003626:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003628:	e7fe      	b.n	8003628 <Error_Handler+0x8>

0800362a <_out_buffer>:
} out_fct_wrap_type;


// internal buffer output
static inline void _out_buffer(char character, void* buffer, size_t idx, size_t maxlen)
{
 800362a:	b480      	push	{r7}
 800362c:	b085      	sub	sp, #20
 800362e:	af00      	add	r7, sp, #0
 8003630:	60b9      	str	r1, [r7, #8]
 8003632:	607a      	str	r2, [r7, #4]
 8003634:	603b      	str	r3, [r7, #0]
 8003636:	4603      	mov	r3, r0
 8003638:	73fb      	strb	r3, [r7, #15]
  if (idx < maxlen) {
 800363a:	687a      	ldr	r2, [r7, #4]
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	429a      	cmp	r2, r3
 8003640:	d204      	bcs.n	800364c <_out_buffer+0x22>
    ((char*)buffer)[idx] = character;
 8003642:	68ba      	ldr	r2, [r7, #8]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	4413      	add	r3, r2
 8003648:	7bfa      	ldrb	r2, [r7, #15]
 800364a:	701a      	strb	r2, [r3, #0]
  }
}
 800364c:	bf00      	nop
 800364e:	3714      	adds	r7, #20
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr

08003658 <_out_null>:


// internal null output
static inline void _out_null(char character, void* buffer, size_t idx, size_t maxlen)
{
 8003658:	b480      	push	{r7}
 800365a:	b085      	sub	sp, #20
 800365c:	af00      	add	r7, sp, #0
 800365e:	60b9      	str	r1, [r7, #8]
 8003660:	607a      	str	r2, [r7, #4]
 8003662:	603b      	str	r3, [r7, #0]
 8003664:	4603      	mov	r3, r0
 8003666:	73fb      	strb	r3, [r7, #15]
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 8003668:	bf00      	nop
 800366a:	3714      	adds	r7, #20
 800366c:	46bd      	mov	sp, r7
 800366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003672:	4770      	bx	lr

08003674 <_out_char>:


// internal _putchar wrapper
static inline void _out_char(char character, void* buffer, size_t idx, size_t maxlen)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b084      	sub	sp, #16
 8003678:	af00      	add	r7, sp, #0
 800367a:	60b9      	str	r1, [r7, #8]
 800367c:	607a      	str	r2, [r7, #4]
 800367e:	603b      	str	r3, [r7, #0]
 8003680:	4603      	mov	r3, r0
 8003682:	73fb      	strb	r3, [r7, #15]
  (void)buffer; (void)idx; (void)maxlen;
  if (character) {
 8003684:	7bfb      	ldrb	r3, [r7, #15]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d003      	beq.n	8003692 <_out_char+0x1e>
    _putchar(character);
 800368a:	7bfb      	ldrb	r3, [r7, #15]
 800368c:	4618      	mov	r0, r3
 800368e:	f7ff fbcb 	bl	8002e28 <_putchar>
  }
}
 8003692:	bf00      	nop
 8003694:	3710      	adds	r7, #16
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}

0800369a <_strnlen_s>:


// internal secure strlen
// \return The length of the string (excluding the terminating 0) limited by 'maxsize'
static inline unsigned int _strnlen_s(const char* str, size_t maxsize)
{
 800369a:	b480      	push	{r7}
 800369c:	b085      	sub	sp, #20
 800369e:	af00      	add	r7, sp, #0
 80036a0:	6078      	str	r0, [r7, #4]
 80036a2:	6039      	str	r1, [r7, #0]
  const char* s;
  for (s = str; *s && maxsize--; ++s);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	60fb      	str	r3, [r7, #12]
 80036a8:	e002      	b.n	80036b0 <_strnlen_s+0x16>
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	3301      	adds	r3, #1
 80036ae:	60fb      	str	r3, [r7, #12]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	781b      	ldrb	r3, [r3, #0]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d004      	beq.n	80036c2 <_strnlen_s+0x28>
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	1e5a      	subs	r2, r3, #1
 80036bc:	603a      	str	r2, [r7, #0]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d1f3      	bne.n	80036aa <_strnlen_s+0x10>
  return (unsigned int)(s - str);
 80036c2:	68fa      	ldr	r2, [r7, #12]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	1ad3      	subs	r3, r2, r3
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3714      	adds	r7, #20
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr

080036d4 <_is_digit>:


// internal test if char is a digit (0-9)
// \return true if char is a digit
static inline bool _is_digit(char ch)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b083      	sub	sp, #12
 80036d8:	af00      	add	r7, sp, #0
 80036da:	4603      	mov	r3, r0
 80036dc:	71fb      	strb	r3, [r7, #7]
  return (ch >= '0') && (ch <= '9');
 80036de:	79fb      	ldrb	r3, [r7, #7]
 80036e0:	2b2f      	cmp	r3, #47	; 0x2f
 80036e2:	d904      	bls.n	80036ee <_is_digit+0x1a>
 80036e4:	79fb      	ldrb	r3, [r7, #7]
 80036e6:	2b39      	cmp	r3, #57	; 0x39
 80036e8:	d801      	bhi.n	80036ee <_is_digit+0x1a>
 80036ea:	2301      	movs	r3, #1
 80036ec:	e000      	b.n	80036f0 <_is_digit+0x1c>
 80036ee:	2300      	movs	r3, #0
 80036f0:	f003 0301 	and.w	r3, r3, #1
 80036f4:	b2db      	uxtb	r3, r3
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	370c      	adds	r7, #12
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr

08003702 <_atoi>:


// internal ASCII string to unsigned int conversion
static unsigned int _atoi(const char** str)
{
 8003702:	b580      	push	{r7, lr}
 8003704:	b084      	sub	sp, #16
 8003706:	af00      	add	r7, sp, #0
 8003708:	6078      	str	r0, [r7, #4]
  unsigned int i = 0U;
 800370a:	2300      	movs	r3, #0
 800370c:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 800370e:	e00e      	b.n	800372e <_atoi+0x2c>
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8003710:	68fa      	ldr	r2, [r7, #12]
 8003712:	4613      	mov	r3, r2
 8003714:	009b      	lsls	r3, r3, #2
 8003716:	4413      	add	r3, r2
 8003718:	005b      	lsls	r3, r3, #1
 800371a:	4618      	mov	r0, r3
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	1c59      	adds	r1, r3, #1
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	6011      	str	r1, [r2, #0]
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	4403      	add	r3, r0
 800372a:	3b30      	subs	r3, #48	; 0x30
 800372c:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	781b      	ldrb	r3, [r3, #0]
 8003734:	4618      	mov	r0, r3
 8003736:	f7ff ffcd 	bl	80036d4 <_is_digit>
 800373a:	4603      	mov	r3, r0
 800373c:	2b00      	cmp	r3, #0
 800373e:	d1e7      	bne.n	8003710 <_atoi+0xe>
  }
  return i;
 8003740:	68fb      	ldr	r3, [r7, #12]
}
 8003742:	4618      	mov	r0, r3
 8003744:	3710      	adds	r7, #16
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}

0800374a <_out_rev>:


// output the specified string in reverse, taking care of any zero-padding
static size_t _out_rev(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 800374a:	b590      	push	{r4, r7, lr}
 800374c:	b087      	sub	sp, #28
 800374e:	af00      	add	r7, sp, #0
 8003750:	60f8      	str	r0, [r7, #12]
 8003752:	60b9      	str	r1, [r7, #8]
 8003754:	607a      	str	r2, [r7, #4]
 8003756:	603b      	str	r3, [r7, #0]
  const size_t start_idx = idx;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	613b      	str	r3, [r7, #16]

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 800375c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800375e:	f003 0302 	and.w	r3, r3, #2
 8003762:	2b00      	cmp	r3, #0
 8003764:	d125      	bne.n	80037b2 <_out_rev+0x68>
 8003766:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003768:	f003 0301 	and.w	r3, r3, #1
 800376c:	2b00      	cmp	r3, #0
 800376e:	d120      	bne.n	80037b2 <_out_rev+0x68>
    for (size_t i = len; i < width; i++) {
 8003770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003772:	617b      	str	r3, [r7, #20]
 8003774:	e00a      	b.n	800378c <_out_rev+0x42>
      out(' ', buffer, idx++, maxlen);
 8003776:	687a      	ldr	r2, [r7, #4]
 8003778:	1c53      	adds	r3, r2, #1
 800377a:	607b      	str	r3, [r7, #4]
 800377c:	68fc      	ldr	r4, [r7, #12]
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	68b9      	ldr	r1, [r7, #8]
 8003782:	2020      	movs	r0, #32
 8003784:	47a0      	blx	r4
    for (size_t i = len; i < width; i++) {
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	3301      	adds	r3, #1
 800378a:	617b      	str	r3, [r7, #20]
 800378c:	697a      	ldr	r2, [r7, #20]
 800378e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003790:	429a      	cmp	r2, r3
 8003792:	d3f0      	bcc.n	8003776 <_out_rev+0x2c>
    }
  }

  // reverse string
  while (len) {
 8003794:	e00d      	b.n	80037b2 <_out_rev+0x68>
    out(buf[--len], buffer, idx++, maxlen);
 8003796:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003798:	3b01      	subs	r3, #1
 800379a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800379c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800379e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037a0:	4413      	add	r3, r2
 80037a2:	7818      	ldrb	r0, [r3, #0]
 80037a4:	687a      	ldr	r2, [r7, #4]
 80037a6:	1c53      	adds	r3, r2, #1
 80037a8:	607b      	str	r3, [r7, #4]
 80037aa:	68fc      	ldr	r4, [r7, #12]
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	68b9      	ldr	r1, [r7, #8]
 80037b0:	47a0      	blx	r4
  while (len) {
 80037b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d1ee      	bne.n	8003796 <_out_rev+0x4c>
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 80037b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037ba:	f003 0302 	and.w	r3, r3, #2
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d00e      	beq.n	80037e0 <_out_rev+0x96>
    while (idx - start_idx < width) {
 80037c2:	e007      	b.n	80037d4 <_out_rev+0x8a>
      out(' ', buffer, idx++, maxlen);
 80037c4:	687a      	ldr	r2, [r7, #4]
 80037c6:	1c53      	adds	r3, r2, #1
 80037c8:	607b      	str	r3, [r7, #4]
 80037ca:	68fc      	ldr	r4, [r7, #12]
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	68b9      	ldr	r1, [r7, #8]
 80037d0:	2020      	movs	r0, #32
 80037d2:	47a0      	blx	r4
    while (idx - start_idx < width) {
 80037d4:	687a      	ldr	r2, [r7, #4]
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	1ad3      	subs	r3, r2, r3
 80037da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037dc:	429a      	cmp	r2, r3
 80037de:	d8f1      	bhi.n	80037c4 <_out_rev+0x7a>
    }
  }

  return idx;
 80037e0:	687b      	ldr	r3, [r7, #4]
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	371c      	adds	r7, #28
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd90      	pop	{r4, r7, pc}

080037ea <_ntoa_format>:


// internal itoa format
static size_t _ntoa_format(out_fct_type out, char* buffer, size_t idx, size_t maxlen, char* buf, size_t len, bool negative, unsigned int base, unsigned int prec, unsigned int width, unsigned int flags)
{
 80037ea:	b580      	push	{r7, lr}
 80037ec:	b088      	sub	sp, #32
 80037ee:	af04      	add	r7, sp, #16
 80037f0:	60f8      	str	r0, [r7, #12]
 80037f2:	60b9      	str	r1, [r7, #8]
 80037f4:	607a      	str	r2, [r7, #4]
 80037f6:	603b      	str	r3, [r7, #0]
  // pad leading zeros
  if (!(flags & FLAGS_LEFT)) {
 80037f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037fa:	f003 0302 	and.w	r3, r3, #2
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d136      	bne.n	8003870 <_ntoa_format+0x86>
    if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8003802:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003804:	2b00      	cmp	r3, #0
 8003806:	d018      	beq.n	800383a <_ntoa_format+0x50>
 8003808:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800380a:	f003 0301 	and.w	r3, r3, #1
 800380e:	2b00      	cmp	r3, #0
 8003810:	d013      	beq.n	800383a <_ntoa_format+0x50>
 8003812:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d104      	bne.n	8003824 <_ntoa_format+0x3a>
 800381a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800381c:	f003 030c 	and.w	r3, r3, #12
 8003820:	2b00      	cmp	r3, #0
 8003822:	d00a      	beq.n	800383a <_ntoa_format+0x50>
      width--;
 8003824:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003826:	3b01      	subs	r3, #1
 8003828:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800382a:	e006      	b.n	800383a <_ntoa_format+0x50>
      buf[len++] = '0';
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	1c5a      	adds	r2, r3, #1
 8003830:	61fa      	str	r2, [r7, #28]
 8003832:	69ba      	ldr	r2, [r7, #24]
 8003834:	4413      	add	r3, r2
 8003836:	2230      	movs	r2, #48	; 0x30
 8003838:	701a      	strb	r2, [r3, #0]
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800383a:	69fa      	ldr	r2, [r7, #28]
 800383c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800383e:	429a      	cmp	r2, r3
 8003840:	d20a      	bcs.n	8003858 <_ntoa_format+0x6e>
 8003842:	69fb      	ldr	r3, [r7, #28]
 8003844:	2b1f      	cmp	r3, #31
 8003846:	d9f1      	bls.n	800382c <_ntoa_format+0x42>
    }
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003848:	e006      	b.n	8003858 <_ntoa_format+0x6e>
      buf[len++] = '0';
 800384a:	69fb      	ldr	r3, [r7, #28]
 800384c:	1c5a      	adds	r2, r3, #1
 800384e:	61fa      	str	r2, [r7, #28]
 8003850:	69ba      	ldr	r2, [r7, #24]
 8003852:	4413      	add	r3, r2
 8003854:	2230      	movs	r2, #48	; 0x30
 8003856:	701a      	strb	r2, [r3, #0]
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003858:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800385a:	f003 0301 	and.w	r3, r3, #1
 800385e:	2b00      	cmp	r3, #0
 8003860:	d006      	beq.n	8003870 <_ntoa_format+0x86>
 8003862:	69fa      	ldr	r2, [r7, #28]
 8003864:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003866:	429a      	cmp	r2, r3
 8003868:	d202      	bcs.n	8003870 <_ntoa_format+0x86>
 800386a:	69fb      	ldr	r3, [r7, #28]
 800386c:	2b1f      	cmp	r3, #31
 800386e:	d9ec      	bls.n	800384a <_ntoa_format+0x60>
    }
  }

  // handle hash
  if (flags & FLAGS_HASH) {
 8003870:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003872:	f003 0310 	and.w	r3, r3, #16
 8003876:	2b00      	cmp	r3, #0
 8003878:	d058      	beq.n	800392c <_ntoa_format+0x142>
    if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 800387a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800387c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003880:	2b00      	cmp	r3, #0
 8003882:	d116      	bne.n	80038b2 <_ntoa_format+0xc8>
 8003884:	69fb      	ldr	r3, [r7, #28]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d013      	beq.n	80038b2 <_ntoa_format+0xc8>
 800388a:	69fa      	ldr	r2, [r7, #28]
 800388c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800388e:	429a      	cmp	r2, r3
 8003890:	d003      	beq.n	800389a <_ntoa_format+0xb0>
 8003892:	69fa      	ldr	r2, [r7, #28]
 8003894:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003896:	429a      	cmp	r2, r3
 8003898:	d10b      	bne.n	80038b2 <_ntoa_format+0xc8>
      len--;
 800389a:	69fb      	ldr	r3, [r7, #28]
 800389c:	3b01      	subs	r3, #1
 800389e:	61fb      	str	r3, [r7, #28]
      if (len && (base == 16U)) {
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d005      	beq.n	80038b2 <_ntoa_format+0xc8>
 80038a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a8:	2b10      	cmp	r3, #16
 80038aa:	d102      	bne.n	80038b2 <_ntoa_format+0xc8>
        len--;
 80038ac:	69fb      	ldr	r3, [r7, #28]
 80038ae:	3b01      	subs	r3, #1
 80038b0:	61fb      	str	r3, [r7, #28]
      }
    }
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80038b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038b4:	2b10      	cmp	r3, #16
 80038b6:	d10f      	bne.n	80038d8 <_ntoa_format+0xee>
 80038b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038ba:	f003 0320 	and.w	r3, r3, #32
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d10a      	bne.n	80038d8 <_ntoa_format+0xee>
 80038c2:	69fb      	ldr	r3, [r7, #28]
 80038c4:	2b1f      	cmp	r3, #31
 80038c6:	d807      	bhi.n	80038d8 <_ntoa_format+0xee>
      buf[len++] = 'x';
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	1c5a      	adds	r2, r3, #1
 80038cc:	61fa      	str	r2, [r7, #28]
 80038ce:	69ba      	ldr	r2, [r7, #24]
 80038d0:	4413      	add	r3, r2
 80038d2:	2278      	movs	r2, #120	; 0x78
 80038d4:	701a      	strb	r2, [r3, #0]
 80038d6:	e01f      	b.n	8003918 <_ntoa_format+0x12e>
    }
    else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80038d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038da:	2b10      	cmp	r3, #16
 80038dc:	d10f      	bne.n	80038fe <_ntoa_format+0x114>
 80038de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038e0:	f003 0320 	and.w	r3, r3, #32
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d00a      	beq.n	80038fe <_ntoa_format+0x114>
 80038e8:	69fb      	ldr	r3, [r7, #28]
 80038ea:	2b1f      	cmp	r3, #31
 80038ec:	d807      	bhi.n	80038fe <_ntoa_format+0x114>
      buf[len++] = 'X';
 80038ee:	69fb      	ldr	r3, [r7, #28]
 80038f0:	1c5a      	adds	r2, r3, #1
 80038f2:	61fa      	str	r2, [r7, #28]
 80038f4:	69ba      	ldr	r2, [r7, #24]
 80038f6:	4413      	add	r3, r2
 80038f8:	2258      	movs	r2, #88	; 0x58
 80038fa:	701a      	strb	r2, [r3, #0]
 80038fc:	e00c      	b.n	8003918 <_ntoa_format+0x12e>
    }
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80038fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003900:	2b02      	cmp	r3, #2
 8003902:	d109      	bne.n	8003918 <_ntoa_format+0x12e>
 8003904:	69fb      	ldr	r3, [r7, #28]
 8003906:	2b1f      	cmp	r3, #31
 8003908:	d806      	bhi.n	8003918 <_ntoa_format+0x12e>
      buf[len++] = 'b';
 800390a:	69fb      	ldr	r3, [r7, #28]
 800390c:	1c5a      	adds	r2, r3, #1
 800390e:	61fa      	str	r2, [r7, #28]
 8003910:	69ba      	ldr	r2, [r7, #24]
 8003912:	4413      	add	r3, r2
 8003914:	2262      	movs	r2, #98	; 0x62
 8003916:	701a      	strb	r2, [r3, #0]
    }
    if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8003918:	69fb      	ldr	r3, [r7, #28]
 800391a:	2b1f      	cmp	r3, #31
 800391c:	d806      	bhi.n	800392c <_ntoa_format+0x142>
      buf[len++] = '0';
 800391e:	69fb      	ldr	r3, [r7, #28]
 8003920:	1c5a      	adds	r2, r3, #1
 8003922:	61fa      	str	r2, [r7, #28]
 8003924:	69ba      	ldr	r2, [r7, #24]
 8003926:	4413      	add	r3, r2
 8003928:	2230      	movs	r2, #48	; 0x30
 800392a:	701a      	strb	r2, [r3, #0]
    }
  }

  if (len < PRINTF_NTOA_BUFFER_SIZE) {
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	2b1f      	cmp	r3, #31
 8003930:	d824      	bhi.n	800397c <_ntoa_format+0x192>
    if (negative) {
 8003932:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d007      	beq.n	800394a <_ntoa_format+0x160>
      buf[len++] = '-';
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	1c5a      	adds	r2, r3, #1
 800393e:	61fa      	str	r2, [r7, #28]
 8003940:	69ba      	ldr	r2, [r7, #24]
 8003942:	4413      	add	r3, r2
 8003944:	222d      	movs	r2, #45	; 0x2d
 8003946:	701a      	strb	r2, [r3, #0]
 8003948:	e018      	b.n	800397c <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_PLUS) {
 800394a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800394c:	f003 0304 	and.w	r3, r3, #4
 8003950:	2b00      	cmp	r3, #0
 8003952:	d007      	beq.n	8003964 <_ntoa_format+0x17a>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8003954:	69fb      	ldr	r3, [r7, #28]
 8003956:	1c5a      	adds	r2, r3, #1
 8003958:	61fa      	str	r2, [r7, #28]
 800395a:	69ba      	ldr	r2, [r7, #24]
 800395c:	4413      	add	r3, r2
 800395e:	222b      	movs	r2, #43	; 0x2b
 8003960:	701a      	strb	r2, [r3, #0]
 8003962:	e00b      	b.n	800397c <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_SPACE) {
 8003964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003966:	f003 0308 	and.w	r3, r3, #8
 800396a:	2b00      	cmp	r3, #0
 800396c:	d006      	beq.n	800397c <_ntoa_format+0x192>
      buf[len++] = ' ';
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	1c5a      	adds	r2, r3, #1
 8003972:	61fa      	str	r2, [r7, #28]
 8003974:	69ba      	ldr	r2, [r7, #24]
 8003976:	4413      	add	r3, r2
 8003978:	2220      	movs	r2, #32
 800397a:	701a      	strb	r2, [r3, #0]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 800397c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800397e:	9303      	str	r3, [sp, #12]
 8003980:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003982:	9302      	str	r3, [sp, #8]
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	9301      	str	r3, [sp, #4]
 8003988:	69bb      	ldr	r3, [r7, #24]
 800398a:	9300      	str	r3, [sp, #0]
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	687a      	ldr	r2, [r7, #4]
 8003990:	68b9      	ldr	r1, [r7, #8]
 8003992:	68f8      	ldr	r0, [r7, #12]
 8003994:	f7ff fed9 	bl	800374a <_out_rev>
 8003998:	4603      	mov	r3, r0
}
 800399a:	4618      	mov	r0, r3
 800399c:	3710      	adds	r7, #16
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}

080039a2 <_ntoa_long>:


// internal itoa for 'long' type
static size_t _ntoa_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long value, bool negative, unsigned long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 80039a2:	b580      	push	{r7, lr}
 80039a4:	b096      	sub	sp, #88	; 0x58
 80039a6:	af08      	add	r7, sp, #32
 80039a8:	60f8      	str	r0, [r7, #12]
 80039aa:	60b9      	str	r1, [r7, #8]
 80039ac:	607a      	str	r2, [r7, #4]
 80039ae:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 80039b0:	2300      	movs	r3, #0
 80039b2:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 80039b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d103      	bne.n	80039c2 <_ntoa_long+0x20>
    flags &= ~FLAGS_HASH;
 80039ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80039bc:	f023 0310 	bic.w	r3, r3, #16
 80039c0:	657b      	str	r3, [r7, #84]	; 0x54
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 80039c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80039c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d002      	beq.n	80039d2 <_ntoa_long+0x30>
 80039cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d032      	beq.n	8003a38 <_ntoa_long+0x96>
    do {
      const char digit = (char)(value % base);
 80039d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039d4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80039d6:	fbb3 f2f2 	udiv	r2, r3, r2
 80039da:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80039dc:	fb01 f202 	mul.w	r2, r1, r2
 80039e0:	1a9b      	subs	r3, r3, r2
 80039e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 80039e6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80039ea:	2b09      	cmp	r3, #9
 80039ec:	d804      	bhi.n	80039f8 <_ntoa_long+0x56>
 80039ee:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80039f2:	3330      	adds	r3, #48	; 0x30
 80039f4:	b2da      	uxtb	r2, r3
 80039f6:	e00d      	b.n	8003a14 <_ntoa_long+0x72>
 80039f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80039fa:	f003 0320 	and.w	r3, r3, #32
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d001      	beq.n	8003a06 <_ntoa_long+0x64>
 8003a02:	2241      	movs	r2, #65	; 0x41
 8003a04:	e000      	b.n	8003a08 <_ntoa_long+0x66>
 8003a06:	2261      	movs	r2, #97	; 0x61
 8003a08:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003a0c:	4413      	add	r3, r2
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	3b0a      	subs	r3, #10
 8003a12:	b2da      	uxtb	r2, r3
 8003a14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a16:	1c59      	adds	r1, r3, #1
 8003a18:	6379      	str	r1, [r7, #52]	; 0x34
 8003a1a:	3338      	adds	r3, #56	; 0x38
 8003a1c:	443b      	add	r3, r7
 8003a1e:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 8003a22:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003a24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a26:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a2a:	643b      	str	r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8003a2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d002      	beq.n	8003a38 <_ntoa_long+0x96>
 8003a32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a34:	2b1f      	cmp	r3, #31
 8003a36:	d9cc      	bls.n	80039d2 <_ntoa_long+0x30>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8003a38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a3a:	9306      	str	r3, [sp, #24]
 8003a3c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a3e:	9305      	str	r3, [sp, #20]
 8003a40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a42:	9304      	str	r3, [sp, #16]
 8003a44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a46:	9303      	str	r3, [sp, #12]
 8003a48:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8003a4c:	9302      	str	r3, [sp, #8]
 8003a4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a50:	9301      	str	r3, [sp, #4]
 8003a52:	f107 0310 	add.w	r3, r7, #16
 8003a56:	9300      	str	r3, [sp, #0]
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	687a      	ldr	r2, [r7, #4]
 8003a5c:	68b9      	ldr	r1, [r7, #8]
 8003a5e:	68f8      	ldr	r0, [r7, #12]
 8003a60:	f7ff fec3 	bl	80037ea <_ntoa_format>
 8003a64:	4603      	mov	r3, r0
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3738      	adds	r7, #56	; 0x38
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}

08003a6e <_ntoa_long_long>:


// internal itoa for 'long long' type
#if defined(PRINTF_SUPPORT_LONG_LONG)
static size_t _ntoa_long_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long long value, bool negative, unsigned long long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003a6e:	b580      	push	{r7, lr}
 8003a70:	b096      	sub	sp, #88	; 0x58
 8003a72:	af08      	add	r7, sp, #32
 8003a74:	60f8      	str	r0, [r7, #12]
 8003a76:	60b9      	str	r1, [r7, #8]
 8003a78:	607a      	str	r2, [r7, #4]
 8003a7a:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 8003a80:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003a84:	4313      	orrs	r3, r2
 8003a86:	d103      	bne.n	8003a90 <_ntoa_long_long+0x22>
    flags &= ~FLAGS_HASH;
 8003a88:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003a8a:	f023 0310 	bic.w	r3, r3, #16
 8003a8e:	663b      	str	r3, [r7, #96]	; 0x60
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8003a90:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003a92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d003      	beq.n	8003aa2 <_ntoa_long_long+0x34>
 8003a9a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	d037      	beq.n	8003b12 <_ntoa_long_long+0xa4>
    do {
      const char digit = (char)(value % base);
 8003aa2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003aa6:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003aaa:	f7fd f89f 	bl	8000bec <__aeabi_uldivmod>
 8003aae:	4613      	mov	r3, r2
 8003ab0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8003ab4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003ab8:	2b09      	cmp	r3, #9
 8003aba:	d804      	bhi.n	8003ac6 <_ntoa_long_long+0x58>
 8003abc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003ac0:	3330      	adds	r3, #48	; 0x30
 8003ac2:	b2da      	uxtb	r2, r3
 8003ac4:	e00d      	b.n	8003ae2 <_ntoa_long_long+0x74>
 8003ac6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003ac8:	f003 0320 	and.w	r3, r3, #32
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d001      	beq.n	8003ad4 <_ntoa_long_long+0x66>
 8003ad0:	2241      	movs	r2, #65	; 0x41
 8003ad2:	e000      	b.n	8003ad6 <_ntoa_long_long+0x68>
 8003ad4:	2261      	movs	r2, #97	; 0x61
 8003ad6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003ada:	4413      	add	r3, r2
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	3b0a      	subs	r3, #10
 8003ae0:	b2da      	uxtb	r2, r3
 8003ae2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ae4:	1c59      	adds	r1, r3, #1
 8003ae6:	6379      	str	r1, [r7, #52]	; 0x34
 8003ae8:	3338      	adds	r3, #56	; 0x38
 8003aea:	443b      	add	r3, r7
 8003aec:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 8003af0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003af4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003af8:	f7fd f878 	bl	8000bec <__aeabi_uldivmod>
 8003afc:	4602      	mov	r2, r0
 8003afe:	460b      	mov	r3, r1
 8003b00:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8003b04:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	d002      	beq.n	8003b12 <_ntoa_long_long+0xa4>
 8003b0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b0e:	2b1f      	cmp	r3, #31
 8003b10:	d9c7      	bls.n	8003aa2 <_ntoa_long_long+0x34>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8003b12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003b14:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003b16:	9206      	str	r2, [sp, #24]
 8003b18:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003b1a:	9205      	str	r2, [sp, #20]
 8003b1c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003b1e:	9204      	str	r2, [sp, #16]
 8003b20:	9303      	str	r3, [sp, #12]
 8003b22:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8003b26:	9302      	str	r3, [sp, #8]
 8003b28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b2a:	9301      	str	r3, [sp, #4]
 8003b2c:	f107 0310 	add.w	r3, r7, #16
 8003b30:	9300      	str	r3, [sp, #0]
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	687a      	ldr	r2, [r7, #4]
 8003b36:	68b9      	ldr	r1, [r7, #8]
 8003b38:	68f8      	ldr	r0, [r7, #12]
 8003b3a:	f7ff fe56 	bl	80037ea <_ntoa_format>
 8003b3e:	4603      	mov	r3, r0
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	3738      	adds	r7, #56	; 0x38
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}

08003b48 <_ftoa>:
#endif


// internal ftoa for fixed decimal floating point
static size_t _ftoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003b48:	b590      	push	{r4, r7, lr}
 8003b4a:	b09d      	sub	sp, #116	; 0x74
 8003b4c:	af04      	add	r7, sp, #16
 8003b4e:	6178      	str	r0, [r7, #20]
 8003b50:	6139      	str	r1, [r7, #16]
 8003b52:	60fa      	str	r2, [r7, #12]
 8003b54:	60bb      	str	r3, [r7, #8]
 8003b56:	ed87 0b00 	vstr	d0, [r7]
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	65fb      	str	r3, [r7, #92]	; 0x5c
  double diff = 0.0;
 8003b5e:	f04f 0200 	mov.w	r2, #0
 8003b62:	f04f 0300 	mov.w	r3, #0
 8003b66:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

  // powers of 10
  static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 1000000000 };

  // test for special values
  if (value != value)
 8003b6a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b6e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003b72:	f7fc ff71 	bl	8000a58 <__aeabi_dcmpeq>
 8003b76:	4603      	mov	r3, r0
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d10f      	bne.n	8003b9c <_ftoa+0x54>
    return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 8003b7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b7e:	9303      	str	r3, [sp, #12]
 8003b80:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b82:	9302      	str	r3, [sp, #8]
 8003b84:	2303      	movs	r3, #3
 8003b86:	9301      	str	r3, [sp, #4]
 8003b88:	4ba7      	ldr	r3, [pc, #668]	; (8003e28 <_ftoa+0x2e0>)
 8003b8a:	9300      	str	r3, [sp, #0]
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	68fa      	ldr	r2, [r7, #12]
 8003b90:	6939      	ldr	r1, [r7, #16]
 8003b92:	6978      	ldr	r0, [r7, #20]
 8003b94:	f7ff fdd9 	bl	800374a <_out_rev>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	e222      	b.n	8003fe2 <_ftoa+0x49a>
  if (value < -DBL_MAX)
 8003b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8003ba0:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 8003ba4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003ba8:	f7fc ff60 	bl	8000a6c <__aeabi_dcmplt>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d00f      	beq.n	8003bd2 <_ftoa+0x8a>
    return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8003bb2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003bb4:	9303      	str	r3, [sp, #12]
 8003bb6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003bb8:	9302      	str	r3, [sp, #8]
 8003bba:	2304      	movs	r3, #4
 8003bbc:	9301      	str	r3, [sp, #4]
 8003bbe:	4b9b      	ldr	r3, [pc, #620]	; (8003e2c <_ftoa+0x2e4>)
 8003bc0:	9300      	str	r3, [sp, #0]
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	68fa      	ldr	r2, [r7, #12]
 8003bc6:	6939      	ldr	r1, [r7, #16]
 8003bc8:	6978      	ldr	r0, [r7, #20]
 8003bca:	f7ff fdbe 	bl	800374a <_out_rev>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	e207      	b.n	8003fe2 <_ftoa+0x49a>
  if (value > DBL_MAX)
 8003bd2:	f04f 32ff 	mov.w	r2, #4294967295
 8003bd6:	4b96      	ldr	r3, [pc, #600]	; (8003e30 <_ftoa+0x2e8>)
 8003bd8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003bdc:	f7fc ff64 	bl	8000aa8 <__aeabi_dcmpgt>
 8003be0:	4603      	mov	r3, r0
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d01d      	beq.n	8003c22 <_ftoa+0xda>
    return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8003be6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003be8:	f003 0304 	and.w	r3, r3, #4
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d001      	beq.n	8003bf4 <_ftoa+0xac>
 8003bf0:	4b90      	ldr	r3, [pc, #576]	; (8003e34 <_ftoa+0x2ec>)
 8003bf2:	e000      	b.n	8003bf6 <_ftoa+0xae>
 8003bf4:	4b90      	ldr	r3, [pc, #576]	; (8003e38 <_ftoa+0x2f0>)
 8003bf6:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003bf8:	f002 0204 	and.w	r2, r2, #4
 8003bfc:	2a00      	cmp	r2, #0
 8003bfe:	d001      	beq.n	8003c04 <_ftoa+0xbc>
 8003c00:	2204      	movs	r2, #4
 8003c02:	e000      	b.n	8003c06 <_ftoa+0xbe>
 8003c04:	2203      	movs	r2, #3
 8003c06:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8003c08:	9103      	str	r1, [sp, #12]
 8003c0a:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8003c0c:	9102      	str	r1, [sp, #8]
 8003c0e:	9201      	str	r2, [sp, #4]
 8003c10:	9300      	str	r3, [sp, #0]
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	68fa      	ldr	r2, [r7, #12]
 8003c16:	6939      	ldr	r1, [r7, #16]
 8003c18:	6978      	ldr	r0, [r7, #20]
 8003c1a:	f7ff fd96 	bl	800374a <_out_rev>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	e1df      	b.n	8003fe2 <_ftoa+0x49a>

  // test for very large values
  // standard printf behavior is to print EVERY whole number digit -- which could be 100s of characters overflowing your buffers == bad
  if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 8003c22:	a37d      	add	r3, pc, #500	; (adr r3, 8003e18 <_ftoa+0x2d0>)
 8003c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c28:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003c2c:	f7fc ff3c 	bl	8000aa8 <__aeabi_dcmpgt>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d109      	bne.n	8003c4a <_ftoa+0x102>
 8003c36:	a37a      	add	r3, pc, #488	; (adr r3, 8003e20 <_ftoa+0x2d8>)
 8003c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c3c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003c40:	f7fc ff14 	bl	8000a6c <__aeabi_dcmplt>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d00f      	beq.n	8003c6a <_ftoa+0x122>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
    return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8003c4a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003c4c:	9302      	str	r3, [sp, #8]
 8003c4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c50:	9301      	str	r3, [sp, #4]
 8003c52:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003c54:	9300      	str	r3, [sp, #0]
 8003c56:	ed97 0b00 	vldr	d0, [r7]
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	68fa      	ldr	r2, [r7, #12]
 8003c5e:	6939      	ldr	r1, [r7, #16]
 8003c60:	6978      	ldr	r0, [r7, #20]
 8003c62:	f000 f9c9 	bl	8003ff8 <_etoa>
 8003c66:	4603      	mov	r3, r0
 8003c68:	e1bb      	b.n	8003fe2 <_ftoa+0x49a>
    return 0U;
#endif
  }

  // test for negative
  bool negative = false;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
  if (value < 0) {
 8003c70:	f04f 0200 	mov.w	r2, #0
 8003c74:	f04f 0300 	mov.w	r3, #0
 8003c78:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003c7c:	f7fc fef6 	bl	8000a6c <__aeabi_dcmplt>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d00e      	beq.n	8003ca4 <_ftoa+0x15c>
    negative = true;
 8003c86:	2301      	movs	r3, #1
 8003c88:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
    value = 0 - value;
 8003c8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003c90:	f04f 0000 	mov.w	r0, #0
 8003c94:	f04f 0100 	mov.w	r1, #0
 8003c98:	f7fc fabe 	bl	8000218 <__aeabi_dsub>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	460b      	mov	r3, r1
 8003ca0:	e9c7 2300 	strd	r2, r3, [r7]
  }

  // set default precision, if not set explicitly
  if (!(flags & FLAGS_PRECISION)) {
 8003ca4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003ca6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d10d      	bne.n	8003cca <_ftoa+0x182>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8003cae:	2306      	movs	r3, #6
 8003cb0:	673b      	str	r3, [r7, #112]	; 0x70
  }
  // limit precision to 9, cause a prec >= 10 can lead to overflow errors
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8003cb2:	e00a      	b.n	8003cca <_ftoa+0x182>
    buf[len++] = '0';
 8003cb4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003cb6:	1c5a      	adds	r2, r3, #1
 8003cb8:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003cba:	3360      	adds	r3, #96	; 0x60
 8003cbc:	443b      	add	r3, r7
 8003cbe:	2230      	movs	r2, #48	; 0x30
 8003cc0:	f803 2c48 	strb.w	r2, [r3, #-72]
    prec--;
 8003cc4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003cc6:	3b01      	subs	r3, #1
 8003cc8:	673b      	str	r3, [r7, #112]	; 0x70
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8003cca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ccc:	2b1f      	cmp	r3, #31
 8003cce:	d802      	bhi.n	8003cd6 <_ftoa+0x18e>
 8003cd0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003cd2:	2b09      	cmp	r3, #9
 8003cd4:	d8ee      	bhi.n	8003cb4 <_ftoa+0x16c>
  }

  int whole = (int)value;
 8003cd6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003cda:	f7fc feef 	bl	8000abc <__aeabi_d2iz>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	657b      	str	r3, [r7, #84]	; 0x54
  double tmp = (value - whole) * pow10[prec];
 8003ce2:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8003ce4:	f7fc fbe6 	bl	80004b4 <__aeabi_i2d>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	460b      	mov	r3, r1
 8003cec:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003cf0:	f7fc fa92 	bl	8000218 <__aeabi_dsub>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	460b      	mov	r3, r1
 8003cf8:	4610      	mov	r0, r2
 8003cfa:	4619      	mov	r1, r3
 8003cfc:	4a4f      	ldr	r2, [pc, #316]	; (8003e3c <_ftoa+0x2f4>)
 8003cfe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003d00:	00db      	lsls	r3, r3, #3
 8003d02:	4413      	add	r3, r2
 8003d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d08:	f7fc fc3e 	bl	8000588 <__aeabi_dmul>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	460b      	mov	r3, r1
 8003d10:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  unsigned long frac = (unsigned long)tmp;
 8003d14:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003d18:	f7fc fef8 	bl	8000b0c <__aeabi_d2uiz>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	653b      	str	r3, [r7, #80]	; 0x50
  diff = tmp - frac;
 8003d20:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8003d22:	f7fc fbb7 	bl	8000494 <__aeabi_ui2d>
 8003d26:	4602      	mov	r2, r0
 8003d28:	460b      	mov	r3, r1
 8003d2a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003d2e:	f7fc fa73 	bl	8000218 <__aeabi_dsub>
 8003d32:	4602      	mov	r2, r0
 8003d34:	460b      	mov	r3, r1
 8003d36:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

  if (diff > 0.5) {
 8003d3a:	f04f 0200 	mov.w	r2, #0
 8003d3e:	4b40      	ldr	r3, [pc, #256]	; (8003e40 <_ftoa+0x2f8>)
 8003d40:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003d44:	f7fc feb0 	bl	8000aa8 <__aeabi_dcmpgt>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d016      	beq.n	8003d7c <_ftoa+0x234>
    ++frac;
 8003d4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d50:	3301      	adds	r3, #1
 8003d52:	653b      	str	r3, [r7, #80]	; 0x50
    // handle rollover, e.g. case 0.99 with prec 1 is 1.0
    if (frac >= pow10[prec]) {
 8003d54:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8003d56:	f7fc fb9d 	bl	8000494 <__aeabi_ui2d>
 8003d5a:	4a38      	ldr	r2, [pc, #224]	; (8003e3c <_ftoa+0x2f4>)
 8003d5c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003d5e:	00db      	lsls	r3, r3, #3
 8003d60:	4413      	add	r3, r2
 8003d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d66:	f7fc fe95 	bl	8000a94 <__aeabi_dcmpge>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d01a      	beq.n	8003da6 <_ftoa+0x25e>
      frac = 0;
 8003d70:	2300      	movs	r3, #0
 8003d72:	653b      	str	r3, [r7, #80]	; 0x50
      ++whole;
 8003d74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d76:	3301      	adds	r3, #1
 8003d78:	657b      	str	r3, [r7, #84]	; 0x54
 8003d7a:	e014      	b.n	8003da6 <_ftoa+0x25e>
    }
  }
  else if (diff < 0.5) {
 8003d7c:	f04f 0200 	mov.w	r2, #0
 8003d80:	4b2f      	ldr	r3, [pc, #188]	; (8003e40 <_ftoa+0x2f8>)
 8003d82:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003d86:	f7fc fe71 	bl	8000a6c <__aeabi_dcmplt>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d10a      	bne.n	8003da6 <_ftoa+0x25e>
  }
  else if ((frac == 0U) || (frac & 1U)) {
 8003d90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d004      	beq.n	8003da0 <_ftoa+0x258>
 8003d96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d98:	f003 0301 	and.w	r3, r3, #1
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d002      	beq.n	8003da6 <_ftoa+0x25e>
    // if halfway, round up if odd OR if last digit is 0
    ++frac;
 8003da0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003da2:	3301      	adds	r3, #1
 8003da4:	653b      	str	r3, [r7, #80]	; 0x50
  }

  if (prec == 0U) {
 8003da6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d14b      	bne.n	8003e44 <_ftoa+0x2fc>
    diff = value - (double)whole;
 8003dac:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8003dae:	f7fc fb81 	bl	80004b4 <__aeabi_i2d>
 8003db2:	4602      	mov	r2, r0
 8003db4:	460b      	mov	r3, r1
 8003db6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003dba:	f7fc fa2d 	bl	8000218 <__aeabi_dsub>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	460b      	mov	r3, r1
 8003dc2:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	461c      	mov	r4, r3
 8003dca:	f04f 0200 	mov.w	r2, #0
 8003dce:	4b1c      	ldr	r3, [pc, #112]	; (8003e40 <_ftoa+0x2f8>)
 8003dd0:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003dd4:	f7fc fe4a 	bl	8000a6c <__aeabi_dcmplt>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d101      	bne.n	8003de2 <_ftoa+0x29a>
 8003dde:	2300      	movs	r3, #0
 8003de0:	461c      	mov	r4, r3
 8003de2:	b2e3      	uxtb	r3, r4
 8003de4:	f083 0301 	eor.w	r3, r3, #1
 8003de8:	b2db      	uxtb	r3, r3
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d109      	bne.n	8003e02 <_ftoa+0x2ba>
 8003dee:	f04f 0200 	mov.w	r2, #0
 8003df2:	4b13      	ldr	r3, [pc, #76]	; (8003e40 <_ftoa+0x2f8>)
 8003df4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003df8:	f7fc fe56 	bl	8000aa8 <__aeabi_dcmpgt>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d064      	beq.n	8003ecc <_ftoa+0x384>
 8003e02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e04:	f003 0301 	and.w	r3, r3, #1
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	f000 8081 	beq.w	8003f10 <_ftoa+0x3c8>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++whole;
 8003e0e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e10:	3301      	adds	r3, #1
 8003e12:	657b      	str	r3, [r7, #84]	; 0x54
 8003e14:	e07c      	b.n	8003f10 <_ftoa+0x3c8>
 8003e16:	bf00      	nop
 8003e18:	00000000 	.word	0x00000000
 8003e1c:	41cdcd65 	.word	0x41cdcd65
 8003e20:	00000000 	.word	0x00000000
 8003e24:	c1cdcd65 	.word	0xc1cdcd65
 8003e28:	0800efbc 	.word	0x0800efbc
 8003e2c:	0800efc0 	.word	0x0800efc0
 8003e30:	7fefffff 	.word	0x7fefffff
 8003e34:	0800efc8 	.word	0x0800efc8
 8003e38:	0800efd0 	.word	0x0800efd0
 8003e3c:	0800f480 	.word	0x0800f480
 8003e40:	3fe00000 	.word	0x3fe00000
    }
  }
  else {
    unsigned int count = prec;
 8003e44:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003e46:	64fb      	str	r3, [r7, #76]	; 0x4c
    // now do fractional part, as an unsigned number
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003e48:	e01f      	b.n	8003e8a <_ftoa+0x342>
      --count;
 8003e4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e4c:	3b01      	subs	r3, #1
 8003e4e:	64fb      	str	r3, [r7, #76]	; 0x4c
      buf[len++] = (char)(48U + (frac % 10U));
 8003e50:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003e52:	4b66      	ldr	r3, [pc, #408]	; (8003fec <_ftoa+0x4a4>)
 8003e54:	fba3 2301 	umull	r2, r3, r3, r1
 8003e58:	08da      	lsrs	r2, r3, #3
 8003e5a:	4613      	mov	r3, r2
 8003e5c:	009b      	lsls	r3, r3, #2
 8003e5e:	4413      	add	r3, r2
 8003e60:	005b      	lsls	r3, r3, #1
 8003e62:	1aca      	subs	r2, r1, r3
 8003e64:	b2d2      	uxtb	r2, r2
 8003e66:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e68:	1c59      	adds	r1, r3, #1
 8003e6a:	65f9      	str	r1, [r7, #92]	; 0x5c
 8003e6c:	3230      	adds	r2, #48	; 0x30
 8003e6e:	b2d2      	uxtb	r2, r2
 8003e70:	3360      	adds	r3, #96	; 0x60
 8003e72:	443b      	add	r3, r7
 8003e74:	f803 2c48 	strb.w	r2, [r3, #-72]
      if (!(frac /= 10U)) {
 8003e78:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e7a:	4a5c      	ldr	r2, [pc, #368]	; (8003fec <_ftoa+0x4a4>)
 8003e7c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e80:	08db      	lsrs	r3, r3, #3
 8003e82:	653b      	str	r3, [r7, #80]	; 0x50
 8003e84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d003      	beq.n	8003e92 <_ftoa+0x34a>
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003e8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e8c:	2b1f      	cmp	r3, #31
 8003e8e:	d9dc      	bls.n	8003e4a <_ftoa+0x302>
 8003e90:	e009      	b.n	8003ea6 <_ftoa+0x35e>
        break;
 8003e92:	bf00      	nop
      }
    }
    // add extra 0s
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8003e94:	e007      	b.n	8003ea6 <_ftoa+0x35e>
      buf[len++] = '0';
 8003e96:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e98:	1c5a      	adds	r2, r3, #1
 8003e9a:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003e9c:	3360      	adds	r3, #96	; 0x60
 8003e9e:	443b      	add	r3, r7
 8003ea0:	2230      	movs	r2, #48	; 0x30
 8003ea2:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8003ea6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ea8:	2b1f      	cmp	r3, #31
 8003eaa:	d804      	bhi.n	8003eb6 <_ftoa+0x36e>
 8003eac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003eae:	1e5a      	subs	r2, r3, #1
 8003eb0:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d1ef      	bne.n	8003e96 <_ftoa+0x34e>
    }
    if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003eb6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003eb8:	2b1f      	cmp	r3, #31
 8003eba:	d829      	bhi.n	8003f10 <_ftoa+0x3c8>
      // add decimal
      buf[len++] = '.';
 8003ebc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ebe:	1c5a      	adds	r2, r3, #1
 8003ec0:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003ec2:	3360      	adds	r3, #96	; 0x60
 8003ec4:	443b      	add	r3, r7
 8003ec6:	222e      	movs	r2, #46	; 0x2e
 8003ec8:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  // do whole part, number is reversed
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003ecc:	e020      	b.n	8003f10 <_ftoa+0x3c8>
    buf[len++] = (char)(48 + (whole % 10));
 8003ece:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003ed0:	4b47      	ldr	r3, [pc, #284]	; (8003ff0 <_ftoa+0x4a8>)
 8003ed2:	fb83 1302 	smull	r1, r3, r3, r2
 8003ed6:	1099      	asrs	r1, r3, #2
 8003ed8:	17d3      	asrs	r3, r2, #31
 8003eda:	1ac9      	subs	r1, r1, r3
 8003edc:	460b      	mov	r3, r1
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	440b      	add	r3, r1
 8003ee2:	005b      	lsls	r3, r3, #1
 8003ee4:	1ad1      	subs	r1, r2, r3
 8003ee6:	b2ca      	uxtb	r2, r1
 8003ee8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003eea:	1c59      	adds	r1, r3, #1
 8003eec:	65f9      	str	r1, [r7, #92]	; 0x5c
 8003eee:	3230      	adds	r2, #48	; 0x30
 8003ef0:	b2d2      	uxtb	r2, r2
 8003ef2:	3360      	adds	r3, #96	; 0x60
 8003ef4:	443b      	add	r3, r7
 8003ef6:	f803 2c48 	strb.w	r2, [r3, #-72]
    if (!(whole /= 10)) {
 8003efa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003efc:	4a3c      	ldr	r2, [pc, #240]	; (8003ff0 <_ftoa+0x4a8>)
 8003efe:	fb82 1203 	smull	r1, r2, r2, r3
 8003f02:	1092      	asrs	r2, r2, #2
 8003f04:	17db      	asrs	r3, r3, #31
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	657b      	str	r3, [r7, #84]	; 0x54
 8003f0a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d003      	beq.n	8003f18 <_ftoa+0x3d0>
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003f10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f12:	2b1f      	cmp	r3, #31
 8003f14:	d9db      	bls.n	8003ece <_ftoa+0x386>
 8003f16:	e000      	b.n	8003f1a <_ftoa+0x3d2>
      break;
 8003f18:	bf00      	nop
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 8003f1a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f1c:	f003 0302 	and.w	r3, r3, #2
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d123      	bne.n	8003f6c <_ftoa+0x424>
 8003f24:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f26:	f003 0301 	and.w	r3, r3, #1
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d01e      	beq.n	8003f6c <_ftoa+0x424>
    if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8003f2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d014      	beq.n	8003f5e <_ftoa+0x416>
 8003f34:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d104      	bne.n	8003f46 <_ftoa+0x3fe>
 8003f3c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f3e:	f003 030c 	and.w	r3, r3, #12
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d00b      	beq.n	8003f5e <_ftoa+0x416>
      width--;
 8003f46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f48:	3b01      	subs	r3, #1
 8003f4a:	677b      	str	r3, [r7, #116]	; 0x74
    }
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8003f4c:	e007      	b.n	8003f5e <_ftoa+0x416>
      buf[len++] = '0';
 8003f4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f50:	1c5a      	adds	r2, r3, #1
 8003f52:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003f54:	3360      	adds	r3, #96	; 0x60
 8003f56:	443b      	add	r3, r7
 8003f58:	2230      	movs	r2, #48	; 0x30
 8003f5a:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8003f5e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003f60:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f62:	429a      	cmp	r2, r3
 8003f64:	d202      	bcs.n	8003f6c <_ftoa+0x424>
 8003f66:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f68:	2b1f      	cmp	r3, #31
 8003f6a:	d9f0      	bls.n	8003f4e <_ftoa+0x406>
    }
  }

  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003f6c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f6e:	2b1f      	cmp	r3, #31
 8003f70:	d827      	bhi.n	8003fc2 <_ftoa+0x47a>
    if (negative) {
 8003f72:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d008      	beq.n	8003f8c <_ftoa+0x444>
      buf[len++] = '-';
 8003f7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f7c:	1c5a      	adds	r2, r3, #1
 8003f7e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003f80:	3360      	adds	r3, #96	; 0x60
 8003f82:	443b      	add	r3, r7
 8003f84:	222d      	movs	r2, #45	; 0x2d
 8003f86:	f803 2c48 	strb.w	r2, [r3, #-72]
 8003f8a:	e01a      	b.n	8003fc2 <_ftoa+0x47a>
    }
    else if (flags & FLAGS_PLUS) {
 8003f8c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f8e:	f003 0304 	and.w	r3, r3, #4
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d008      	beq.n	8003fa8 <_ftoa+0x460>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8003f96:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f98:	1c5a      	adds	r2, r3, #1
 8003f9a:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003f9c:	3360      	adds	r3, #96	; 0x60
 8003f9e:	443b      	add	r3, r7
 8003fa0:	222b      	movs	r2, #43	; 0x2b
 8003fa2:	f803 2c48 	strb.w	r2, [r3, #-72]
 8003fa6:	e00c      	b.n	8003fc2 <_ftoa+0x47a>
    }
    else if (flags & FLAGS_SPACE) {
 8003fa8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003faa:	f003 0308 	and.w	r3, r3, #8
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d007      	beq.n	8003fc2 <_ftoa+0x47a>
      buf[len++] = ' ';
 8003fb2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003fb4:	1c5a      	adds	r2, r3, #1
 8003fb6:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003fb8:	3360      	adds	r3, #96	; 0x60
 8003fba:	443b      	add	r3, r7
 8003fbc:	2220      	movs	r2, #32
 8003fbe:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8003fc2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003fc4:	9303      	str	r3, [sp, #12]
 8003fc6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003fc8:	9302      	str	r3, [sp, #8]
 8003fca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003fcc:	9301      	str	r3, [sp, #4]
 8003fce:	f107 0318 	add.w	r3, r7, #24
 8003fd2:	9300      	str	r3, [sp, #0]
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	68fa      	ldr	r2, [r7, #12]
 8003fd8:	6939      	ldr	r1, [r7, #16]
 8003fda:	6978      	ldr	r0, [r7, #20]
 8003fdc:	f7ff fbb5 	bl	800374a <_out_rev>
 8003fe0:	4603      	mov	r3, r0
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3764      	adds	r7, #100	; 0x64
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd90      	pop	{r4, r7, pc}
 8003fea:	bf00      	nop
 8003fec:	cccccccd 	.word	0xcccccccd
 8003ff0:	66666667 	.word	0x66666667
 8003ff4:	00000000 	.word	0x00000000

08003ff8 <_etoa>:


#if defined(PRINTF_SUPPORT_EXPONENTIAL)
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t _etoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ffc:	b09f      	sub	sp, #124	; 0x7c
 8003ffe:	af06      	add	r7, sp, #24
 8004000:	6278      	str	r0, [r7, #36]	; 0x24
 8004002:	6239      	str	r1, [r7, #32]
 8004004:	61fa      	str	r2, [r7, #28]
 8004006:	61bb      	str	r3, [r7, #24]
 8004008:	ed87 0b04 	vstr	d0, [r7, #16]
  // check for NaN and special values
  if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 800400c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004010:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004014:	f7fc fd20 	bl	8000a58 <__aeabi_dcmpeq>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d014      	beq.n	8004048 <_etoa+0x50>
 800401e:	f04f 32ff 	mov.w	r2, #4294967295
 8004022:	4bc1      	ldr	r3, [pc, #772]	; (8004328 <_etoa+0x330>)
 8004024:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004028:	f7fc fd3e 	bl	8000aa8 <__aeabi_dcmpgt>
 800402c:	4603      	mov	r3, r0
 800402e:	2b00      	cmp	r3, #0
 8004030:	d10a      	bne.n	8004048 <_etoa+0x50>
 8004032:	f04f 32ff 	mov.w	r2, #4294967295
 8004036:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 800403a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800403e:	f7fc fd15 	bl	8000a6c <__aeabi_dcmplt>
 8004042:	4603      	mov	r3, r0
 8004044:	2b00      	cmp	r3, #0
 8004046:	d012      	beq.n	800406e <_etoa+0x76>
    return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8004048:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800404c:	9302      	str	r3, [sp, #8]
 800404e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004052:	9301      	str	r3, [sp, #4]
 8004054:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004058:	9300      	str	r3, [sp, #0]
 800405a:	ed97 0b04 	vldr	d0, [r7, #16]
 800405e:	69bb      	ldr	r3, [r7, #24]
 8004060:	69fa      	ldr	r2, [r7, #28]
 8004062:	6a39      	ldr	r1, [r7, #32]
 8004064:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004066:	f7ff fd6f 	bl	8003b48 <_ftoa>
 800406a:	4603      	mov	r3, r0
 800406c:	e23f      	b.n	80044ee <_etoa+0x4f6>
  }

  // determine the sign
  const bool negative = value < 0;
 800406e:	2301      	movs	r3, #1
 8004070:	461e      	mov	r6, r3
 8004072:	f04f 0200 	mov.w	r2, #0
 8004076:	f04f 0300 	mov.w	r3, #0
 800407a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800407e:	f7fc fcf5 	bl	8000a6c <__aeabi_dcmplt>
 8004082:	4603      	mov	r3, r0
 8004084:	2b00      	cmp	r3, #0
 8004086:	d101      	bne.n	800408c <_etoa+0x94>
 8004088:	2300      	movs	r3, #0
 800408a:	461e      	mov	r6, r3
 800408c:	f887 6053 	strb.w	r6, [r7, #83]	; 0x53
  if (negative) {
 8004090:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8004094:	2b00      	cmp	r3, #0
 8004096:	d009      	beq.n	80040ac <_etoa+0xb4>
    value = -value;
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	603b      	str	r3, [r7, #0]
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80040a2:	607b      	str	r3, [r7, #4]
 80040a4:	ed97 7b00 	vldr	d7, [r7]
 80040a8:	ed87 7b04 	vstr	d7, [r7, #16]
  }

  // default precision
  if (!(flags & FLAGS_PRECISION)) {
 80040ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80040b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d102      	bne.n	80040be <_etoa+0xc6>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 80040b8:	2306      	movs	r3, #6
 80040ba:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  union {
    uint64_t U;
    double   F;
  } conv;

  conv.F = value;
 80040be:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80040c2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 80040c6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80040ca:	f04f 0200 	mov.w	r2, #0
 80040ce:	f04f 0300 	mov.w	r3, #0
 80040d2:	0d0a      	lsrs	r2, r1, #20
 80040d4:	2300      	movs	r3, #0
 80040d6:	4613      	mov	r3, r2
 80040d8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80040dc:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80040e0:	64fb      	str	r3, [r7, #76]	; 0x4c
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 80040e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80040e6:	4690      	mov	r8, r2
 80040e8:	f3c3 0913 	ubfx	r9, r3, #0, #20
 80040ec:	4644      	mov	r4, r8
 80040ee:	f049 557f 	orr.w	r5, r9, #1069547520	; 0x3fc00000
 80040f2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80040f6:	e9c7 450a 	strd	r4, r5, [r7, #40]	; 0x28
  // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 80040fa:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80040fc:	f7fc f9da 	bl	80004b4 <__aeabi_i2d>
 8004100:	a37d      	add	r3, pc, #500	; (adr r3, 80042f8 <_etoa+0x300>)
 8004102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004106:	f7fc fa3f 	bl	8000588 <__aeabi_dmul>
 800410a:	4602      	mov	r2, r0
 800410c:	460b      	mov	r3, r1
 800410e:	4610      	mov	r0, r2
 8004110:	4619      	mov	r1, r3
 8004112:	a37b      	add	r3, pc, #492	; (adr r3, 8004300 <_etoa+0x308>)
 8004114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004118:	f7fc f880 	bl	800021c <__adddf3>
 800411c:	4602      	mov	r2, r0
 800411e:	460b      	mov	r3, r1
 8004120:	4614      	mov	r4, r2
 8004122:	461d      	mov	r5, r3
 8004124:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004128:	f04f 0200 	mov.w	r2, #0
 800412c:	4b7f      	ldr	r3, [pc, #508]	; (800432c <_etoa+0x334>)
 800412e:	f7fc f873 	bl	8000218 <__aeabi_dsub>
 8004132:	4602      	mov	r2, r0
 8004134:	460b      	mov	r3, r1
 8004136:	4610      	mov	r0, r2
 8004138:	4619      	mov	r1, r3
 800413a:	a373      	add	r3, pc, #460	; (adr r3, 8004308 <_etoa+0x310>)
 800413c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004140:	f7fc fa22 	bl	8000588 <__aeabi_dmul>
 8004144:	4602      	mov	r2, r0
 8004146:	460b      	mov	r3, r1
 8004148:	4620      	mov	r0, r4
 800414a:	4629      	mov	r1, r5
 800414c:	f7fc f866 	bl	800021c <__adddf3>
 8004150:	4602      	mov	r2, r0
 8004152:	460b      	mov	r3, r1
 8004154:	4610      	mov	r0, r2
 8004156:	4619      	mov	r1, r3
 8004158:	f7fc fcb0 	bl	8000abc <__aeabi_d2iz>
 800415c:	4603      	mov	r3, r0
 800415e:	65fb      	str	r3, [r7, #92]	; 0x5c
  // now we want to compute 10^expval but we want to be sure it won't overflow
  exp2 = (int)(expval * 3.321928094887362 + 0.5);
 8004160:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8004162:	f7fc f9a7 	bl	80004b4 <__aeabi_i2d>
 8004166:	a36a      	add	r3, pc, #424	; (adr r3, 8004310 <_etoa+0x318>)
 8004168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800416c:	f7fc fa0c 	bl	8000588 <__aeabi_dmul>
 8004170:	4602      	mov	r2, r0
 8004172:	460b      	mov	r3, r1
 8004174:	4610      	mov	r0, r2
 8004176:	4619      	mov	r1, r3
 8004178:	f04f 0200 	mov.w	r2, #0
 800417c:	4b6c      	ldr	r3, [pc, #432]	; (8004330 <_etoa+0x338>)
 800417e:	f7fc f84d 	bl	800021c <__adddf3>
 8004182:	4602      	mov	r2, r0
 8004184:	460b      	mov	r3, r1
 8004186:	4610      	mov	r0, r2
 8004188:	4619      	mov	r1, r3
 800418a:	f7fc fc97 	bl	8000abc <__aeabi_d2iz>
 800418e:	4603      	mov	r3, r0
 8004190:	64fb      	str	r3, [r7, #76]	; 0x4c
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 8004192:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8004194:	f7fc f98e 	bl	80004b4 <__aeabi_i2d>
 8004198:	a35f      	add	r3, pc, #380	; (adr r3, 8004318 <_etoa+0x320>)
 800419a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800419e:	f7fc f9f3 	bl	8000588 <__aeabi_dmul>
 80041a2:	4602      	mov	r2, r0
 80041a4:	460b      	mov	r3, r1
 80041a6:	4614      	mov	r4, r2
 80041a8:	461d      	mov	r5, r3
 80041aa:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80041ac:	f7fc f982 	bl	80004b4 <__aeabi_i2d>
 80041b0:	a35b      	add	r3, pc, #364	; (adr r3, 8004320 <_etoa+0x328>)
 80041b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041b6:	f7fc f9e7 	bl	8000588 <__aeabi_dmul>
 80041ba:	4602      	mov	r2, r0
 80041bc:	460b      	mov	r3, r1
 80041be:	4620      	mov	r0, r4
 80041c0:	4629      	mov	r1, r5
 80041c2:	f7fc f829 	bl	8000218 <__aeabi_dsub>
 80041c6:	4602      	mov	r2, r0
 80041c8:	460b      	mov	r3, r1
 80041ca:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  const double z2 = z * z;
 80041ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80041d2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80041d6:	f7fc f9d7 	bl	8000588 <__aeabi_dmul>
 80041da:	4602      	mov	r2, r0
 80041dc:	460b      	mov	r3, r1
 80041de:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  conv.U = (uint64_t)(exp2 + 1023) << 52U;
 80041e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041e4:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 80041e8:	17da      	asrs	r2, r3, #31
 80041ea:	469a      	mov	sl, r3
 80041ec:	4693      	mov	fp, r2
 80041ee:	f04f 0200 	mov.w	r2, #0
 80041f2:	f04f 0300 	mov.w	r3, #0
 80041f6:	ea4f 530a 	mov.w	r3, sl, lsl #20
 80041fa:	2200      	movs	r2, #0
 80041fc:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_function#Continued_fractions_for_ex
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8004200:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8004204:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8004208:	4602      	mov	r2, r0
 800420a:	460b      	mov	r3, r1
 800420c:	f7fc f806 	bl	800021c <__adddf3>
 8004210:	4602      	mov	r2, r0
 8004212:	460b      	mov	r3, r1
 8004214:	4690      	mov	r8, r2
 8004216:	4699      	mov	r9, r3
 8004218:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800421c:	f04f 0000 	mov.w	r0, #0
 8004220:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004224:	f7fb fff8 	bl	8000218 <__aeabi_dsub>
 8004228:	4602      	mov	r2, r0
 800422a:	460b      	mov	r3, r1
 800422c:	4692      	mov	sl, r2
 800422e:	469b      	mov	fp, r3
 8004230:	f04f 0200 	mov.w	r2, #0
 8004234:	4b3f      	ldr	r3, [pc, #252]	; (8004334 <_etoa+0x33c>)
 8004236:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800423a:	f7fc facf 	bl	80007dc <__aeabi_ddiv>
 800423e:	4602      	mov	r2, r0
 8004240:	460b      	mov	r3, r1
 8004242:	4610      	mov	r0, r2
 8004244:	4619      	mov	r1, r3
 8004246:	f04f 0200 	mov.w	r2, #0
 800424a:	4b3b      	ldr	r3, [pc, #236]	; (8004338 <_etoa+0x340>)
 800424c:	f7fb ffe6 	bl	800021c <__adddf3>
 8004250:	4602      	mov	r2, r0
 8004252:	460b      	mov	r3, r1
 8004254:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8004258:	f7fc fac0 	bl	80007dc <__aeabi_ddiv>
 800425c:	4602      	mov	r2, r0
 800425e:	460b      	mov	r3, r1
 8004260:	4610      	mov	r0, r2
 8004262:	4619      	mov	r1, r3
 8004264:	f04f 0200 	mov.w	r2, #0
 8004268:	4b34      	ldr	r3, [pc, #208]	; (800433c <_etoa+0x344>)
 800426a:	f7fb ffd7 	bl	800021c <__adddf3>
 800426e:	4602      	mov	r2, r0
 8004270:	460b      	mov	r3, r1
 8004272:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8004276:	f7fc fab1 	bl	80007dc <__aeabi_ddiv>
 800427a:	4602      	mov	r2, r0
 800427c:	460b      	mov	r3, r1
 800427e:	4650      	mov	r0, sl
 8004280:	4659      	mov	r1, fp
 8004282:	f7fb ffcb 	bl	800021c <__adddf3>
 8004286:	4602      	mov	r2, r0
 8004288:	460b      	mov	r3, r1
 800428a:	4640      	mov	r0, r8
 800428c:	4649      	mov	r1, r9
 800428e:	f7fc faa5 	bl	80007dc <__aeabi_ddiv>
 8004292:	4602      	mov	r2, r0
 8004294:	460b      	mov	r3, r1
 8004296:	4610      	mov	r0, r2
 8004298:	4619      	mov	r1, r3
 800429a:	f04f 0200 	mov.w	r2, #0
 800429e:	4b28      	ldr	r3, [pc, #160]	; (8004340 <_etoa+0x348>)
 80042a0:	f7fb ffbc 	bl	800021c <__adddf3>
 80042a4:	4602      	mov	r2, r0
 80042a6:	460b      	mov	r3, r1
 80042a8:	4620      	mov	r0, r4
 80042aa:	4629      	mov	r1, r5
 80042ac:	f7fc f96c 	bl	8000588 <__aeabi_dmul>
 80042b0:	4602      	mov	r2, r0
 80042b2:	460b      	mov	r3, r1
 80042b4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  // correct for rounding errors
  if (value < conv.F) {
 80042b8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80042bc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80042c0:	f7fc fbd4 	bl	8000a6c <__aeabi_dcmplt>
 80042c4:	4603      	mov	r3, r0
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d00d      	beq.n	80042e6 <_etoa+0x2ee>
    expval--;
 80042ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80042cc:	3b01      	subs	r3, #1
 80042ce:	65fb      	str	r3, [r7, #92]	; 0x5c
    conv.F /= 10;
 80042d0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80042d4:	f04f 0200 	mov.w	r2, #0
 80042d8:	4b17      	ldr	r3, [pc, #92]	; (8004338 <_etoa+0x340>)
 80042da:	f7fc fa7f 	bl	80007dc <__aeabi_ddiv>
 80042de:	4602      	mov	r2, r0
 80042e0:	460b      	mov	r3, r1
 80042e2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  }

  // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
  unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 80042e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80042e8:	2b63      	cmp	r3, #99	; 0x63
 80042ea:	dc2b      	bgt.n	8004344 <_etoa+0x34c>
 80042ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80042ee:	f113 0f63 	cmn.w	r3, #99	; 0x63
 80042f2:	db27      	blt.n	8004344 <_etoa+0x34c>
 80042f4:	2304      	movs	r3, #4
 80042f6:	e026      	b.n	8004346 <_etoa+0x34e>
 80042f8:	509f79fb 	.word	0x509f79fb
 80042fc:	3fd34413 	.word	0x3fd34413
 8004300:	8b60c8b3 	.word	0x8b60c8b3
 8004304:	3fc68a28 	.word	0x3fc68a28
 8004308:	636f4361 	.word	0x636f4361
 800430c:	3fd287a7 	.word	0x3fd287a7
 8004310:	0979a371 	.word	0x0979a371
 8004314:	400a934f 	.word	0x400a934f
 8004318:	bbb55516 	.word	0xbbb55516
 800431c:	40026bb1 	.word	0x40026bb1
 8004320:	fefa39ef 	.word	0xfefa39ef
 8004324:	3fe62e42 	.word	0x3fe62e42
 8004328:	7fefffff 	.word	0x7fefffff
 800432c:	3ff80000 	.word	0x3ff80000
 8004330:	3fe00000 	.word	0x3fe00000
 8004334:	402c0000 	.word	0x402c0000
 8004338:	40240000 	.word	0x40240000
 800433c:	40180000 	.word	0x40180000
 8004340:	3ff00000 	.word	0x3ff00000
 8004344:	2305      	movs	r3, #5
 8004346:	65bb      	str	r3, [r7, #88]	; 0x58

  // in "%g" mode, "prec" is the number of *significant figures* not decimals
  if (flags & FLAGS_ADAPT_EXP) {
 8004348:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800434c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004350:	2b00      	cmp	r3, #0
 8004352:	d03d      	beq.n	80043d0 <_etoa+0x3d8>
    // do we want to fall-back to "%f" mode?
    if ((value >= 1e-4) && (value < 1e6)) {
 8004354:	a368      	add	r3, pc, #416	; (adr r3, 80044f8 <_etoa+0x500>)
 8004356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800435a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800435e:	f7fc fb99 	bl	8000a94 <__aeabi_dcmpge>
 8004362:	4603      	mov	r3, r0
 8004364:	2b00      	cmp	r3, #0
 8004366:	d024      	beq.n	80043b2 <_etoa+0x3ba>
 8004368:	a365      	add	r3, pc, #404	; (adr r3, 8004500 <_etoa+0x508>)
 800436a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800436e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004372:	f7fc fb7b 	bl	8000a6c <__aeabi_dcmplt>
 8004376:	4603      	mov	r3, r0
 8004378:	2b00      	cmp	r3, #0
 800437a:	d01a      	beq.n	80043b2 <_etoa+0x3ba>
      if ((int)prec > expval) {
 800437c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004380:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004382:	429a      	cmp	r2, r3
 8004384:	da07      	bge.n	8004396 <_etoa+0x39e>
        prec = (unsigned)((int)prec - expval - 1);
 8004386:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800438a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	3b01      	subs	r3, #1
 8004390:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004394:	e002      	b.n	800439c <_etoa+0x3a4>
      }
      else {
        prec = 0;
 8004396:	2300      	movs	r3, #0
 8004398:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      }
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 800439c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80043a0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80043a4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      // no characters in exponent
      minwidth = 0U;
 80043a8:	2300      	movs	r3, #0
 80043aa:	65bb      	str	r3, [r7, #88]	; 0x58
      expval   = 0;
 80043ac:	2300      	movs	r3, #0
 80043ae:	65fb      	str	r3, [r7, #92]	; 0x5c
 80043b0:	e00e      	b.n	80043d0 <_etoa+0x3d8>
    }
    else {
      // we use one sigfig for the whole part
      if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 80043b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d00a      	beq.n	80043d0 <_etoa+0x3d8>
 80043ba:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80043be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d004      	beq.n	80043d0 <_etoa+0x3d8>
        --prec;
 80043c6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80043ca:	3b01      	subs	r3, #1
 80043cc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      }
    }
  }

  // will everything fit?
  unsigned int fwidth = width;
 80043d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80043d4:	657b      	str	r3, [r7, #84]	; 0x54
  if (width > minwidth) {
 80043d6:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80043da:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80043dc:	429a      	cmp	r2, r3
 80043de:	d904      	bls.n	80043ea <_etoa+0x3f2>
    // we didn't fall-back so subtract the characters required for the exponent
    fwidth -= minwidth;
 80043e0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80043e2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80043e4:	1ad3      	subs	r3, r2, r3
 80043e6:	657b      	str	r3, [r7, #84]	; 0x54
 80043e8:	e001      	b.n	80043ee <_etoa+0x3f6>
  } else {
    // not enough characters, so go back to default sizing
    fwidth = 0U;
 80043ea:	2300      	movs	r3, #0
 80043ec:	657b      	str	r3, [r7, #84]	; 0x54
  }
  if ((flags & FLAGS_LEFT) && minwidth) {
 80043ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80043f2:	f003 0302 	and.w	r3, r3, #2
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d004      	beq.n	8004404 <_etoa+0x40c>
 80043fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d001      	beq.n	8004404 <_etoa+0x40c>
    // if we're padding on the right, DON'T pad the floating part
    fwidth = 0U;
 8004400:	2300      	movs	r3, #0
 8004402:	657b      	str	r3, [r7, #84]	; 0x54
  }

  // rescale the float value
  if (expval) {
 8004404:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004406:	2b00      	cmp	r3, #0
 8004408:	d009      	beq.n	800441e <_etoa+0x426>
    value /= conv.F;
 800440a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800440e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004412:	f7fc f9e3 	bl	80007dc <__aeabi_ddiv>
 8004416:	4602      	mov	r2, r0
 8004418:	460b      	mov	r3, r1
 800441a:	e9c7 2304 	strd	r2, r3, [r7, #16]
  }

  // output the floating part
  const size_t start_idx = idx;
 800441e:	69fb      	ldr	r3, [r7, #28]
 8004420:	637b      	str	r3, [r7, #52]	; 0x34
  idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADAPT_EXP);
 8004422:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8004426:	2b00      	cmp	r3, #0
 8004428:	d006      	beq.n	8004438 <_etoa+0x440>
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	60bb      	str	r3, [r7, #8]
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004434:	60fb      	str	r3, [r7, #12]
 8004436:	e003      	b.n	8004440 <_etoa+0x448>
 8004438:	ed97 7b04 	vldr	d7, [r7, #16]
 800443c:	ed87 7b02 	vstr	d7, [r7, #8]
 8004440:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004444:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004448:	9302      	str	r3, [sp, #8]
 800444a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800444c:	9301      	str	r3, [sp, #4]
 800444e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004452:	9300      	str	r3, [sp, #0]
 8004454:	ed97 0b02 	vldr	d0, [r7, #8]
 8004458:	69bb      	ldr	r3, [r7, #24]
 800445a:	69fa      	ldr	r2, [r7, #28]
 800445c:	6a39      	ldr	r1, [r7, #32]
 800445e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004460:	f7ff fb72 	bl	8003b48 <_ftoa>
 8004464:	61f8      	str	r0, [r7, #28]

  // output the exponent part
  if (minwidth) {
 8004466:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004468:	2b00      	cmp	r3, #0
 800446a:	d03f      	beq.n	80044ec <_etoa+0x4f4>
    // output the exponential symbol
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 800446c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004470:	f003 0320 	and.w	r3, r3, #32
 8004474:	2b00      	cmp	r3, #0
 8004476:	d001      	beq.n	800447c <_etoa+0x484>
 8004478:	2045      	movs	r0, #69	; 0x45
 800447a:	e000      	b.n	800447e <_etoa+0x486>
 800447c:	2065      	movs	r0, #101	; 0x65
 800447e:	69fa      	ldr	r2, [r7, #28]
 8004480:	1c53      	adds	r3, r2, #1
 8004482:	61fb      	str	r3, [r7, #28]
 8004484:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8004486:	69bb      	ldr	r3, [r7, #24]
 8004488:	6a39      	ldr	r1, [r7, #32]
 800448a:	47a0      	blx	r4
    // output the exponent value
    idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0, minwidth-1, FLAGS_ZEROPAD | FLAGS_PLUS);
 800448c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800448e:	2b00      	cmp	r3, #0
 8004490:	bfb8      	it	lt
 8004492:	425b      	neglt	r3, r3
 8004494:	4618      	mov	r0, r3
 8004496:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004498:	0fdb      	lsrs	r3, r3, #31
 800449a:	b2db      	uxtb	r3, r3
 800449c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800449e:	3a01      	subs	r2, #1
 80044a0:	2105      	movs	r1, #5
 80044a2:	9105      	str	r1, [sp, #20]
 80044a4:	9204      	str	r2, [sp, #16]
 80044a6:	2200      	movs	r2, #0
 80044a8:	9203      	str	r2, [sp, #12]
 80044aa:	220a      	movs	r2, #10
 80044ac:	9202      	str	r2, [sp, #8]
 80044ae:	9301      	str	r3, [sp, #4]
 80044b0:	9000      	str	r0, [sp, #0]
 80044b2:	69bb      	ldr	r3, [r7, #24]
 80044b4:	69fa      	ldr	r2, [r7, #28]
 80044b6:	6a39      	ldr	r1, [r7, #32]
 80044b8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80044ba:	f7ff fa72 	bl	80039a2 <_ntoa_long>
 80044be:	61f8      	str	r0, [r7, #28]
    // might need to right-pad spaces
    if (flags & FLAGS_LEFT) {
 80044c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80044c4:	f003 0302 	and.w	r3, r3, #2
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d00f      	beq.n	80044ec <_etoa+0x4f4>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 80044cc:	e007      	b.n	80044de <_etoa+0x4e6>
 80044ce:	69fa      	ldr	r2, [r7, #28]
 80044d0:	1c53      	adds	r3, r2, #1
 80044d2:	61fb      	str	r3, [r7, #28]
 80044d4:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 80044d6:	69bb      	ldr	r3, [r7, #24]
 80044d8:	6a39      	ldr	r1, [r7, #32]
 80044da:	2020      	movs	r0, #32
 80044dc:	47a0      	blx	r4
 80044de:	69fa      	ldr	r2, [r7, #28]
 80044e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044e2:	1ad3      	subs	r3, r2, r3
 80044e4:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d8f0      	bhi.n	80044ce <_etoa+0x4d6>
    }
  }
  return idx;
 80044ec:	69fb      	ldr	r3, [r7, #28]
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3764      	adds	r7, #100	; 0x64
 80044f2:	46bd      	mov	sp, r7
 80044f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044f8:	eb1c432d 	.word	0xeb1c432d
 80044fc:	3f1a36e2 	.word	0x3f1a36e2
 8004500:	00000000 	.word	0x00000000
 8004504:	412e8480 	.word	0x412e8480

08004508 <_vsnprintf>:
#endif  // PRINTF_SUPPORT_FLOAT


// internal vsnprintf
static int _vsnprintf(out_fct_type out, char* buffer, const size_t maxlen, const char* format, va_list va)
{
 8004508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800450c:	b0a3      	sub	sp, #140	; 0x8c
 800450e:	af0a      	add	r7, sp, #40	; 0x28
 8004510:	6178      	str	r0, [r7, #20]
 8004512:	6139      	str	r1, [r7, #16]
 8004514:	60fa      	str	r2, [r7, #12]
 8004516:	60bb      	str	r3, [r7, #8]
  unsigned int flags, width, precision, n;
  size_t idx = 0U;
 8004518:	2300      	movs	r3, #0
 800451a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (!buffer) {
 800451c:	693b      	ldr	r3, [r7, #16]
 800451e:	2b00      	cmp	r3, #0
 8004520:	f040 84be 	bne.w	8004ea0 <_vsnprintf+0x998>
    // use null output function
    out = _out_null;
 8004524:	4ba3      	ldr	r3, [pc, #652]	; (80047b4 <_vsnprintf+0x2ac>)
 8004526:	617b      	str	r3, [r7, #20]
  }

  while (*format)
 8004528:	f000 bcba 	b.w	8004ea0 <_vsnprintf+0x998>
  {
    // format specifier?  %[flags][width][.precision][length]
    if (*format != '%') {
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	781b      	ldrb	r3, [r3, #0]
 8004530:	2b25      	cmp	r3, #37	; 0x25
 8004532:	d00d      	beq.n	8004550 <_vsnprintf+0x48>
      // no
      out(*format, buffer, idx++, maxlen);
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	7818      	ldrb	r0, [r3, #0]
 8004538:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800453a:	1c53      	adds	r3, r2, #1
 800453c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800453e:	697c      	ldr	r4, [r7, #20]
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6939      	ldr	r1, [r7, #16]
 8004544:	47a0      	blx	r4
      format++;
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	3301      	adds	r3, #1
 800454a:	60bb      	str	r3, [r7, #8]
      continue;
 800454c:	f000 bca8 	b.w	8004ea0 <_vsnprintf+0x998>
    }
    else {
      // yes, evaluate it
      format++;
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	3301      	adds	r3, #1
 8004554:	60bb      	str	r3, [r7, #8]
    }

    // evaluate flags
    flags = 0U;
 8004556:	2300      	movs	r3, #0
 8004558:	65fb      	str	r3, [r7, #92]	; 0x5c
    do {
      switch (*format) {
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	781b      	ldrb	r3, [r3, #0]
 800455e:	3b20      	subs	r3, #32
 8004560:	2b10      	cmp	r3, #16
 8004562:	d857      	bhi.n	8004614 <_vsnprintf+0x10c>
 8004564:	a201      	add	r2, pc, #4	; (adr r2, 800456c <_vsnprintf+0x64>)
 8004566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800456a:	bf00      	nop
 800456c:	080045ed 	.word	0x080045ed
 8004570:	08004615 	.word	0x08004615
 8004574:	08004615 	.word	0x08004615
 8004578:	08004601 	.word	0x08004601
 800457c:	08004615 	.word	0x08004615
 8004580:	08004615 	.word	0x08004615
 8004584:	08004615 	.word	0x08004615
 8004588:	08004615 	.word	0x08004615
 800458c:	08004615 	.word	0x08004615
 8004590:	08004615 	.word	0x08004615
 8004594:	08004615 	.word	0x08004615
 8004598:	080045d9 	.word	0x080045d9
 800459c:	08004615 	.word	0x08004615
 80045a0:	080045c5 	.word	0x080045c5
 80045a4:	08004615 	.word	0x08004615
 80045a8:	08004615 	.word	0x08004615
 80045ac:	080045b1 	.word	0x080045b1
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 80045b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80045b2:	f043 0301 	orr.w	r3, r3, #1
 80045b6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	3301      	adds	r3, #1
 80045bc:	60bb      	str	r3, [r7, #8]
 80045be:	2301      	movs	r3, #1
 80045c0:	653b      	str	r3, [r7, #80]	; 0x50
 80045c2:	e02a      	b.n	800461a <_vsnprintf+0x112>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 80045c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80045c6:	f043 0302 	orr.w	r3, r3, #2
 80045ca:	65fb      	str	r3, [r7, #92]	; 0x5c
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	3301      	adds	r3, #1
 80045d0:	60bb      	str	r3, [r7, #8]
 80045d2:	2301      	movs	r3, #1
 80045d4:	653b      	str	r3, [r7, #80]	; 0x50
 80045d6:	e020      	b.n	800461a <_vsnprintf+0x112>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 80045d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80045da:	f043 0304 	orr.w	r3, r3, #4
 80045de:	65fb      	str	r3, [r7, #92]	; 0x5c
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	3301      	adds	r3, #1
 80045e4:	60bb      	str	r3, [r7, #8]
 80045e6:	2301      	movs	r3, #1
 80045e8:	653b      	str	r3, [r7, #80]	; 0x50
 80045ea:	e016      	b.n	800461a <_vsnprintf+0x112>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 80045ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80045ee:	f043 0308 	orr.w	r3, r3, #8
 80045f2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	3301      	adds	r3, #1
 80045f8:	60bb      	str	r3, [r7, #8]
 80045fa:	2301      	movs	r3, #1
 80045fc:	653b      	str	r3, [r7, #80]	; 0x50
 80045fe:	e00c      	b.n	800461a <_vsnprintf+0x112>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 8004600:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004602:	f043 0310 	orr.w	r3, r3, #16
 8004606:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	3301      	adds	r3, #1
 800460c:	60bb      	str	r3, [r7, #8]
 800460e:	2301      	movs	r3, #1
 8004610:	653b      	str	r3, [r7, #80]	; 0x50
 8004612:	e002      	b.n	800461a <_vsnprintf+0x112>
        default :                                   n = 0U; break;
 8004614:	2300      	movs	r3, #0
 8004616:	653b      	str	r3, [r7, #80]	; 0x50
 8004618:	bf00      	nop
      }
    } while (n);
 800461a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800461c:	2b00      	cmp	r3, #0
 800461e:	d19c      	bne.n	800455a <_vsnprintf+0x52>

    // evaluate width field
    width = 0U;
 8004620:	2300      	movs	r3, #0
 8004622:	65bb      	str	r3, [r7, #88]	; 0x58
    if (_is_digit(*format)) {
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	781b      	ldrb	r3, [r3, #0]
 8004628:	4618      	mov	r0, r3
 800462a:	f7ff f853 	bl	80036d4 <_is_digit>
 800462e:	4603      	mov	r3, r0
 8004630:	2b00      	cmp	r3, #0
 8004632:	d006      	beq.n	8004642 <_vsnprintf+0x13a>
      width = _atoi(&format);
 8004634:	f107 0308 	add.w	r3, r7, #8
 8004638:	4618      	mov	r0, r3
 800463a:	f7ff f862 	bl	8003702 <_atoi>
 800463e:	65b8      	str	r0, [r7, #88]	; 0x58
 8004640:	e01a      	b.n	8004678 <_vsnprintf+0x170>
    }
    else if (*format == '*') {
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	781b      	ldrb	r3, [r3, #0]
 8004646:	2b2a      	cmp	r3, #42	; 0x2a
 8004648:	d116      	bne.n	8004678 <_vsnprintf+0x170>
      const int w = va_arg(va, int);
 800464a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800464e:	1d1a      	adds	r2, r3, #4
 8004650:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	63bb      	str	r3, [r7, #56]	; 0x38
      if (w < 0) {
 8004658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800465a:	2b00      	cmp	r3, #0
 800465c:	da07      	bge.n	800466e <_vsnprintf+0x166>
        flags |= FLAGS_LEFT;    // reverse padding
 800465e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004660:	f043 0302 	orr.w	r3, r3, #2
 8004664:	65fb      	str	r3, [r7, #92]	; 0x5c
        width = (unsigned int)-w;
 8004666:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004668:	425b      	negs	r3, r3
 800466a:	65bb      	str	r3, [r7, #88]	; 0x58
 800466c:	e001      	b.n	8004672 <_vsnprintf+0x16a>
      }
      else {
        width = (unsigned int)w;
 800466e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004670:	65bb      	str	r3, [r7, #88]	; 0x58
      }
      format++;
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	3301      	adds	r3, #1
 8004676:	60bb      	str	r3, [r7, #8]
    }

    // evaluate precision field
    precision = 0U;
 8004678:	2300      	movs	r3, #0
 800467a:	657b      	str	r3, [r7, #84]	; 0x54
    if (*format == '.') {
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	781b      	ldrb	r3, [r3, #0]
 8004680:	2b2e      	cmp	r3, #46	; 0x2e
 8004682:	d127      	bne.n	80046d4 <_vsnprintf+0x1cc>
      flags |= FLAGS_PRECISION;
 8004684:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004686:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800468a:	65fb      	str	r3, [r7, #92]	; 0x5c
      format++;
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	3301      	adds	r3, #1
 8004690:	60bb      	str	r3, [r7, #8]
      if (_is_digit(*format)) {
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	781b      	ldrb	r3, [r3, #0]
 8004696:	4618      	mov	r0, r3
 8004698:	f7ff f81c 	bl	80036d4 <_is_digit>
 800469c:	4603      	mov	r3, r0
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d006      	beq.n	80046b0 <_vsnprintf+0x1a8>
        precision = _atoi(&format);
 80046a2:	f107 0308 	add.w	r3, r7, #8
 80046a6:	4618      	mov	r0, r3
 80046a8:	f7ff f82b 	bl	8003702 <_atoi>
 80046ac:	6578      	str	r0, [r7, #84]	; 0x54
 80046ae:	e011      	b.n	80046d4 <_vsnprintf+0x1cc>
      }
      else if (*format == '*') {
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	781b      	ldrb	r3, [r3, #0]
 80046b4:	2b2a      	cmp	r3, #42	; 0x2a
 80046b6:	d10d      	bne.n	80046d4 <_vsnprintf+0x1cc>
        const int prec = (int)va_arg(va, int);
 80046b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80046bc:	1d1a      	adds	r2, r3, #4
 80046be:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	637b      	str	r3, [r7, #52]	; 0x34
        precision = prec > 0 ? (unsigned int)prec : 0U;
 80046c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046c8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80046cc:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	3301      	adds	r3, #1
 80046d2:	60bb      	str	r3, [r7, #8]
      }
    }

    // evaluate length field
    switch (*format) {
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	3b68      	subs	r3, #104	; 0x68
 80046da:	2b12      	cmp	r3, #18
 80046dc:	d866      	bhi.n	80047ac <_vsnprintf+0x2a4>
 80046de:	a201      	add	r2, pc, #4	; (adr r2, 80046e4 <_vsnprintf+0x1dc>)
 80046e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046e4:	08004757 	.word	0x08004757
 80046e8:	080047ad 	.word	0x080047ad
 80046ec:	0800478d 	.word	0x0800478d
 80046f0:	080047ad 	.word	0x080047ad
 80046f4:	08004731 	.word	0x08004731
 80046f8:	080047ad 	.word	0x080047ad
 80046fc:	080047ad 	.word	0x080047ad
 8004700:	080047ad 	.word	0x080047ad
 8004704:	080047ad 	.word	0x080047ad
 8004708:	080047ad 	.word	0x080047ad
 800470c:	080047ad 	.word	0x080047ad
 8004710:	080047ad 	.word	0x080047ad
 8004714:	0800477d 	.word	0x0800477d
 8004718:	080047ad 	.word	0x080047ad
 800471c:	080047ad 	.word	0x080047ad
 8004720:	080047ad 	.word	0x080047ad
 8004724:	080047ad 	.word	0x080047ad
 8004728:	080047ad 	.word	0x080047ad
 800472c:	0800479d 	.word	0x0800479d
      case 'l' :
        flags |= FLAGS_LONG;
 8004730:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004732:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004736:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	3301      	adds	r3, #1
 800473c:	60bb      	str	r3, [r7, #8]
        if (*format == 'l') {
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	781b      	ldrb	r3, [r3, #0]
 8004742:	2b6c      	cmp	r3, #108	; 0x6c
 8004744:	d134      	bne.n	80047b0 <_vsnprintf+0x2a8>
          flags |= FLAGS_LONG_LONG;
 8004746:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004748:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800474c:	65fb      	str	r3, [r7, #92]	; 0x5c
          format++;
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	3301      	adds	r3, #1
 8004752:	60bb      	str	r3, [r7, #8]
        }
        break;
 8004754:	e02c      	b.n	80047b0 <_vsnprintf+0x2a8>
      case 'h' :
        flags |= FLAGS_SHORT;
 8004756:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004758:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800475c:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	3301      	adds	r3, #1
 8004762:	60bb      	str	r3, [r7, #8]
        if (*format == 'h') {
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	781b      	ldrb	r3, [r3, #0]
 8004768:	2b68      	cmp	r3, #104	; 0x68
 800476a:	d125      	bne.n	80047b8 <_vsnprintf+0x2b0>
          flags |= FLAGS_CHAR;
 800476c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800476e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004772:	65fb      	str	r3, [r7, #92]	; 0x5c
          format++;
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	3301      	adds	r3, #1
 8004778:	60bb      	str	r3, [r7, #8]
        }
        break;
 800477a:	e01d      	b.n	80047b8 <_vsnprintf+0x2b0>
#if defined(PRINTF_SUPPORT_PTRDIFF_T)
      case 't' :
        flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 800477c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800477e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004782:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	3301      	adds	r3, #1
 8004788:	60bb      	str	r3, [r7, #8]
        break;
 800478a:	e016      	b.n	80047ba <_vsnprintf+0x2b2>
#endif
      case 'j' :
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 800478c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800478e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004792:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	3301      	adds	r3, #1
 8004798:	60bb      	str	r3, [r7, #8]
        break;
 800479a:	e00e      	b.n	80047ba <_vsnprintf+0x2b2>
      case 'z' :
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 800479c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800479e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047a2:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	3301      	adds	r3, #1
 80047a8:	60bb      	str	r3, [r7, #8]
        break;
 80047aa:	e006      	b.n	80047ba <_vsnprintf+0x2b2>
      default :
        break;
 80047ac:	bf00      	nop
 80047ae:	e004      	b.n	80047ba <_vsnprintf+0x2b2>
        break;
 80047b0:	bf00      	nop
 80047b2:	e002      	b.n	80047ba <_vsnprintf+0x2b2>
 80047b4:	08003659 	.word	0x08003659
        break;
 80047b8:	bf00      	nop
    }

    // evaluate specifier
    switch (*format) {
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	781b      	ldrb	r3, [r3, #0]
 80047be:	3b25      	subs	r3, #37	; 0x25
 80047c0:	2b53      	cmp	r3, #83	; 0x53
 80047c2:	f200 8360 	bhi.w	8004e86 <_vsnprintf+0x97e>
 80047c6:	a201      	add	r2, pc, #4	; (adr r2, 80047cc <_vsnprintf+0x2c4>)
 80047c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047cc:	08004e6f 	.word	0x08004e6f
 80047d0:	08004e87 	.word	0x08004e87
 80047d4:	08004e87 	.word	0x08004e87
 80047d8:	08004e87 	.word	0x08004e87
 80047dc:	08004e87 	.word	0x08004e87
 80047e0:	08004e87 	.word	0x08004e87
 80047e4:	08004e87 	.word	0x08004e87
 80047e8:	08004e87 	.word	0x08004e87
 80047ec:	08004e87 	.word	0x08004e87
 80047f0:	08004e87 	.word	0x08004e87
 80047f4:	08004e87 	.word	0x08004e87
 80047f8:	08004e87 	.word	0x08004e87
 80047fc:	08004e87 	.word	0x08004e87
 8004800:	08004e87 	.word	0x08004e87
 8004804:	08004e87 	.word	0x08004e87
 8004808:	08004e87 	.word	0x08004e87
 800480c:	08004e87 	.word	0x08004e87
 8004810:	08004e87 	.word	0x08004e87
 8004814:	08004e87 	.word	0x08004e87
 8004818:	08004e87 	.word	0x08004e87
 800481c:	08004e87 	.word	0x08004e87
 8004820:	08004e87 	.word	0x08004e87
 8004824:	08004e87 	.word	0x08004e87
 8004828:	08004e87 	.word	0x08004e87
 800482c:	08004e87 	.word	0x08004e87
 8004830:	08004e87 	.word	0x08004e87
 8004834:	08004e87 	.word	0x08004e87
 8004838:	08004e87 	.word	0x08004e87
 800483c:	08004e87 	.word	0x08004e87
 8004840:	08004e87 	.word	0x08004e87
 8004844:	08004e87 	.word	0x08004e87
 8004848:	08004e87 	.word	0x08004e87
 800484c:	08004c23 	.word	0x08004c23
 8004850:	08004bd3 	.word	0x08004bd3
 8004854:	08004c23 	.word	0x08004c23
 8004858:	08004e87 	.word	0x08004e87
 800485c:	08004e87 	.word	0x08004e87
 8004860:	08004e87 	.word	0x08004e87
 8004864:	08004e87 	.word	0x08004e87
 8004868:	08004e87 	.word	0x08004e87
 800486c:	08004e87 	.word	0x08004e87
 8004870:	08004e87 	.word	0x08004e87
 8004874:	08004e87 	.word	0x08004e87
 8004878:	08004e87 	.word	0x08004e87
 800487c:	08004e87 	.word	0x08004e87
 8004880:	08004e87 	.word	0x08004e87
 8004884:	08004e87 	.word	0x08004e87
 8004888:	08004e87 	.word	0x08004e87
 800488c:	08004e87 	.word	0x08004e87
 8004890:	08004e87 	.word	0x08004e87
 8004894:	08004e87 	.word	0x08004e87
 8004898:	0800491d 	.word	0x0800491d
 800489c:	08004e87 	.word	0x08004e87
 80048a0:	08004e87 	.word	0x08004e87
 80048a4:	08004e87 	.word	0x08004e87
 80048a8:	08004e87 	.word	0x08004e87
 80048ac:	08004e87 	.word	0x08004e87
 80048b0:	08004e87 	.word	0x08004e87
 80048b4:	08004e87 	.word	0x08004e87
 80048b8:	08004e87 	.word	0x08004e87
 80048bc:	08004e87 	.word	0x08004e87
 80048c0:	0800491d 	.word	0x0800491d
 80048c4:	08004c93 	.word	0x08004c93
 80048c8:	0800491d 	.word	0x0800491d
 80048cc:	08004c23 	.word	0x08004c23
 80048d0:	08004bd3 	.word	0x08004bd3
 80048d4:	08004c23 	.word	0x08004c23
 80048d8:	08004e87 	.word	0x08004e87
 80048dc:	0800491d 	.word	0x0800491d
 80048e0:	08004e87 	.word	0x08004e87
 80048e4:	08004e87 	.word	0x08004e87
 80048e8:	08004e87 	.word	0x08004e87
 80048ec:	08004e87 	.word	0x08004e87
 80048f0:	08004e87 	.word	0x08004e87
 80048f4:	0800491d 	.word	0x0800491d
 80048f8:	08004dd3 	.word	0x08004dd3
 80048fc:	08004e87 	.word	0x08004e87
 8004900:	08004e87 	.word	0x08004e87
 8004904:	08004d0b 	.word	0x08004d0b
 8004908:	08004e87 	.word	0x08004e87
 800490c:	0800491d 	.word	0x0800491d
 8004910:	08004e87 	.word	0x08004e87
 8004914:	08004e87 	.word	0x08004e87
 8004918:	0800491d 	.word	0x0800491d
      case 'X' :
      case 'o' :
      case 'b' : {
        // set the base
        unsigned int base;
        if (*format == 'x' || *format == 'X') {
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	781b      	ldrb	r3, [r3, #0]
 8004920:	2b78      	cmp	r3, #120	; 0x78
 8004922:	d003      	beq.n	800492c <_vsnprintf+0x424>
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	781b      	ldrb	r3, [r3, #0]
 8004928:	2b58      	cmp	r3, #88	; 0x58
 800492a:	d102      	bne.n	8004932 <_vsnprintf+0x42a>
          base = 16U;
 800492c:	2310      	movs	r3, #16
 800492e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004930:	e013      	b.n	800495a <_vsnprintf+0x452>
        }
        else if (*format == 'o') {
 8004932:	68bb      	ldr	r3, [r7, #8]
 8004934:	781b      	ldrb	r3, [r3, #0]
 8004936:	2b6f      	cmp	r3, #111	; 0x6f
 8004938:	d102      	bne.n	8004940 <_vsnprintf+0x438>
          base =  8U;
 800493a:	2308      	movs	r3, #8
 800493c:	64bb      	str	r3, [r7, #72]	; 0x48
 800493e:	e00c      	b.n	800495a <_vsnprintf+0x452>
        }
        else if (*format == 'b') {
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	781b      	ldrb	r3, [r3, #0]
 8004944:	2b62      	cmp	r3, #98	; 0x62
 8004946:	d102      	bne.n	800494e <_vsnprintf+0x446>
          base =  2U;
 8004948:	2302      	movs	r3, #2
 800494a:	64bb      	str	r3, [r7, #72]	; 0x48
 800494c:	e005      	b.n	800495a <_vsnprintf+0x452>
        }
        else {
          base = 10U;
 800494e:	230a      	movs	r3, #10
 8004950:	64bb      	str	r3, [r7, #72]	; 0x48
          flags &= ~FLAGS_HASH;   // no hash for dec format
 8004952:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004954:	f023 0310 	bic.w	r3, r3, #16
 8004958:	65fb      	str	r3, [r7, #92]	; 0x5c
        }
        // uppercase
        if (*format == 'X') {
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	781b      	ldrb	r3, [r3, #0]
 800495e:	2b58      	cmp	r3, #88	; 0x58
 8004960:	d103      	bne.n	800496a <_vsnprintf+0x462>
          flags |= FLAGS_UPPERCASE;
 8004962:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004964:	f043 0320 	orr.w	r3, r3, #32
 8004968:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // no plus or space flag for u, x, X, o, b
        if ((*format != 'i') && (*format != 'd')) {
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	781b      	ldrb	r3, [r3, #0]
 800496e:	2b69      	cmp	r3, #105	; 0x69
 8004970:	d007      	beq.n	8004982 <_vsnprintf+0x47a>
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	781b      	ldrb	r3, [r3, #0]
 8004976:	2b64      	cmp	r3, #100	; 0x64
 8004978:	d003      	beq.n	8004982 <_vsnprintf+0x47a>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 800497a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800497c:	f023 030c 	bic.w	r3, r3, #12
 8004980:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // ignore '0' flag when precision is given
        if (flags & FLAGS_PRECISION) {
 8004982:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004984:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004988:	2b00      	cmp	r3, #0
 800498a:	d003      	beq.n	8004994 <_vsnprintf+0x48c>
          flags &= ~FLAGS_ZEROPAD;
 800498c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800498e:	f023 0301 	bic.w	r3, r3, #1
 8004992:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // convert the integer
        if ((*format == 'i') || (*format == 'd')) {
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	781b      	ldrb	r3, [r3, #0]
 8004998:	2b69      	cmp	r3, #105	; 0x69
 800499a:	d004      	beq.n	80049a6 <_vsnprintf+0x49e>
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	781b      	ldrb	r3, [r3, #0]
 80049a0:	2b64      	cmp	r3, #100	; 0x64
 80049a2:	f040 8098 	bne.w	8004ad6 <_vsnprintf+0x5ce>
          // signed
          if (flags & FLAGS_LONG_LONG) {
 80049a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d031      	beq.n	8004a14 <_vsnprintf+0x50c>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            const long long value = va_arg(va, long long);
 80049b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80049b4:	3307      	adds	r3, #7
 80049b6:	f023 0307 	bic.w	r3, r3, #7
 80049ba:	f103 0208 	add.w	r2, r3, #8
 80049be:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80049c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049c6:	e9c7 2306 	strd	r2, r3, [r7, #24]
            idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 80049ca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	da06      	bge.n	80049e0 <_vsnprintf+0x4d8>
 80049d2:	2100      	movs	r1, #0
 80049d4:	f1d2 0800 	rsbs	r8, r2, #0
 80049d8:	eb61 0903 	sbc.w	r9, r1, r3
 80049dc:	4642      	mov	r2, r8
 80049de:	464b      	mov	r3, r9
 80049e0:	69f9      	ldr	r1, [r7, #28]
 80049e2:	0fc9      	lsrs	r1, r1, #31
 80049e4:	b2c9      	uxtb	r1, r1
 80049e6:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80049e8:	2400      	movs	r4, #0
 80049ea:	4682      	mov	sl, r0
 80049ec:	46a3      	mov	fp, r4
 80049ee:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80049f0:	9008      	str	r0, [sp, #32]
 80049f2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80049f4:	9007      	str	r0, [sp, #28]
 80049f6:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80049f8:	9006      	str	r0, [sp, #24]
 80049fa:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80049fe:	9102      	str	r1, [sp, #8]
 8004a00:	e9cd 2300 	strd	r2, r3, [sp]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004a08:	6939      	ldr	r1, [r7, #16]
 8004a0a:	6978      	ldr	r0, [r7, #20]
 8004a0c:	f7ff f82f 	bl	8003a6e <_ntoa_long_long>
 8004a10:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 8004a12:	e0da      	b.n	8004bca <_vsnprintf+0x6c2>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8004a14:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d020      	beq.n	8004a60 <_vsnprintf+0x558>
            const long value = va_arg(va, long);
 8004a1e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a22:	1d1a      	adds	r2, r3, #4
 8004a24:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	627b      	str	r3, [r7, #36]	; 0x24
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8004a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	bfb8      	it	lt
 8004a32:	425b      	neglt	r3, r3
 8004a34:	4619      	mov	r1, r3
 8004a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a38:	0fdb      	lsrs	r3, r3, #31
 8004a3a:	b2db      	uxtb	r3, r3
 8004a3c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004a3e:	9205      	str	r2, [sp, #20]
 8004a40:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004a42:	9204      	str	r2, [sp, #16]
 8004a44:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004a46:	9203      	str	r2, [sp, #12]
 8004a48:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004a4a:	9202      	str	r2, [sp, #8]
 8004a4c:	9301      	str	r3, [sp, #4]
 8004a4e:	9100      	str	r1, [sp, #0]
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004a54:	6939      	ldr	r1, [r7, #16]
 8004a56:	6978      	ldr	r0, [r7, #20]
 8004a58:	f7fe ffa3 	bl	80039a2 <_ntoa_long>
 8004a5c:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 8004a5e:	e0b4      	b.n	8004bca <_vsnprintf+0x6c2>
          }
          else {
            const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 8004a60:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d007      	beq.n	8004a7a <_vsnprintf+0x572>
 8004a6a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a6e:	1d1a      	adds	r2, r3, #4
 8004a70:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	b2db      	uxtb	r3, r3
 8004a78:	e012      	b.n	8004aa0 <_vsnprintf+0x598>
 8004a7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d007      	beq.n	8004a94 <_vsnprintf+0x58c>
 8004a84:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a88:	1d1a      	adds	r2, r3, #4
 8004a8a:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	b21b      	sxth	r3, r3
 8004a92:	e005      	b.n	8004aa0 <_vsnprintf+0x598>
 8004a94:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a98:	1d1a      	adds	r2, r3, #4
 8004a9a:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	62bb      	str	r3, [r7, #40]	; 0x28
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8004aa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	bfb8      	it	lt
 8004aa8:	425b      	neglt	r3, r3
 8004aaa:	4619      	mov	r1, r3
 8004aac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aae:	0fdb      	lsrs	r3, r3, #31
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004ab4:	9205      	str	r2, [sp, #20]
 8004ab6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004ab8:	9204      	str	r2, [sp, #16]
 8004aba:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004abc:	9203      	str	r2, [sp, #12]
 8004abe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004ac0:	9202      	str	r2, [sp, #8]
 8004ac2:	9301      	str	r3, [sp, #4]
 8004ac4:	9100      	str	r1, [sp, #0]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004aca:	6939      	ldr	r1, [r7, #16]
 8004acc:	6978      	ldr	r0, [r7, #20]
 8004ace:	f7fe ff68 	bl	80039a2 <_ntoa_long>
 8004ad2:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 8004ad4:	e079      	b.n	8004bca <_vsnprintf+0x6c2>
          }
        }
        else {
          // unsigned
          if (flags & FLAGS_LONG_LONG) {
 8004ad6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ad8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d022      	beq.n	8004b26 <_vsnprintf+0x61e>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base, precision, width, flags);
 8004ae0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004ae4:	3307      	adds	r3, #7
 8004ae6:	f023 0307 	bic.w	r3, r3, #7
 8004aea:	f103 0208 	add.w	r2, r3, #8
 8004aee:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004af6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004af8:	2000      	movs	r0, #0
 8004afa:	460d      	mov	r5, r1
 8004afc:	4606      	mov	r6, r0
 8004afe:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8004b00:	9108      	str	r1, [sp, #32]
 8004b02:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004b04:	9107      	str	r1, [sp, #28]
 8004b06:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004b08:	9106      	str	r1, [sp, #24]
 8004b0a:	e9cd 5604 	strd	r5, r6, [sp, #16]
 8004b0e:	2100      	movs	r1, #0
 8004b10:	9102      	str	r1, [sp, #8]
 8004b12:	e9cd 2300 	strd	r2, r3, [sp]
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004b1a:	6939      	ldr	r1, [r7, #16]
 8004b1c:	6978      	ldr	r0, [r7, #20]
 8004b1e:	f7fe ffa6 	bl	8003a6e <_ntoa_long_long>
 8004b22:	64f8      	str	r0, [r7, #76]	; 0x4c
 8004b24:	e051      	b.n	8004bca <_vsnprintf+0x6c2>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8004b26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d018      	beq.n	8004b62 <_vsnprintf+0x65a>
            idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision, width, flags);
 8004b30:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004b34:	1d1a      	adds	r2, r3, #4
 8004b36:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004b3e:	9205      	str	r2, [sp, #20]
 8004b40:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004b42:	9204      	str	r2, [sp, #16]
 8004b44:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004b46:	9203      	str	r2, [sp, #12]
 8004b48:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004b4a:	9202      	str	r2, [sp, #8]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	9201      	str	r2, [sp, #4]
 8004b50:	9300      	str	r3, [sp, #0]
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004b56:	6939      	ldr	r1, [r7, #16]
 8004b58:	6978      	ldr	r0, [r7, #20]
 8004b5a:	f7fe ff22 	bl	80039a2 <_ntoa_long>
 8004b5e:	64f8      	str	r0, [r7, #76]	; 0x4c
 8004b60:	e033      	b.n	8004bca <_vsnprintf+0x6c2>
          }
          else {
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 8004b62:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d007      	beq.n	8004b7c <_vsnprintf+0x674>
 8004b6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004b70:	1d1a      	adds	r2, r3, #4
 8004b72:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	e012      	b.n	8004ba2 <_vsnprintf+0x69a>
 8004b7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d007      	beq.n	8004b96 <_vsnprintf+0x68e>
 8004b86:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004b8a:	1d1a      	adds	r2, r3, #4
 8004b8c:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	b29b      	uxth	r3, r3
 8004b94:	e005      	b.n	8004ba2 <_vsnprintf+0x69a>
 8004b96:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004b9a:	1d1a      	adds	r2, r3, #4
 8004b9c:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
            idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 8004ba4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ba6:	9305      	str	r3, [sp, #20]
 8004ba8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004baa:	9304      	str	r3, [sp, #16]
 8004bac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004bae:	9303      	str	r3, [sp, #12]
 8004bb0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004bb2:	9302      	str	r3, [sp, #8]
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	9301      	str	r3, [sp, #4]
 8004bb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bba:	9300      	str	r3, [sp, #0]
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004bc0:	6939      	ldr	r1, [r7, #16]
 8004bc2:	6978      	ldr	r0, [r7, #20]
 8004bc4:	f7fe feed 	bl	80039a2 <_ntoa_long>
 8004bc8:	64f8      	str	r0, [r7, #76]	; 0x4c
          }
        }
        format++;
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	3301      	adds	r3, #1
 8004bce:	60bb      	str	r3, [r7, #8]
        break;
 8004bd0:	e166      	b.n	8004ea0 <_vsnprintf+0x998>
      }
#if defined(PRINTF_SUPPORT_FLOAT)
      case 'f' :
      case 'F' :
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	781b      	ldrb	r3, [r3, #0]
 8004bd6:	2b46      	cmp	r3, #70	; 0x46
 8004bd8:	d103      	bne.n	8004be2 <_vsnprintf+0x6da>
 8004bda:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004bdc:	f043 0320 	orr.w	r3, r3, #32
 8004be0:	65fb      	str	r3, [r7, #92]	; 0x5c
        idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8004be2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004be6:	3307      	adds	r3, #7
 8004be8:	f023 0307 	bic.w	r3, r3, #7
 8004bec:	f103 0208 	add.w	r2, r3, #8
 8004bf0:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004bf4:	ed93 7b00 	vldr	d7, [r3]
 8004bf8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004bfa:	9302      	str	r3, [sp, #8]
 8004bfc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004bfe:	9301      	str	r3, [sp, #4]
 8004c00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c02:	9300      	str	r3, [sp, #0]
 8004c04:	eeb0 0a47 	vmov.f32	s0, s14
 8004c08:	eef0 0a67 	vmov.f32	s1, s15
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004c10:	6939      	ldr	r1, [r7, #16]
 8004c12:	6978      	ldr	r0, [r7, #20]
 8004c14:	f7fe ff98 	bl	8003b48 <_ftoa>
 8004c18:	64f8      	str	r0, [r7, #76]	; 0x4c
        format++;
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	3301      	adds	r3, #1
 8004c1e:	60bb      	str	r3, [r7, #8]
        break;
 8004c20:	e13e      	b.n	8004ea0 <_vsnprintf+0x998>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
      case 'e':
      case 'E':
      case 'g':
      case 'G':
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	781b      	ldrb	r3, [r3, #0]
 8004c26:	2b67      	cmp	r3, #103	; 0x67
 8004c28:	d003      	beq.n	8004c32 <_vsnprintf+0x72a>
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	781b      	ldrb	r3, [r3, #0]
 8004c2e:	2b47      	cmp	r3, #71	; 0x47
 8004c30:	d103      	bne.n	8004c3a <_vsnprintf+0x732>
 8004c32:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c34:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004c38:	65fb      	str	r3, [r7, #92]	; 0x5c
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	781b      	ldrb	r3, [r3, #0]
 8004c3e:	2b45      	cmp	r3, #69	; 0x45
 8004c40:	d003      	beq.n	8004c4a <_vsnprintf+0x742>
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	781b      	ldrb	r3, [r3, #0]
 8004c46:	2b47      	cmp	r3, #71	; 0x47
 8004c48:	d103      	bne.n	8004c52 <_vsnprintf+0x74a>
 8004c4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c4c:	f043 0320 	orr.w	r3, r3, #32
 8004c50:	65fb      	str	r3, [r7, #92]	; 0x5c
        idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8004c52:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004c56:	3307      	adds	r3, #7
 8004c58:	f023 0307 	bic.w	r3, r3, #7
 8004c5c:	f103 0208 	add.w	r2, r3, #8
 8004c60:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004c64:	ed93 7b00 	vldr	d7, [r3]
 8004c68:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c6a:	9302      	str	r3, [sp, #8]
 8004c6c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004c6e:	9301      	str	r3, [sp, #4]
 8004c70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c72:	9300      	str	r3, [sp, #0]
 8004c74:	eeb0 0a47 	vmov.f32	s0, s14
 8004c78:	eef0 0a67 	vmov.f32	s1, s15
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004c80:	6939      	ldr	r1, [r7, #16]
 8004c82:	6978      	ldr	r0, [r7, #20]
 8004c84:	f7ff f9b8 	bl	8003ff8 <_etoa>
 8004c88:	64f8      	str	r0, [r7, #76]	; 0x4c
        format++;
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	3301      	adds	r3, #1
 8004c8e:	60bb      	str	r3, [r7, #8]
        break;
 8004c90:	e106      	b.n	8004ea0 <_vsnprintf+0x998>
#endif  // PRINTF_SUPPORT_EXPONENTIAL
#endif  // PRINTF_SUPPORT_FLOAT
      case 'c' : {
        unsigned int l = 1U;
 8004c92:	2301      	movs	r3, #1
 8004c94:	647b      	str	r3, [r7, #68]	; 0x44
        // pre padding
        if (!(flags & FLAGS_LEFT)) {
 8004c96:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c98:	f003 0302 	and.w	r3, r3, #2
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d10e      	bne.n	8004cbe <_vsnprintf+0x7b6>
          while (l++ < width) {
 8004ca0:	e007      	b.n	8004cb2 <_vsnprintf+0x7aa>
            out(' ', buffer, idx++, maxlen);
 8004ca2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004ca4:	1c53      	adds	r3, r2, #1
 8004ca6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ca8:	697c      	ldr	r4, [r7, #20]
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	6939      	ldr	r1, [r7, #16]
 8004cae:	2020      	movs	r0, #32
 8004cb0:	47a0      	blx	r4
          while (l++ < width) {
 8004cb2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cb4:	1c5a      	adds	r2, r3, #1
 8004cb6:	647a      	str	r2, [r7, #68]	; 0x44
 8004cb8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004cba:	429a      	cmp	r2, r3
 8004cbc:	d8f1      	bhi.n	8004ca2 <_vsnprintf+0x79a>
          }
        }
        // char output
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 8004cbe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004cc2:	1d1a      	adds	r2, r3, #4
 8004cc4:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	b2d8      	uxtb	r0, r3
 8004ccc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004cce:	1c53      	adds	r3, r2, #1
 8004cd0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004cd2:	697c      	ldr	r4, [r7, #20]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	6939      	ldr	r1, [r7, #16]
 8004cd8:	47a0      	blx	r4
        // post padding
        if (flags & FLAGS_LEFT) {
 8004cda:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004cdc:	f003 0302 	and.w	r3, r3, #2
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d00e      	beq.n	8004d02 <_vsnprintf+0x7fa>
          while (l++ < width) {
 8004ce4:	e007      	b.n	8004cf6 <_vsnprintf+0x7ee>
            out(' ', buffer, idx++, maxlen);
 8004ce6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004ce8:	1c53      	adds	r3, r2, #1
 8004cea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004cec:	697c      	ldr	r4, [r7, #20]
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	6939      	ldr	r1, [r7, #16]
 8004cf2:	2020      	movs	r0, #32
 8004cf4:	47a0      	blx	r4
          while (l++ < width) {
 8004cf6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cf8:	1c5a      	adds	r2, r3, #1
 8004cfa:	647a      	str	r2, [r7, #68]	; 0x44
 8004cfc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d8f1      	bhi.n	8004ce6 <_vsnprintf+0x7de>
          }
        }
        format++;
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	3301      	adds	r3, #1
 8004d06:	60bb      	str	r3, [r7, #8]
        break;
 8004d08:	e0ca      	b.n	8004ea0 <_vsnprintf+0x998>
      }

      case 's' : {
        const char* p = va_arg(va, char*);
 8004d0a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004d0e:	1d1a      	adds	r2, r3, #4
 8004d10:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	643b      	str	r3, [r7, #64]	; 0x40
        unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 8004d18:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d001      	beq.n	8004d22 <_vsnprintf+0x81a>
 8004d1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d20:	e001      	b.n	8004d26 <_vsnprintf+0x81e>
 8004d22:	f04f 33ff 	mov.w	r3, #4294967295
 8004d26:	4619      	mov	r1, r3
 8004d28:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004d2a:	f7fe fcb6 	bl	800369a <_strnlen_s>
 8004d2e:	63f8      	str	r0, [r7, #60]	; 0x3c
        // pre padding
        if (flags & FLAGS_PRECISION) {
 8004d30:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d005      	beq.n	8004d46 <_vsnprintf+0x83e>
          l = (l < precision ? l : precision);
 8004d3a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004d3c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	bf28      	it	cs
 8004d42:	4613      	movcs	r3, r2
 8004d44:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        if (!(flags & FLAGS_LEFT)) {
 8004d46:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d48:	f003 0302 	and.w	r3, r3, #2
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d11a      	bne.n	8004d86 <_vsnprintf+0x87e>
          while (l++ < width) {
 8004d50:	e007      	b.n	8004d62 <_vsnprintf+0x85a>
            out(' ', buffer, idx++, maxlen);
 8004d52:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004d54:	1c53      	adds	r3, r2, #1
 8004d56:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d58:	697c      	ldr	r4, [r7, #20]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	6939      	ldr	r1, [r7, #16]
 8004d5e:	2020      	movs	r0, #32
 8004d60:	47a0      	blx	r4
          while (l++ < width) {
 8004d62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d64:	1c5a      	adds	r2, r3, #1
 8004d66:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004d68:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004d6a:	429a      	cmp	r2, r3
 8004d6c:	d8f1      	bhi.n	8004d52 <_vsnprintf+0x84a>
          }
        }
        // string output
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8004d6e:	e00a      	b.n	8004d86 <_vsnprintf+0x87e>
          out(*(p++), buffer, idx++, maxlen);
 8004d70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d72:	1c5a      	adds	r2, r3, #1
 8004d74:	643a      	str	r2, [r7, #64]	; 0x40
 8004d76:	7818      	ldrb	r0, [r3, #0]
 8004d78:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004d7a:	1c53      	adds	r3, r2, #1
 8004d7c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d7e:	697c      	ldr	r4, [r7, #20]
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6939      	ldr	r1, [r7, #16]
 8004d84:	47a0      	blx	r4
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8004d86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d88:	781b      	ldrb	r3, [r3, #0]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d009      	beq.n	8004da2 <_vsnprintf+0x89a>
 8004d8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d0eb      	beq.n	8004d70 <_vsnprintf+0x868>
 8004d98:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d9a:	1e5a      	subs	r2, r3, #1
 8004d9c:	657a      	str	r2, [r7, #84]	; 0x54
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d1e6      	bne.n	8004d70 <_vsnprintf+0x868>
        }
        // post padding
        if (flags & FLAGS_LEFT) {
 8004da2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004da4:	f003 0302 	and.w	r3, r3, #2
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d00e      	beq.n	8004dca <_vsnprintf+0x8c2>
          while (l++ < width) {
 8004dac:	e007      	b.n	8004dbe <_vsnprintf+0x8b6>
            out(' ', buffer, idx++, maxlen);
 8004dae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004db0:	1c53      	adds	r3, r2, #1
 8004db2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004db4:	697c      	ldr	r4, [r7, #20]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	6939      	ldr	r1, [r7, #16]
 8004dba:	2020      	movs	r0, #32
 8004dbc:	47a0      	blx	r4
          while (l++ < width) {
 8004dbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004dc0:	1c5a      	adds	r2, r3, #1
 8004dc2:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004dc4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004dc6:	429a      	cmp	r2, r3
 8004dc8:	d8f1      	bhi.n	8004dae <_vsnprintf+0x8a6>
          }
        }
        format++;
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	3301      	adds	r3, #1
 8004dce:	60bb      	str	r3, [r7, #8]
        break;
 8004dd0:	e066      	b.n	8004ea0 <_vsnprintf+0x998>
      }

      case 'p' : {
        width = sizeof(void*) * 2U;
 8004dd2:	2308      	movs	r3, #8
 8004dd4:	65bb      	str	r3, [r7, #88]	; 0x58
        flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 8004dd6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004dd8:	f043 0321 	orr.w	r3, r3, #33	; 0x21
 8004ddc:	65fb      	str	r3, [r7, #92]	; 0x5c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        const bool is_ll = sizeof(uintptr_t) == sizeof(long long);
 8004dde:	2300      	movs	r3, #0
 8004de0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        if (is_ll) {
 8004de4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d023      	beq.n	8004e34 <_vsnprintf+0x92c>
          idx = _ntoa_long_long(out, buffer, idx, maxlen, (uintptr_t)va_arg(va, void*), false, 16U, precision, width, flags);
 8004dec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004df0:	1d1a      	adds	r2, r3, #4
 8004df2:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	461a      	mov	r2, r3
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	603a      	str	r2, [r7, #0]
 8004dfe:	607b      	str	r3, [r7, #4]
 8004e00:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e02:	9308      	str	r3, [sp, #32]
 8004e04:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004e06:	9307      	str	r3, [sp, #28]
 8004e08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e0a:	9306      	str	r3, [sp, #24]
 8004e0c:	f04f 0210 	mov.w	r2, #16
 8004e10:	f04f 0300 	mov.w	r3, #0
 8004e14:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004e18:	2300      	movs	r3, #0
 8004e1a:	9302      	str	r3, [sp, #8]
 8004e1c:	e9d7 3400 	ldrd	r3, r4, [r7]
 8004e20:	e9cd 3400 	strd	r3, r4, [sp]
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e28:	6939      	ldr	r1, [r7, #16]
 8004e2a:	6978      	ldr	r0, [r7, #20]
 8004e2c:	f7fe fe1f 	bl	8003a6e <_ntoa_long_long>
 8004e30:	64f8      	str	r0, [r7, #76]	; 0x4c
 8004e32:	e018      	b.n	8004e66 <_vsnprintf+0x95e>
        }
        else {
#endif
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 8004e34:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004e38:	1d1a      	adds	r2, r3, #4
 8004e3a:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	461a      	mov	r2, r3
 8004e42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e44:	9305      	str	r3, [sp, #20]
 8004e46:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004e48:	9304      	str	r3, [sp, #16]
 8004e4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e4c:	9303      	str	r3, [sp, #12]
 8004e4e:	2310      	movs	r3, #16
 8004e50:	9302      	str	r3, [sp, #8]
 8004e52:	2300      	movs	r3, #0
 8004e54:	9301      	str	r3, [sp, #4]
 8004e56:	9200      	str	r2, [sp, #0]
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e5c:	6939      	ldr	r1, [r7, #16]
 8004e5e:	6978      	ldr	r0, [r7, #20]
 8004e60:	f7fe fd9f 	bl	80039a2 <_ntoa_long>
 8004e64:	64f8      	str	r0, [r7, #76]	; 0x4c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        }
#endif
        format++;
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	3301      	adds	r3, #1
 8004e6a:	60bb      	str	r3, [r7, #8]
        break;
 8004e6c:	e018      	b.n	8004ea0 <_vsnprintf+0x998>
      }

      case '%' :
        out('%', buffer, idx++, maxlen);
 8004e6e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e70:	1c53      	adds	r3, r2, #1
 8004e72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e74:	697c      	ldr	r4, [r7, #20]
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	6939      	ldr	r1, [r7, #16]
 8004e7a:	2025      	movs	r0, #37	; 0x25
 8004e7c:	47a0      	blx	r4
        format++;
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	3301      	adds	r3, #1
 8004e82:	60bb      	str	r3, [r7, #8]
        break;
 8004e84:	e00c      	b.n	8004ea0 <_vsnprintf+0x998>

      default :
        out(*format, buffer, idx++, maxlen);
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	7818      	ldrb	r0, [r3, #0]
 8004e8a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e8c:	1c53      	adds	r3, r2, #1
 8004e8e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e90:	697c      	ldr	r4, [r7, #20]
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	6939      	ldr	r1, [r7, #16]
 8004e96:	47a0      	blx	r4
        format++;
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	3301      	adds	r3, #1
 8004e9c:	60bb      	str	r3, [r7, #8]
        break;
 8004e9e:	bf00      	nop
  while (*format)
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	781b      	ldrb	r3, [r3, #0]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	f47f ab41 	bne.w	800452c <_vsnprintf+0x24>
    }
  }

  // termination
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 8004eaa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	429a      	cmp	r2, r3
 8004eb0:	d302      	bcc.n	8004eb8 <_vsnprintf+0x9b0>
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	1e5a      	subs	r2, r3, #1
 8004eb6:	e000      	b.n	8004eba <_vsnprintf+0x9b2>
 8004eb8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004eba:	697c      	ldr	r4, [r7, #20]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	6939      	ldr	r1, [r7, #16]
 8004ec0:	2000      	movs	r0, #0
 8004ec2:	47a0      	blx	r4

  // return written chars without terminating \0
  return (int)idx;
 8004ec4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3764      	adds	r7, #100	; 0x64
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004ed0 <printf_>:


///////////////////////////////////////////////////////////////////////////////

int printf_(const char* format, ...)
{
 8004ed0:	b40f      	push	{r0, r1, r2, r3}
 8004ed2:	b580      	push	{r7, lr}
 8004ed4:	b086      	sub	sp, #24
 8004ed6:	af02      	add	r7, sp, #8
  va_list va;
  va_start(va, format);
 8004ed8:	f107 031c 	add.w	r3, r7, #28
 8004edc:	60bb      	str	r3, [r7, #8]
  char buffer[1];
  const int ret = _vsnprintf(_out_char, buffer, (size_t)-1, format, va);
 8004ede:	1d39      	adds	r1, r7, #4
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	9300      	str	r3, [sp, #0]
 8004ee4:	69bb      	ldr	r3, [r7, #24]
 8004ee6:	f04f 32ff 	mov.w	r2, #4294967295
 8004eea:	4806      	ldr	r0, [pc, #24]	; (8004f04 <printf_+0x34>)
 8004eec:	f7ff fb0c 	bl	8004508 <_vsnprintf>
 8004ef0:	60f8      	str	r0, [r7, #12]
  va_end(va);
  return ret;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	3710      	adds	r7, #16
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004efe:	b004      	add	sp, #16
 8004f00:	4770      	bx	lr
 8004f02:	bf00      	nop
 8004f04:	08003675 	.word	0x08003675

08004f08 <sprintf_>:


int sprintf_(char* buffer, const char* format, ...)
{
 8004f08:	b40e      	push	{r1, r2, r3}
 8004f0a:	b580      	push	{r7, lr}
 8004f0c:	b087      	sub	sp, #28
 8004f0e:	af02      	add	r7, sp, #8
 8004f10:	6078      	str	r0, [r7, #4]
  va_list va;
  va_start(va, format);
 8004f12:	f107 0320 	add.w	r3, r7, #32
 8004f16:	60bb      	str	r3, [r7, #8]
  const int ret = _vsnprintf(_out_buffer, buffer, (size_t)-1, format, va);
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	9300      	str	r3, [sp, #0]
 8004f1c:	69fb      	ldr	r3, [r7, #28]
 8004f1e:	f04f 32ff 	mov.w	r2, #4294967295
 8004f22:	6879      	ldr	r1, [r7, #4]
 8004f24:	4805      	ldr	r0, [pc, #20]	; (8004f3c <sprintf_+0x34>)
 8004f26:	f7ff faef 	bl	8004508 <_vsnprintf>
 8004f2a:	60f8      	str	r0, [r7, #12]
  va_end(va);
  return ret;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3714      	adds	r7, #20
 8004f32:	46bd      	mov	sp, r7
 8004f34:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004f38:	b003      	add	sp, #12
 8004f3a:	4770      	bx	lr
 8004f3c:	0800362b 	.word	0x0800362b

08004f40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b082      	sub	sp, #8
 8004f44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004f46:	4b11      	ldr	r3, [pc, #68]	; (8004f8c <HAL_MspInit+0x4c>)
 8004f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f4a:	4a10      	ldr	r2, [pc, #64]	; (8004f8c <HAL_MspInit+0x4c>)
 8004f4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f50:	6413      	str	r3, [r2, #64]	; 0x40
 8004f52:	4b0e      	ldr	r3, [pc, #56]	; (8004f8c <HAL_MspInit+0x4c>)
 8004f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f5a:	607b      	str	r3, [r7, #4]
 8004f5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f5e:	4b0b      	ldr	r3, [pc, #44]	; (8004f8c <HAL_MspInit+0x4c>)
 8004f60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f62:	4a0a      	ldr	r2, [pc, #40]	; (8004f8c <HAL_MspInit+0x4c>)
 8004f64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f68:	6453      	str	r3, [r2, #68]	; 0x44
 8004f6a:	4b08      	ldr	r3, [pc, #32]	; (8004f8c <HAL_MspInit+0x4c>)
 8004f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f72:	603b      	str	r3, [r7, #0]
 8004f74:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004f76:	2200      	movs	r2, #0
 8004f78:	210f      	movs	r1, #15
 8004f7a:	f06f 0001 	mvn.w	r0, #1
 8004f7e:	f000 fca1 	bl	80058c4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004f82:	bf00      	nop
 8004f84:	3708      	adds	r7, #8
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}
 8004f8a:	bf00      	nop
 8004f8c:	40023800 	.word	0x40023800

08004f90 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b08c      	sub	sp, #48	; 0x30
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004f98:	2300      	movs	r3, #0
 8004f9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM14 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority ,0);
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	6879      	ldr	r1, [r7, #4]
 8004fa4:	202d      	movs	r0, #45	; 0x2d
 8004fa6:	f000 fc8d 	bl	80058c4 <HAL_NVIC_SetPriority>

  /* Enable the TIM14 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8004faa:	202d      	movs	r0, #45	; 0x2d
 8004fac:	f000 fca6 	bl	80058fc <HAL_NVIC_EnableIRQ>

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8004fb0:	4b1f      	ldr	r3, [pc, #124]	; (8005030 <HAL_InitTick+0xa0>)
 8004fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fb4:	4a1e      	ldr	r2, [pc, #120]	; (8005030 <HAL_InitTick+0xa0>)
 8004fb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fba:	6413      	str	r3, [r2, #64]	; 0x40
 8004fbc:	4b1c      	ldr	r3, [pc, #112]	; (8005030 <HAL_InitTick+0xa0>)
 8004fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fc4:	60fb      	str	r3, [r7, #12]
 8004fc6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004fc8:	f107 0210 	add.w	r2, r7, #16
 8004fcc:	f107 0314 	add.w	r3, r7, #20
 8004fd0:	4611      	mov	r1, r2
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f002 fa00 	bl	80073d8 <HAL_RCC_GetClockConfig>

  /* Compute TIM14 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8004fd8:	f002 f9d6 	bl	8007388 <HAL_RCC_GetPCLK1Freq>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	005b      	lsls	r3, r3, #1
 8004fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004fe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fe4:	4a13      	ldr	r2, [pc, #76]	; (8005034 <HAL_InitTick+0xa4>)
 8004fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8004fea:	0c9b      	lsrs	r3, r3, #18
 8004fec:	3b01      	subs	r3, #1
 8004fee:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8004ff0:	4b11      	ldr	r3, [pc, #68]	; (8005038 <HAL_InitTick+0xa8>)
 8004ff2:	4a12      	ldr	r2, [pc, #72]	; (800503c <HAL_InitTick+0xac>)
 8004ff4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8004ff6:	4b10      	ldr	r3, [pc, #64]	; (8005038 <HAL_InitTick+0xa8>)
 8004ff8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004ffc:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8004ffe:	4a0e      	ldr	r2, [pc, #56]	; (8005038 <HAL_InitTick+0xa8>)
 8005000:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005002:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 8005004:	4b0c      	ldr	r3, [pc, #48]	; (8005038 <HAL_InitTick+0xa8>)
 8005006:	2200      	movs	r2, #0
 8005008:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800500a:	4b0b      	ldr	r3, [pc, #44]	; (8005038 <HAL_InitTick+0xa8>)
 800500c:	2200      	movs	r2, #0
 800500e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim14) == HAL_OK)
 8005010:	4809      	ldr	r0, [pc, #36]	; (8005038 <HAL_InitTick+0xa8>)
 8005012:	f002 fe03 	bl	8007c1c <HAL_TIM_Base_Init>
 8005016:	4603      	mov	r3, r0
 8005018:	2b00      	cmp	r3, #0
 800501a:	d104      	bne.n	8005026 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim14);
 800501c:	4806      	ldr	r0, [pc, #24]	; (8005038 <HAL_InitTick+0xa8>)
 800501e:	f002 fe55 	bl	8007ccc <HAL_TIM_Base_Start_IT>
 8005022:	4603      	mov	r3, r0
 8005024:	e000      	b.n	8005028 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
}
 8005028:	4618      	mov	r0, r3
 800502a:	3730      	adds	r7, #48	; 0x30
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}
 8005030:	40023800 	.word	0x40023800
 8005034:	431bde83 	.word	0x431bde83
 8005038:	200005b8 	.word	0x200005b8
 800503c:	40002000 	.word	0x40002000

08005040 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005040:	b480      	push	{r7}
 8005042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005044:	e7fe      	b.n	8005044 <NMI_Handler+0x4>

08005046 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005046:	b480      	push	{r7}
 8005048:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800504a:	e7fe      	b.n	800504a <HardFault_Handler+0x4>

0800504c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800504c:	b480      	push	{r7}
 800504e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005050:	e7fe      	b.n	8005050 <MemManage_Handler+0x4>

08005052 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005052:	b480      	push	{r7}
 8005054:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005056:	e7fe      	b.n	8005056 <BusFault_Handler+0x4>

08005058 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005058:	b480      	push	{r7}
 800505a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800505c:	e7fe      	b.n	800505c <UsageFault_Handler+0x4>

0800505e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800505e:	b480      	push	{r7}
 8005060:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005062:	bf00      	nop
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr

0800506c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(END_STOP_NEEDLE_1_Pin);
 8005070:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005074:	f000 fec2 	bl	8005dfc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(END_STOP_SYRINGE_1_Pin);
 8005078:	f44f 7000 	mov.w	r0, #512	; 0x200
 800507c:	f000 febe 	bl	8005dfc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005080:	bf00      	nop
 8005082:	bd80      	pop	{r7, pc}

08005084 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005088:	4802      	ldr	r0, [pc, #8]	; (8005094 <USART3_IRQHandler+0x10>)
 800508a:	f004 f867 	bl	800915c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800508e:	bf00      	nop
 8005090:	bd80      	pop	{r7, pc}
 8005092:	bf00      	nop
 8005094:	20000734 	.word	0x20000734

08005098 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(END_STOP_SYRINGE_2_Pin);
 800509c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80050a0:	f000 feac 	bl	8005dfc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(END_STOP_NEEDLE_2_Pin);
 80050a4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80050a8:	f000 fea8 	bl	8005dfc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80050ac:	bf00      	nop
 80050ae:	bd80      	pop	{r7, pc}

080050b0 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80050b4:	4802      	ldr	r0, [pc, #8]	; (80050c0 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 80050b6:	f002 fee2 	bl	8007e7e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 80050ba:	bf00      	nop
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	200005b8 	.word	0x200005b8

080050c4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80050c4:	b480      	push	{r7}
 80050c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80050c8:	4b06      	ldr	r3, [pc, #24]	; (80050e4 <SystemInit+0x20>)
 80050ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050ce:	4a05      	ldr	r2, [pc, #20]	; (80050e4 <SystemInit+0x20>)
 80050d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80050d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80050d8:	bf00      	nop
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop
 80050e4:	e000ed00 	.word	0xe000ed00

080050e8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b08e      	sub	sp, #56	; 0x38
 80050ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80050ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80050f2:	2200      	movs	r2, #0
 80050f4:	601a      	str	r2, [r3, #0]
 80050f6:	605a      	str	r2, [r3, #4]
 80050f8:	609a      	str	r2, [r3, #8]
 80050fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80050fc:	f107 031c 	add.w	r3, r7, #28
 8005100:	2200      	movs	r2, #0
 8005102:	601a      	str	r2, [r3, #0]
 8005104:	605a      	str	r2, [r3, #4]
 8005106:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005108:	463b      	mov	r3, r7
 800510a:	2200      	movs	r2, #0
 800510c:	601a      	str	r2, [r3, #0]
 800510e:	605a      	str	r2, [r3, #4]
 8005110:	609a      	str	r2, [r3, #8]
 8005112:	60da      	str	r2, [r3, #12]
 8005114:	611a      	str	r2, [r3, #16]
 8005116:	615a      	str	r2, [r3, #20]
 8005118:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800511a:	4b2e      	ldr	r3, [pc, #184]	; (80051d4 <MX_TIM2_Init+0xec>)
 800511c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005120:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8005122:	4b2c      	ldr	r3, [pc, #176]	; (80051d4 <MX_TIM2_Init+0xec>)
 8005124:	2247      	movs	r2, #71	; 0x47
 8005126:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005128:	4b2a      	ldr	r3, [pc, #168]	; (80051d4 <MX_TIM2_Init+0xec>)
 800512a:	2200      	movs	r2, #0
 800512c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800512e:	4b29      	ldr	r3, [pc, #164]	; (80051d4 <MX_TIM2_Init+0xec>)
 8005130:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005134:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005136:	4b27      	ldr	r3, [pc, #156]	; (80051d4 <MX_TIM2_Init+0xec>)
 8005138:	2200      	movs	r2, #0
 800513a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800513c:	4b25      	ldr	r3, [pc, #148]	; (80051d4 <MX_TIM2_Init+0xec>)
 800513e:	2200      	movs	r2, #0
 8005140:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005142:	4824      	ldr	r0, [pc, #144]	; (80051d4 <MX_TIM2_Init+0xec>)
 8005144:	f002 fd6a 	bl	8007c1c <HAL_TIM_Base_Init>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	d001      	beq.n	8005152 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800514e:	f7fe fa67 	bl	8003620 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005152:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005156:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005158:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800515c:	4619      	mov	r1, r3
 800515e:	481d      	ldr	r0, [pc, #116]	; (80051d4 <MX_TIM2_Init+0xec>)
 8005160:	f003 f8c0 	bl	80082e4 <HAL_TIM_ConfigClockSource>
 8005164:	4603      	mov	r3, r0
 8005166:	2b00      	cmp	r3, #0
 8005168:	d001      	beq.n	800516e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800516a:	f7fe fa59 	bl	8003620 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800516e:	4819      	ldr	r0, [pc, #100]	; (80051d4 <MX_TIM2_Init+0xec>)
 8005170:	f002 fe24 	bl	8007dbc <HAL_TIM_PWM_Init>
 8005174:	4603      	mov	r3, r0
 8005176:	2b00      	cmp	r3, #0
 8005178:	d001      	beq.n	800517e <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800517a:	f7fe fa51 	bl	8003620 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800517e:	2320      	movs	r3, #32
 8005180:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005182:	2300      	movs	r3, #0
 8005184:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005186:	f107 031c 	add.w	r3, r7, #28
 800518a:	4619      	mov	r1, r3
 800518c:	4811      	ldr	r0, [pc, #68]	; (80051d4 <MX_TIM2_Init+0xec>)
 800518e:	f003 fe09 	bl	8008da4 <HAL_TIMEx_MasterConfigSynchronization>
 8005192:	4603      	mov	r3, r0
 8005194:	2b00      	cmp	r3, #0
 8005196:	d001      	beq.n	800519c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8005198:	f7fe fa42 	bl	8003620 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800519c:	2360      	movs	r3, #96	; 0x60
 800519e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 499;
 80051a0:	f240 13f3 	movw	r3, #499	; 0x1f3
 80051a4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80051a6:	2300      	movs	r3, #0
 80051a8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80051aa:	2300      	movs	r3, #0
 80051ac:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80051ae:	463b      	mov	r3, r7
 80051b0:	2200      	movs	r2, #0
 80051b2:	4619      	mov	r1, r3
 80051b4:	4807      	ldr	r0, [pc, #28]	; (80051d4 <MX_TIM2_Init+0xec>)
 80051b6:	f002 ff81 	bl	80080bc <HAL_TIM_PWM_ConfigChannel>
 80051ba:	4603      	mov	r3, r0
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d001      	beq.n	80051c4 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 80051c0:	f7fe fa2e 	bl	8003620 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80051c4:	4803      	ldr	r0, [pc, #12]	; (80051d4 <MX_TIM2_Init+0xec>)
 80051c6:	f000 f979 	bl	80054bc <HAL_TIM_MspPostInit>

}
 80051ca:	bf00      	nop
 80051cc:	3738      	adds	r7, #56	; 0x38
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}
 80051d2:	bf00      	nop
 80051d4:	20000604 	.word	0x20000604

080051d8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b088      	sub	sp, #32
 80051dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80051de:	f107 030c 	add.w	r3, r7, #12
 80051e2:	2200      	movs	r2, #0
 80051e4:	601a      	str	r2, [r3, #0]
 80051e6:	605a      	str	r2, [r3, #4]
 80051e8:	609a      	str	r2, [r3, #8]
 80051ea:	60da      	str	r2, [r3, #12]
 80051ec:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80051ee:	463b      	mov	r3, r7
 80051f0:	2200      	movs	r2, #0
 80051f2:	601a      	str	r2, [r3, #0]
 80051f4:	605a      	str	r2, [r3, #4]
 80051f6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80051f8:	4b1d      	ldr	r3, [pc, #116]	; (8005270 <MX_TIM3_Init+0x98>)
 80051fa:	4a1e      	ldr	r2, [pc, #120]	; (8005274 <MX_TIM3_Init+0x9c>)
 80051fc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80051fe:	4b1c      	ldr	r3, [pc, #112]	; (8005270 <MX_TIM3_Init+0x98>)
 8005200:	2200      	movs	r2, #0
 8005202:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005204:	4b1a      	ldr	r3, [pc, #104]	; (8005270 <MX_TIM3_Init+0x98>)
 8005206:	2200      	movs	r2, #0
 8005208:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0;
 800520a:	4b19      	ldr	r3, [pc, #100]	; (8005270 <MX_TIM3_Init+0x98>)
 800520c:	2200      	movs	r2, #0
 800520e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005210:	4b17      	ldr	r3, [pc, #92]	; (8005270 <MX_TIM3_Init+0x98>)
 8005212:	2200      	movs	r2, #0
 8005214:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005216:	4b16      	ldr	r3, [pc, #88]	; (8005270 <MX_TIM3_Init+0x98>)
 8005218:	2200      	movs	r2, #0
 800521a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800521c:	4814      	ldr	r0, [pc, #80]	; (8005270 <MX_TIM3_Init+0x98>)
 800521e:	f002 fcfd 	bl	8007c1c <HAL_TIM_Base_Init>
 8005222:	4603      	mov	r3, r0
 8005224:	2b00      	cmp	r3, #0
 8005226:	d001      	beq.n	800522c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8005228:	f7fe f9fa 	bl	8003620 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 800522c:	2307      	movs	r3, #7
 800522e:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8005230:	2310      	movs	r3, #16
 8005232:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8005234:	f107 030c 	add.w	r3, r7, #12
 8005238:	4619      	mov	r1, r3
 800523a:	480d      	ldr	r0, [pc, #52]	; (8005270 <MX_TIM3_Init+0x98>)
 800523c:	f003 f91c 	bl	8008478 <HAL_TIM_SlaveConfigSynchro>
 8005240:	4603      	mov	r3, r0
 8005242:	2b00      	cmp	r3, #0
 8005244:	d001      	beq.n	800524a <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8005246:	f7fe f9eb 	bl	8003620 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800524a:	2300      	movs	r3, #0
 800524c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800524e:	2300      	movs	r3, #0
 8005250:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005252:	463b      	mov	r3, r7
 8005254:	4619      	mov	r1, r3
 8005256:	4806      	ldr	r0, [pc, #24]	; (8005270 <MX_TIM3_Init+0x98>)
 8005258:	f003 fda4 	bl	8008da4 <HAL_TIMEx_MasterConfigSynchronization>
 800525c:	4603      	mov	r3, r0
 800525e:	2b00      	cmp	r3, #0
 8005260:	d001      	beq.n	8005266 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8005262:	f7fe f9dd 	bl	8003620 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8005266:	bf00      	nop
 8005268:	3720      	adds	r7, #32
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
 800526e:	bf00      	nop
 8005270:	20000650 	.word	0x20000650
 8005274:	40000400 	.word	0x40000400

08005278 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b08e      	sub	sp, #56	; 0x38
 800527c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800527e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005282:	2200      	movs	r2, #0
 8005284:	601a      	str	r2, [r3, #0]
 8005286:	605a      	str	r2, [r3, #4]
 8005288:	609a      	str	r2, [r3, #8]
 800528a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800528c:	f107 031c 	add.w	r3, r7, #28
 8005290:	2200      	movs	r2, #0
 8005292:	601a      	str	r2, [r3, #0]
 8005294:	605a      	str	r2, [r3, #4]
 8005296:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005298:	463b      	mov	r3, r7
 800529a:	2200      	movs	r2, #0
 800529c:	601a      	str	r2, [r3, #0]
 800529e:	605a      	str	r2, [r3, #4]
 80052a0:	609a      	str	r2, [r3, #8]
 80052a2:	60da      	str	r2, [r3, #12]
 80052a4:	611a      	str	r2, [r3, #16]
 80052a6:	615a      	str	r2, [r3, #20]
 80052a8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80052aa:	4b2d      	ldr	r3, [pc, #180]	; (8005360 <MX_TIM4_Init+0xe8>)
 80052ac:	4a2d      	ldr	r2, [pc, #180]	; (8005364 <MX_TIM4_Init+0xec>)
 80052ae:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 80052b0:	4b2b      	ldr	r3, [pc, #172]	; (8005360 <MX_TIM4_Init+0xe8>)
 80052b2:	2247      	movs	r2, #71	; 0x47
 80052b4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80052b6:	4b2a      	ldr	r3, [pc, #168]	; (8005360 <MX_TIM4_Init+0xe8>)
 80052b8:	2200      	movs	r2, #0
 80052ba:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 80052bc:	4b28      	ldr	r3, [pc, #160]	; (8005360 <MX_TIM4_Init+0xe8>)
 80052be:	f240 32e7 	movw	r2, #999	; 0x3e7
 80052c2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80052c4:	4b26      	ldr	r3, [pc, #152]	; (8005360 <MX_TIM4_Init+0xe8>)
 80052c6:	2200      	movs	r2, #0
 80052c8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80052ca:	4b25      	ldr	r3, [pc, #148]	; (8005360 <MX_TIM4_Init+0xe8>)
 80052cc:	2200      	movs	r2, #0
 80052ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80052d0:	4823      	ldr	r0, [pc, #140]	; (8005360 <MX_TIM4_Init+0xe8>)
 80052d2:	f002 fca3 	bl	8007c1c <HAL_TIM_Base_Init>
 80052d6:	4603      	mov	r3, r0
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d001      	beq.n	80052e0 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 80052dc:	f7fe f9a0 	bl	8003620 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80052e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80052e4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80052e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80052ea:	4619      	mov	r1, r3
 80052ec:	481c      	ldr	r0, [pc, #112]	; (8005360 <MX_TIM4_Init+0xe8>)
 80052ee:	f002 fff9 	bl	80082e4 <HAL_TIM_ConfigClockSource>
 80052f2:	4603      	mov	r3, r0
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d001      	beq.n	80052fc <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 80052f8:	f7fe f992 	bl	8003620 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80052fc:	4818      	ldr	r0, [pc, #96]	; (8005360 <MX_TIM4_Init+0xe8>)
 80052fe:	f002 fd5d 	bl	8007dbc <HAL_TIM_PWM_Init>
 8005302:	4603      	mov	r3, r0
 8005304:	2b00      	cmp	r3, #0
 8005306:	d001      	beq.n	800530c <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8005308:	f7fe f98a 	bl	8003620 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800530c:	2320      	movs	r3, #32
 800530e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005310:	2300      	movs	r3, #0
 8005312:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005314:	f107 031c 	add.w	r3, r7, #28
 8005318:	4619      	mov	r1, r3
 800531a:	4811      	ldr	r0, [pc, #68]	; (8005360 <MX_TIM4_Init+0xe8>)
 800531c:	f003 fd42 	bl	8008da4 <HAL_TIMEx_MasterConfigSynchronization>
 8005320:	4603      	mov	r3, r0
 8005322:	2b00      	cmp	r3, #0
 8005324:	d001      	beq.n	800532a <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8005326:	f7fe f97b 	bl	8003620 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800532a:	2360      	movs	r3, #96	; 0x60
 800532c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 499;
 800532e:	f240 13f3 	movw	r3, #499	; 0x1f3
 8005332:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005334:	2300      	movs	r3, #0
 8005336:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005338:	2300      	movs	r3, #0
 800533a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800533c:	463b      	mov	r3, r7
 800533e:	2200      	movs	r2, #0
 8005340:	4619      	mov	r1, r3
 8005342:	4807      	ldr	r0, [pc, #28]	; (8005360 <MX_TIM4_Init+0xe8>)
 8005344:	f002 feba 	bl	80080bc <HAL_TIM_PWM_ConfigChannel>
 8005348:	4603      	mov	r3, r0
 800534a:	2b00      	cmp	r3, #0
 800534c:	d001      	beq.n	8005352 <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 800534e:	f7fe f967 	bl	8003620 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8005352:	4803      	ldr	r0, [pc, #12]	; (8005360 <MX_TIM4_Init+0xe8>)
 8005354:	f000 f8b2 	bl	80054bc <HAL_TIM_MspPostInit>

}
 8005358:	bf00      	nop
 800535a:	3738      	adds	r7, #56	; 0x38
 800535c:	46bd      	mov	sp, r7
 800535e:	bd80      	pop	{r7, pc}
 8005360:	2000069c 	.word	0x2000069c
 8005364:	40000800 	.word	0x40000800

08005368 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b088      	sub	sp, #32
 800536c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800536e:	f107 030c 	add.w	r3, r7, #12
 8005372:	2200      	movs	r2, #0
 8005374:	601a      	str	r2, [r3, #0]
 8005376:	605a      	str	r2, [r3, #4]
 8005378:	609a      	str	r2, [r3, #8]
 800537a:	60da      	str	r2, [r3, #12]
 800537c:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800537e:	463b      	mov	r3, r7
 8005380:	2200      	movs	r2, #0
 8005382:	601a      	str	r2, [r3, #0]
 8005384:	605a      	str	r2, [r3, #4]
 8005386:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8005388:	4b1d      	ldr	r3, [pc, #116]	; (8005400 <MX_TIM5_Init+0x98>)
 800538a:	4a1e      	ldr	r2, [pc, #120]	; (8005404 <MX_TIM5_Init+0x9c>)
 800538c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800538e:	4b1c      	ldr	r3, [pc, #112]	; (8005400 <MX_TIM5_Init+0x98>)
 8005390:	2200      	movs	r2, #0
 8005392:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005394:	4b1a      	ldr	r3, [pc, #104]	; (8005400 <MX_TIM5_Init+0x98>)
 8005396:	2200      	movs	r2, #0
 8005398:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0;
 800539a:	4b19      	ldr	r3, [pc, #100]	; (8005400 <MX_TIM5_Init+0x98>)
 800539c:	2200      	movs	r2, #0
 800539e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80053a0:	4b17      	ldr	r3, [pc, #92]	; (8005400 <MX_TIM5_Init+0x98>)
 80053a2:	2200      	movs	r2, #0
 80053a4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80053a6:	4b16      	ldr	r3, [pc, #88]	; (8005400 <MX_TIM5_Init+0x98>)
 80053a8:	2200      	movs	r2, #0
 80053aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80053ac:	4814      	ldr	r0, [pc, #80]	; (8005400 <MX_TIM5_Init+0x98>)
 80053ae:	f002 fc35 	bl	8007c1c <HAL_TIM_Base_Init>
 80053b2:	4603      	mov	r3, r0
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d001      	beq.n	80053bc <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80053b8:	f7fe f932 	bl	8003620 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 80053bc:	2307      	movs	r3, #7
 80053be:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 80053c0:	2320      	movs	r3, #32
 80053c2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 80053c4:	f107 030c 	add.w	r3, r7, #12
 80053c8:	4619      	mov	r1, r3
 80053ca:	480d      	ldr	r0, [pc, #52]	; (8005400 <MX_TIM5_Init+0x98>)
 80053cc:	f003 f854 	bl	8008478 <HAL_TIM_SlaveConfigSynchro>
 80053d0:	4603      	mov	r3, r0
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d001      	beq.n	80053da <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 80053d6:	f7fe f923 	bl	8003620 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80053da:	2300      	movs	r3, #0
 80053dc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80053de:	2300      	movs	r3, #0
 80053e0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80053e2:	463b      	mov	r3, r7
 80053e4:	4619      	mov	r1, r3
 80053e6:	4806      	ldr	r0, [pc, #24]	; (8005400 <MX_TIM5_Init+0x98>)
 80053e8:	f003 fcdc 	bl	8008da4 <HAL_TIMEx_MasterConfigSynchronization>
 80053ec:	4603      	mov	r3, r0
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d001      	beq.n	80053f6 <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 80053f2:	f7fe f915 	bl	8003620 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80053f6:	bf00      	nop
 80053f8:	3720      	adds	r7, #32
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}
 80053fe:	bf00      	nop
 8005400:	200006e8 	.word	0x200006e8
 8005404:	40000c00 	.word	0x40000c00

08005408 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005408:	b480      	push	{r7}
 800540a:	b087      	sub	sp, #28
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005418:	d10c      	bne.n	8005434 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800541a:	4b24      	ldr	r3, [pc, #144]	; (80054ac <HAL_TIM_Base_MspInit+0xa4>)
 800541c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800541e:	4a23      	ldr	r2, [pc, #140]	; (80054ac <HAL_TIM_Base_MspInit+0xa4>)
 8005420:	f043 0301 	orr.w	r3, r3, #1
 8005424:	6413      	str	r3, [r2, #64]	; 0x40
 8005426:	4b21      	ldr	r3, [pc, #132]	; (80054ac <HAL_TIM_Base_MspInit+0xa4>)
 8005428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800542a:	f003 0301 	and.w	r3, r3, #1
 800542e:	617b      	str	r3, [r7, #20]
 8005430:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8005432:	e034      	b.n	800549e <HAL_TIM_Base_MspInit+0x96>
  else if(tim_baseHandle->Instance==TIM3)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a1d      	ldr	r2, [pc, #116]	; (80054b0 <HAL_TIM_Base_MspInit+0xa8>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d10c      	bne.n	8005458 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800543e:	4b1b      	ldr	r3, [pc, #108]	; (80054ac <HAL_TIM_Base_MspInit+0xa4>)
 8005440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005442:	4a1a      	ldr	r2, [pc, #104]	; (80054ac <HAL_TIM_Base_MspInit+0xa4>)
 8005444:	f043 0302 	orr.w	r3, r3, #2
 8005448:	6413      	str	r3, [r2, #64]	; 0x40
 800544a:	4b18      	ldr	r3, [pc, #96]	; (80054ac <HAL_TIM_Base_MspInit+0xa4>)
 800544c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800544e:	f003 0302 	and.w	r3, r3, #2
 8005452:	613b      	str	r3, [r7, #16]
 8005454:	693b      	ldr	r3, [r7, #16]
}
 8005456:	e022      	b.n	800549e <HAL_TIM_Base_MspInit+0x96>
  else if(tim_baseHandle->Instance==TIM4)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4a15      	ldr	r2, [pc, #84]	; (80054b4 <HAL_TIM_Base_MspInit+0xac>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d10c      	bne.n	800547c <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005462:	4b12      	ldr	r3, [pc, #72]	; (80054ac <HAL_TIM_Base_MspInit+0xa4>)
 8005464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005466:	4a11      	ldr	r2, [pc, #68]	; (80054ac <HAL_TIM_Base_MspInit+0xa4>)
 8005468:	f043 0304 	orr.w	r3, r3, #4
 800546c:	6413      	str	r3, [r2, #64]	; 0x40
 800546e:	4b0f      	ldr	r3, [pc, #60]	; (80054ac <HAL_TIM_Base_MspInit+0xa4>)
 8005470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005472:	f003 0304 	and.w	r3, r3, #4
 8005476:	60fb      	str	r3, [r7, #12]
 8005478:	68fb      	ldr	r3, [r7, #12]
}
 800547a:	e010      	b.n	800549e <HAL_TIM_Base_MspInit+0x96>
  else if(tim_baseHandle->Instance==TIM5)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a0d      	ldr	r2, [pc, #52]	; (80054b8 <HAL_TIM_Base_MspInit+0xb0>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d10b      	bne.n	800549e <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005486:	4b09      	ldr	r3, [pc, #36]	; (80054ac <HAL_TIM_Base_MspInit+0xa4>)
 8005488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800548a:	4a08      	ldr	r2, [pc, #32]	; (80054ac <HAL_TIM_Base_MspInit+0xa4>)
 800548c:	f043 0308 	orr.w	r3, r3, #8
 8005490:	6413      	str	r3, [r2, #64]	; 0x40
 8005492:	4b06      	ldr	r3, [pc, #24]	; (80054ac <HAL_TIM_Base_MspInit+0xa4>)
 8005494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005496:	f003 0308 	and.w	r3, r3, #8
 800549a:	60bb      	str	r3, [r7, #8]
 800549c:	68bb      	ldr	r3, [r7, #8]
}
 800549e:	bf00      	nop
 80054a0:	371c      	adds	r7, #28
 80054a2:	46bd      	mov	sp, r7
 80054a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a8:	4770      	bx	lr
 80054aa:	bf00      	nop
 80054ac:	40023800 	.word	0x40023800
 80054b0:	40000400 	.word	0x40000400
 80054b4:	40000800 	.word	0x40000800
 80054b8:	40000c00 	.word	0x40000c00

080054bc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b08a      	sub	sp, #40	; 0x28
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054c4:	f107 0314 	add.w	r3, r7, #20
 80054c8:	2200      	movs	r2, #0
 80054ca:	601a      	str	r2, [r3, #0]
 80054cc:	605a      	str	r2, [r3, #4]
 80054ce:	609a      	str	r2, [r3, #8]
 80054d0:	60da      	str	r2, [r3, #12]
 80054d2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054dc:	d11d      	bne.n	800551a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80054de:	4b22      	ldr	r3, [pc, #136]	; (8005568 <HAL_TIM_MspPostInit+0xac>)
 80054e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054e2:	4a21      	ldr	r2, [pc, #132]	; (8005568 <HAL_TIM_MspPostInit+0xac>)
 80054e4:	f043 0301 	orr.w	r3, r3, #1
 80054e8:	6313      	str	r3, [r2, #48]	; 0x30
 80054ea:	4b1f      	ldr	r3, [pc, #124]	; (8005568 <HAL_TIM_MspPostInit+0xac>)
 80054ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054ee:	f003 0301 	and.w	r3, r3, #1
 80054f2:	613b      	str	r3, [r7, #16]
 80054f4:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = STEP_SYRINGE_Pin;
 80054f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80054fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054fc:	2302      	movs	r3, #2
 80054fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005500:	2300      	movs	r3, #0
 8005502:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005504:	2300      	movs	r3, #0
 8005506:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005508:	2301      	movs	r3, #1
 800550a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(STEP_SYRINGE_GPIO_Port, &GPIO_InitStruct);
 800550c:	f107 0314 	add.w	r3, r7, #20
 8005510:	4619      	mov	r1, r3
 8005512:	4816      	ldr	r0, [pc, #88]	; (800556c <HAL_TIM_MspPostInit+0xb0>)
 8005514:	f000 fa92 	bl	8005a3c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8005518:	e021      	b.n	800555e <HAL_TIM_MspPostInit+0xa2>
  else if(timHandle->Instance==TIM4)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4a14      	ldr	r2, [pc, #80]	; (8005570 <HAL_TIM_MspPostInit+0xb4>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d11c      	bne.n	800555e <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005524:	4b10      	ldr	r3, [pc, #64]	; (8005568 <HAL_TIM_MspPostInit+0xac>)
 8005526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005528:	4a0f      	ldr	r2, [pc, #60]	; (8005568 <HAL_TIM_MspPostInit+0xac>)
 800552a:	f043 0308 	orr.w	r3, r3, #8
 800552e:	6313      	str	r3, [r2, #48]	; 0x30
 8005530:	4b0d      	ldr	r3, [pc, #52]	; (8005568 <HAL_TIM_MspPostInit+0xac>)
 8005532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005534:	f003 0308 	and.w	r3, r3, #8
 8005538:	60fb      	str	r3, [r7, #12]
 800553a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STEP_NEEDLE_Pin;
 800553c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005540:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005542:	2302      	movs	r3, #2
 8005544:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005546:	2300      	movs	r3, #0
 8005548:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800554a:	2300      	movs	r3, #0
 800554c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800554e:	2302      	movs	r3, #2
 8005550:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(STEP_NEEDLE_GPIO_Port, &GPIO_InitStruct);
 8005552:	f107 0314 	add.w	r3, r7, #20
 8005556:	4619      	mov	r1, r3
 8005558:	4806      	ldr	r0, [pc, #24]	; (8005574 <HAL_TIM_MspPostInit+0xb8>)
 800555a:	f000 fa6f 	bl	8005a3c <HAL_GPIO_Init>
}
 800555e:	bf00      	nop
 8005560:	3728      	adds	r7, #40	; 0x28
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	40023800 	.word	0x40023800
 800556c:	40020000 	.word	0x40020000
 8005570:	40000800 	.word	0x40000800
 8005574:	40020c00 	.word	0x40020c00

08005578 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800557c:	4b14      	ldr	r3, [pc, #80]	; (80055d0 <MX_USART3_UART_Init+0x58>)
 800557e:	4a15      	ldr	r2, [pc, #84]	; (80055d4 <MX_USART3_UART_Init+0x5c>)
 8005580:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8005582:	4b13      	ldr	r3, [pc, #76]	; (80055d0 <MX_USART3_UART_Init+0x58>)
 8005584:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005588:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800558a:	4b11      	ldr	r3, [pc, #68]	; (80055d0 <MX_USART3_UART_Init+0x58>)
 800558c:	2200      	movs	r2, #0
 800558e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005590:	4b0f      	ldr	r3, [pc, #60]	; (80055d0 <MX_USART3_UART_Init+0x58>)
 8005592:	2200      	movs	r2, #0
 8005594:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8005596:	4b0e      	ldr	r3, [pc, #56]	; (80055d0 <MX_USART3_UART_Init+0x58>)
 8005598:	2200      	movs	r2, #0
 800559a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800559c:	4b0c      	ldr	r3, [pc, #48]	; (80055d0 <MX_USART3_UART_Init+0x58>)
 800559e:	220c      	movs	r2, #12
 80055a0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80055a2:	4b0b      	ldr	r3, [pc, #44]	; (80055d0 <MX_USART3_UART_Init+0x58>)
 80055a4:	2200      	movs	r2, #0
 80055a6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80055a8:	4b09      	ldr	r3, [pc, #36]	; (80055d0 <MX_USART3_UART_Init+0x58>)
 80055aa:	2200      	movs	r2, #0
 80055ac:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80055ae:	4b08      	ldr	r3, [pc, #32]	; (80055d0 <MX_USART3_UART_Init+0x58>)
 80055b0:	2200      	movs	r2, #0
 80055b2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80055b4:	4b06      	ldr	r3, [pc, #24]	; (80055d0 <MX_USART3_UART_Init+0x58>)
 80055b6:	2200      	movs	r2, #0
 80055b8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80055ba:	4805      	ldr	r0, [pc, #20]	; (80055d0 <MX_USART3_UART_Init+0x58>)
 80055bc:	f003 fc9e 	bl	8008efc <HAL_UART_Init>
 80055c0:	4603      	mov	r3, r0
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d001      	beq.n	80055ca <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80055c6:	f7fe f82b 	bl	8003620 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80055ca:	bf00      	nop
 80055cc:	bd80      	pop	{r7, pc}
 80055ce:	bf00      	nop
 80055d0:	20000734 	.word	0x20000734
 80055d4:	40004800 	.word	0x40004800

080055d8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b0aa      	sub	sp, #168	; 0xa8
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055e0:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80055e4:	2200      	movs	r2, #0
 80055e6:	601a      	str	r2, [r3, #0]
 80055e8:	605a      	str	r2, [r3, #4]
 80055ea:	609a      	str	r2, [r3, #8]
 80055ec:	60da      	str	r2, [r3, #12]
 80055ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80055f0:	f107 0310 	add.w	r3, r7, #16
 80055f4:	2284      	movs	r2, #132	; 0x84
 80055f6:	2100      	movs	r1, #0
 80055f8:	4618      	mov	r0, r3
 80055fa:	f009 f965 	bl	800e8c8 <memset>
  if(uartHandle->Instance==USART3)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a26      	ldr	r2, [pc, #152]	; (800569c <HAL_UART_MspInit+0xc4>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d144      	bne.n	8005692 <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005608:	f44f 7380 	mov.w	r3, #256	; 0x100
 800560c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800560e:	2300      	movs	r3, #0
 8005610:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005612:	f107 0310 	add.w	r3, r7, #16
 8005616:	4618      	mov	r0, r3
 8005618:	f001 ff10 	bl	800743c <HAL_RCCEx_PeriphCLKConfig>
 800561c:	4603      	mov	r3, r0
 800561e:	2b00      	cmp	r3, #0
 8005620:	d001      	beq.n	8005626 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8005622:	f7fd fffd 	bl	8003620 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8005626:	4b1e      	ldr	r3, [pc, #120]	; (80056a0 <HAL_UART_MspInit+0xc8>)
 8005628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800562a:	4a1d      	ldr	r2, [pc, #116]	; (80056a0 <HAL_UART_MspInit+0xc8>)
 800562c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005630:	6413      	str	r3, [r2, #64]	; 0x40
 8005632:	4b1b      	ldr	r3, [pc, #108]	; (80056a0 <HAL_UART_MspInit+0xc8>)
 8005634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005636:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800563a:	60fb      	str	r3, [r7, #12]
 800563c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800563e:	4b18      	ldr	r3, [pc, #96]	; (80056a0 <HAL_UART_MspInit+0xc8>)
 8005640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005642:	4a17      	ldr	r2, [pc, #92]	; (80056a0 <HAL_UART_MspInit+0xc8>)
 8005644:	f043 0308 	orr.w	r3, r3, #8
 8005648:	6313      	str	r3, [r2, #48]	; 0x30
 800564a:	4b15      	ldr	r3, [pc, #84]	; (80056a0 <HAL_UART_MspInit+0xc8>)
 800564c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800564e:	f003 0308 	and.w	r3, r3, #8
 8005652:	60bb      	str	r3, [r7, #8]
 8005654:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8005656:	f44f 7340 	mov.w	r3, #768	; 0x300
 800565a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800565e:	2302      	movs	r3, #2
 8005660:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005664:	2300      	movs	r3, #0
 8005666:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800566a:	2303      	movs	r3, #3
 800566c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005670:	2307      	movs	r3, #7
 8005672:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005676:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800567a:	4619      	mov	r1, r3
 800567c:	4809      	ldr	r0, [pc, #36]	; (80056a4 <HAL_UART_MspInit+0xcc>)
 800567e:	f000 f9dd 	bl	8005a3c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8005682:	2200      	movs	r2, #0
 8005684:	2105      	movs	r1, #5
 8005686:	2027      	movs	r0, #39	; 0x27
 8005688:	f000 f91c 	bl	80058c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800568c:	2027      	movs	r0, #39	; 0x27
 800568e:	f000 f935 	bl	80058fc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8005692:	bf00      	nop
 8005694:	37a8      	adds	r7, #168	; 0xa8
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}
 800569a:	bf00      	nop
 800569c:	40004800 	.word	0x40004800
 80056a0:	40023800 	.word	0x40023800
 80056a4:	40020c00 	.word	0x40020c00

080056a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80056a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80056e0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80056ac:	480d      	ldr	r0, [pc, #52]	; (80056e4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80056ae:	490e      	ldr	r1, [pc, #56]	; (80056e8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80056b0:	4a0e      	ldr	r2, [pc, #56]	; (80056ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80056b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80056b4:	e002      	b.n	80056bc <LoopCopyDataInit>

080056b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80056b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80056b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80056ba:	3304      	adds	r3, #4

080056bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80056bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80056be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80056c0:	d3f9      	bcc.n	80056b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80056c2:	4a0b      	ldr	r2, [pc, #44]	; (80056f0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80056c4:	4c0b      	ldr	r4, [pc, #44]	; (80056f4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80056c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80056c8:	e001      	b.n	80056ce <LoopFillZerobss>

080056ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80056ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80056cc:	3204      	adds	r2, #4

080056ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80056ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80056d0:	d3fb      	bcc.n	80056ca <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80056d2:	f7ff fcf7 	bl	80050c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80056d6:	f009 f8c3 	bl	800e860 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80056da:	f7fd ff09 	bl	80034f0 <main>
  bx  lr    
 80056de:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80056e0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80056e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80056e8:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80056ec:	0800f65c 	.word	0x0800f65c
  ldr r2, =_sbss
 80056f0:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80056f4:	200092cc 	.word	0x200092cc

080056f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80056f8:	e7fe      	b.n	80056f8 <ADC_IRQHandler>

080056fa <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80056fa:	b580      	push	{r7, lr}
 80056fc:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80056fe:	2003      	movs	r0, #3
 8005700:	f000 f8d5 	bl	80058ae <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005704:	200f      	movs	r0, #15
 8005706:	f7ff fc43 	bl	8004f90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800570a:	f7ff fc19 	bl	8004f40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800570e:	2300      	movs	r3, #0
}
 8005710:	4618      	mov	r0, r3
 8005712:	bd80      	pop	{r7, pc}

08005714 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005714:	b480      	push	{r7}
 8005716:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005718:	4b06      	ldr	r3, [pc, #24]	; (8005734 <HAL_IncTick+0x20>)
 800571a:	781b      	ldrb	r3, [r3, #0]
 800571c:	461a      	mov	r2, r3
 800571e:	4b06      	ldr	r3, [pc, #24]	; (8005738 <HAL_IncTick+0x24>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4413      	add	r3, r2
 8005724:	4a04      	ldr	r2, [pc, #16]	; (8005738 <HAL_IncTick+0x24>)
 8005726:	6013      	str	r3, [r2, #0]
}
 8005728:	bf00      	nop
 800572a:	46bd      	mov	sp, r7
 800572c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005730:	4770      	bx	lr
 8005732:	bf00      	nop
 8005734:	2000000c 	.word	0x2000000c
 8005738:	200007b8 	.word	0x200007b8

0800573c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800573c:	b480      	push	{r7}
 800573e:	af00      	add	r7, sp, #0
  return uwTick;
 8005740:	4b03      	ldr	r3, [pc, #12]	; (8005750 <HAL_GetTick+0x14>)
 8005742:	681b      	ldr	r3, [r3, #0]
}
 8005744:	4618      	mov	r0, r3
 8005746:	46bd      	mov	sp, r7
 8005748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574c:	4770      	bx	lr
 800574e:	bf00      	nop
 8005750:	200007b8 	.word	0x200007b8

08005754 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005754:	b480      	push	{r7}
 8005756:	b085      	sub	sp, #20
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	f003 0307 	and.w	r3, r3, #7
 8005762:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005764:	4b0b      	ldr	r3, [pc, #44]	; (8005794 <__NVIC_SetPriorityGrouping+0x40>)
 8005766:	68db      	ldr	r3, [r3, #12]
 8005768:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800576a:	68ba      	ldr	r2, [r7, #8]
 800576c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005770:	4013      	ands	r3, r2
 8005772:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800577c:	4b06      	ldr	r3, [pc, #24]	; (8005798 <__NVIC_SetPriorityGrouping+0x44>)
 800577e:	4313      	orrs	r3, r2
 8005780:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005782:	4a04      	ldr	r2, [pc, #16]	; (8005794 <__NVIC_SetPriorityGrouping+0x40>)
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	60d3      	str	r3, [r2, #12]
}
 8005788:	bf00      	nop
 800578a:	3714      	adds	r7, #20
 800578c:	46bd      	mov	sp, r7
 800578e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005792:	4770      	bx	lr
 8005794:	e000ed00 	.word	0xe000ed00
 8005798:	05fa0000 	.word	0x05fa0000

0800579c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800579c:	b480      	push	{r7}
 800579e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80057a0:	4b04      	ldr	r3, [pc, #16]	; (80057b4 <__NVIC_GetPriorityGrouping+0x18>)
 80057a2:	68db      	ldr	r3, [r3, #12]
 80057a4:	0a1b      	lsrs	r3, r3, #8
 80057a6:	f003 0307 	and.w	r3, r3, #7
}
 80057aa:	4618      	mov	r0, r3
 80057ac:	46bd      	mov	sp, r7
 80057ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b2:	4770      	bx	lr
 80057b4:	e000ed00 	.word	0xe000ed00

080057b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b083      	sub	sp, #12
 80057bc:	af00      	add	r7, sp, #0
 80057be:	4603      	mov	r3, r0
 80057c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80057c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	db0b      	blt.n	80057e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80057ca:	79fb      	ldrb	r3, [r7, #7]
 80057cc:	f003 021f 	and.w	r2, r3, #31
 80057d0:	4907      	ldr	r1, [pc, #28]	; (80057f0 <__NVIC_EnableIRQ+0x38>)
 80057d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057d6:	095b      	lsrs	r3, r3, #5
 80057d8:	2001      	movs	r0, #1
 80057da:	fa00 f202 	lsl.w	r2, r0, r2
 80057de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80057e2:	bf00      	nop
 80057e4:	370c      	adds	r7, #12
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr
 80057ee:	bf00      	nop
 80057f0:	e000e100 	.word	0xe000e100

080057f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b083      	sub	sp, #12
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	4603      	mov	r3, r0
 80057fc:	6039      	str	r1, [r7, #0]
 80057fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005800:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005804:	2b00      	cmp	r3, #0
 8005806:	db0a      	blt.n	800581e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	b2da      	uxtb	r2, r3
 800580c:	490c      	ldr	r1, [pc, #48]	; (8005840 <__NVIC_SetPriority+0x4c>)
 800580e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005812:	0112      	lsls	r2, r2, #4
 8005814:	b2d2      	uxtb	r2, r2
 8005816:	440b      	add	r3, r1
 8005818:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800581c:	e00a      	b.n	8005834 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	b2da      	uxtb	r2, r3
 8005822:	4908      	ldr	r1, [pc, #32]	; (8005844 <__NVIC_SetPriority+0x50>)
 8005824:	79fb      	ldrb	r3, [r7, #7]
 8005826:	f003 030f 	and.w	r3, r3, #15
 800582a:	3b04      	subs	r3, #4
 800582c:	0112      	lsls	r2, r2, #4
 800582e:	b2d2      	uxtb	r2, r2
 8005830:	440b      	add	r3, r1
 8005832:	761a      	strb	r2, [r3, #24]
}
 8005834:	bf00      	nop
 8005836:	370c      	adds	r7, #12
 8005838:	46bd      	mov	sp, r7
 800583a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583e:	4770      	bx	lr
 8005840:	e000e100 	.word	0xe000e100
 8005844:	e000ed00 	.word	0xe000ed00

08005848 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005848:	b480      	push	{r7}
 800584a:	b089      	sub	sp, #36	; 0x24
 800584c:	af00      	add	r7, sp, #0
 800584e:	60f8      	str	r0, [r7, #12]
 8005850:	60b9      	str	r1, [r7, #8]
 8005852:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f003 0307 	and.w	r3, r3, #7
 800585a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800585c:	69fb      	ldr	r3, [r7, #28]
 800585e:	f1c3 0307 	rsb	r3, r3, #7
 8005862:	2b04      	cmp	r3, #4
 8005864:	bf28      	it	cs
 8005866:	2304      	movcs	r3, #4
 8005868:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800586a:	69fb      	ldr	r3, [r7, #28]
 800586c:	3304      	adds	r3, #4
 800586e:	2b06      	cmp	r3, #6
 8005870:	d902      	bls.n	8005878 <NVIC_EncodePriority+0x30>
 8005872:	69fb      	ldr	r3, [r7, #28]
 8005874:	3b03      	subs	r3, #3
 8005876:	e000      	b.n	800587a <NVIC_EncodePriority+0x32>
 8005878:	2300      	movs	r3, #0
 800587a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800587c:	f04f 32ff 	mov.w	r2, #4294967295
 8005880:	69bb      	ldr	r3, [r7, #24]
 8005882:	fa02 f303 	lsl.w	r3, r2, r3
 8005886:	43da      	mvns	r2, r3
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	401a      	ands	r2, r3
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005890:	f04f 31ff 	mov.w	r1, #4294967295
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	fa01 f303 	lsl.w	r3, r1, r3
 800589a:	43d9      	mvns	r1, r3
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80058a0:	4313      	orrs	r3, r2
         );
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	3724      	adds	r7, #36	; 0x24
 80058a6:	46bd      	mov	sp, r7
 80058a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ac:	4770      	bx	lr

080058ae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80058ae:	b580      	push	{r7, lr}
 80058b0:	b082      	sub	sp, #8
 80058b2:	af00      	add	r7, sp, #0
 80058b4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f7ff ff4c 	bl	8005754 <__NVIC_SetPriorityGrouping>
}
 80058bc:	bf00      	nop
 80058be:	3708      	adds	r7, #8
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bd80      	pop	{r7, pc}

080058c4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b086      	sub	sp, #24
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	4603      	mov	r3, r0
 80058cc:	60b9      	str	r1, [r7, #8]
 80058ce:	607a      	str	r2, [r7, #4]
 80058d0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80058d2:	2300      	movs	r3, #0
 80058d4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80058d6:	f7ff ff61 	bl	800579c <__NVIC_GetPriorityGrouping>
 80058da:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80058dc:	687a      	ldr	r2, [r7, #4]
 80058de:	68b9      	ldr	r1, [r7, #8]
 80058e0:	6978      	ldr	r0, [r7, #20]
 80058e2:	f7ff ffb1 	bl	8005848 <NVIC_EncodePriority>
 80058e6:	4602      	mov	r2, r0
 80058e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80058ec:	4611      	mov	r1, r2
 80058ee:	4618      	mov	r0, r3
 80058f0:	f7ff ff80 	bl	80057f4 <__NVIC_SetPriority>
}
 80058f4:	bf00      	nop
 80058f6:	3718      	adds	r7, #24
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}

080058fc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b082      	sub	sp, #8
 8005900:	af00      	add	r7, sp, #0
 8005902:	4603      	mov	r3, r0
 8005904:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800590a:	4618      	mov	r0, r3
 800590c:	f7ff ff54 	bl	80057b8 <__NVIC_EnableIRQ>
}
 8005910:	bf00      	nop
 8005912:	3708      	adds	r7, #8
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}

08005918 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b084      	sub	sp, #16
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005924:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005926:	f7ff ff09 	bl	800573c <HAL_GetTick>
 800592a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005932:	b2db      	uxtb	r3, r3
 8005934:	2b02      	cmp	r3, #2
 8005936:	d008      	beq.n	800594a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2280      	movs	r2, #128	; 0x80
 800593c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2200      	movs	r2, #0
 8005942:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	e052      	b.n	80059f0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	681a      	ldr	r2, [r3, #0]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f022 0216 	bic.w	r2, r2, #22
 8005958:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	695a      	ldr	r2, [r3, #20]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005968:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800596e:	2b00      	cmp	r3, #0
 8005970:	d103      	bne.n	800597a <HAL_DMA_Abort+0x62>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005976:	2b00      	cmp	r3, #0
 8005978:	d007      	beq.n	800598a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	681a      	ldr	r2, [r3, #0]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f022 0208 	bic.w	r2, r2, #8
 8005988:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	681a      	ldr	r2, [r3, #0]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f022 0201 	bic.w	r2, r2, #1
 8005998:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800599a:	e013      	b.n	80059c4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800599c:	f7ff fece 	bl	800573c <HAL_GetTick>
 80059a0:	4602      	mov	r2, r0
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	1ad3      	subs	r3, r2, r3
 80059a6:	2b05      	cmp	r3, #5
 80059a8:	d90c      	bls.n	80059c4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2220      	movs	r2, #32
 80059ae:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2203      	movs	r2, #3
 80059b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2200      	movs	r2, #0
 80059bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80059c0:	2303      	movs	r3, #3
 80059c2:	e015      	b.n	80059f0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f003 0301 	and.w	r3, r3, #1
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d1e4      	bne.n	800599c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059d6:	223f      	movs	r2, #63	; 0x3f
 80059d8:	409a      	lsls	r2, r3
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2201      	movs	r2, #1
 80059e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2200      	movs	r2, #0
 80059ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 80059ee:	2300      	movs	r3, #0
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3710      	adds	r7, #16
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}

080059f8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b083      	sub	sp, #12
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005a06:	b2db      	uxtb	r3, r3
 8005a08:	2b02      	cmp	r3, #2
 8005a0a:	d004      	beq.n	8005a16 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2280      	movs	r2, #128	; 0x80
 8005a10:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005a12:	2301      	movs	r3, #1
 8005a14:	e00c      	b.n	8005a30 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2205      	movs	r2, #5
 8005a1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	681a      	ldr	r2, [r3, #0]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f022 0201 	bic.w	r2, r2, #1
 8005a2c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005a2e:	2300      	movs	r3, #0
}
 8005a30:	4618      	mov	r0, r3
 8005a32:	370c      	adds	r7, #12
 8005a34:	46bd      	mov	sp, r7
 8005a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3a:	4770      	bx	lr

08005a3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b089      	sub	sp, #36	; 0x24
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
 8005a44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8005a46:	2300      	movs	r3, #0
 8005a48:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8005a52:	2300      	movs	r3, #0
 8005a54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8005a56:	2300      	movs	r3, #0
 8005a58:	61fb      	str	r3, [r7, #28]
 8005a5a:	e175      	b.n	8005d48 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005a5c:	2201      	movs	r2, #1
 8005a5e:	69fb      	ldr	r3, [r7, #28]
 8005a60:	fa02 f303 	lsl.w	r3, r2, r3
 8005a64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	697a      	ldr	r2, [r7, #20]
 8005a6c:	4013      	ands	r3, r2
 8005a6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005a70:	693a      	ldr	r2, [r7, #16]
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	429a      	cmp	r2, r3
 8005a76:	f040 8164 	bne.w	8005d42 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	f003 0303 	and.w	r3, r3, #3
 8005a82:	2b01      	cmp	r3, #1
 8005a84:	d005      	beq.n	8005a92 <HAL_GPIO_Init+0x56>
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	685b      	ldr	r3, [r3, #4]
 8005a8a:	f003 0303 	and.w	r3, r3, #3
 8005a8e:	2b02      	cmp	r3, #2
 8005a90:	d130      	bne.n	8005af4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	005b      	lsls	r3, r3, #1
 8005a9c:	2203      	movs	r2, #3
 8005a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8005aa2:	43db      	mvns	r3, r3
 8005aa4:	69ba      	ldr	r2, [r7, #24]
 8005aa6:	4013      	ands	r3, r2
 8005aa8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	68da      	ldr	r2, [r3, #12]
 8005aae:	69fb      	ldr	r3, [r7, #28]
 8005ab0:	005b      	lsls	r3, r3, #1
 8005ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ab6:	69ba      	ldr	r2, [r7, #24]
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	69ba      	ldr	r2, [r7, #24]
 8005ac0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005ac8:	2201      	movs	r2, #1
 8005aca:	69fb      	ldr	r3, [r7, #28]
 8005acc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad0:	43db      	mvns	r3, r3
 8005ad2:	69ba      	ldr	r2, [r7, #24]
 8005ad4:	4013      	ands	r3, r2
 8005ad6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	091b      	lsrs	r3, r3, #4
 8005ade:	f003 0201 	and.w	r2, r3, #1
 8005ae2:	69fb      	ldr	r3, [r7, #28]
 8005ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ae8:	69ba      	ldr	r2, [r7, #24]
 8005aea:	4313      	orrs	r3, r2
 8005aec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	69ba      	ldr	r2, [r7, #24]
 8005af2:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	f003 0303 	and.w	r3, r3, #3
 8005afc:	2b03      	cmp	r3, #3
 8005afe:	d017      	beq.n	8005b30 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	68db      	ldr	r3, [r3, #12]
 8005b04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005b06:	69fb      	ldr	r3, [r7, #28]
 8005b08:	005b      	lsls	r3, r3, #1
 8005b0a:	2203      	movs	r2, #3
 8005b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b10:	43db      	mvns	r3, r3
 8005b12:	69ba      	ldr	r2, [r7, #24]
 8005b14:	4013      	ands	r3, r2
 8005b16:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	689a      	ldr	r2, [r3, #8]
 8005b1c:	69fb      	ldr	r3, [r7, #28]
 8005b1e:	005b      	lsls	r3, r3, #1
 8005b20:	fa02 f303 	lsl.w	r3, r2, r3
 8005b24:	69ba      	ldr	r2, [r7, #24]
 8005b26:	4313      	orrs	r3, r2
 8005b28:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	69ba      	ldr	r2, [r7, #24]
 8005b2e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	f003 0303 	and.w	r3, r3, #3
 8005b38:	2b02      	cmp	r3, #2
 8005b3a:	d123      	bne.n	8005b84 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005b3c:	69fb      	ldr	r3, [r7, #28]
 8005b3e:	08da      	lsrs	r2, r3, #3
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	3208      	adds	r2, #8
 8005b44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005b4a:	69fb      	ldr	r3, [r7, #28]
 8005b4c:	f003 0307 	and.w	r3, r3, #7
 8005b50:	009b      	lsls	r3, r3, #2
 8005b52:	220f      	movs	r2, #15
 8005b54:	fa02 f303 	lsl.w	r3, r2, r3
 8005b58:	43db      	mvns	r3, r3
 8005b5a:	69ba      	ldr	r2, [r7, #24]
 8005b5c:	4013      	ands	r3, r2
 8005b5e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	691a      	ldr	r2, [r3, #16]
 8005b64:	69fb      	ldr	r3, [r7, #28]
 8005b66:	f003 0307 	and.w	r3, r3, #7
 8005b6a:	009b      	lsls	r3, r3, #2
 8005b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b70:	69ba      	ldr	r2, [r7, #24]
 8005b72:	4313      	orrs	r3, r2
 8005b74:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005b76:	69fb      	ldr	r3, [r7, #28]
 8005b78:	08da      	lsrs	r2, r3, #3
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	3208      	adds	r2, #8
 8005b7e:	69b9      	ldr	r1, [r7, #24]
 8005b80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005b8a:	69fb      	ldr	r3, [r7, #28]
 8005b8c:	005b      	lsls	r3, r3, #1
 8005b8e:	2203      	movs	r2, #3
 8005b90:	fa02 f303 	lsl.w	r3, r2, r3
 8005b94:	43db      	mvns	r3, r3
 8005b96:	69ba      	ldr	r2, [r7, #24]
 8005b98:	4013      	ands	r3, r2
 8005b9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	f003 0203 	and.w	r2, r3, #3
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	005b      	lsls	r3, r3, #1
 8005ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bac:	69ba      	ldr	r2, [r7, #24]
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	69ba      	ldr	r2, [r7, #24]
 8005bb6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	f000 80be 	beq.w	8005d42 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005bc6:	4b66      	ldr	r3, [pc, #408]	; (8005d60 <HAL_GPIO_Init+0x324>)
 8005bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bca:	4a65      	ldr	r2, [pc, #404]	; (8005d60 <HAL_GPIO_Init+0x324>)
 8005bcc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005bd0:	6453      	str	r3, [r2, #68]	; 0x44
 8005bd2:	4b63      	ldr	r3, [pc, #396]	; (8005d60 <HAL_GPIO_Init+0x324>)
 8005bd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005bda:	60fb      	str	r3, [r7, #12]
 8005bdc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005bde:	4a61      	ldr	r2, [pc, #388]	; (8005d64 <HAL_GPIO_Init+0x328>)
 8005be0:	69fb      	ldr	r3, [r7, #28]
 8005be2:	089b      	lsrs	r3, r3, #2
 8005be4:	3302      	adds	r3, #2
 8005be6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005bea:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005bec:	69fb      	ldr	r3, [r7, #28]
 8005bee:	f003 0303 	and.w	r3, r3, #3
 8005bf2:	009b      	lsls	r3, r3, #2
 8005bf4:	220f      	movs	r2, #15
 8005bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8005bfa:	43db      	mvns	r3, r3
 8005bfc:	69ba      	ldr	r2, [r7, #24]
 8005bfe:	4013      	ands	r3, r2
 8005c00:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	4a58      	ldr	r2, [pc, #352]	; (8005d68 <HAL_GPIO_Init+0x32c>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d037      	beq.n	8005c7a <HAL_GPIO_Init+0x23e>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	4a57      	ldr	r2, [pc, #348]	; (8005d6c <HAL_GPIO_Init+0x330>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d031      	beq.n	8005c76 <HAL_GPIO_Init+0x23a>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	4a56      	ldr	r2, [pc, #344]	; (8005d70 <HAL_GPIO_Init+0x334>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d02b      	beq.n	8005c72 <HAL_GPIO_Init+0x236>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	4a55      	ldr	r2, [pc, #340]	; (8005d74 <HAL_GPIO_Init+0x338>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d025      	beq.n	8005c6e <HAL_GPIO_Init+0x232>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	4a54      	ldr	r2, [pc, #336]	; (8005d78 <HAL_GPIO_Init+0x33c>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d01f      	beq.n	8005c6a <HAL_GPIO_Init+0x22e>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	4a53      	ldr	r2, [pc, #332]	; (8005d7c <HAL_GPIO_Init+0x340>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d019      	beq.n	8005c66 <HAL_GPIO_Init+0x22a>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	4a52      	ldr	r2, [pc, #328]	; (8005d80 <HAL_GPIO_Init+0x344>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d013      	beq.n	8005c62 <HAL_GPIO_Init+0x226>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	4a51      	ldr	r2, [pc, #324]	; (8005d84 <HAL_GPIO_Init+0x348>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d00d      	beq.n	8005c5e <HAL_GPIO_Init+0x222>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	4a50      	ldr	r2, [pc, #320]	; (8005d88 <HAL_GPIO_Init+0x34c>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d007      	beq.n	8005c5a <HAL_GPIO_Init+0x21e>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4a4f      	ldr	r2, [pc, #316]	; (8005d8c <HAL_GPIO_Init+0x350>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d101      	bne.n	8005c56 <HAL_GPIO_Init+0x21a>
 8005c52:	2309      	movs	r3, #9
 8005c54:	e012      	b.n	8005c7c <HAL_GPIO_Init+0x240>
 8005c56:	230a      	movs	r3, #10
 8005c58:	e010      	b.n	8005c7c <HAL_GPIO_Init+0x240>
 8005c5a:	2308      	movs	r3, #8
 8005c5c:	e00e      	b.n	8005c7c <HAL_GPIO_Init+0x240>
 8005c5e:	2307      	movs	r3, #7
 8005c60:	e00c      	b.n	8005c7c <HAL_GPIO_Init+0x240>
 8005c62:	2306      	movs	r3, #6
 8005c64:	e00a      	b.n	8005c7c <HAL_GPIO_Init+0x240>
 8005c66:	2305      	movs	r3, #5
 8005c68:	e008      	b.n	8005c7c <HAL_GPIO_Init+0x240>
 8005c6a:	2304      	movs	r3, #4
 8005c6c:	e006      	b.n	8005c7c <HAL_GPIO_Init+0x240>
 8005c6e:	2303      	movs	r3, #3
 8005c70:	e004      	b.n	8005c7c <HAL_GPIO_Init+0x240>
 8005c72:	2302      	movs	r3, #2
 8005c74:	e002      	b.n	8005c7c <HAL_GPIO_Init+0x240>
 8005c76:	2301      	movs	r3, #1
 8005c78:	e000      	b.n	8005c7c <HAL_GPIO_Init+0x240>
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	69fa      	ldr	r2, [r7, #28]
 8005c7e:	f002 0203 	and.w	r2, r2, #3
 8005c82:	0092      	lsls	r2, r2, #2
 8005c84:	4093      	lsls	r3, r2
 8005c86:	69ba      	ldr	r2, [r7, #24]
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005c8c:	4935      	ldr	r1, [pc, #212]	; (8005d64 <HAL_GPIO_Init+0x328>)
 8005c8e:	69fb      	ldr	r3, [r7, #28]
 8005c90:	089b      	lsrs	r3, r3, #2
 8005c92:	3302      	adds	r3, #2
 8005c94:	69ba      	ldr	r2, [r7, #24]
 8005c96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005c9a:	4b3d      	ldr	r3, [pc, #244]	; (8005d90 <HAL_GPIO_Init+0x354>)
 8005c9c:	689b      	ldr	r3, [r3, #8]
 8005c9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ca0:	693b      	ldr	r3, [r7, #16]
 8005ca2:	43db      	mvns	r3, r3
 8005ca4:	69ba      	ldr	r2, [r7, #24]
 8005ca6:	4013      	ands	r3, r2
 8005ca8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d003      	beq.n	8005cbe <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005cb6:	69ba      	ldr	r2, [r7, #24]
 8005cb8:	693b      	ldr	r3, [r7, #16]
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005cbe:	4a34      	ldr	r2, [pc, #208]	; (8005d90 <HAL_GPIO_Init+0x354>)
 8005cc0:	69bb      	ldr	r3, [r7, #24]
 8005cc2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005cc4:	4b32      	ldr	r3, [pc, #200]	; (8005d90 <HAL_GPIO_Init+0x354>)
 8005cc6:	68db      	ldr	r3, [r3, #12]
 8005cc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	43db      	mvns	r3, r3
 8005cce:	69ba      	ldr	r2, [r7, #24]
 8005cd0:	4013      	ands	r3, r2
 8005cd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d003      	beq.n	8005ce8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005ce0:	69ba      	ldr	r2, [r7, #24]
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005ce8:	4a29      	ldr	r2, [pc, #164]	; (8005d90 <HAL_GPIO_Init+0x354>)
 8005cea:	69bb      	ldr	r3, [r7, #24]
 8005cec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005cee:	4b28      	ldr	r3, [pc, #160]	; (8005d90 <HAL_GPIO_Init+0x354>)
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005cf4:	693b      	ldr	r3, [r7, #16]
 8005cf6:	43db      	mvns	r3, r3
 8005cf8:	69ba      	ldr	r2, [r7, #24]
 8005cfa:	4013      	ands	r3, r2
 8005cfc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d003      	beq.n	8005d12 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005d0a:	69ba      	ldr	r2, [r7, #24]
 8005d0c:	693b      	ldr	r3, [r7, #16]
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005d12:	4a1f      	ldr	r2, [pc, #124]	; (8005d90 <HAL_GPIO_Init+0x354>)
 8005d14:	69bb      	ldr	r3, [r7, #24]
 8005d16:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005d18:	4b1d      	ldr	r3, [pc, #116]	; (8005d90 <HAL_GPIO_Init+0x354>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	43db      	mvns	r3, r3
 8005d22:	69ba      	ldr	r2, [r7, #24]
 8005d24:	4013      	ands	r3, r2
 8005d26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	685b      	ldr	r3, [r3, #4]
 8005d2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d003      	beq.n	8005d3c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005d34:	69ba      	ldr	r2, [r7, #24]
 8005d36:	693b      	ldr	r3, [r7, #16]
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005d3c:	4a14      	ldr	r2, [pc, #80]	; (8005d90 <HAL_GPIO_Init+0x354>)
 8005d3e:	69bb      	ldr	r3, [r7, #24]
 8005d40:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8005d42:	69fb      	ldr	r3, [r7, #28]
 8005d44:	3301      	adds	r3, #1
 8005d46:	61fb      	str	r3, [r7, #28]
 8005d48:	69fb      	ldr	r3, [r7, #28]
 8005d4a:	2b0f      	cmp	r3, #15
 8005d4c:	f67f ae86 	bls.w	8005a5c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005d50:	bf00      	nop
 8005d52:	bf00      	nop
 8005d54:	3724      	adds	r7, #36	; 0x24
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr
 8005d5e:	bf00      	nop
 8005d60:	40023800 	.word	0x40023800
 8005d64:	40013800 	.word	0x40013800
 8005d68:	40020000 	.word	0x40020000
 8005d6c:	40020400 	.word	0x40020400
 8005d70:	40020800 	.word	0x40020800
 8005d74:	40020c00 	.word	0x40020c00
 8005d78:	40021000 	.word	0x40021000
 8005d7c:	40021400 	.word	0x40021400
 8005d80:	40021800 	.word	0x40021800
 8005d84:	40021c00 	.word	0x40021c00
 8005d88:	40022000 	.word	0x40022000
 8005d8c:	40022400 	.word	0x40022400
 8005d90:	40013c00 	.word	0x40013c00

08005d94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b083      	sub	sp, #12
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
 8005d9c:	460b      	mov	r3, r1
 8005d9e:	807b      	strh	r3, [r7, #2]
 8005da0:	4613      	mov	r3, r2
 8005da2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005da4:	787b      	ldrb	r3, [r7, #1]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d003      	beq.n	8005db2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005daa:	887a      	ldrh	r2, [r7, #2]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005db0:	e003      	b.n	8005dba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005db2:	887b      	ldrh	r3, [r7, #2]
 8005db4:	041a      	lsls	r2, r3, #16
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	619a      	str	r2, [r3, #24]
}
 8005dba:	bf00      	nop
 8005dbc:	370c      	adds	r7, #12
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc4:	4770      	bx	lr

08005dc6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005dc6:	b480      	push	{r7}
 8005dc8:	b085      	sub	sp, #20
 8005dca:	af00      	add	r7, sp, #0
 8005dcc:	6078      	str	r0, [r7, #4]
 8005dce:	460b      	mov	r3, r1
 8005dd0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	695b      	ldr	r3, [r3, #20]
 8005dd6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005dd8:	887a      	ldrh	r2, [r7, #2]
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	4013      	ands	r3, r2
 8005dde:	041a      	lsls	r2, r3, #16
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	43d9      	mvns	r1, r3
 8005de4:	887b      	ldrh	r3, [r7, #2]
 8005de6:	400b      	ands	r3, r1
 8005de8:	431a      	orrs	r2, r3
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	619a      	str	r2, [r3, #24]
}
 8005dee:	bf00      	nop
 8005df0:	3714      	adds	r7, #20
 8005df2:	46bd      	mov	sp, r7
 8005df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df8:	4770      	bx	lr
	...

08005dfc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b082      	sub	sp, #8
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	4603      	mov	r3, r0
 8005e04:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005e06:	4b08      	ldr	r3, [pc, #32]	; (8005e28 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005e08:	695a      	ldr	r2, [r3, #20]
 8005e0a:	88fb      	ldrh	r3, [r7, #6]
 8005e0c:	4013      	ands	r3, r2
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d006      	beq.n	8005e20 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005e12:	4a05      	ldr	r2, [pc, #20]	; (8005e28 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005e14:	88fb      	ldrh	r3, [r7, #6]
 8005e16:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005e18:	88fb      	ldrh	r3, [r7, #6]
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	f7fd f8e0 	bl	8002fe0 <HAL_GPIO_EXTI_Callback>
  }
}
 8005e20:	bf00      	nop
 8005e22:	3708      	adds	r7, #8
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bd80      	pop	{r7, pc}
 8005e28:	40013c00 	.word	0x40013c00

08005e2c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b082      	sub	sp, #8
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d101      	bne.n	8005e3e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	e07f      	b.n	8005f3e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e44:	b2db      	uxtb	r3, r3
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d106      	bne.n	8005e58 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005e52:	6878      	ldr	r0, [r7, #4]
 8005e54:	f7fd faa6 	bl	80033a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2224      	movs	r2, #36	; 0x24
 8005e5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	681a      	ldr	r2, [r3, #0]
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f022 0201 	bic.w	r2, r2, #1
 8005e6e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	685a      	ldr	r2, [r3, #4]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005e7c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	689a      	ldr	r2, [r3, #8]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005e8c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	68db      	ldr	r3, [r3, #12]
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	d107      	bne.n	8005ea6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	689a      	ldr	r2, [r3, #8]
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005ea2:	609a      	str	r2, [r3, #8]
 8005ea4:	e006      	b.n	8005eb4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	689a      	ldr	r2, [r3, #8]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005eb2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	68db      	ldr	r3, [r3, #12]
 8005eb8:	2b02      	cmp	r3, #2
 8005eba:	d104      	bne.n	8005ec6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005ec4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	6859      	ldr	r1, [r3, #4]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681a      	ldr	r2, [r3, #0]
 8005ed0:	4b1d      	ldr	r3, [pc, #116]	; (8005f48 <HAL_I2C_Init+0x11c>)
 8005ed2:	430b      	orrs	r3, r1
 8005ed4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	68da      	ldr	r2, [r3, #12]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005ee4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	691a      	ldr	r2, [r3, #16]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	695b      	ldr	r3, [r3, #20]
 8005eee:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	699b      	ldr	r3, [r3, #24]
 8005ef6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	430a      	orrs	r2, r1
 8005efe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	69d9      	ldr	r1, [r3, #28]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6a1a      	ldr	r2, [r3, #32]
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	430a      	orrs	r2, r1
 8005f0e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	681a      	ldr	r2, [r3, #0]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f042 0201 	orr.w	r2, r2, #1
 8005f1e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2200      	movs	r2, #0
 8005f24:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2220      	movs	r2, #32
 8005f2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2200      	movs	r2, #0
 8005f32:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2200      	movs	r2, #0
 8005f38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005f3c:	2300      	movs	r3, #0
}
 8005f3e:	4618      	mov	r0, r3
 8005f40:	3708      	adds	r7, #8
 8005f42:	46bd      	mov	sp, r7
 8005f44:	bd80      	pop	{r7, pc}
 8005f46:	bf00      	nop
 8005f48:	02008000 	.word	0x02008000

08005f4c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b088      	sub	sp, #32
 8005f50:	af02      	add	r7, sp, #8
 8005f52:	60f8      	str	r0, [r7, #12]
 8005f54:	4608      	mov	r0, r1
 8005f56:	4611      	mov	r1, r2
 8005f58:	461a      	mov	r2, r3
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	817b      	strh	r3, [r7, #10]
 8005f5e:	460b      	mov	r3, r1
 8005f60:	813b      	strh	r3, [r7, #8]
 8005f62:	4613      	mov	r3, r2
 8005f64:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f6c:	b2db      	uxtb	r3, r3
 8005f6e:	2b20      	cmp	r3, #32
 8005f70:	f040 80f9 	bne.w	8006166 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f74:	6a3b      	ldr	r3, [r7, #32]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d002      	beq.n	8005f80 <HAL_I2C_Mem_Write+0x34>
 8005f7a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d105      	bne.n	8005f8c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005f86:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005f88:	2301      	movs	r3, #1
 8005f8a:	e0ed      	b.n	8006168 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005f92:	2b01      	cmp	r3, #1
 8005f94:	d101      	bne.n	8005f9a <HAL_I2C_Mem_Write+0x4e>
 8005f96:	2302      	movs	r3, #2
 8005f98:	e0e6      	b.n	8006168 <HAL_I2C_Mem_Write+0x21c>
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005fa2:	f7ff fbcb 	bl	800573c <HAL_GetTick>
 8005fa6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	9300      	str	r3, [sp, #0]
 8005fac:	2319      	movs	r3, #25
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005fb4:	68f8      	ldr	r0, [r7, #12]
 8005fb6:	f000 fac3 	bl	8006540 <I2C_WaitOnFlagUntilTimeout>
 8005fba:	4603      	mov	r3, r0
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d001      	beq.n	8005fc4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e0d1      	b.n	8006168 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2221      	movs	r2, #33	; 0x21
 8005fc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2240      	movs	r2, #64	; 0x40
 8005fd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	6a3a      	ldr	r2, [r7, #32]
 8005fde:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005fe4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005fec:	88f8      	ldrh	r0, [r7, #6]
 8005fee:	893a      	ldrh	r2, [r7, #8]
 8005ff0:	8979      	ldrh	r1, [r7, #10]
 8005ff2:	697b      	ldr	r3, [r7, #20]
 8005ff4:	9301      	str	r3, [sp, #4]
 8005ff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ff8:	9300      	str	r3, [sp, #0]
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	68f8      	ldr	r0, [r7, #12]
 8005ffe:	f000 f9d3 	bl	80063a8 <I2C_RequestMemoryWrite>
 8006002:	4603      	mov	r3, r0
 8006004:	2b00      	cmp	r3, #0
 8006006:	d005      	beq.n	8006014 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2200      	movs	r2, #0
 800600c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006010:	2301      	movs	r3, #1
 8006012:	e0a9      	b.n	8006168 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006018:	b29b      	uxth	r3, r3
 800601a:	2bff      	cmp	r3, #255	; 0xff
 800601c:	d90e      	bls.n	800603c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	22ff      	movs	r2, #255	; 0xff
 8006022:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006028:	b2da      	uxtb	r2, r3
 800602a:	8979      	ldrh	r1, [r7, #10]
 800602c:	2300      	movs	r3, #0
 800602e:	9300      	str	r3, [sp, #0]
 8006030:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006034:	68f8      	ldr	r0, [r7, #12]
 8006036:	f000 fc2b 	bl	8006890 <I2C_TransferConfig>
 800603a:	e00f      	b.n	800605c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006040:	b29a      	uxth	r2, r3
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800604a:	b2da      	uxtb	r2, r3
 800604c:	8979      	ldrh	r1, [r7, #10]
 800604e:	2300      	movs	r3, #0
 8006050:	9300      	str	r3, [sp, #0]
 8006052:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006056:	68f8      	ldr	r0, [r7, #12]
 8006058:	f000 fc1a 	bl	8006890 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800605c:	697a      	ldr	r2, [r7, #20]
 800605e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006060:	68f8      	ldr	r0, [r7, #12]
 8006062:	f000 faad 	bl	80065c0 <I2C_WaitOnTXISFlagUntilTimeout>
 8006066:	4603      	mov	r3, r0
 8006068:	2b00      	cmp	r3, #0
 800606a:	d001      	beq.n	8006070 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800606c:	2301      	movs	r3, #1
 800606e:	e07b      	b.n	8006168 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006074:	781a      	ldrb	r2, [r3, #0]
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006080:	1c5a      	adds	r2, r3, #1
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800608a:	b29b      	uxth	r3, r3
 800608c:	3b01      	subs	r3, #1
 800608e:	b29a      	uxth	r2, r3
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006098:	3b01      	subs	r3, #1
 800609a:	b29a      	uxth	r2, r3
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060a4:	b29b      	uxth	r3, r3
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d034      	beq.n	8006114 <HAL_I2C_Mem_Write+0x1c8>
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d130      	bne.n	8006114 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	9300      	str	r3, [sp, #0]
 80060b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060b8:	2200      	movs	r2, #0
 80060ba:	2180      	movs	r1, #128	; 0x80
 80060bc:	68f8      	ldr	r0, [r7, #12]
 80060be:	f000 fa3f 	bl	8006540 <I2C_WaitOnFlagUntilTimeout>
 80060c2:	4603      	mov	r3, r0
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d001      	beq.n	80060cc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80060c8:	2301      	movs	r3, #1
 80060ca:	e04d      	b.n	8006168 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060d0:	b29b      	uxth	r3, r3
 80060d2:	2bff      	cmp	r3, #255	; 0xff
 80060d4:	d90e      	bls.n	80060f4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	22ff      	movs	r2, #255	; 0xff
 80060da:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060e0:	b2da      	uxtb	r2, r3
 80060e2:	8979      	ldrh	r1, [r7, #10]
 80060e4:	2300      	movs	r3, #0
 80060e6:	9300      	str	r3, [sp, #0]
 80060e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80060ec:	68f8      	ldr	r0, [r7, #12]
 80060ee:	f000 fbcf 	bl	8006890 <I2C_TransferConfig>
 80060f2:	e00f      	b.n	8006114 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060f8:	b29a      	uxth	r2, r3
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006102:	b2da      	uxtb	r2, r3
 8006104:	8979      	ldrh	r1, [r7, #10]
 8006106:	2300      	movs	r3, #0
 8006108:	9300      	str	r3, [sp, #0]
 800610a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800610e:	68f8      	ldr	r0, [r7, #12]
 8006110:	f000 fbbe 	bl	8006890 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006118:	b29b      	uxth	r3, r3
 800611a:	2b00      	cmp	r3, #0
 800611c:	d19e      	bne.n	800605c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800611e:	697a      	ldr	r2, [r7, #20]
 8006120:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006122:	68f8      	ldr	r0, [r7, #12]
 8006124:	f000 fa8c 	bl	8006640 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006128:	4603      	mov	r3, r0
 800612a:	2b00      	cmp	r3, #0
 800612c:	d001      	beq.n	8006132 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800612e:	2301      	movs	r3, #1
 8006130:	e01a      	b.n	8006168 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	2220      	movs	r2, #32
 8006138:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	6859      	ldr	r1, [r3, #4]
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681a      	ldr	r2, [r3, #0]
 8006144:	4b0a      	ldr	r3, [pc, #40]	; (8006170 <HAL_I2C_Mem_Write+0x224>)
 8006146:	400b      	ands	r3, r1
 8006148:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2220      	movs	r2, #32
 800614e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	2200      	movs	r2, #0
 8006156:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	2200      	movs	r2, #0
 800615e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006162:	2300      	movs	r3, #0
 8006164:	e000      	b.n	8006168 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006166:	2302      	movs	r3, #2
  }
}
 8006168:	4618      	mov	r0, r3
 800616a:	3718      	adds	r7, #24
 800616c:	46bd      	mov	sp, r7
 800616e:	bd80      	pop	{r7, pc}
 8006170:	fe00e800 	.word	0xfe00e800

08006174 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b088      	sub	sp, #32
 8006178:	af02      	add	r7, sp, #8
 800617a:	60f8      	str	r0, [r7, #12]
 800617c:	4608      	mov	r0, r1
 800617e:	4611      	mov	r1, r2
 8006180:	461a      	mov	r2, r3
 8006182:	4603      	mov	r3, r0
 8006184:	817b      	strh	r3, [r7, #10]
 8006186:	460b      	mov	r3, r1
 8006188:	813b      	strh	r3, [r7, #8]
 800618a:	4613      	mov	r3, r2
 800618c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006194:	b2db      	uxtb	r3, r3
 8006196:	2b20      	cmp	r3, #32
 8006198:	f040 80fd 	bne.w	8006396 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800619c:	6a3b      	ldr	r3, [r7, #32]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d002      	beq.n	80061a8 <HAL_I2C_Mem_Read+0x34>
 80061a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d105      	bne.n	80061b4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80061ae:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80061b0:	2301      	movs	r3, #1
 80061b2:	e0f1      	b.n	8006398 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80061ba:	2b01      	cmp	r3, #1
 80061bc:	d101      	bne.n	80061c2 <HAL_I2C_Mem_Read+0x4e>
 80061be:	2302      	movs	r3, #2
 80061c0:	e0ea      	b.n	8006398 <HAL_I2C_Mem_Read+0x224>
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2201      	movs	r2, #1
 80061c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80061ca:	f7ff fab7 	bl	800573c <HAL_GetTick>
 80061ce:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	9300      	str	r3, [sp, #0]
 80061d4:	2319      	movs	r3, #25
 80061d6:	2201      	movs	r2, #1
 80061d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80061dc:	68f8      	ldr	r0, [r7, #12]
 80061de:	f000 f9af 	bl	8006540 <I2C_WaitOnFlagUntilTimeout>
 80061e2:	4603      	mov	r3, r0
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d001      	beq.n	80061ec <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80061e8:	2301      	movs	r3, #1
 80061ea:	e0d5      	b.n	8006398 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2222      	movs	r2, #34	; 0x22
 80061f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	2240      	movs	r2, #64	; 0x40
 80061f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	2200      	movs	r2, #0
 8006200:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	6a3a      	ldr	r2, [r7, #32]
 8006206:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800620c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	2200      	movs	r2, #0
 8006212:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006214:	88f8      	ldrh	r0, [r7, #6]
 8006216:	893a      	ldrh	r2, [r7, #8]
 8006218:	8979      	ldrh	r1, [r7, #10]
 800621a:	697b      	ldr	r3, [r7, #20]
 800621c:	9301      	str	r3, [sp, #4]
 800621e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006220:	9300      	str	r3, [sp, #0]
 8006222:	4603      	mov	r3, r0
 8006224:	68f8      	ldr	r0, [r7, #12]
 8006226:	f000 f913 	bl	8006450 <I2C_RequestMemoryRead>
 800622a:	4603      	mov	r3, r0
 800622c:	2b00      	cmp	r3, #0
 800622e:	d005      	beq.n	800623c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2200      	movs	r2, #0
 8006234:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006238:	2301      	movs	r3, #1
 800623a:	e0ad      	b.n	8006398 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006240:	b29b      	uxth	r3, r3
 8006242:	2bff      	cmp	r3, #255	; 0xff
 8006244:	d90e      	bls.n	8006264 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	22ff      	movs	r2, #255	; 0xff
 800624a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006250:	b2da      	uxtb	r2, r3
 8006252:	8979      	ldrh	r1, [r7, #10]
 8006254:	4b52      	ldr	r3, [pc, #328]	; (80063a0 <HAL_I2C_Mem_Read+0x22c>)
 8006256:	9300      	str	r3, [sp, #0]
 8006258:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800625c:	68f8      	ldr	r0, [r7, #12]
 800625e:	f000 fb17 	bl	8006890 <I2C_TransferConfig>
 8006262:	e00f      	b.n	8006284 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006268:	b29a      	uxth	r2, r3
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006272:	b2da      	uxtb	r2, r3
 8006274:	8979      	ldrh	r1, [r7, #10]
 8006276:	4b4a      	ldr	r3, [pc, #296]	; (80063a0 <HAL_I2C_Mem_Read+0x22c>)
 8006278:	9300      	str	r3, [sp, #0]
 800627a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800627e:	68f8      	ldr	r0, [r7, #12]
 8006280:	f000 fb06 	bl	8006890 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006284:	697b      	ldr	r3, [r7, #20]
 8006286:	9300      	str	r3, [sp, #0]
 8006288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800628a:	2200      	movs	r2, #0
 800628c:	2104      	movs	r1, #4
 800628e:	68f8      	ldr	r0, [r7, #12]
 8006290:	f000 f956 	bl	8006540 <I2C_WaitOnFlagUntilTimeout>
 8006294:	4603      	mov	r3, r0
 8006296:	2b00      	cmp	r3, #0
 8006298:	d001      	beq.n	800629e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800629a:	2301      	movs	r3, #1
 800629c:	e07c      	b.n	8006398 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062a8:	b2d2      	uxtb	r2, r2
 80062aa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062b0:	1c5a      	adds	r2, r3, #1
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062ba:	3b01      	subs	r3, #1
 80062bc:	b29a      	uxth	r2, r3
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062c6:	b29b      	uxth	r3, r3
 80062c8:	3b01      	subs	r3, #1
 80062ca:	b29a      	uxth	r2, r3
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062d4:	b29b      	uxth	r3, r3
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d034      	beq.n	8006344 <HAL_I2C_Mem_Read+0x1d0>
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d130      	bne.n	8006344 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80062e2:	697b      	ldr	r3, [r7, #20]
 80062e4:	9300      	str	r3, [sp, #0]
 80062e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062e8:	2200      	movs	r2, #0
 80062ea:	2180      	movs	r1, #128	; 0x80
 80062ec:	68f8      	ldr	r0, [r7, #12]
 80062ee:	f000 f927 	bl	8006540 <I2C_WaitOnFlagUntilTimeout>
 80062f2:	4603      	mov	r3, r0
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d001      	beq.n	80062fc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80062f8:	2301      	movs	r3, #1
 80062fa:	e04d      	b.n	8006398 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006300:	b29b      	uxth	r3, r3
 8006302:	2bff      	cmp	r3, #255	; 0xff
 8006304:	d90e      	bls.n	8006324 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	22ff      	movs	r2, #255	; 0xff
 800630a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006310:	b2da      	uxtb	r2, r3
 8006312:	8979      	ldrh	r1, [r7, #10]
 8006314:	2300      	movs	r3, #0
 8006316:	9300      	str	r3, [sp, #0]
 8006318:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800631c:	68f8      	ldr	r0, [r7, #12]
 800631e:	f000 fab7 	bl	8006890 <I2C_TransferConfig>
 8006322:	e00f      	b.n	8006344 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006328:	b29a      	uxth	r2, r3
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006332:	b2da      	uxtb	r2, r3
 8006334:	8979      	ldrh	r1, [r7, #10]
 8006336:	2300      	movs	r3, #0
 8006338:	9300      	str	r3, [sp, #0]
 800633a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800633e:	68f8      	ldr	r0, [r7, #12]
 8006340:	f000 faa6 	bl	8006890 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006348:	b29b      	uxth	r3, r3
 800634a:	2b00      	cmp	r3, #0
 800634c:	d19a      	bne.n	8006284 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800634e:	697a      	ldr	r2, [r7, #20]
 8006350:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006352:	68f8      	ldr	r0, [r7, #12]
 8006354:	f000 f974 	bl	8006640 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006358:	4603      	mov	r3, r0
 800635a:	2b00      	cmp	r3, #0
 800635c:	d001      	beq.n	8006362 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800635e:	2301      	movs	r3, #1
 8006360:	e01a      	b.n	8006398 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	2220      	movs	r2, #32
 8006368:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	6859      	ldr	r1, [r3, #4]
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681a      	ldr	r2, [r3, #0]
 8006374:	4b0b      	ldr	r3, [pc, #44]	; (80063a4 <HAL_I2C_Mem_Read+0x230>)
 8006376:	400b      	ands	r3, r1
 8006378:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2220      	movs	r2, #32
 800637e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	2200      	movs	r2, #0
 8006386:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2200      	movs	r2, #0
 800638e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006392:	2300      	movs	r3, #0
 8006394:	e000      	b.n	8006398 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8006396:	2302      	movs	r3, #2
  }
}
 8006398:	4618      	mov	r0, r3
 800639a:	3718      	adds	r7, #24
 800639c:	46bd      	mov	sp, r7
 800639e:	bd80      	pop	{r7, pc}
 80063a0:	80002400 	.word	0x80002400
 80063a4:	fe00e800 	.word	0xfe00e800

080063a8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b086      	sub	sp, #24
 80063ac:	af02      	add	r7, sp, #8
 80063ae:	60f8      	str	r0, [r7, #12]
 80063b0:	4608      	mov	r0, r1
 80063b2:	4611      	mov	r1, r2
 80063b4:	461a      	mov	r2, r3
 80063b6:	4603      	mov	r3, r0
 80063b8:	817b      	strh	r3, [r7, #10]
 80063ba:	460b      	mov	r3, r1
 80063bc:	813b      	strh	r3, [r7, #8]
 80063be:	4613      	mov	r3, r2
 80063c0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80063c2:	88fb      	ldrh	r3, [r7, #6]
 80063c4:	b2da      	uxtb	r2, r3
 80063c6:	8979      	ldrh	r1, [r7, #10]
 80063c8:	4b20      	ldr	r3, [pc, #128]	; (800644c <I2C_RequestMemoryWrite+0xa4>)
 80063ca:	9300      	str	r3, [sp, #0]
 80063cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80063d0:	68f8      	ldr	r0, [r7, #12]
 80063d2:	f000 fa5d 	bl	8006890 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80063d6:	69fa      	ldr	r2, [r7, #28]
 80063d8:	69b9      	ldr	r1, [r7, #24]
 80063da:	68f8      	ldr	r0, [r7, #12]
 80063dc:	f000 f8f0 	bl	80065c0 <I2C_WaitOnTXISFlagUntilTimeout>
 80063e0:	4603      	mov	r3, r0
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d001      	beq.n	80063ea <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
 80063e8:	e02c      	b.n	8006444 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80063ea:	88fb      	ldrh	r3, [r7, #6]
 80063ec:	2b01      	cmp	r3, #1
 80063ee:	d105      	bne.n	80063fc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80063f0:	893b      	ldrh	r3, [r7, #8]
 80063f2:	b2da      	uxtb	r2, r3
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	629a      	str	r2, [r3, #40]	; 0x28
 80063fa:	e015      	b.n	8006428 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80063fc:	893b      	ldrh	r3, [r7, #8]
 80063fe:	0a1b      	lsrs	r3, r3, #8
 8006400:	b29b      	uxth	r3, r3
 8006402:	b2da      	uxtb	r2, r3
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800640a:	69fa      	ldr	r2, [r7, #28]
 800640c:	69b9      	ldr	r1, [r7, #24]
 800640e:	68f8      	ldr	r0, [r7, #12]
 8006410:	f000 f8d6 	bl	80065c0 <I2C_WaitOnTXISFlagUntilTimeout>
 8006414:	4603      	mov	r3, r0
 8006416:	2b00      	cmp	r3, #0
 8006418:	d001      	beq.n	800641e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800641a:	2301      	movs	r3, #1
 800641c:	e012      	b.n	8006444 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800641e:	893b      	ldrh	r3, [r7, #8]
 8006420:	b2da      	uxtb	r2, r3
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006428:	69fb      	ldr	r3, [r7, #28]
 800642a:	9300      	str	r3, [sp, #0]
 800642c:	69bb      	ldr	r3, [r7, #24]
 800642e:	2200      	movs	r2, #0
 8006430:	2180      	movs	r1, #128	; 0x80
 8006432:	68f8      	ldr	r0, [r7, #12]
 8006434:	f000 f884 	bl	8006540 <I2C_WaitOnFlagUntilTimeout>
 8006438:	4603      	mov	r3, r0
 800643a:	2b00      	cmp	r3, #0
 800643c:	d001      	beq.n	8006442 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800643e:	2301      	movs	r3, #1
 8006440:	e000      	b.n	8006444 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006442:	2300      	movs	r3, #0
}
 8006444:	4618      	mov	r0, r3
 8006446:	3710      	adds	r7, #16
 8006448:	46bd      	mov	sp, r7
 800644a:	bd80      	pop	{r7, pc}
 800644c:	80002000 	.word	0x80002000

08006450 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b086      	sub	sp, #24
 8006454:	af02      	add	r7, sp, #8
 8006456:	60f8      	str	r0, [r7, #12]
 8006458:	4608      	mov	r0, r1
 800645a:	4611      	mov	r1, r2
 800645c:	461a      	mov	r2, r3
 800645e:	4603      	mov	r3, r0
 8006460:	817b      	strh	r3, [r7, #10]
 8006462:	460b      	mov	r3, r1
 8006464:	813b      	strh	r3, [r7, #8]
 8006466:	4613      	mov	r3, r2
 8006468:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800646a:	88fb      	ldrh	r3, [r7, #6]
 800646c:	b2da      	uxtb	r2, r3
 800646e:	8979      	ldrh	r1, [r7, #10]
 8006470:	4b20      	ldr	r3, [pc, #128]	; (80064f4 <I2C_RequestMemoryRead+0xa4>)
 8006472:	9300      	str	r3, [sp, #0]
 8006474:	2300      	movs	r3, #0
 8006476:	68f8      	ldr	r0, [r7, #12]
 8006478:	f000 fa0a 	bl	8006890 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800647c:	69fa      	ldr	r2, [r7, #28]
 800647e:	69b9      	ldr	r1, [r7, #24]
 8006480:	68f8      	ldr	r0, [r7, #12]
 8006482:	f000 f89d 	bl	80065c0 <I2C_WaitOnTXISFlagUntilTimeout>
 8006486:	4603      	mov	r3, r0
 8006488:	2b00      	cmp	r3, #0
 800648a:	d001      	beq.n	8006490 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800648c:	2301      	movs	r3, #1
 800648e:	e02c      	b.n	80064ea <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006490:	88fb      	ldrh	r3, [r7, #6]
 8006492:	2b01      	cmp	r3, #1
 8006494:	d105      	bne.n	80064a2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006496:	893b      	ldrh	r3, [r7, #8]
 8006498:	b2da      	uxtb	r2, r3
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	629a      	str	r2, [r3, #40]	; 0x28
 80064a0:	e015      	b.n	80064ce <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80064a2:	893b      	ldrh	r3, [r7, #8]
 80064a4:	0a1b      	lsrs	r3, r3, #8
 80064a6:	b29b      	uxth	r3, r3
 80064a8:	b2da      	uxtb	r2, r3
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80064b0:	69fa      	ldr	r2, [r7, #28]
 80064b2:	69b9      	ldr	r1, [r7, #24]
 80064b4:	68f8      	ldr	r0, [r7, #12]
 80064b6:	f000 f883 	bl	80065c0 <I2C_WaitOnTXISFlagUntilTimeout>
 80064ba:	4603      	mov	r3, r0
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d001      	beq.n	80064c4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80064c0:	2301      	movs	r3, #1
 80064c2:	e012      	b.n	80064ea <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80064c4:	893b      	ldrh	r3, [r7, #8]
 80064c6:	b2da      	uxtb	r2, r3
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80064ce:	69fb      	ldr	r3, [r7, #28]
 80064d0:	9300      	str	r3, [sp, #0]
 80064d2:	69bb      	ldr	r3, [r7, #24]
 80064d4:	2200      	movs	r2, #0
 80064d6:	2140      	movs	r1, #64	; 0x40
 80064d8:	68f8      	ldr	r0, [r7, #12]
 80064da:	f000 f831 	bl	8006540 <I2C_WaitOnFlagUntilTimeout>
 80064de:	4603      	mov	r3, r0
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d001      	beq.n	80064e8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80064e4:	2301      	movs	r3, #1
 80064e6:	e000      	b.n	80064ea <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80064e8:	2300      	movs	r3, #0
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3710      	adds	r7, #16
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}
 80064f2:	bf00      	nop
 80064f4:	80002000 	.word	0x80002000

080064f8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b083      	sub	sp, #12
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	699b      	ldr	r3, [r3, #24]
 8006506:	f003 0302 	and.w	r3, r3, #2
 800650a:	2b02      	cmp	r3, #2
 800650c:	d103      	bne.n	8006516 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	2200      	movs	r2, #0
 8006514:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	699b      	ldr	r3, [r3, #24]
 800651c:	f003 0301 	and.w	r3, r3, #1
 8006520:	2b01      	cmp	r3, #1
 8006522:	d007      	beq.n	8006534 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	699a      	ldr	r2, [r3, #24]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f042 0201 	orr.w	r2, r2, #1
 8006532:	619a      	str	r2, [r3, #24]
  }
}
 8006534:	bf00      	nop
 8006536:	370c      	adds	r7, #12
 8006538:	46bd      	mov	sp, r7
 800653a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653e:	4770      	bx	lr

08006540 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b084      	sub	sp, #16
 8006544:	af00      	add	r7, sp, #0
 8006546:	60f8      	str	r0, [r7, #12]
 8006548:	60b9      	str	r1, [r7, #8]
 800654a:	603b      	str	r3, [r7, #0]
 800654c:	4613      	mov	r3, r2
 800654e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006550:	e022      	b.n	8006598 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006558:	d01e      	beq.n	8006598 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800655a:	f7ff f8ef 	bl	800573c <HAL_GetTick>
 800655e:	4602      	mov	r2, r0
 8006560:	69bb      	ldr	r3, [r7, #24]
 8006562:	1ad3      	subs	r3, r2, r3
 8006564:	683a      	ldr	r2, [r7, #0]
 8006566:	429a      	cmp	r2, r3
 8006568:	d302      	bcc.n	8006570 <I2C_WaitOnFlagUntilTimeout+0x30>
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d113      	bne.n	8006598 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006574:	f043 0220 	orr.w	r2, r3, #32
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2220      	movs	r2, #32
 8006580:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	2200      	movs	r2, #0
 8006588:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	2200      	movs	r2, #0
 8006590:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8006594:	2301      	movs	r3, #1
 8006596:	e00f      	b.n	80065b8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	699a      	ldr	r2, [r3, #24]
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	4013      	ands	r3, r2
 80065a2:	68ba      	ldr	r2, [r7, #8]
 80065a4:	429a      	cmp	r2, r3
 80065a6:	bf0c      	ite	eq
 80065a8:	2301      	moveq	r3, #1
 80065aa:	2300      	movne	r3, #0
 80065ac:	b2db      	uxtb	r3, r3
 80065ae:	461a      	mov	r2, r3
 80065b0:	79fb      	ldrb	r3, [r7, #7]
 80065b2:	429a      	cmp	r2, r3
 80065b4:	d0cd      	beq.n	8006552 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80065b6:	2300      	movs	r3, #0
}
 80065b8:	4618      	mov	r0, r3
 80065ba:	3710      	adds	r7, #16
 80065bc:	46bd      	mov	sp, r7
 80065be:	bd80      	pop	{r7, pc}

080065c0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b084      	sub	sp, #16
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	60f8      	str	r0, [r7, #12]
 80065c8:	60b9      	str	r1, [r7, #8]
 80065ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80065cc:	e02c      	b.n	8006628 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80065ce:	687a      	ldr	r2, [r7, #4]
 80065d0:	68b9      	ldr	r1, [r7, #8]
 80065d2:	68f8      	ldr	r0, [r7, #12]
 80065d4:	f000 f870 	bl	80066b8 <I2C_IsErrorOccurred>
 80065d8:	4603      	mov	r3, r0
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d001      	beq.n	80065e2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80065de:	2301      	movs	r3, #1
 80065e0:	e02a      	b.n	8006638 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065e8:	d01e      	beq.n	8006628 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065ea:	f7ff f8a7 	bl	800573c <HAL_GetTick>
 80065ee:	4602      	mov	r2, r0
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	1ad3      	subs	r3, r2, r3
 80065f4:	68ba      	ldr	r2, [r7, #8]
 80065f6:	429a      	cmp	r2, r3
 80065f8:	d302      	bcc.n	8006600 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d113      	bne.n	8006628 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006604:	f043 0220 	orr.w	r2, r3, #32
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2220      	movs	r2, #32
 8006610:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	2200      	movs	r2, #0
 8006618:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	2200      	movs	r2, #0
 8006620:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006624:	2301      	movs	r3, #1
 8006626:	e007      	b.n	8006638 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	699b      	ldr	r3, [r3, #24]
 800662e:	f003 0302 	and.w	r3, r3, #2
 8006632:	2b02      	cmp	r3, #2
 8006634:	d1cb      	bne.n	80065ce <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006636:	2300      	movs	r3, #0
}
 8006638:	4618      	mov	r0, r3
 800663a:	3710      	adds	r7, #16
 800663c:	46bd      	mov	sp, r7
 800663e:	bd80      	pop	{r7, pc}

08006640 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b084      	sub	sp, #16
 8006644:	af00      	add	r7, sp, #0
 8006646:	60f8      	str	r0, [r7, #12]
 8006648:	60b9      	str	r1, [r7, #8]
 800664a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800664c:	e028      	b.n	80066a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800664e:	687a      	ldr	r2, [r7, #4]
 8006650:	68b9      	ldr	r1, [r7, #8]
 8006652:	68f8      	ldr	r0, [r7, #12]
 8006654:	f000 f830 	bl	80066b8 <I2C_IsErrorOccurred>
 8006658:	4603      	mov	r3, r0
 800665a:	2b00      	cmp	r3, #0
 800665c:	d001      	beq.n	8006662 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800665e:	2301      	movs	r3, #1
 8006660:	e026      	b.n	80066b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006662:	f7ff f86b 	bl	800573c <HAL_GetTick>
 8006666:	4602      	mov	r2, r0
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	1ad3      	subs	r3, r2, r3
 800666c:	68ba      	ldr	r2, [r7, #8]
 800666e:	429a      	cmp	r2, r3
 8006670:	d302      	bcc.n	8006678 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d113      	bne.n	80066a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800667c:	f043 0220 	orr.w	r2, r3, #32
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	2220      	movs	r2, #32
 8006688:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2200      	movs	r2, #0
 8006690:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	2200      	movs	r2, #0
 8006698:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800669c:	2301      	movs	r3, #1
 800669e:	e007      	b.n	80066b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	699b      	ldr	r3, [r3, #24]
 80066a6:	f003 0320 	and.w	r3, r3, #32
 80066aa:	2b20      	cmp	r3, #32
 80066ac:	d1cf      	bne.n	800664e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80066ae:	2300      	movs	r3, #0
}
 80066b0:	4618      	mov	r0, r3
 80066b2:	3710      	adds	r7, #16
 80066b4:	46bd      	mov	sp, r7
 80066b6:	bd80      	pop	{r7, pc}

080066b8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b08a      	sub	sp, #40	; 0x28
 80066bc:	af00      	add	r7, sp, #0
 80066be:	60f8      	str	r0, [r7, #12]
 80066c0:	60b9      	str	r1, [r7, #8]
 80066c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066c4:	2300      	movs	r3, #0
 80066c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	699b      	ldr	r3, [r3, #24]
 80066d0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80066d2:	2300      	movs	r3, #0
 80066d4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80066da:	69bb      	ldr	r3, [r7, #24]
 80066dc:	f003 0310 	and.w	r3, r3, #16
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d075      	beq.n	80067d0 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	2210      	movs	r2, #16
 80066ea:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80066ec:	e056      	b.n	800679c <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066f4:	d052      	beq.n	800679c <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80066f6:	f7ff f821 	bl	800573c <HAL_GetTick>
 80066fa:	4602      	mov	r2, r0
 80066fc:	69fb      	ldr	r3, [r7, #28]
 80066fe:	1ad3      	subs	r3, r2, r3
 8006700:	68ba      	ldr	r2, [r7, #8]
 8006702:	429a      	cmp	r2, r3
 8006704:	d302      	bcc.n	800670c <I2C_IsErrorOccurred+0x54>
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d147      	bne.n	800679c <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	685b      	ldr	r3, [r3, #4]
 8006712:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006716:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800671e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	699b      	ldr	r3, [r3, #24]
 8006726:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800672a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800672e:	d12e      	bne.n	800678e <I2C_IsErrorOccurred+0xd6>
 8006730:	697b      	ldr	r3, [r7, #20]
 8006732:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006736:	d02a      	beq.n	800678e <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8006738:	7cfb      	ldrb	r3, [r7, #19]
 800673a:	2b20      	cmp	r3, #32
 800673c:	d027      	beq.n	800678e <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	685a      	ldr	r2, [r3, #4]
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800674c:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800674e:	f7fe fff5 	bl	800573c <HAL_GetTick>
 8006752:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006754:	e01b      	b.n	800678e <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006756:	f7fe fff1 	bl	800573c <HAL_GetTick>
 800675a:	4602      	mov	r2, r0
 800675c:	69fb      	ldr	r3, [r7, #28]
 800675e:	1ad3      	subs	r3, r2, r3
 8006760:	2b19      	cmp	r3, #25
 8006762:	d914      	bls.n	800678e <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006768:	f043 0220 	orr.w	r2, r3, #32
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	2220      	movs	r2, #32
 8006774:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2200      	movs	r2, #0
 800677c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2200      	movs	r2, #0
 8006784:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8006788:	2301      	movs	r3, #1
 800678a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	699b      	ldr	r3, [r3, #24]
 8006794:	f003 0320 	and.w	r3, r3, #32
 8006798:	2b20      	cmp	r3, #32
 800679a:	d1dc      	bne.n	8006756 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	699b      	ldr	r3, [r3, #24]
 80067a2:	f003 0320 	and.w	r3, r3, #32
 80067a6:	2b20      	cmp	r3, #32
 80067a8:	d003      	beq.n	80067b2 <I2C_IsErrorOccurred+0xfa>
 80067aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d09d      	beq.n	80066ee <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80067b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d103      	bne.n	80067c2 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	2220      	movs	r2, #32
 80067c0:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80067c2:	6a3b      	ldr	r3, [r7, #32]
 80067c4:	f043 0304 	orr.w	r3, r3, #4
 80067c8:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80067ca:	2301      	movs	r3, #1
 80067cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	699b      	ldr	r3, [r3, #24]
 80067d6:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80067d8:	69bb      	ldr	r3, [r7, #24]
 80067da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d00b      	beq.n	80067fa <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80067e2:	6a3b      	ldr	r3, [r7, #32]
 80067e4:	f043 0301 	orr.w	r3, r3, #1
 80067e8:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80067f2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80067f4:	2301      	movs	r3, #1
 80067f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80067fa:	69bb      	ldr	r3, [r7, #24]
 80067fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006800:	2b00      	cmp	r3, #0
 8006802:	d00b      	beq.n	800681c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006804:	6a3b      	ldr	r3, [r7, #32]
 8006806:	f043 0308 	orr.w	r3, r3, #8
 800680a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006814:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006816:	2301      	movs	r3, #1
 8006818:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800681c:	69bb      	ldr	r3, [r7, #24]
 800681e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006822:	2b00      	cmp	r3, #0
 8006824:	d00b      	beq.n	800683e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006826:	6a3b      	ldr	r3, [r7, #32]
 8006828:	f043 0302 	orr.w	r3, r3, #2
 800682c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006836:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006838:	2301      	movs	r3, #1
 800683a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800683e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006842:	2b00      	cmp	r3, #0
 8006844:	d01c      	beq.n	8006880 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006846:	68f8      	ldr	r0, [r7, #12]
 8006848:	f7ff fe56 	bl	80064f8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	6859      	ldr	r1, [r3, #4]
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681a      	ldr	r2, [r3, #0]
 8006856:	4b0d      	ldr	r3, [pc, #52]	; (800688c <I2C_IsErrorOccurred+0x1d4>)
 8006858:	400b      	ands	r3, r1
 800685a:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006860:	6a3b      	ldr	r3, [r7, #32]
 8006862:	431a      	orrs	r2, r3
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	2220      	movs	r2, #32
 800686c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	2200      	movs	r2, #0
 8006874:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	2200      	movs	r2, #0
 800687c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8006880:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8006884:	4618      	mov	r0, r3
 8006886:	3728      	adds	r7, #40	; 0x28
 8006888:	46bd      	mov	sp, r7
 800688a:	bd80      	pop	{r7, pc}
 800688c:	fe00e800 	.word	0xfe00e800

08006890 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006890:	b480      	push	{r7}
 8006892:	b087      	sub	sp, #28
 8006894:	af00      	add	r7, sp, #0
 8006896:	60f8      	str	r0, [r7, #12]
 8006898:	607b      	str	r3, [r7, #4]
 800689a:	460b      	mov	r3, r1
 800689c:	817b      	strh	r3, [r7, #10]
 800689e:	4613      	mov	r3, r2
 80068a0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80068a2:	897b      	ldrh	r3, [r7, #10]
 80068a4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80068a8:	7a7b      	ldrb	r3, [r7, #9]
 80068aa:	041b      	lsls	r3, r3, #16
 80068ac:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80068b0:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80068b6:	6a3b      	ldr	r3, [r7, #32]
 80068b8:	4313      	orrs	r3, r2
 80068ba:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80068be:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	685a      	ldr	r2, [r3, #4]
 80068c6:	6a3b      	ldr	r3, [r7, #32]
 80068c8:	0d5b      	lsrs	r3, r3, #21
 80068ca:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80068ce:	4b08      	ldr	r3, [pc, #32]	; (80068f0 <I2C_TransferConfig+0x60>)
 80068d0:	430b      	orrs	r3, r1
 80068d2:	43db      	mvns	r3, r3
 80068d4:	ea02 0103 	and.w	r1, r2, r3
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	697a      	ldr	r2, [r7, #20]
 80068de:	430a      	orrs	r2, r1
 80068e0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80068e2:	bf00      	nop
 80068e4:	371c      	adds	r7, #28
 80068e6:	46bd      	mov	sp, r7
 80068e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ec:	4770      	bx	lr
 80068ee:	bf00      	nop
 80068f0:	03ff63ff 	.word	0x03ff63ff

080068f4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80068f4:	b480      	push	{r7}
 80068f6:	b083      	sub	sp, #12
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
 80068fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006904:	b2db      	uxtb	r3, r3
 8006906:	2b20      	cmp	r3, #32
 8006908:	d138      	bne.n	800697c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006910:	2b01      	cmp	r3, #1
 8006912:	d101      	bne.n	8006918 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006914:	2302      	movs	r3, #2
 8006916:	e032      	b.n	800697e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2201      	movs	r2, #1
 800691c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2224      	movs	r2, #36	; 0x24
 8006924:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	681a      	ldr	r2, [r3, #0]
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f022 0201 	bic.w	r2, r2, #1
 8006936:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	681a      	ldr	r2, [r3, #0]
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006946:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	6819      	ldr	r1, [r3, #0]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	683a      	ldr	r2, [r7, #0]
 8006954:	430a      	orrs	r2, r1
 8006956:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	681a      	ldr	r2, [r3, #0]
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f042 0201 	orr.w	r2, r2, #1
 8006966:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2220      	movs	r2, #32
 800696c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2200      	movs	r2, #0
 8006974:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006978:	2300      	movs	r3, #0
 800697a:	e000      	b.n	800697e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800697c:	2302      	movs	r3, #2
  }
}
 800697e:	4618      	mov	r0, r3
 8006980:	370c      	adds	r7, #12
 8006982:	46bd      	mov	sp, r7
 8006984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006988:	4770      	bx	lr

0800698a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800698a:	b480      	push	{r7}
 800698c:	b085      	sub	sp, #20
 800698e:	af00      	add	r7, sp, #0
 8006990:	6078      	str	r0, [r7, #4]
 8006992:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800699a:	b2db      	uxtb	r3, r3
 800699c:	2b20      	cmp	r3, #32
 800699e:	d139      	bne.n	8006a14 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80069a6:	2b01      	cmp	r3, #1
 80069a8:	d101      	bne.n	80069ae <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80069aa:	2302      	movs	r3, #2
 80069ac:	e033      	b.n	8006a16 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2201      	movs	r2, #1
 80069b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2224      	movs	r2, #36	; 0x24
 80069ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	681a      	ldr	r2, [r3, #0]
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f022 0201 	bic.w	r2, r2, #1
 80069cc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80069dc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	021b      	lsls	r3, r3, #8
 80069e2:	68fa      	ldr	r2, [r7, #12]
 80069e4:	4313      	orrs	r3, r2
 80069e6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	68fa      	ldr	r2, [r7, #12]
 80069ee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	681a      	ldr	r2, [r3, #0]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f042 0201 	orr.w	r2, r2, #1
 80069fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2220      	movs	r2, #32
 8006a04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006a10:	2300      	movs	r3, #0
 8006a12:	e000      	b.n	8006a16 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006a14:	2302      	movs	r3, #2
  }
}
 8006a16:	4618      	mov	r0, r3
 8006a18:	3714      	adds	r7, #20
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a20:	4770      	bx	lr
	...

08006a24 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006a24:	b480      	push	{r7}
 8006a26:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006a28:	4b05      	ldr	r3, [pc, #20]	; (8006a40 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a04      	ldr	r2, [pc, #16]	; (8006a40 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006a2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a32:	6013      	str	r3, [r2, #0]
}
 8006a34:	bf00      	nop
 8006a36:	46bd      	mov	sp, r7
 8006a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3c:	4770      	bx	lr
 8006a3e:	bf00      	nop
 8006a40:	40007000 	.word	0x40007000

08006a44 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b086      	sub	sp, #24
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d101      	bne.n	8006a5a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8006a56:	2301      	movs	r3, #1
 8006a58:	e291      	b.n	8006f7e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f003 0301 	and.w	r3, r3, #1
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	f000 8087 	beq.w	8006b76 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006a68:	4b96      	ldr	r3, [pc, #600]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006a6a:	689b      	ldr	r3, [r3, #8]
 8006a6c:	f003 030c 	and.w	r3, r3, #12
 8006a70:	2b04      	cmp	r3, #4
 8006a72:	d00c      	beq.n	8006a8e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006a74:	4b93      	ldr	r3, [pc, #588]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006a76:	689b      	ldr	r3, [r3, #8]
 8006a78:	f003 030c 	and.w	r3, r3, #12
 8006a7c:	2b08      	cmp	r3, #8
 8006a7e:	d112      	bne.n	8006aa6 <HAL_RCC_OscConfig+0x62>
 8006a80:	4b90      	ldr	r3, [pc, #576]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a88:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006a8c:	d10b      	bne.n	8006aa6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a8e:	4b8d      	ldr	r3, [pc, #564]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d06c      	beq.n	8006b74 <HAL_RCC_OscConfig+0x130>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d168      	bne.n	8006b74 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	e26b      	b.n	8006f7e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	685b      	ldr	r3, [r3, #4]
 8006aaa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006aae:	d106      	bne.n	8006abe <HAL_RCC_OscConfig+0x7a>
 8006ab0:	4b84      	ldr	r3, [pc, #528]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	4a83      	ldr	r2, [pc, #524]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006ab6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006aba:	6013      	str	r3, [r2, #0]
 8006abc:	e02e      	b.n	8006b1c <HAL_RCC_OscConfig+0xd8>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d10c      	bne.n	8006ae0 <HAL_RCC_OscConfig+0x9c>
 8006ac6:	4b7f      	ldr	r3, [pc, #508]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4a7e      	ldr	r2, [pc, #504]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006acc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ad0:	6013      	str	r3, [r2, #0]
 8006ad2:	4b7c      	ldr	r3, [pc, #496]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4a7b      	ldr	r2, [pc, #492]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006ad8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006adc:	6013      	str	r3, [r2, #0]
 8006ade:	e01d      	b.n	8006b1c <HAL_RCC_OscConfig+0xd8>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	685b      	ldr	r3, [r3, #4]
 8006ae4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006ae8:	d10c      	bne.n	8006b04 <HAL_RCC_OscConfig+0xc0>
 8006aea:	4b76      	ldr	r3, [pc, #472]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a75      	ldr	r2, [pc, #468]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006af0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006af4:	6013      	str	r3, [r2, #0]
 8006af6:	4b73      	ldr	r3, [pc, #460]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	4a72      	ldr	r2, [pc, #456]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006afc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b00:	6013      	str	r3, [r2, #0]
 8006b02:	e00b      	b.n	8006b1c <HAL_RCC_OscConfig+0xd8>
 8006b04:	4b6f      	ldr	r3, [pc, #444]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4a6e      	ldr	r2, [pc, #440]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006b0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b0e:	6013      	str	r3, [r2, #0]
 8006b10:	4b6c      	ldr	r3, [pc, #432]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a6b      	ldr	r2, [pc, #428]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006b16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006b1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d013      	beq.n	8006b4c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b24:	f7fe fe0a 	bl	800573c <HAL_GetTick>
 8006b28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b2a:	e008      	b.n	8006b3e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006b2c:	f7fe fe06 	bl	800573c <HAL_GetTick>
 8006b30:	4602      	mov	r2, r0
 8006b32:	693b      	ldr	r3, [r7, #16]
 8006b34:	1ad3      	subs	r3, r2, r3
 8006b36:	2b64      	cmp	r3, #100	; 0x64
 8006b38:	d901      	bls.n	8006b3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006b3a:	2303      	movs	r3, #3
 8006b3c:	e21f      	b.n	8006f7e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b3e:	4b61      	ldr	r3, [pc, #388]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d0f0      	beq.n	8006b2c <HAL_RCC_OscConfig+0xe8>
 8006b4a:	e014      	b.n	8006b76 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b4c:	f7fe fdf6 	bl	800573c <HAL_GetTick>
 8006b50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006b52:	e008      	b.n	8006b66 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006b54:	f7fe fdf2 	bl	800573c <HAL_GetTick>
 8006b58:	4602      	mov	r2, r0
 8006b5a:	693b      	ldr	r3, [r7, #16]
 8006b5c:	1ad3      	subs	r3, r2, r3
 8006b5e:	2b64      	cmp	r3, #100	; 0x64
 8006b60:	d901      	bls.n	8006b66 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006b62:	2303      	movs	r3, #3
 8006b64:	e20b      	b.n	8006f7e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006b66:	4b57      	ldr	r3, [pc, #348]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d1f0      	bne.n	8006b54 <HAL_RCC_OscConfig+0x110>
 8006b72:	e000      	b.n	8006b76 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f003 0302 	and.w	r3, r3, #2
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d069      	beq.n	8006c56 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006b82:	4b50      	ldr	r3, [pc, #320]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006b84:	689b      	ldr	r3, [r3, #8]
 8006b86:	f003 030c 	and.w	r3, r3, #12
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d00b      	beq.n	8006ba6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006b8e:	4b4d      	ldr	r3, [pc, #308]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006b90:	689b      	ldr	r3, [r3, #8]
 8006b92:	f003 030c 	and.w	r3, r3, #12
 8006b96:	2b08      	cmp	r3, #8
 8006b98:	d11c      	bne.n	8006bd4 <HAL_RCC_OscConfig+0x190>
 8006b9a:	4b4a      	ldr	r3, [pc, #296]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006b9c:	685b      	ldr	r3, [r3, #4]
 8006b9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d116      	bne.n	8006bd4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006ba6:	4b47      	ldr	r3, [pc, #284]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f003 0302 	and.w	r3, r3, #2
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d005      	beq.n	8006bbe <HAL_RCC_OscConfig+0x17a>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	68db      	ldr	r3, [r3, #12]
 8006bb6:	2b01      	cmp	r3, #1
 8006bb8:	d001      	beq.n	8006bbe <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006bba:	2301      	movs	r3, #1
 8006bbc:	e1df      	b.n	8006f7e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006bbe:	4b41      	ldr	r3, [pc, #260]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	691b      	ldr	r3, [r3, #16]
 8006bca:	00db      	lsls	r3, r3, #3
 8006bcc:	493d      	ldr	r1, [pc, #244]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006bd2:	e040      	b.n	8006c56 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	68db      	ldr	r3, [r3, #12]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d023      	beq.n	8006c24 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006bdc:	4b39      	ldr	r3, [pc, #228]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	4a38      	ldr	r2, [pc, #224]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006be2:	f043 0301 	orr.w	r3, r3, #1
 8006be6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006be8:	f7fe fda8 	bl	800573c <HAL_GetTick>
 8006bec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006bee:	e008      	b.n	8006c02 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006bf0:	f7fe fda4 	bl	800573c <HAL_GetTick>
 8006bf4:	4602      	mov	r2, r0
 8006bf6:	693b      	ldr	r3, [r7, #16]
 8006bf8:	1ad3      	subs	r3, r2, r3
 8006bfa:	2b02      	cmp	r3, #2
 8006bfc:	d901      	bls.n	8006c02 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8006bfe:	2303      	movs	r3, #3
 8006c00:	e1bd      	b.n	8006f7e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c02:	4b30      	ldr	r3, [pc, #192]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f003 0302 	and.w	r3, r3, #2
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d0f0      	beq.n	8006bf0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c0e:	4b2d      	ldr	r3, [pc, #180]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	691b      	ldr	r3, [r3, #16]
 8006c1a:	00db      	lsls	r3, r3, #3
 8006c1c:	4929      	ldr	r1, [pc, #164]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	600b      	str	r3, [r1, #0]
 8006c22:	e018      	b.n	8006c56 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006c24:	4b27      	ldr	r3, [pc, #156]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4a26      	ldr	r2, [pc, #152]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006c2a:	f023 0301 	bic.w	r3, r3, #1
 8006c2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c30:	f7fe fd84 	bl	800573c <HAL_GetTick>
 8006c34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006c36:	e008      	b.n	8006c4a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006c38:	f7fe fd80 	bl	800573c <HAL_GetTick>
 8006c3c:	4602      	mov	r2, r0
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	1ad3      	subs	r3, r2, r3
 8006c42:	2b02      	cmp	r3, #2
 8006c44:	d901      	bls.n	8006c4a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006c46:	2303      	movs	r3, #3
 8006c48:	e199      	b.n	8006f7e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006c4a:	4b1e      	ldr	r3, [pc, #120]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f003 0302 	and.w	r3, r3, #2
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d1f0      	bne.n	8006c38 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f003 0308 	and.w	r3, r3, #8
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d038      	beq.n	8006cd4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	695b      	ldr	r3, [r3, #20]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d019      	beq.n	8006c9e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006c6a:	4b16      	ldr	r3, [pc, #88]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006c6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c6e:	4a15      	ldr	r2, [pc, #84]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006c70:	f043 0301 	orr.w	r3, r3, #1
 8006c74:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c76:	f7fe fd61 	bl	800573c <HAL_GetTick>
 8006c7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006c7c:	e008      	b.n	8006c90 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006c7e:	f7fe fd5d 	bl	800573c <HAL_GetTick>
 8006c82:	4602      	mov	r2, r0
 8006c84:	693b      	ldr	r3, [r7, #16]
 8006c86:	1ad3      	subs	r3, r2, r3
 8006c88:	2b02      	cmp	r3, #2
 8006c8a:	d901      	bls.n	8006c90 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006c8c:	2303      	movs	r3, #3
 8006c8e:	e176      	b.n	8006f7e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006c90:	4b0c      	ldr	r3, [pc, #48]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006c92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c94:	f003 0302 	and.w	r3, r3, #2
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d0f0      	beq.n	8006c7e <HAL_RCC_OscConfig+0x23a>
 8006c9c:	e01a      	b.n	8006cd4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006c9e:	4b09      	ldr	r3, [pc, #36]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006ca0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ca2:	4a08      	ldr	r2, [pc, #32]	; (8006cc4 <HAL_RCC_OscConfig+0x280>)
 8006ca4:	f023 0301 	bic.w	r3, r3, #1
 8006ca8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006caa:	f7fe fd47 	bl	800573c <HAL_GetTick>
 8006cae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006cb0:	e00a      	b.n	8006cc8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006cb2:	f7fe fd43 	bl	800573c <HAL_GetTick>
 8006cb6:	4602      	mov	r2, r0
 8006cb8:	693b      	ldr	r3, [r7, #16]
 8006cba:	1ad3      	subs	r3, r2, r3
 8006cbc:	2b02      	cmp	r3, #2
 8006cbe:	d903      	bls.n	8006cc8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006cc0:	2303      	movs	r3, #3
 8006cc2:	e15c      	b.n	8006f7e <HAL_RCC_OscConfig+0x53a>
 8006cc4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006cc8:	4b91      	ldr	r3, [pc, #580]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006cca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ccc:	f003 0302 	and.w	r3, r3, #2
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d1ee      	bne.n	8006cb2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f003 0304 	and.w	r3, r3, #4
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	f000 80a4 	beq.w	8006e2a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006ce2:	4b8b      	ldr	r3, [pc, #556]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ce6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d10d      	bne.n	8006d0a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8006cee:	4b88      	ldr	r3, [pc, #544]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cf2:	4a87      	ldr	r2, [pc, #540]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006cf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006cf8:	6413      	str	r3, [r2, #64]	; 0x40
 8006cfa:	4b85      	ldr	r3, [pc, #532]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d02:	60bb      	str	r3, [r7, #8]
 8006d04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006d06:	2301      	movs	r3, #1
 8006d08:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006d0a:	4b82      	ldr	r3, [pc, #520]	; (8006f14 <HAL_RCC_OscConfig+0x4d0>)
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d118      	bne.n	8006d48 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8006d16:	4b7f      	ldr	r3, [pc, #508]	; (8006f14 <HAL_RCC_OscConfig+0x4d0>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4a7e      	ldr	r2, [pc, #504]	; (8006f14 <HAL_RCC_OscConfig+0x4d0>)
 8006d1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006d22:	f7fe fd0b 	bl	800573c <HAL_GetTick>
 8006d26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006d28:	e008      	b.n	8006d3c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d2a:	f7fe fd07 	bl	800573c <HAL_GetTick>
 8006d2e:	4602      	mov	r2, r0
 8006d30:	693b      	ldr	r3, [r7, #16]
 8006d32:	1ad3      	subs	r3, r2, r3
 8006d34:	2b64      	cmp	r3, #100	; 0x64
 8006d36:	d901      	bls.n	8006d3c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8006d38:	2303      	movs	r3, #3
 8006d3a:	e120      	b.n	8006f7e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006d3c:	4b75      	ldr	r3, [pc, #468]	; (8006f14 <HAL_RCC_OscConfig+0x4d0>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d0f0      	beq.n	8006d2a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	689b      	ldr	r3, [r3, #8]
 8006d4c:	2b01      	cmp	r3, #1
 8006d4e:	d106      	bne.n	8006d5e <HAL_RCC_OscConfig+0x31a>
 8006d50:	4b6f      	ldr	r3, [pc, #444]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006d52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d54:	4a6e      	ldr	r2, [pc, #440]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006d56:	f043 0301 	orr.w	r3, r3, #1
 8006d5a:	6713      	str	r3, [r2, #112]	; 0x70
 8006d5c:	e02d      	b.n	8006dba <HAL_RCC_OscConfig+0x376>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	689b      	ldr	r3, [r3, #8]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d10c      	bne.n	8006d80 <HAL_RCC_OscConfig+0x33c>
 8006d66:	4b6a      	ldr	r3, [pc, #424]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006d68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d6a:	4a69      	ldr	r2, [pc, #420]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006d6c:	f023 0301 	bic.w	r3, r3, #1
 8006d70:	6713      	str	r3, [r2, #112]	; 0x70
 8006d72:	4b67      	ldr	r3, [pc, #412]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006d74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d76:	4a66      	ldr	r2, [pc, #408]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006d78:	f023 0304 	bic.w	r3, r3, #4
 8006d7c:	6713      	str	r3, [r2, #112]	; 0x70
 8006d7e:	e01c      	b.n	8006dba <HAL_RCC_OscConfig+0x376>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	689b      	ldr	r3, [r3, #8]
 8006d84:	2b05      	cmp	r3, #5
 8006d86:	d10c      	bne.n	8006da2 <HAL_RCC_OscConfig+0x35e>
 8006d88:	4b61      	ldr	r3, [pc, #388]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006d8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d8c:	4a60      	ldr	r2, [pc, #384]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006d8e:	f043 0304 	orr.w	r3, r3, #4
 8006d92:	6713      	str	r3, [r2, #112]	; 0x70
 8006d94:	4b5e      	ldr	r3, [pc, #376]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006d96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d98:	4a5d      	ldr	r2, [pc, #372]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006d9a:	f043 0301 	orr.w	r3, r3, #1
 8006d9e:	6713      	str	r3, [r2, #112]	; 0x70
 8006da0:	e00b      	b.n	8006dba <HAL_RCC_OscConfig+0x376>
 8006da2:	4b5b      	ldr	r3, [pc, #364]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006da4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006da6:	4a5a      	ldr	r2, [pc, #360]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006da8:	f023 0301 	bic.w	r3, r3, #1
 8006dac:	6713      	str	r3, [r2, #112]	; 0x70
 8006dae:	4b58      	ldr	r3, [pc, #352]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006db0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006db2:	4a57      	ldr	r2, [pc, #348]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006db4:	f023 0304 	bic.w	r3, r3, #4
 8006db8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d015      	beq.n	8006dee <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006dc2:	f7fe fcbb 	bl	800573c <HAL_GetTick>
 8006dc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006dc8:	e00a      	b.n	8006de0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006dca:	f7fe fcb7 	bl	800573c <HAL_GetTick>
 8006dce:	4602      	mov	r2, r0
 8006dd0:	693b      	ldr	r3, [r7, #16]
 8006dd2:	1ad3      	subs	r3, r2, r3
 8006dd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d901      	bls.n	8006de0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8006ddc:	2303      	movs	r3, #3
 8006dde:	e0ce      	b.n	8006f7e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006de0:	4b4b      	ldr	r3, [pc, #300]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006de2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006de4:	f003 0302 	and.w	r3, r3, #2
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d0ee      	beq.n	8006dca <HAL_RCC_OscConfig+0x386>
 8006dec:	e014      	b.n	8006e18 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006dee:	f7fe fca5 	bl	800573c <HAL_GetTick>
 8006df2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006df4:	e00a      	b.n	8006e0c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006df6:	f7fe fca1 	bl	800573c <HAL_GetTick>
 8006dfa:	4602      	mov	r2, r0
 8006dfc:	693b      	ldr	r3, [r7, #16]
 8006dfe:	1ad3      	subs	r3, r2, r3
 8006e00:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d901      	bls.n	8006e0c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8006e08:	2303      	movs	r3, #3
 8006e0a:	e0b8      	b.n	8006f7e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006e0c:	4b40      	ldr	r3, [pc, #256]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006e0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e10:	f003 0302 	and.w	r3, r3, #2
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d1ee      	bne.n	8006df6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006e18:	7dfb      	ldrb	r3, [r7, #23]
 8006e1a:	2b01      	cmp	r3, #1
 8006e1c:	d105      	bne.n	8006e2a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006e1e:	4b3c      	ldr	r3, [pc, #240]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e22:	4a3b      	ldr	r2, [pc, #236]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006e24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006e28:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	699b      	ldr	r3, [r3, #24]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	f000 80a4 	beq.w	8006f7c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006e34:	4b36      	ldr	r3, [pc, #216]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006e36:	689b      	ldr	r3, [r3, #8]
 8006e38:	f003 030c 	and.w	r3, r3, #12
 8006e3c:	2b08      	cmp	r3, #8
 8006e3e:	d06b      	beq.n	8006f18 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	699b      	ldr	r3, [r3, #24]
 8006e44:	2b02      	cmp	r3, #2
 8006e46:	d149      	bne.n	8006edc <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e48:	4b31      	ldr	r3, [pc, #196]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	4a30      	ldr	r2, [pc, #192]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006e4e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006e52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e54:	f7fe fc72 	bl	800573c <HAL_GetTick>
 8006e58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e5a:	e008      	b.n	8006e6e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e5c:	f7fe fc6e 	bl	800573c <HAL_GetTick>
 8006e60:	4602      	mov	r2, r0
 8006e62:	693b      	ldr	r3, [r7, #16]
 8006e64:	1ad3      	subs	r3, r2, r3
 8006e66:	2b02      	cmp	r3, #2
 8006e68:	d901      	bls.n	8006e6e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8006e6a:	2303      	movs	r3, #3
 8006e6c:	e087      	b.n	8006f7e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e6e:	4b28      	ldr	r3, [pc, #160]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d1f0      	bne.n	8006e5c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	69da      	ldr	r2, [r3, #28]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6a1b      	ldr	r3, [r3, #32]
 8006e82:	431a      	orrs	r2, r3
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e88:	019b      	lsls	r3, r3, #6
 8006e8a:	431a      	orrs	r2, r3
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e90:	085b      	lsrs	r3, r3, #1
 8006e92:	3b01      	subs	r3, #1
 8006e94:	041b      	lsls	r3, r3, #16
 8006e96:	431a      	orrs	r2, r3
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e9c:	061b      	lsls	r3, r3, #24
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	4a1b      	ldr	r2, [pc, #108]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006ea2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006ea6:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006ea8:	4b19      	ldr	r3, [pc, #100]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4a18      	ldr	r2, [pc, #96]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006eae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006eb2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006eb4:	f7fe fc42 	bl	800573c <HAL_GetTick>
 8006eb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006eba:	e008      	b.n	8006ece <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ebc:	f7fe fc3e 	bl	800573c <HAL_GetTick>
 8006ec0:	4602      	mov	r2, r0
 8006ec2:	693b      	ldr	r3, [r7, #16]
 8006ec4:	1ad3      	subs	r3, r2, r3
 8006ec6:	2b02      	cmp	r3, #2
 8006ec8:	d901      	bls.n	8006ece <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8006eca:	2303      	movs	r3, #3
 8006ecc:	e057      	b.n	8006f7e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ece:	4b10      	ldr	r3, [pc, #64]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d0f0      	beq.n	8006ebc <HAL_RCC_OscConfig+0x478>
 8006eda:	e04f      	b.n	8006f7c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006edc:	4b0c      	ldr	r3, [pc, #48]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4a0b      	ldr	r2, [pc, #44]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006ee2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006ee6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ee8:	f7fe fc28 	bl	800573c <HAL_GetTick>
 8006eec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006eee:	e008      	b.n	8006f02 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ef0:	f7fe fc24 	bl	800573c <HAL_GetTick>
 8006ef4:	4602      	mov	r2, r0
 8006ef6:	693b      	ldr	r3, [r7, #16]
 8006ef8:	1ad3      	subs	r3, r2, r3
 8006efa:	2b02      	cmp	r3, #2
 8006efc:	d901      	bls.n	8006f02 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8006efe:	2303      	movs	r3, #3
 8006f00:	e03d      	b.n	8006f7e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f02:	4b03      	ldr	r3, [pc, #12]	; (8006f10 <HAL_RCC_OscConfig+0x4cc>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d1f0      	bne.n	8006ef0 <HAL_RCC_OscConfig+0x4ac>
 8006f0e:	e035      	b.n	8006f7c <HAL_RCC_OscConfig+0x538>
 8006f10:	40023800 	.word	0x40023800
 8006f14:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8006f18:	4b1b      	ldr	r3, [pc, #108]	; (8006f88 <HAL_RCC_OscConfig+0x544>)
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	699b      	ldr	r3, [r3, #24]
 8006f22:	2b01      	cmp	r3, #1
 8006f24:	d028      	beq.n	8006f78 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006f30:	429a      	cmp	r2, r3
 8006f32:	d121      	bne.n	8006f78 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f3e:	429a      	cmp	r2, r3
 8006f40:	d11a      	bne.n	8006f78 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006f42:	68fa      	ldr	r2, [r7, #12]
 8006f44:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006f48:	4013      	ands	r3, r2
 8006f4a:	687a      	ldr	r2, [r7, #4]
 8006f4c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006f4e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d111      	bne.n	8006f78 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f5e:	085b      	lsrs	r3, r3, #1
 8006f60:	3b01      	subs	r3, #1
 8006f62:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006f64:	429a      	cmp	r2, r3
 8006f66:	d107      	bne.n	8006f78 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f72:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006f74:	429a      	cmp	r2, r3
 8006f76:	d001      	beq.n	8006f7c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	e000      	b.n	8006f7e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8006f7c:	2300      	movs	r3, #0
}
 8006f7e:	4618      	mov	r0, r3
 8006f80:	3718      	adds	r7, #24
 8006f82:	46bd      	mov	sp, r7
 8006f84:	bd80      	pop	{r7, pc}
 8006f86:	bf00      	nop
 8006f88:	40023800 	.word	0x40023800

08006f8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b084      	sub	sp, #16
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
 8006f94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006f96:	2300      	movs	r3, #0
 8006f98:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d101      	bne.n	8006fa4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	e0d0      	b.n	8007146 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006fa4:	4b6a      	ldr	r3, [pc, #424]	; (8007150 <HAL_RCC_ClockConfig+0x1c4>)
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f003 030f 	and.w	r3, r3, #15
 8006fac:	683a      	ldr	r2, [r7, #0]
 8006fae:	429a      	cmp	r2, r3
 8006fb0:	d910      	bls.n	8006fd4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fb2:	4b67      	ldr	r3, [pc, #412]	; (8007150 <HAL_RCC_ClockConfig+0x1c4>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f023 020f 	bic.w	r2, r3, #15
 8006fba:	4965      	ldr	r1, [pc, #404]	; (8007150 <HAL_RCC_ClockConfig+0x1c4>)
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	4313      	orrs	r3, r2
 8006fc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fc2:	4b63      	ldr	r3, [pc, #396]	; (8007150 <HAL_RCC_ClockConfig+0x1c4>)
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f003 030f 	and.w	r3, r3, #15
 8006fca:	683a      	ldr	r2, [r7, #0]
 8006fcc:	429a      	cmp	r2, r3
 8006fce:	d001      	beq.n	8006fd4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	e0b8      	b.n	8007146 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f003 0302 	and.w	r3, r3, #2
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d020      	beq.n	8007022 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f003 0304 	and.w	r3, r3, #4
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d005      	beq.n	8006ff8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006fec:	4b59      	ldr	r3, [pc, #356]	; (8007154 <HAL_RCC_ClockConfig+0x1c8>)
 8006fee:	689b      	ldr	r3, [r3, #8]
 8006ff0:	4a58      	ldr	r2, [pc, #352]	; (8007154 <HAL_RCC_ClockConfig+0x1c8>)
 8006ff2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006ff6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f003 0308 	and.w	r3, r3, #8
 8007000:	2b00      	cmp	r3, #0
 8007002:	d005      	beq.n	8007010 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007004:	4b53      	ldr	r3, [pc, #332]	; (8007154 <HAL_RCC_ClockConfig+0x1c8>)
 8007006:	689b      	ldr	r3, [r3, #8]
 8007008:	4a52      	ldr	r2, [pc, #328]	; (8007154 <HAL_RCC_ClockConfig+0x1c8>)
 800700a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800700e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007010:	4b50      	ldr	r3, [pc, #320]	; (8007154 <HAL_RCC_ClockConfig+0x1c8>)
 8007012:	689b      	ldr	r3, [r3, #8]
 8007014:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	689b      	ldr	r3, [r3, #8]
 800701c:	494d      	ldr	r1, [pc, #308]	; (8007154 <HAL_RCC_ClockConfig+0x1c8>)
 800701e:	4313      	orrs	r3, r2
 8007020:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f003 0301 	and.w	r3, r3, #1
 800702a:	2b00      	cmp	r3, #0
 800702c:	d040      	beq.n	80070b0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	685b      	ldr	r3, [r3, #4]
 8007032:	2b01      	cmp	r3, #1
 8007034:	d107      	bne.n	8007046 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007036:	4b47      	ldr	r3, [pc, #284]	; (8007154 <HAL_RCC_ClockConfig+0x1c8>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800703e:	2b00      	cmp	r3, #0
 8007040:	d115      	bne.n	800706e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007042:	2301      	movs	r3, #1
 8007044:	e07f      	b.n	8007146 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	685b      	ldr	r3, [r3, #4]
 800704a:	2b02      	cmp	r3, #2
 800704c:	d107      	bne.n	800705e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800704e:	4b41      	ldr	r3, [pc, #260]	; (8007154 <HAL_RCC_ClockConfig+0x1c8>)
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007056:	2b00      	cmp	r3, #0
 8007058:	d109      	bne.n	800706e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800705a:	2301      	movs	r3, #1
 800705c:	e073      	b.n	8007146 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800705e:	4b3d      	ldr	r3, [pc, #244]	; (8007154 <HAL_RCC_ClockConfig+0x1c8>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f003 0302 	and.w	r3, r3, #2
 8007066:	2b00      	cmp	r3, #0
 8007068:	d101      	bne.n	800706e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800706a:	2301      	movs	r3, #1
 800706c:	e06b      	b.n	8007146 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800706e:	4b39      	ldr	r3, [pc, #228]	; (8007154 <HAL_RCC_ClockConfig+0x1c8>)
 8007070:	689b      	ldr	r3, [r3, #8]
 8007072:	f023 0203 	bic.w	r2, r3, #3
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	685b      	ldr	r3, [r3, #4]
 800707a:	4936      	ldr	r1, [pc, #216]	; (8007154 <HAL_RCC_ClockConfig+0x1c8>)
 800707c:	4313      	orrs	r3, r2
 800707e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007080:	f7fe fb5c 	bl	800573c <HAL_GetTick>
 8007084:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007086:	e00a      	b.n	800709e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007088:	f7fe fb58 	bl	800573c <HAL_GetTick>
 800708c:	4602      	mov	r2, r0
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	1ad3      	subs	r3, r2, r3
 8007092:	f241 3288 	movw	r2, #5000	; 0x1388
 8007096:	4293      	cmp	r3, r2
 8007098:	d901      	bls.n	800709e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800709a:	2303      	movs	r3, #3
 800709c:	e053      	b.n	8007146 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800709e:	4b2d      	ldr	r3, [pc, #180]	; (8007154 <HAL_RCC_ClockConfig+0x1c8>)
 80070a0:	689b      	ldr	r3, [r3, #8]
 80070a2:	f003 020c 	and.w	r2, r3, #12
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	685b      	ldr	r3, [r3, #4]
 80070aa:	009b      	lsls	r3, r3, #2
 80070ac:	429a      	cmp	r2, r3
 80070ae:	d1eb      	bne.n	8007088 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80070b0:	4b27      	ldr	r3, [pc, #156]	; (8007150 <HAL_RCC_ClockConfig+0x1c4>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f003 030f 	and.w	r3, r3, #15
 80070b8:	683a      	ldr	r2, [r7, #0]
 80070ba:	429a      	cmp	r2, r3
 80070bc:	d210      	bcs.n	80070e0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80070be:	4b24      	ldr	r3, [pc, #144]	; (8007150 <HAL_RCC_ClockConfig+0x1c4>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f023 020f 	bic.w	r2, r3, #15
 80070c6:	4922      	ldr	r1, [pc, #136]	; (8007150 <HAL_RCC_ClockConfig+0x1c4>)
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	4313      	orrs	r3, r2
 80070cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80070ce:	4b20      	ldr	r3, [pc, #128]	; (8007150 <HAL_RCC_ClockConfig+0x1c4>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f003 030f 	and.w	r3, r3, #15
 80070d6:	683a      	ldr	r2, [r7, #0]
 80070d8:	429a      	cmp	r2, r3
 80070da:	d001      	beq.n	80070e0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80070dc:	2301      	movs	r3, #1
 80070de:	e032      	b.n	8007146 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f003 0304 	and.w	r3, r3, #4
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d008      	beq.n	80070fe <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80070ec:	4b19      	ldr	r3, [pc, #100]	; (8007154 <HAL_RCC_ClockConfig+0x1c8>)
 80070ee:	689b      	ldr	r3, [r3, #8]
 80070f0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	68db      	ldr	r3, [r3, #12]
 80070f8:	4916      	ldr	r1, [pc, #88]	; (8007154 <HAL_RCC_ClockConfig+0x1c8>)
 80070fa:	4313      	orrs	r3, r2
 80070fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f003 0308 	and.w	r3, r3, #8
 8007106:	2b00      	cmp	r3, #0
 8007108:	d009      	beq.n	800711e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800710a:	4b12      	ldr	r3, [pc, #72]	; (8007154 <HAL_RCC_ClockConfig+0x1c8>)
 800710c:	689b      	ldr	r3, [r3, #8]
 800710e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	691b      	ldr	r3, [r3, #16]
 8007116:	00db      	lsls	r3, r3, #3
 8007118:	490e      	ldr	r1, [pc, #56]	; (8007154 <HAL_RCC_ClockConfig+0x1c8>)
 800711a:	4313      	orrs	r3, r2
 800711c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800711e:	f000 f821 	bl	8007164 <HAL_RCC_GetSysClockFreq>
 8007122:	4602      	mov	r2, r0
 8007124:	4b0b      	ldr	r3, [pc, #44]	; (8007154 <HAL_RCC_ClockConfig+0x1c8>)
 8007126:	689b      	ldr	r3, [r3, #8]
 8007128:	091b      	lsrs	r3, r3, #4
 800712a:	f003 030f 	and.w	r3, r3, #15
 800712e:	490a      	ldr	r1, [pc, #40]	; (8007158 <HAL_RCC_ClockConfig+0x1cc>)
 8007130:	5ccb      	ldrb	r3, [r1, r3]
 8007132:	fa22 f303 	lsr.w	r3, r2, r3
 8007136:	4a09      	ldr	r2, [pc, #36]	; (800715c <HAL_RCC_ClockConfig+0x1d0>)
 8007138:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800713a:	4b09      	ldr	r3, [pc, #36]	; (8007160 <HAL_RCC_ClockConfig+0x1d4>)
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	4618      	mov	r0, r3
 8007140:	f7fd ff26 	bl	8004f90 <HAL_InitTick>

  return HAL_OK;
 8007144:	2300      	movs	r3, #0
}
 8007146:	4618      	mov	r0, r3
 8007148:	3710      	adds	r7, #16
 800714a:	46bd      	mov	sp, r7
 800714c:	bd80      	pop	{r7, pc}
 800714e:	bf00      	nop
 8007150:	40023c00 	.word	0x40023c00
 8007154:	40023800 	.word	0x40023800
 8007158:	0800f4d0 	.word	0x0800f4d0
 800715c:	20000004 	.word	0x20000004
 8007160:	20000008 	.word	0x20000008

08007164 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007164:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007168:	b094      	sub	sp, #80	; 0x50
 800716a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800716c:	2300      	movs	r3, #0
 800716e:	647b      	str	r3, [r7, #68]	; 0x44
 8007170:	2300      	movs	r3, #0
 8007172:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007174:	2300      	movs	r3, #0
 8007176:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8007178:	2300      	movs	r3, #0
 800717a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800717c:	4b79      	ldr	r3, [pc, #484]	; (8007364 <HAL_RCC_GetSysClockFreq+0x200>)
 800717e:	689b      	ldr	r3, [r3, #8]
 8007180:	f003 030c 	and.w	r3, r3, #12
 8007184:	2b08      	cmp	r3, #8
 8007186:	d00d      	beq.n	80071a4 <HAL_RCC_GetSysClockFreq+0x40>
 8007188:	2b08      	cmp	r3, #8
 800718a:	f200 80e1 	bhi.w	8007350 <HAL_RCC_GetSysClockFreq+0x1ec>
 800718e:	2b00      	cmp	r3, #0
 8007190:	d002      	beq.n	8007198 <HAL_RCC_GetSysClockFreq+0x34>
 8007192:	2b04      	cmp	r3, #4
 8007194:	d003      	beq.n	800719e <HAL_RCC_GetSysClockFreq+0x3a>
 8007196:	e0db      	b.n	8007350 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007198:	4b73      	ldr	r3, [pc, #460]	; (8007368 <HAL_RCC_GetSysClockFreq+0x204>)
 800719a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800719c:	e0db      	b.n	8007356 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800719e:	4b73      	ldr	r3, [pc, #460]	; (800736c <HAL_RCC_GetSysClockFreq+0x208>)
 80071a0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80071a2:	e0d8      	b.n	8007356 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80071a4:	4b6f      	ldr	r3, [pc, #444]	; (8007364 <HAL_RCC_GetSysClockFreq+0x200>)
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80071ac:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80071ae:	4b6d      	ldr	r3, [pc, #436]	; (8007364 <HAL_RCC_GetSysClockFreq+0x200>)
 80071b0:	685b      	ldr	r3, [r3, #4]
 80071b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d063      	beq.n	8007282 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80071ba:	4b6a      	ldr	r3, [pc, #424]	; (8007364 <HAL_RCC_GetSysClockFreq+0x200>)
 80071bc:	685b      	ldr	r3, [r3, #4]
 80071be:	099b      	lsrs	r3, r3, #6
 80071c0:	2200      	movs	r2, #0
 80071c2:	63bb      	str	r3, [r7, #56]	; 0x38
 80071c4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80071c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071cc:	633b      	str	r3, [r7, #48]	; 0x30
 80071ce:	2300      	movs	r3, #0
 80071d0:	637b      	str	r3, [r7, #52]	; 0x34
 80071d2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80071d6:	4622      	mov	r2, r4
 80071d8:	462b      	mov	r3, r5
 80071da:	f04f 0000 	mov.w	r0, #0
 80071de:	f04f 0100 	mov.w	r1, #0
 80071e2:	0159      	lsls	r1, r3, #5
 80071e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80071e8:	0150      	lsls	r0, r2, #5
 80071ea:	4602      	mov	r2, r0
 80071ec:	460b      	mov	r3, r1
 80071ee:	4621      	mov	r1, r4
 80071f0:	1a51      	subs	r1, r2, r1
 80071f2:	6139      	str	r1, [r7, #16]
 80071f4:	4629      	mov	r1, r5
 80071f6:	eb63 0301 	sbc.w	r3, r3, r1
 80071fa:	617b      	str	r3, [r7, #20]
 80071fc:	f04f 0200 	mov.w	r2, #0
 8007200:	f04f 0300 	mov.w	r3, #0
 8007204:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007208:	4659      	mov	r1, fp
 800720a:	018b      	lsls	r3, r1, #6
 800720c:	4651      	mov	r1, sl
 800720e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007212:	4651      	mov	r1, sl
 8007214:	018a      	lsls	r2, r1, #6
 8007216:	4651      	mov	r1, sl
 8007218:	ebb2 0801 	subs.w	r8, r2, r1
 800721c:	4659      	mov	r1, fp
 800721e:	eb63 0901 	sbc.w	r9, r3, r1
 8007222:	f04f 0200 	mov.w	r2, #0
 8007226:	f04f 0300 	mov.w	r3, #0
 800722a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800722e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007232:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007236:	4690      	mov	r8, r2
 8007238:	4699      	mov	r9, r3
 800723a:	4623      	mov	r3, r4
 800723c:	eb18 0303 	adds.w	r3, r8, r3
 8007240:	60bb      	str	r3, [r7, #8]
 8007242:	462b      	mov	r3, r5
 8007244:	eb49 0303 	adc.w	r3, r9, r3
 8007248:	60fb      	str	r3, [r7, #12]
 800724a:	f04f 0200 	mov.w	r2, #0
 800724e:	f04f 0300 	mov.w	r3, #0
 8007252:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007256:	4629      	mov	r1, r5
 8007258:	024b      	lsls	r3, r1, #9
 800725a:	4621      	mov	r1, r4
 800725c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007260:	4621      	mov	r1, r4
 8007262:	024a      	lsls	r2, r1, #9
 8007264:	4610      	mov	r0, r2
 8007266:	4619      	mov	r1, r3
 8007268:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800726a:	2200      	movs	r2, #0
 800726c:	62bb      	str	r3, [r7, #40]	; 0x28
 800726e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007270:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007274:	f7f9 fcba 	bl	8000bec <__aeabi_uldivmod>
 8007278:	4602      	mov	r2, r0
 800727a:	460b      	mov	r3, r1
 800727c:	4613      	mov	r3, r2
 800727e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007280:	e058      	b.n	8007334 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007282:	4b38      	ldr	r3, [pc, #224]	; (8007364 <HAL_RCC_GetSysClockFreq+0x200>)
 8007284:	685b      	ldr	r3, [r3, #4]
 8007286:	099b      	lsrs	r3, r3, #6
 8007288:	2200      	movs	r2, #0
 800728a:	4618      	mov	r0, r3
 800728c:	4611      	mov	r1, r2
 800728e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007292:	623b      	str	r3, [r7, #32]
 8007294:	2300      	movs	r3, #0
 8007296:	627b      	str	r3, [r7, #36]	; 0x24
 8007298:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800729c:	4642      	mov	r2, r8
 800729e:	464b      	mov	r3, r9
 80072a0:	f04f 0000 	mov.w	r0, #0
 80072a4:	f04f 0100 	mov.w	r1, #0
 80072a8:	0159      	lsls	r1, r3, #5
 80072aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80072ae:	0150      	lsls	r0, r2, #5
 80072b0:	4602      	mov	r2, r0
 80072b2:	460b      	mov	r3, r1
 80072b4:	4641      	mov	r1, r8
 80072b6:	ebb2 0a01 	subs.w	sl, r2, r1
 80072ba:	4649      	mov	r1, r9
 80072bc:	eb63 0b01 	sbc.w	fp, r3, r1
 80072c0:	f04f 0200 	mov.w	r2, #0
 80072c4:	f04f 0300 	mov.w	r3, #0
 80072c8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80072cc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80072d0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80072d4:	ebb2 040a 	subs.w	r4, r2, sl
 80072d8:	eb63 050b 	sbc.w	r5, r3, fp
 80072dc:	f04f 0200 	mov.w	r2, #0
 80072e0:	f04f 0300 	mov.w	r3, #0
 80072e4:	00eb      	lsls	r3, r5, #3
 80072e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80072ea:	00e2      	lsls	r2, r4, #3
 80072ec:	4614      	mov	r4, r2
 80072ee:	461d      	mov	r5, r3
 80072f0:	4643      	mov	r3, r8
 80072f2:	18e3      	adds	r3, r4, r3
 80072f4:	603b      	str	r3, [r7, #0]
 80072f6:	464b      	mov	r3, r9
 80072f8:	eb45 0303 	adc.w	r3, r5, r3
 80072fc:	607b      	str	r3, [r7, #4]
 80072fe:	f04f 0200 	mov.w	r2, #0
 8007302:	f04f 0300 	mov.w	r3, #0
 8007306:	e9d7 4500 	ldrd	r4, r5, [r7]
 800730a:	4629      	mov	r1, r5
 800730c:	028b      	lsls	r3, r1, #10
 800730e:	4621      	mov	r1, r4
 8007310:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007314:	4621      	mov	r1, r4
 8007316:	028a      	lsls	r2, r1, #10
 8007318:	4610      	mov	r0, r2
 800731a:	4619      	mov	r1, r3
 800731c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800731e:	2200      	movs	r2, #0
 8007320:	61bb      	str	r3, [r7, #24]
 8007322:	61fa      	str	r2, [r7, #28]
 8007324:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007328:	f7f9 fc60 	bl	8000bec <__aeabi_uldivmod>
 800732c:	4602      	mov	r2, r0
 800732e:	460b      	mov	r3, r1
 8007330:	4613      	mov	r3, r2
 8007332:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007334:	4b0b      	ldr	r3, [pc, #44]	; (8007364 <HAL_RCC_GetSysClockFreq+0x200>)
 8007336:	685b      	ldr	r3, [r3, #4]
 8007338:	0c1b      	lsrs	r3, r3, #16
 800733a:	f003 0303 	and.w	r3, r3, #3
 800733e:	3301      	adds	r3, #1
 8007340:	005b      	lsls	r3, r3, #1
 8007342:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8007344:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007346:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007348:	fbb2 f3f3 	udiv	r3, r2, r3
 800734c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800734e:	e002      	b.n	8007356 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007350:	4b05      	ldr	r3, [pc, #20]	; (8007368 <HAL_RCC_GetSysClockFreq+0x204>)
 8007352:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007354:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007356:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007358:	4618      	mov	r0, r3
 800735a:	3750      	adds	r7, #80	; 0x50
 800735c:	46bd      	mov	sp, r7
 800735e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007362:	bf00      	nop
 8007364:	40023800 	.word	0x40023800
 8007368:	00f42400 	.word	0x00f42400
 800736c:	007a1200 	.word	0x007a1200

08007370 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007370:	b480      	push	{r7}
 8007372:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007374:	4b03      	ldr	r3, [pc, #12]	; (8007384 <HAL_RCC_GetHCLKFreq+0x14>)
 8007376:	681b      	ldr	r3, [r3, #0]
}
 8007378:	4618      	mov	r0, r3
 800737a:	46bd      	mov	sp, r7
 800737c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007380:	4770      	bx	lr
 8007382:	bf00      	nop
 8007384:	20000004 	.word	0x20000004

08007388 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007388:	b580      	push	{r7, lr}
 800738a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800738c:	f7ff fff0 	bl	8007370 <HAL_RCC_GetHCLKFreq>
 8007390:	4602      	mov	r2, r0
 8007392:	4b05      	ldr	r3, [pc, #20]	; (80073a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007394:	689b      	ldr	r3, [r3, #8]
 8007396:	0a9b      	lsrs	r3, r3, #10
 8007398:	f003 0307 	and.w	r3, r3, #7
 800739c:	4903      	ldr	r1, [pc, #12]	; (80073ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800739e:	5ccb      	ldrb	r3, [r1, r3]
 80073a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80073a4:	4618      	mov	r0, r3
 80073a6:	bd80      	pop	{r7, pc}
 80073a8:	40023800 	.word	0x40023800
 80073ac:	0800f4e0 	.word	0x0800f4e0

080073b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80073b4:	f7ff ffdc 	bl	8007370 <HAL_RCC_GetHCLKFreq>
 80073b8:	4602      	mov	r2, r0
 80073ba:	4b05      	ldr	r3, [pc, #20]	; (80073d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80073bc:	689b      	ldr	r3, [r3, #8]
 80073be:	0b5b      	lsrs	r3, r3, #13
 80073c0:	f003 0307 	and.w	r3, r3, #7
 80073c4:	4903      	ldr	r1, [pc, #12]	; (80073d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80073c6:	5ccb      	ldrb	r3, [r1, r3]
 80073c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80073cc:	4618      	mov	r0, r3
 80073ce:	bd80      	pop	{r7, pc}
 80073d0:	40023800 	.word	0x40023800
 80073d4:	0800f4e0 	.word	0x0800f4e0

080073d8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80073d8:	b480      	push	{r7}
 80073da:	b083      	sub	sp, #12
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
 80073e0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	220f      	movs	r2, #15
 80073e6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80073e8:	4b12      	ldr	r3, [pc, #72]	; (8007434 <HAL_RCC_GetClockConfig+0x5c>)
 80073ea:	689b      	ldr	r3, [r3, #8]
 80073ec:	f003 0203 	and.w	r2, r3, #3
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80073f4:	4b0f      	ldr	r3, [pc, #60]	; (8007434 <HAL_RCC_GetClockConfig+0x5c>)
 80073f6:	689b      	ldr	r3, [r3, #8]
 80073f8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007400:	4b0c      	ldr	r3, [pc, #48]	; (8007434 <HAL_RCC_GetClockConfig+0x5c>)
 8007402:	689b      	ldr	r3, [r3, #8]
 8007404:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800740c:	4b09      	ldr	r3, [pc, #36]	; (8007434 <HAL_RCC_GetClockConfig+0x5c>)
 800740e:	689b      	ldr	r3, [r3, #8]
 8007410:	08db      	lsrs	r3, r3, #3
 8007412:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800741a:	4b07      	ldr	r3, [pc, #28]	; (8007438 <HAL_RCC_GetClockConfig+0x60>)
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f003 020f 	and.w	r2, r3, #15
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	601a      	str	r2, [r3, #0]
}
 8007426:	bf00      	nop
 8007428:	370c      	adds	r7, #12
 800742a:	46bd      	mov	sp, r7
 800742c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007430:	4770      	bx	lr
 8007432:	bf00      	nop
 8007434:	40023800 	.word	0x40023800
 8007438:	40023c00 	.word	0x40023c00

0800743c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b088      	sub	sp, #32
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007444:	2300      	movs	r3, #0
 8007446:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8007448:	2300      	movs	r3, #0
 800744a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800744c:	2300      	movs	r3, #0
 800744e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8007450:	2300      	movs	r3, #0
 8007452:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007454:	2300      	movs	r3, #0
 8007456:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f003 0301 	and.w	r3, r3, #1
 8007460:	2b00      	cmp	r3, #0
 8007462:	d012      	beq.n	800748a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007464:	4b69      	ldr	r3, [pc, #420]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007466:	689b      	ldr	r3, [r3, #8]
 8007468:	4a68      	ldr	r2, [pc, #416]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800746a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800746e:	6093      	str	r3, [r2, #8]
 8007470:	4b66      	ldr	r3, [pc, #408]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007472:	689a      	ldr	r2, [r3, #8]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007478:	4964      	ldr	r1, [pc, #400]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800747a:	4313      	orrs	r3, r2
 800747c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007482:	2b00      	cmp	r3, #0
 8007484:	d101      	bne.n	800748a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8007486:	2301      	movs	r3, #1
 8007488:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007492:	2b00      	cmp	r3, #0
 8007494:	d017      	beq.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007496:	4b5d      	ldr	r3, [pc, #372]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007498:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800749c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074a4:	4959      	ldr	r1, [pc, #356]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80074a6:	4313      	orrs	r3, r2
 80074a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80074b4:	d101      	bne.n	80074ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80074b6:	2301      	movs	r3, #1
 80074b8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d101      	bne.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80074c2:	2301      	movs	r3, #1
 80074c4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d017      	beq.n	8007502 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80074d2:	4b4e      	ldr	r3, [pc, #312]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80074d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80074d8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074e0:	494a      	ldr	r1, [pc, #296]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80074e2:	4313      	orrs	r3, r2
 80074e4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80074f0:	d101      	bne.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80074f2:	2301      	movs	r3, #1
 80074f4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d101      	bne.n	8007502 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80074fe:	2301      	movs	r3, #1
 8007500:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800750a:	2b00      	cmp	r3, #0
 800750c:	d001      	beq.n	8007512 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800750e:	2301      	movs	r3, #1
 8007510:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f003 0320 	and.w	r3, r3, #32
 800751a:	2b00      	cmp	r3, #0
 800751c:	f000 808b 	beq.w	8007636 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007520:	4b3a      	ldr	r3, [pc, #232]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007524:	4a39      	ldr	r2, [pc, #228]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007526:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800752a:	6413      	str	r3, [r2, #64]	; 0x40
 800752c:	4b37      	ldr	r3, [pc, #220]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800752e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007530:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007534:	60bb      	str	r3, [r7, #8]
 8007536:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007538:	4b35      	ldr	r3, [pc, #212]	; (8007610 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	4a34      	ldr	r2, [pc, #208]	; (8007610 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800753e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007542:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007544:	f7fe f8fa 	bl	800573c <HAL_GetTick>
 8007548:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800754a:	e008      	b.n	800755e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800754c:	f7fe f8f6 	bl	800573c <HAL_GetTick>
 8007550:	4602      	mov	r2, r0
 8007552:	697b      	ldr	r3, [r7, #20]
 8007554:	1ad3      	subs	r3, r2, r3
 8007556:	2b64      	cmp	r3, #100	; 0x64
 8007558:	d901      	bls.n	800755e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800755a:	2303      	movs	r3, #3
 800755c:	e357      	b.n	8007c0e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800755e:	4b2c      	ldr	r3, [pc, #176]	; (8007610 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007566:	2b00      	cmp	r3, #0
 8007568:	d0f0      	beq.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800756a:	4b28      	ldr	r3, [pc, #160]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800756c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800756e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007572:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007574:	693b      	ldr	r3, [r7, #16]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d035      	beq.n	80075e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800757e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007582:	693a      	ldr	r2, [r7, #16]
 8007584:	429a      	cmp	r2, r3
 8007586:	d02e      	beq.n	80075e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007588:	4b20      	ldr	r3, [pc, #128]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800758a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800758c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007590:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007592:	4b1e      	ldr	r3, [pc, #120]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007594:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007596:	4a1d      	ldr	r2, [pc, #116]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007598:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800759c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800759e:	4b1b      	ldr	r3, [pc, #108]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80075a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075a2:	4a1a      	ldr	r2, [pc, #104]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80075a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80075a8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80075aa:	4a18      	ldr	r2, [pc, #96]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80075ac:	693b      	ldr	r3, [r7, #16]
 80075ae:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80075b0:	4b16      	ldr	r3, [pc, #88]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80075b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075b4:	f003 0301 	and.w	r3, r3, #1
 80075b8:	2b01      	cmp	r3, #1
 80075ba:	d114      	bne.n	80075e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075bc:	f7fe f8be 	bl	800573c <HAL_GetTick>
 80075c0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075c2:	e00a      	b.n	80075da <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80075c4:	f7fe f8ba 	bl	800573c <HAL_GetTick>
 80075c8:	4602      	mov	r2, r0
 80075ca:	697b      	ldr	r3, [r7, #20]
 80075cc:	1ad3      	subs	r3, r2, r3
 80075ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d901      	bls.n	80075da <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80075d6:	2303      	movs	r3, #3
 80075d8:	e319      	b.n	8007c0e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075da:	4b0c      	ldr	r3, [pc, #48]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80075dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075de:	f003 0302 	and.w	r3, r3, #2
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d0ee      	beq.n	80075c4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80075ee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80075f2:	d111      	bne.n	8007618 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80075f4:	4b05      	ldr	r3, [pc, #20]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80075f6:	689b      	ldr	r3, [r3, #8]
 80075f8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007600:	4b04      	ldr	r3, [pc, #16]	; (8007614 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007602:	400b      	ands	r3, r1
 8007604:	4901      	ldr	r1, [pc, #4]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007606:	4313      	orrs	r3, r2
 8007608:	608b      	str	r3, [r1, #8]
 800760a:	e00b      	b.n	8007624 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800760c:	40023800 	.word	0x40023800
 8007610:	40007000 	.word	0x40007000
 8007614:	0ffffcff 	.word	0x0ffffcff
 8007618:	4baa      	ldr	r3, [pc, #680]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800761a:	689b      	ldr	r3, [r3, #8]
 800761c:	4aa9      	ldr	r2, [pc, #676]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800761e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007622:	6093      	str	r3, [r2, #8]
 8007624:	4ba7      	ldr	r3, [pc, #668]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007626:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800762c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007630:	49a4      	ldr	r1, [pc, #656]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007632:	4313      	orrs	r3, r2
 8007634:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f003 0310 	and.w	r3, r3, #16
 800763e:	2b00      	cmp	r3, #0
 8007640:	d010      	beq.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007642:	4ba0      	ldr	r3, [pc, #640]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007644:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007648:	4a9e      	ldr	r2, [pc, #632]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800764a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800764e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8007652:	4b9c      	ldr	r3, [pc, #624]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007654:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800765c:	4999      	ldr	r1, [pc, #612]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800765e:	4313      	orrs	r3, r2
 8007660:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800766c:	2b00      	cmp	r3, #0
 800766e:	d00a      	beq.n	8007686 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007670:	4b94      	ldr	r3, [pc, #592]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007672:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007676:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800767e:	4991      	ldr	r1, [pc, #580]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007680:	4313      	orrs	r3, r2
 8007682:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800768e:	2b00      	cmp	r3, #0
 8007690:	d00a      	beq.n	80076a8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007692:	4b8c      	ldr	r3, [pc, #560]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007694:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007698:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80076a0:	4988      	ldr	r1, [pc, #544]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80076a2:	4313      	orrs	r3, r2
 80076a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d00a      	beq.n	80076ca <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80076b4:	4b83      	ldr	r3, [pc, #524]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80076b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076ba:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80076c2:	4980      	ldr	r1, [pc, #512]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80076c4:	4313      	orrs	r3, r2
 80076c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d00a      	beq.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80076d6:	4b7b      	ldr	r3, [pc, #492]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80076d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076dc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076e4:	4977      	ldr	r1, [pc, #476]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80076e6:	4313      	orrs	r3, r2
 80076e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d00a      	beq.n	800770e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80076f8:	4b72      	ldr	r3, [pc, #456]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80076fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076fe:	f023 0203 	bic.w	r2, r3, #3
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007706:	496f      	ldr	r1, [pc, #444]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007708:	4313      	orrs	r3, r2
 800770a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007716:	2b00      	cmp	r3, #0
 8007718:	d00a      	beq.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800771a:	4b6a      	ldr	r3, [pc, #424]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800771c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007720:	f023 020c 	bic.w	r2, r3, #12
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007728:	4966      	ldr	r1, [pc, #408]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800772a:	4313      	orrs	r3, r2
 800772c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007738:	2b00      	cmp	r3, #0
 800773a:	d00a      	beq.n	8007752 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800773c:	4b61      	ldr	r3, [pc, #388]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800773e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007742:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800774a:	495e      	ldr	r1, [pc, #376]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800774c:	4313      	orrs	r3, r2
 800774e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800775a:	2b00      	cmp	r3, #0
 800775c:	d00a      	beq.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800775e:	4b59      	ldr	r3, [pc, #356]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007760:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007764:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800776c:	4955      	ldr	r1, [pc, #340]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800776e:	4313      	orrs	r3, r2
 8007770:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800777c:	2b00      	cmp	r3, #0
 800777e:	d00a      	beq.n	8007796 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007780:	4b50      	ldr	r3, [pc, #320]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007782:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007786:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800778e:	494d      	ldr	r1, [pc, #308]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007790:	4313      	orrs	r3, r2
 8007792:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d00a      	beq.n	80077b8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80077a2:	4b48      	ldr	r3, [pc, #288]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80077a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077a8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077b0:	4944      	ldr	r1, [pc, #272]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80077b2:	4313      	orrs	r3, r2
 80077b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d00a      	beq.n	80077da <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80077c4:	4b3f      	ldr	r3, [pc, #252]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80077c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077ca:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80077d2:	493c      	ldr	r1, [pc, #240]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80077d4:	4313      	orrs	r3, r2
 80077d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d00a      	beq.n	80077fc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80077e6:	4b37      	ldr	r3, [pc, #220]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80077e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077ec:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077f4:	4933      	ldr	r1, [pc, #204]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80077f6:	4313      	orrs	r3, r2
 80077f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007804:	2b00      	cmp	r3, #0
 8007806:	d00a      	beq.n	800781e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007808:	4b2e      	ldr	r3, [pc, #184]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800780a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800780e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007816:	492b      	ldr	r1, [pc, #172]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007818:	4313      	orrs	r3, r2
 800781a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007826:	2b00      	cmp	r3, #0
 8007828:	d011      	beq.n	800784e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800782a:	4b26      	ldr	r3, [pc, #152]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800782c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007830:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007838:	4922      	ldr	r1, [pc, #136]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800783a:	4313      	orrs	r3, r2
 800783c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007844:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007848:	d101      	bne.n	800784e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800784a:	2301      	movs	r3, #1
 800784c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f003 0308 	and.w	r3, r3, #8
 8007856:	2b00      	cmp	r3, #0
 8007858:	d001      	beq.n	800785e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800785a:	2301      	movs	r3, #1
 800785c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007866:	2b00      	cmp	r3, #0
 8007868:	d00a      	beq.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800786a:	4b16      	ldr	r3, [pc, #88]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800786c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007870:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007878:	4912      	ldr	r1, [pc, #72]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800787a:	4313      	orrs	r3, r2
 800787c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007888:	2b00      	cmp	r3, #0
 800788a:	d00b      	beq.n	80078a4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800788c:	4b0d      	ldr	r3, [pc, #52]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800788e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007892:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800789c:	4909      	ldr	r1, [pc, #36]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800789e:	4313      	orrs	r3, r2
 80078a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80078a4:	69fb      	ldr	r3, [r7, #28]
 80078a6:	2b01      	cmp	r3, #1
 80078a8:	d006      	beq.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	f000 80d9 	beq.w	8007a6a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80078b8:	4b02      	ldr	r3, [pc, #8]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4a01      	ldr	r2, [pc, #4]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80078be:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80078c2:	e001      	b.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80078c4:	40023800 	.word	0x40023800
 80078c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80078ca:	f7fd ff37 	bl	800573c <HAL_GetTick>
 80078ce:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80078d0:	e008      	b.n	80078e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80078d2:	f7fd ff33 	bl	800573c <HAL_GetTick>
 80078d6:	4602      	mov	r2, r0
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	1ad3      	subs	r3, r2, r3
 80078dc:	2b64      	cmp	r3, #100	; 0x64
 80078de:	d901      	bls.n	80078e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80078e0:	2303      	movs	r3, #3
 80078e2:	e194      	b.n	8007c0e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80078e4:	4b6c      	ldr	r3, [pc, #432]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d1f0      	bne.n	80078d2 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f003 0301 	and.w	r3, r3, #1
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d021      	beq.n	8007940 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007900:	2b00      	cmp	r3, #0
 8007902:	d11d      	bne.n	8007940 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007904:	4b64      	ldr	r3, [pc, #400]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007906:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800790a:	0c1b      	lsrs	r3, r3, #16
 800790c:	f003 0303 	and.w	r3, r3, #3
 8007910:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007912:	4b61      	ldr	r3, [pc, #388]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007914:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007918:	0e1b      	lsrs	r3, r3, #24
 800791a:	f003 030f 	and.w	r3, r3, #15
 800791e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	685b      	ldr	r3, [r3, #4]
 8007924:	019a      	lsls	r2, r3, #6
 8007926:	693b      	ldr	r3, [r7, #16]
 8007928:	041b      	lsls	r3, r3, #16
 800792a:	431a      	orrs	r2, r3
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	061b      	lsls	r3, r3, #24
 8007930:	431a      	orrs	r2, r3
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	689b      	ldr	r3, [r3, #8]
 8007936:	071b      	lsls	r3, r3, #28
 8007938:	4957      	ldr	r1, [pc, #348]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800793a:	4313      	orrs	r3, r2
 800793c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007948:	2b00      	cmp	r3, #0
 800794a:	d004      	beq.n	8007956 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007950:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007954:	d00a      	beq.n	800796c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800795e:	2b00      	cmp	r3, #0
 8007960:	d02e      	beq.n	80079c0 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007966:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800796a:	d129      	bne.n	80079c0 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800796c:	4b4a      	ldr	r3, [pc, #296]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800796e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007972:	0c1b      	lsrs	r3, r3, #16
 8007974:	f003 0303 	and.w	r3, r3, #3
 8007978:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800797a:	4b47      	ldr	r3, [pc, #284]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800797c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007980:	0f1b      	lsrs	r3, r3, #28
 8007982:	f003 0307 	and.w	r3, r3, #7
 8007986:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	685b      	ldr	r3, [r3, #4]
 800798c:	019a      	lsls	r2, r3, #6
 800798e:	693b      	ldr	r3, [r7, #16]
 8007990:	041b      	lsls	r3, r3, #16
 8007992:	431a      	orrs	r2, r3
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	68db      	ldr	r3, [r3, #12]
 8007998:	061b      	lsls	r3, r3, #24
 800799a:	431a      	orrs	r2, r3
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	071b      	lsls	r3, r3, #28
 80079a0:	493d      	ldr	r1, [pc, #244]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80079a2:	4313      	orrs	r3, r2
 80079a4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80079a8:	4b3b      	ldr	r3, [pc, #236]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80079aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80079ae:	f023 021f 	bic.w	r2, r3, #31
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079b6:	3b01      	subs	r3, #1
 80079b8:	4937      	ldr	r1, [pc, #220]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80079ba:	4313      	orrs	r3, r2
 80079bc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d01d      	beq.n	8007a08 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80079cc:	4b32      	ldr	r3, [pc, #200]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80079ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80079d2:	0e1b      	lsrs	r3, r3, #24
 80079d4:	f003 030f 	and.w	r3, r3, #15
 80079d8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80079da:	4b2f      	ldr	r3, [pc, #188]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80079dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80079e0:	0f1b      	lsrs	r3, r3, #28
 80079e2:	f003 0307 	and.w	r3, r3, #7
 80079e6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	685b      	ldr	r3, [r3, #4]
 80079ec:	019a      	lsls	r2, r3, #6
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	691b      	ldr	r3, [r3, #16]
 80079f2:	041b      	lsls	r3, r3, #16
 80079f4:	431a      	orrs	r2, r3
 80079f6:	693b      	ldr	r3, [r7, #16]
 80079f8:	061b      	lsls	r3, r3, #24
 80079fa:	431a      	orrs	r2, r3
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	071b      	lsls	r3, r3, #28
 8007a00:	4925      	ldr	r1, [pc, #148]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007a02:	4313      	orrs	r3, r2
 8007a04:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d011      	beq.n	8007a38 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	685b      	ldr	r3, [r3, #4]
 8007a18:	019a      	lsls	r2, r3, #6
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	691b      	ldr	r3, [r3, #16]
 8007a1e:	041b      	lsls	r3, r3, #16
 8007a20:	431a      	orrs	r2, r3
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	68db      	ldr	r3, [r3, #12]
 8007a26:	061b      	lsls	r3, r3, #24
 8007a28:	431a      	orrs	r2, r3
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	689b      	ldr	r3, [r3, #8]
 8007a2e:	071b      	lsls	r3, r3, #28
 8007a30:	4919      	ldr	r1, [pc, #100]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007a32:	4313      	orrs	r3, r2
 8007a34:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007a38:	4b17      	ldr	r3, [pc, #92]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	4a16      	ldr	r2, [pc, #88]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007a3e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007a42:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007a44:	f7fd fe7a 	bl	800573c <HAL_GetTick>
 8007a48:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007a4a:	e008      	b.n	8007a5e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007a4c:	f7fd fe76 	bl	800573c <HAL_GetTick>
 8007a50:	4602      	mov	r2, r0
 8007a52:	697b      	ldr	r3, [r7, #20]
 8007a54:	1ad3      	subs	r3, r2, r3
 8007a56:	2b64      	cmp	r3, #100	; 0x64
 8007a58:	d901      	bls.n	8007a5e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007a5a:	2303      	movs	r3, #3
 8007a5c:	e0d7      	b.n	8007c0e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007a5e:	4b0e      	ldr	r3, [pc, #56]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d0f0      	beq.n	8007a4c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8007a6a:	69bb      	ldr	r3, [r7, #24]
 8007a6c:	2b01      	cmp	r3, #1
 8007a6e:	f040 80cd 	bne.w	8007c0c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007a72:	4b09      	ldr	r3, [pc, #36]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	4a08      	ldr	r2, [pc, #32]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007a78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007a7c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007a7e:	f7fd fe5d 	bl	800573c <HAL_GetTick>
 8007a82:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007a84:	e00a      	b.n	8007a9c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007a86:	f7fd fe59 	bl	800573c <HAL_GetTick>
 8007a8a:	4602      	mov	r2, r0
 8007a8c:	697b      	ldr	r3, [r7, #20]
 8007a8e:	1ad3      	subs	r3, r2, r3
 8007a90:	2b64      	cmp	r3, #100	; 0x64
 8007a92:	d903      	bls.n	8007a9c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007a94:	2303      	movs	r3, #3
 8007a96:	e0ba      	b.n	8007c0e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8007a98:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007a9c:	4b5e      	ldr	r3, [pc, #376]	; (8007c18 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007aa4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007aa8:	d0ed      	beq.n	8007a86 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d003      	beq.n	8007abe <HAL_RCCEx_PeriphCLKConfig+0x682>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d009      	beq.n	8007ad2 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d02e      	beq.n	8007b28 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d12a      	bne.n	8007b28 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007ad2:	4b51      	ldr	r3, [pc, #324]	; (8007c18 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007ad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ad8:	0c1b      	lsrs	r3, r3, #16
 8007ada:	f003 0303 	and.w	r3, r3, #3
 8007ade:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007ae0:	4b4d      	ldr	r3, [pc, #308]	; (8007c18 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007ae2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ae6:	0f1b      	lsrs	r3, r3, #28
 8007ae8:	f003 0307 	and.w	r3, r3, #7
 8007aec:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	695b      	ldr	r3, [r3, #20]
 8007af2:	019a      	lsls	r2, r3, #6
 8007af4:	693b      	ldr	r3, [r7, #16]
 8007af6:	041b      	lsls	r3, r3, #16
 8007af8:	431a      	orrs	r2, r3
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	699b      	ldr	r3, [r3, #24]
 8007afe:	061b      	lsls	r3, r3, #24
 8007b00:	431a      	orrs	r2, r3
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	071b      	lsls	r3, r3, #28
 8007b06:	4944      	ldr	r1, [pc, #272]	; (8007c18 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007b08:	4313      	orrs	r3, r2
 8007b0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007b0e:	4b42      	ldr	r3, [pc, #264]	; (8007c18 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007b10:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b14:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b1c:	3b01      	subs	r3, #1
 8007b1e:	021b      	lsls	r3, r3, #8
 8007b20:	493d      	ldr	r1, [pc, #244]	; (8007c18 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007b22:	4313      	orrs	r3, r2
 8007b24:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d022      	beq.n	8007b7a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007b38:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007b3c:	d11d      	bne.n	8007b7a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007b3e:	4b36      	ldr	r3, [pc, #216]	; (8007c18 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007b40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b44:	0e1b      	lsrs	r3, r3, #24
 8007b46:	f003 030f 	and.w	r3, r3, #15
 8007b4a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007b4c:	4b32      	ldr	r3, [pc, #200]	; (8007c18 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b52:	0f1b      	lsrs	r3, r3, #28
 8007b54:	f003 0307 	and.w	r3, r3, #7
 8007b58:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	695b      	ldr	r3, [r3, #20]
 8007b5e:	019a      	lsls	r2, r3, #6
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6a1b      	ldr	r3, [r3, #32]
 8007b64:	041b      	lsls	r3, r3, #16
 8007b66:	431a      	orrs	r2, r3
 8007b68:	693b      	ldr	r3, [r7, #16]
 8007b6a:	061b      	lsls	r3, r3, #24
 8007b6c:	431a      	orrs	r2, r3
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	071b      	lsls	r3, r3, #28
 8007b72:	4929      	ldr	r1, [pc, #164]	; (8007c18 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007b74:	4313      	orrs	r3, r2
 8007b76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	f003 0308 	and.w	r3, r3, #8
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d028      	beq.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007b86:	4b24      	ldr	r3, [pc, #144]	; (8007c18 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007b88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b8c:	0e1b      	lsrs	r3, r3, #24
 8007b8e:	f003 030f 	and.w	r3, r3, #15
 8007b92:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007b94:	4b20      	ldr	r3, [pc, #128]	; (8007c18 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b9a:	0c1b      	lsrs	r3, r3, #16
 8007b9c:	f003 0303 	and.w	r3, r3, #3
 8007ba0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	695b      	ldr	r3, [r3, #20]
 8007ba6:	019a      	lsls	r2, r3, #6
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	041b      	lsls	r3, r3, #16
 8007bac:	431a      	orrs	r2, r3
 8007bae:	693b      	ldr	r3, [r7, #16]
 8007bb0:	061b      	lsls	r3, r3, #24
 8007bb2:	431a      	orrs	r2, r3
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	69db      	ldr	r3, [r3, #28]
 8007bb8:	071b      	lsls	r3, r3, #28
 8007bba:	4917      	ldr	r1, [pc, #92]	; (8007c18 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007bc2:	4b15      	ldr	r3, [pc, #84]	; (8007c18 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007bc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007bc8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bd0:	4911      	ldr	r1, [pc, #68]	; (8007c18 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007bd2:	4313      	orrs	r3, r2
 8007bd4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007bd8:	4b0f      	ldr	r3, [pc, #60]	; (8007c18 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	4a0e      	ldr	r2, [pc, #56]	; (8007c18 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007bde:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007be2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007be4:	f7fd fdaa 	bl	800573c <HAL_GetTick>
 8007be8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007bea:	e008      	b.n	8007bfe <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007bec:	f7fd fda6 	bl	800573c <HAL_GetTick>
 8007bf0:	4602      	mov	r2, r0
 8007bf2:	697b      	ldr	r3, [r7, #20]
 8007bf4:	1ad3      	subs	r3, r2, r3
 8007bf6:	2b64      	cmp	r3, #100	; 0x64
 8007bf8:	d901      	bls.n	8007bfe <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007bfa:	2303      	movs	r3, #3
 8007bfc:	e007      	b.n	8007c0e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007bfe:	4b06      	ldr	r3, [pc, #24]	; (8007c18 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007c06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007c0a:	d1ef      	bne.n	8007bec <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8007c0c:	2300      	movs	r3, #0
}
 8007c0e:	4618      	mov	r0, r3
 8007c10:	3720      	adds	r7, #32
 8007c12:	46bd      	mov	sp, r7
 8007c14:	bd80      	pop	{r7, pc}
 8007c16:	bf00      	nop
 8007c18:	40023800 	.word	0x40023800

08007c1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b082      	sub	sp, #8
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d101      	bne.n	8007c2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	e049      	b.n	8007cc2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c34:	b2db      	uxtb	r3, r3
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d106      	bne.n	8007c48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007c42:	6878      	ldr	r0, [r7, #4]
 8007c44:	f7fd fbe0 	bl	8005408 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2202      	movs	r2, #2
 8007c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681a      	ldr	r2, [r3, #0]
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	3304      	adds	r3, #4
 8007c58:	4619      	mov	r1, r3
 8007c5a:	4610      	mov	r0, r2
 8007c5c:	f000 fc76 	bl	800854c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2201      	movs	r2, #1
 8007c64:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2201      	movs	r2, #1
 8007c74:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2201      	movs	r2, #1
 8007c84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2201      	movs	r2, #1
 8007c94:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2201      	movs	r2, #1
 8007ca4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2201      	movs	r2, #1
 8007cac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2201      	movs	r2, #1
 8007cb4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2201      	movs	r2, #1
 8007cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007cc0:	2300      	movs	r3, #0
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	3708      	adds	r7, #8
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	bd80      	pop	{r7, pc}
	...

08007ccc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b085      	sub	sp, #20
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cda:	b2db      	uxtb	r3, r3
 8007cdc:	2b01      	cmp	r3, #1
 8007cde:	d001      	beq.n	8007ce4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	e054      	b.n	8007d8e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2202      	movs	r2, #2
 8007ce8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	68da      	ldr	r2, [r3, #12]
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f042 0201 	orr.w	r2, r2, #1
 8007cfa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	4a26      	ldr	r2, [pc, #152]	; (8007d9c <HAL_TIM_Base_Start_IT+0xd0>)
 8007d02:	4293      	cmp	r3, r2
 8007d04:	d022      	beq.n	8007d4c <HAL_TIM_Base_Start_IT+0x80>
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d0e:	d01d      	beq.n	8007d4c <HAL_TIM_Base_Start_IT+0x80>
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	4a22      	ldr	r2, [pc, #136]	; (8007da0 <HAL_TIM_Base_Start_IT+0xd4>)
 8007d16:	4293      	cmp	r3, r2
 8007d18:	d018      	beq.n	8007d4c <HAL_TIM_Base_Start_IT+0x80>
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	4a21      	ldr	r2, [pc, #132]	; (8007da4 <HAL_TIM_Base_Start_IT+0xd8>)
 8007d20:	4293      	cmp	r3, r2
 8007d22:	d013      	beq.n	8007d4c <HAL_TIM_Base_Start_IT+0x80>
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	4a1f      	ldr	r2, [pc, #124]	; (8007da8 <HAL_TIM_Base_Start_IT+0xdc>)
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	d00e      	beq.n	8007d4c <HAL_TIM_Base_Start_IT+0x80>
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	4a1e      	ldr	r2, [pc, #120]	; (8007dac <HAL_TIM_Base_Start_IT+0xe0>)
 8007d34:	4293      	cmp	r3, r2
 8007d36:	d009      	beq.n	8007d4c <HAL_TIM_Base_Start_IT+0x80>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4a1c      	ldr	r2, [pc, #112]	; (8007db0 <HAL_TIM_Base_Start_IT+0xe4>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d004      	beq.n	8007d4c <HAL_TIM_Base_Start_IT+0x80>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	4a1b      	ldr	r2, [pc, #108]	; (8007db4 <HAL_TIM_Base_Start_IT+0xe8>)
 8007d48:	4293      	cmp	r3, r2
 8007d4a:	d115      	bne.n	8007d78 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	689a      	ldr	r2, [r3, #8]
 8007d52:	4b19      	ldr	r3, [pc, #100]	; (8007db8 <HAL_TIM_Base_Start_IT+0xec>)
 8007d54:	4013      	ands	r3, r2
 8007d56:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	2b06      	cmp	r3, #6
 8007d5c:	d015      	beq.n	8007d8a <HAL_TIM_Base_Start_IT+0xbe>
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d64:	d011      	beq.n	8007d8a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	681a      	ldr	r2, [r3, #0]
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f042 0201 	orr.w	r2, r2, #1
 8007d74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d76:	e008      	b.n	8007d8a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	681a      	ldr	r2, [r3, #0]
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	f042 0201 	orr.w	r2, r2, #1
 8007d86:	601a      	str	r2, [r3, #0]
 8007d88:	e000      	b.n	8007d8c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d8a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007d8c:	2300      	movs	r3, #0
}
 8007d8e:	4618      	mov	r0, r3
 8007d90:	3714      	adds	r7, #20
 8007d92:	46bd      	mov	sp, r7
 8007d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d98:	4770      	bx	lr
 8007d9a:	bf00      	nop
 8007d9c:	40010000 	.word	0x40010000
 8007da0:	40000400 	.word	0x40000400
 8007da4:	40000800 	.word	0x40000800
 8007da8:	40000c00 	.word	0x40000c00
 8007dac:	40010400 	.word	0x40010400
 8007db0:	40014000 	.word	0x40014000
 8007db4:	40001800 	.word	0x40001800
 8007db8:	00010007 	.word	0x00010007

08007dbc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b082      	sub	sp, #8
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d101      	bne.n	8007dce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007dca:	2301      	movs	r3, #1
 8007dcc:	e049      	b.n	8007e62 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007dd4:	b2db      	uxtb	r3, r3
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d106      	bne.n	8007de8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007de2:	6878      	ldr	r0, [r7, #4]
 8007de4:	f000 f841 	bl	8007e6a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2202      	movs	r2, #2
 8007dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681a      	ldr	r2, [r3, #0]
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	3304      	adds	r3, #4
 8007df8:	4619      	mov	r1, r3
 8007dfa:	4610      	mov	r0, r2
 8007dfc:	f000 fba6 	bl	800854c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2201      	movs	r2, #1
 8007e04:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2201      	movs	r2, #1
 8007e0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2201      	movs	r2, #1
 8007e14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2201      	movs	r2, #1
 8007e1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2201      	movs	r2, #1
 8007e24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2201      	movs	r2, #1
 8007e2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2201      	movs	r2, #1
 8007e34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2201      	movs	r2, #1
 8007e3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2201      	movs	r2, #1
 8007e44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2201      	movs	r2, #1
 8007e4c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2201      	movs	r2, #1
 8007e54:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2201      	movs	r2, #1
 8007e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007e60:	2300      	movs	r3, #0
}
 8007e62:	4618      	mov	r0, r3
 8007e64:	3708      	adds	r7, #8
 8007e66:	46bd      	mov	sp, r7
 8007e68:	bd80      	pop	{r7, pc}

08007e6a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007e6a:	b480      	push	{r7}
 8007e6c:	b083      	sub	sp, #12
 8007e6e:	af00      	add	r7, sp, #0
 8007e70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007e72:	bf00      	nop
 8007e74:	370c      	adds	r7, #12
 8007e76:	46bd      	mov	sp, r7
 8007e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7c:	4770      	bx	lr

08007e7e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007e7e:	b580      	push	{r7, lr}
 8007e80:	b082      	sub	sp, #8
 8007e82:	af00      	add	r7, sp, #0
 8007e84:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	691b      	ldr	r3, [r3, #16]
 8007e8c:	f003 0302 	and.w	r3, r3, #2
 8007e90:	2b02      	cmp	r3, #2
 8007e92:	d122      	bne.n	8007eda <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	68db      	ldr	r3, [r3, #12]
 8007e9a:	f003 0302 	and.w	r3, r3, #2
 8007e9e:	2b02      	cmp	r3, #2
 8007ea0:	d11b      	bne.n	8007eda <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f06f 0202 	mvn.w	r2, #2
 8007eaa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2201      	movs	r2, #1
 8007eb0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	699b      	ldr	r3, [r3, #24]
 8007eb8:	f003 0303 	and.w	r3, r3, #3
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d003      	beq.n	8007ec8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007ec0:	6878      	ldr	r0, [r7, #4]
 8007ec2:	f000 fb25 	bl	8008510 <HAL_TIM_IC_CaptureCallback>
 8007ec6:	e005      	b.n	8007ed4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ec8:	6878      	ldr	r0, [r7, #4]
 8007eca:	f000 fb17 	bl	80084fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ece:	6878      	ldr	r0, [r7, #4]
 8007ed0:	f000 fb28 	bl	8008524 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	691b      	ldr	r3, [r3, #16]
 8007ee0:	f003 0304 	and.w	r3, r3, #4
 8007ee4:	2b04      	cmp	r3, #4
 8007ee6:	d122      	bne.n	8007f2e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	68db      	ldr	r3, [r3, #12]
 8007eee:	f003 0304 	and.w	r3, r3, #4
 8007ef2:	2b04      	cmp	r3, #4
 8007ef4:	d11b      	bne.n	8007f2e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f06f 0204 	mvn.w	r2, #4
 8007efe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2202      	movs	r2, #2
 8007f04:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	699b      	ldr	r3, [r3, #24]
 8007f0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d003      	beq.n	8007f1c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f14:	6878      	ldr	r0, [r7, #4]
 8007f16:	f000 fafb 	bl	8008510 <HAL_TIM_IC_CaptureCallback>
 8007f1a:	e005      	b.n	8007f28 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f1c:	6878      	ldr	r0, [r7, #4]
 8007f1e:	f000 faed 	bl	80084fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f22:	6878      	ldr	r0, [r7, #4]
 8007f24:	f000 fafe 	bl	8008524 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	691b      	ldr	r3, [r3, #16]
 8007f34:	f003 0308 	and.w	r3, r3, #8
 8007f38:	2b08      	cmp	r3, #8
 8007f3a:	d122      	bne.n	8007f82 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	68db      	ldr	r3, [r3, #12]
 8007f42:	f003 0308 	and.w	r3, r3, #8
 8007f46:	2b08      	cmp	r3, #8
 8007f48:	d11b      	bne.n	8007f82 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f06f 0208 	mvn.w	r2, #8
 8007f52:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2204      	movs	r2, #4
 8007f58:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	69db      	ldr	r3, [r3, #28]
 8007f60:	f003 0303 	and.w	r3, r3, #3
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d003      	beq.n	8007f70 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f68:	6878      	ldr	r0, [r7, #4]
 8007f6a:	f000 fad1 	bl	8008510 <HAL_TIM_IC_CaptureCallback>
 8007f6e:	e005      	b.n	8007f7c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f70:	6878      	ldr	r0, [r7, #4]
 8007f72:	f000 fac3 	bl	80084fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f76:	6878      	ldr	r0, [r7, #4]
 8007f78:	f000 fad4 	bl	8008524 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2200      	movs	r2, #0
 8007f80:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	691b      	ldr	r3, [r3, #16]
 8007f88:	f003 0310 	and.w	r3, r3, #16
 8007f8c:	2b10      	cmp	r3, #16
 8007f8e:	d122      	bne.n	8007fd6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	68db      	ldr	r3, [r3, #12]
 8007f96:	f003 0310 	and.w	r3, r3, #16
 8007f9a:	2b10      	cmp	r3, #16
 8007f9c:	d11b      	bne.n	8007fd6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f06f 0210 	mvn.w	r2, #16
 8007fa6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2208      	movs	r2, #8
 8007fac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	69db      	ldr	r3, [r3, #28]
 8007fb4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d003      	beq.n	8007fc4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007fbc:	6878      	ldr	r0, [r7, #4]
 8007fbe:	f000 faa7 	bl	8008510 <HAL_TIM_IC_CaptureCallback>
 8007fc2:	e005      	b.n	8007fd0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007fc4:	6878      	ldr	r0, [r7, #4]
 8007fc6:	f000 fa99 	bl	80084fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007fca:	6878      	ldr	r0, [r7, #4]
 8007fcc:	f000 faaa 	bl	8008524 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	691b      	ldr	r3, [r3, #16]
 8007fdc:	f003 0301 	and.w	r3, r3, #1
 8007fe0:	2b01      	cmp	r3, #1
 8007fe2:	d10e      	bne.n	8008002 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	68db      	ldr	r3, [r3, #12]
 8007fea:	f003 0301 	and.w	r3, r3, #1
 8007fee:	2b01      	cmp	r3, #1
 8007ff0:	d107      	bne.n	8008002 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	f06f 0201 	mvn.w	r2, #1
 8007ffa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007ffc:	6878      	ldr	r0, [r7, #4]
 8007ffe:	f7fb fafd 	bl	80035fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	691b      	ldr	r3, [r3, #16]
 8008008:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800800c:	2b80      	cmp	r3, #128	; 0x80
 800800e:	d10e      	bne.n	800802e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	68db      	ldr	r3, [r3, #12]
 8008016:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800801a:	2b80      	cmp	r3, #128	; 0x80
 800801c:	d107      	bne.n	800802e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008026:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008028:	6878      	ldr	r0, [r7, #4]
 800802a:	f000 ff53 	bl	8008ed4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	691b      	ldr	r3, [r3, #16]
 8008034:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008038:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800803c:	d10e      	bne.n	800805c <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	68db      	ldr	r3, [r3, #12]
 8008044:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008048:	2b80      	cmp	r3, #128	; 0x80
 800804a:	d107      	bne.n	800805c <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008054:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008056:	6878      	ldr	r0, [r7, #4]
 8008058:	f000 ff46 	bl	8008ee8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	691b      	ldr	r3, [r3, #16]
 8008062:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008066:	2b40      	cmp	r3, #64	; 0x40
 8008068:	d10e      	bne.n	8008088 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	68db      	ldr	r3, [r3, #12]
 8008070:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008074:	2b40      	cmp	r3, #64	; 0x40
 8008076:	d107      	bne.n	8008088 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008080:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008082:	6878      	ldr	r0, [r7, #4]
 8008084:	f000 fa58 	bl	8008538 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	691b      	ldr	r3, [r3, #16]
 800808e:	f003 0320 	and.w	r3, r3, #32
 8008092:	2b20      	cmp	r3, #32
 8008094:	d10e      	bne.n	80080b4 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	68db      	ldr	r3, [r3, #12]
 800809c:	f003 0320 	and.w	r3, r3, #32
 80080a0:	2b20      	cmp	r3, #32
 80080a2:	d107      	bne.n	80080b4 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f06f 0220 	mvn.w	r2, #32
 80080ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80080ae:	6878      	ldr	r0, [r7, #4]
 80080b0:	f000 ff06 	bl	8008ec0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80080b4:	bf00      	nop
 80080b6:	3708      	adds	r7, #8
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bd80      	pop	{r7, pc}

080080bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b086      	sub	sp, #24
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	60f8      	str	r0, [r7, #12]
 80080c4:	60b9      	str	r1, [r7, #8]
 80080c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80080c8:	2300      	movs	r3, #0
 80080ca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80080d2:	2b01      	cmp	r3, #1
 80080d4:	d101      	bne.n	80080da <HAL_TIM_PWM_ConfigChannel+0x1e>
 80080d6:	2302      	movs	r3, #2
 80080d8:	e0ff      	b.n	80082da <HAL_TIM_PWM_ConfigChannel+0x21e>
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	2201      	movs	r2, #1
 80080de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2b14      	cmp	r3, #20
 80080e6:	f200 80f0 	bhi.w	80082ca <HAL_TIM_PWM_ConfigChannel+0x20e>
 80080ea:	a201      	add	r2, pc, #4	; (adr r2, 80080f0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80080ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080f0:	08008145 	.word	0x08008145
 80080f4:	080082cb 	.word	0x080082cb
 80080f8:	080082cb 	.word	0x080082cb
 80080fc:	080082cb 	.word	0x080082cb
 8008100:	08008185 	.word	0x08008185
 8008104:	080082cb 	.word	0x080082cb
 8008108:	080082cb 	.word	0x080082cb
 800810c:	080082cb 	.word	0x080082cb
 8008110:	080081c7 	.word	0x080081c7
 8008114:	080082cb 	.word	0x080082cb
 8008118:	080082cb 	.word	0x080082cb
 800811c:	080082cb 	.word	0x080082cb
 8008120:	08008207 	.word	0x08008207
 8008124:	080082cb 	.word	0x080082cb
 8008128:	080082cb 	.word	0x080082cb
 800812c:	080082cb 	.word	0x080082cb
 8008130:	08008249 	.word	0x08008249
 8008134:	080082cb 	.word	0x080082cb
 8008138:	080082cb 	.word	0x080082cb
 800813c:	080082cb 	.word	0x080082cb
 8008140:	08008289 	.word	0x08008289
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	68b9      	ldr	r1, [r7, #8]
 800814a:	4618      	mov	r0, r3
 800814c:	f000 fa9e 	bl	800868c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	699a      	ldr	r2, [r3, #24]
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f042 0208 	orr.w	r2, r2, #8
 800815e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	699a      	ldr	r2, [r3, #24]
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f022 0204 	bic.w	r2, r2, #4
 800816e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	6999      	ldr	r1, [r3, #24]
 8008176:	68bb      	ldr	r3, [r7, #8]
 8008178:	691a      	ldr	r2, [r3, #16]
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	430a      	orrs	r2, r1
 8008180:	619a      	str	r2, [r3, #24]
      break;
 8008182:	e0a5      	b.n	80082d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	68b9      	ldr	r1, [r7, #8]
 800818a:	4618      	mov	r0, r3
 800818c:	f000 faf0 	bl	8008770 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	699a      	ldr	r2, [r3, #24]
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800819e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	699a      	ldr	r2, [r3, #24]
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80081ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	6999      	ldr	r1, [r3, #24]
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	691b      	ldr	r3, [r3, #16]
 80081ba:	021a      	lsls	r2, r3, #8
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	430a      	orrs	r2, r1
 80081c2:	619a      	str	r2, [r3, #24]
      break;
 80081c4:	e084      	b.n	80082d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	68b9      	ldr	r1, [r7, #8]
 80081cc:	4618      	mov	r0, r3
 80081ce:	f000 fb47 	bl	8008860 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	69da      	ldr	r2, [r3, #28]
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f042 0208 	orr.w	r2, r2, #8
 80081e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	69da      	ldr	r2, [r3, #28]
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f022 0204 	bic.w	r2, r2, #4
 80081f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	69d9      	ldr	r1, [r3, #28]
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	691a      	ldr	r2, [r3, #16]
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	430a      	orrs	r2, r1
 8008202:	61da      	str	r2, [r3, #28]
      break;
 8008204:	e064      	b.n	80082d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	68b9      	ldr	r1, [r7, #8]
 800820c:	4618      	mov	r0, r3
 800820e:	f000 fb9d 	bl	800894c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	69da      	ldr	r2, [r3, #28]
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008220:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	69da      	ldr	r2, [r3, #28]
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008230:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	69d9      	ldr	r1, [r3, #28]
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	691b      	ldr	r3, [r3, #16]
 800823c:	021a      	lsls	r2, r3, #8
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	430a      	orrs	r2, r1
 8008244:	61da      	str	r2, [r3, #28]
      break;
 8008246:	e043      	b.n	80082d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	68b9      	ldr	r1, [r7, #8]
 800824e:	4618      	mov	r0, r3
 8008250:	f000 fbd4 	bl	80089fc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f042 0208 	orr.w	r2, r2, #8
 8008262:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f022 0204 	bic.w	r2, r2, #4
 8008272:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	691a      	ldr	r2, [r3, #16]
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	430a      	orrs	r2, r1
 8008284:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008286:	e023      	b.n	80082d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	68b9      	ldr	r1, [r7, #8]
 800828e:	4618      	mov	r0, r3
 8008290:	f000 fc06 	bl	8008aa0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80082a2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80082b2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	691b      	ldr	r3, [r3, #16]
 80082be:	021a      	lsls	r2, r3, #8
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	430a      	orrs	r2, r1
 80082c6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80082c8:	e002      	b.n	80082d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80082ca:	2301      	movs	r3, #1
 80082cc:	75fb      	strb	r3, [r7, #23]
      break;
 80082ce:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	2200      	movs	r2, #0
 80082d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80082d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80082da:	4618      	mov	r0, r3
 80082dc:	3718      	adds	r7, #24
 80082de:	46bd      	mov	sp, r7
 80082e0:	bd80      	pop	{r7, pc}
 80082e2:	bf00      	nop

080082e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b084      	sub	sp, #16
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
 80082ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80082ee:	2300      	movs	r3, #0
 80082f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80082f8:	2b01      	cmp	r3, #1
 80082fa:	d101      	bne.n	8008300 <HAL_TIM_ConfigClockSource+0x1c>
 80082fc:	2302      	movs	r3, #2
 80082fe:	e0b4      	b.n	800846a <HAL_TIM_ConfigClockSource+0x186>
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2201      	movs	r2, #1
 8008304:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2202      	movs	r2, #2
 800830c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	689b      	ldr	r3, [r3, #8]
 8008316:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008318:	68ba      	ldr	r2, [r7, #8]
 800831a:	4b56      	ldr	r3, [pc, #344]	; (8008474 <HAL_TIM_ConfigClockSource+0x190>)
 800831c:	4013      	ands	r3, r2
 800831e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008320:	68bb      	ldr	r3, [r7, #8]
 8008322:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008326:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	68ba      	ldr	r2, [r7, #8]
 800832e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008338:	d03e      	beq.n	80083b8 <HAL_TIM_ConfigClockSource+0xd4>
 800833a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800833e:	f200 8087 	bhi.w	8008450 <HAL_TIM_ConfigClockSource+0x16c>
 8008342:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008346:	f000 8086 	beq.w	8008456 <HAL_TIM_ConfigClockSource+0x172>
 800834a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800834e:	d87f      	bhi.n	8008450 <HAL_TIM_ConfigClockSource+0x16c>
 8008350:	2b70      	cmp	r3, #112	; 0x70
 8008352:	d01a      	beq.n	800838a <HAL_TIM_ConfigClockSource+0xa6>
 8008354:	2b70      	cmp	r3, #112	; 0x70
 8008356:	d87b      	bhi.n	8008450 <HAL_TIM_ConfigClockSource+0x16c>
 8008358:	2b60      	cmp	r3, #96	; 0x60
 800835a:	d050      	beq.n	80083fe <HAL_TIM_ConfigClockSource+0x11a>
 800835c:	2b60      	cmp	r3, #96	; 0x60
 800835e:	d877      	bhi.n	8008450 <HAL_TIM_ConfigClockSource+0x16c>
 8008360:	2b50      	cmp	r3, #80	; 0x50
 8008362:	d03c      	beq.n	80083de <HAL_TIM_ConfigClockSource+0xfa>
 8008364:	2b50      	cmp	r3, #80	; 0x50
 8008366:	d873      	bhi.n	8008450 <HAL_TIM_ConfigClockSource+0x16c>
 8008368:	2b40      	cmp	r3, #64	; 0x40
 800836a:	d058      	beq.n	800841e <HAL_TIM_ConfigClockSource+0x13a>
 800836c:	2b40      	cmp	r3, #64	; 0x40
 800836e:	d86f      	bhi.n	8008450 <HAL_TIM_ConfigClockSource+0x16c>
 8008370:	2b30      	cmp	r3, #48	; 0x30
 8008372:	d064      	beq.n	800843e <HAL_TIM_ConfigClockSource+0x15a>
 8008374:	2b30      	cmp	r3, #48	; 0x30
 8008376:	d86b      	bhi.n	8008450 <HAL_TIM_ConfigClockSource+0x16c>
 8008378:	2b20      	cmp	r3, #32
 800837a:	d060      	beq.n	800843e <HAL_TIM_ConfigClockSource+0x15a>
 800837c:	2b20      	cmp	r3, #32
 800837e:	d867      	bhi.n	8008450 <HAL_TIM_ConfigClockSource+0x16c>
 8008380:	2b00      	cmp	r3, #0
 8008382:	d05c      	beq.n	800843e <HAL_TIM_ConfigClockSource+0x15a>
 8008384:	2b10      	cmp	r3, #16
 8008386:	d05a      	beq.n	800843e <HAL_TIM_ConfigClockSource+0x15a>
 8008388:	e062      	b.n	8008450 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	6818      	ldr	r0, [r3, #0]
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	6899      	ldr	r1, [r3, #8]
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	685a      	ldr	r2, [r3, #4]
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	68db      	ldr	r3, [r3, #12]
 800839a:	f000 fce3 	bl	8008d64 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	689b      	ldr	r3, [r3, #8]
 80083a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80083a6:	68bb      	ldr	r3, [r7, #8]
 80083a8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80083ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	68ba      	ldr	r2, [r7, #8]
 80083b4:	609a      	str	r2, [r3, #8]
      break;
 80083b6:	e04f      	b.n	8008458 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	6818      	ldr	r0, [r3, #0]
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	6899      	ldr	r1, [r3, #8]
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	685a      	ldr	r2, [r3, #4]
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	68db      	ldr	r3, [r3, #12]
 80083c8:	f000 fccc 	bl	8008d64 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	689a      	ldr	r2, [r3, #8]
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80083da:	609a      	str	r2, [r3, #8]
      break;
 80083dc:	e03c      	b.n	8008458 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6818      	ldr	r0, [r3, #0]
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	6859      	ldr	r1, [r3, #4]
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	68db      	ldr	r3, [r3, #12]
 80083ea:	461a      	mov	r2, r3
 80083ec:	f000 fc40 	bl	8008c70 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	2150      	movs	r1, #80	; 0x50
 80083f6:	4618      	mov	r0, r3
 80083f8:	f000 fc99 	bl	8008d2e <TIM_ITRx_SetConfig>
      break;
 80083fc:	e02c      	b.n	8008458 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6818      	ldr	r0, [r3, #0]
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	6859      	ldr	r1, [r3, #4]
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	68db      	ldr	r3, [r3, #12]
 800840a:	461a      	mov	r2, r3
 800840c:	f000 fc5f 	bl	8008cce <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	2160      	movs	r1, #96	; 0x60
 8008416:	4618      	mov	r0, r3
 8008418:	f000 fc89 	bl	8008d2e <TIM_ITRx_SetConfig>
      break;
 800841c:	e01c      	b.n	8008458 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6818      	ldr	r0, [r3, #0]
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	6859      	ldr	r1, [r3, #4]
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	68db      	ldr	r3, [r3, #12]
 800842a:	461a      	mov	r2, r3
 800842c:	f000 fc20 	bl	8008c70 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	2140      	movs	r1, #64	; 0x40
 8008436:	4618      	mov	r0, r3
 8008438:	f000 fc79 	bl	8008d2e <TIM_ITRx_SetConfig>
      break;
 800843c:	e00c      	b.n	8008458 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681a      	ldr	r2, [r3, #0]
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	4619      	mov	r1, r3
 8008448:	4610      	mov	r0, r2
 800844a:	f000 fc70 	bl	8008d2e <TIM_ITRx_SetConfig>
      break;
 800844e:	e003      	b.n	8008458 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008450:	2301      	movs	r3, #1
 8008452:	73fb      	strb	r3, [r7, #15]
      break;
 8008454:	e000      	b.n	8008458 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008456:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2201      	movs	r2, #1
 800845c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2200      	movs	r2, #0
 8008464:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008468:	7bfb      	ldrb	r3, [r7, #15]
}
 800846a:	4618      	mov	r0, r3
 800846c:	3710      	adds	r7, #16
 800846e:	46bd      	mov	sp, r7
 8008470:	bd80      	pop	{r7, pc}
 8008472:	bf00      	nop
 8008474:	fffeff88 	.word	0xfffeff88

08008478 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b082      	sub	sp, #8
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
 8008480:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008488:	2b01      	cmp	r3, #1
 800848a:	d101      	bne.n	8008490 <HAL_TIM_SlaveConfigSynchro+0x18>
 800848c:	2302      	movs	r3, #2
 800848e:	e031      	b.n	80084f4 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2201      	movs	r2, #1
 8008494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2202      	movs	r2, #2
 800849c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80084a0:	6839      	ldr	r1, [r7, #0]
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f000 fb50 	bl	8008b48 <TIM_SlaveTimer_SetConfig>
 80084a8:	4603      	mov	r3, r0
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d009      	beq.n	80084c2 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	2201      	movs	r2, #1
 80084b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2200      	movs	r2, #0
 80084ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80084be:	2301      	movs	r3, #1
 80084c0:	e018      	b.n	80084f4 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	68da      	ldr	r2, [r3, #12]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80084d0:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	68da      	ldr	r2, [r3, #12]
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80084e0:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2201      	movs	r2, #1
 80084e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2200      	movs	r2, #0
 80084ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80084f2:	2300      	movs	r3, #0
}
 80084f4:	4618      	mov	r0, r3
 80084f6:	3708      	adds	r7, #8
 80084f8:	46bd      	mov	sp, r7
 80084fa:	bd80      	pop	{r7, pc}

080084fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80084fc:	b480      	push	{r7}
 80084fe:	b083      	sub	sp, #12
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008504:	bf00      	nop
 8008506:	370c      	adds	r7, #12
 8008508:	46bd      	mov	sp, r7
 800850a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850e:	4770      	bx	lr

08008510 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008510:	b480      	push	{r7}
 8008512:	b083      	sub	sp, #12
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008518:	bf00      	nop
 800851a:	370c      	adds	r7, #12
 800851c:	46bd      	mov	sp, r7
 800851e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008522:	4770      	bx	lr

08008524 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008524:	b480      	push	{r7}
 8008526:	b083      	sub	sp, #12
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800852c:	bf00      	nop
 800852e:	370c      	adds	r7, #12
 8008530:	46bd      	mov	sp, r7
 8008532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008536:	4770      	bx	lr

08008538 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008538:	b480      	push	{r7}
 800853a:	b083      	sub	sp, #12
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008540:	bf00      	nop
 8008542:	370c      	adds	r7, #12
 8008544:	46bd      	mov	sp, r7
 8008546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854a:	4770      	bx	lr

0800854c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800854c:	b480      	push	{r7}
 800854e:	b085      	sub	sp, #20
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
 8008554:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	4a40      	ldr	r2, [pc, #256]	; (8008660 <TIM_Base_SetConfig+0x114>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d013      	beq.n	800858c <TIM_Base_SetConfig+0x40>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800856a:	d00f      	beq.n	800858c <TIM_Base_SetConfig+0x40>
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	4a3d      	ldr	r2, [pc, #244]	; (8008664 <TIM_Base_SetConfig+0x118>)
 8008570:	4293      	cmp	r3, r2
 8008572:	d00b      	beq.n	800858c <TIM_Base_SetConfig+0x40>
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	4a3c      	ldr	r2, [pc, #240]	; (8008668 <TIM_Base_SetConfig+0x11c>)
 8008578:	4293      	cmp	r3, r2
 800857a:	d007      	beq.n	800858c <TIM_Base_SetConfig+0x40>
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	4a3b      	ldr	r2, [pc, #236]	; (800866c <TIM_Base_SetConfig+0x120>)
 8008580:	4293      	cmp	r3, r2
 8008582:	d003      	beq.n	800858c <TIM_Base_SetConfig+0x40>
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	4a3a      	ldr	r2, [pc, #232]	; (8008670 <TIM_Base_SetConfig+0x124>)
 8008588:	4293      	cmp	r3, r2
 800858a:	d108      	bne.n	800859e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008592:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008594:	683b      	ldr	r3, [r7, #0]
 8008596:	685b      	ldr	r3, [r3, #4]
 8008598:	68fa      	ldr	r2, [r7, #12]
 800859a:	4313      	orrs	r3, r2
 800859c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	4a2f      	ldr	r2, [pc, #188]	; (8008660 <TIM_Base_SetConfig+0x114>)
 80085a2:	4293      	cmp	r3, r2
 80085a4:	d02b      	beq.n	80085fe <TIM_Base_SetConfig+0xb2>
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085ac:	d027      	beq.n	80085fe <TIM_Base_SetConfig+0xb2>
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	4a2c      	ldr	r2, [pc, #176]	; (8008664 <TIM_Base_SetConfig+0x118>)
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d023      	beq.n	80085fe <TIM_Base_SetConfig+0xb2>
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	4a2b      	ldr	r2, [pc, #172]	; (8008668 <TIM_Base_SetConfig+0x11c>)
 80085ba:	4293      	cmp	r3, r2
 80085bc:	d01f      	beq.n	80085fe <TIM_Base_SetConfig+0xb2>
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	4a2a      	ldr	r2, [pc, #168]	; (800866c <TIM_Base_SetConfig+0x120>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d01b      	beq.n	80085fe <TIM_Base_SetConfig+0xb2>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	4a29      	ldr	r2, [pc, #164]	; (8008670 <TIM_Base_SetConfig+0x124>)
 80085ca:	4293      	cmp	r3, r2
 80085cc:	d017      	beq.n	80085fe <TIM_Base_SetConfig+0xb2>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	4a28      	ldr	r2, [pc, #160]	; (8008674 <TIM_Base_SetConfig+0x128>)
 80085d2:	4293      	cmp	r3, r2
 80085d4:	d013      	beq.n	80085fe <TIM_Base_SetConfig+0xb2>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	4a27      	ldr	r2, [pc, #156]	; (8008678 <TIM_Base_SetConfig+0x12c>)
 80085da:	4293      	cmp	r3, r2
 80085dc:	d00f      	beq.n	80085fe <TIM_Base_SetConfig+0xb2>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	4a26      	ldr	r2, [pc, #152]	; (800867c <TIM_Base_SetConfig+0x130>)
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d00b      	beq.n	80085fe <TIM_Base_SetConfig+0xb2>
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	4a25      	ldr	r2, [pc, #148]	; (8008680 <TIM_Base_SetConfig+0x134>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d007      	beq.n	80085fe <TIM_Base_SetConfig+0xb2>
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	4a24      	ldr	r2, [pc, #144]	; (8008684 <TIM_Base_SetConfig+0x138>)
 80085f2:	4293      	cmp	r3, r2
 80085f4:	d003      	beq.n	80085fe <TIM_Base_SetConfig+0xb2>
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	4a23      	ldr	r2, [pc, #140]	; (8008688 <TIM_Base_SetConfig+0x13c>)
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d108      	bne.n	8008610 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008604:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	68db      	ldr	r3, [r3, #12]
 800860a:	68fa      	ldr	r2, [r7, #12]
 800860c:	4313      	orrs	r3, r2
 800860e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	695b      	ldr	r3, [r3, #20]
 800861a:	4313      	orrs	r3, r2
 800861c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	68fa      	ldr	r2, [r7, #12]
 8008622:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	689a      	ldr	r2, [r3, #8]
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	681a      	ldr	r2, [r3, #0]
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	4a0a      	ldr	r2, [pc, #40]	; (8008660 <TIM_Base_SetConfig+0x114>)
 8008638:	4293      	cmp	r3, r2
 800863a:	d003      	beq.n	8008644 <TIM_Base_SetConfig+0xf8>
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	4a0c      	ldr	r2, [pc, #48]	; (8008670 <TIM_Base_SetConfig+0x124>)
 8008640:	4293      	cmp	r3, r2
 8008642:	d103      	bne.n	800864c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	691a      	ldr	r2, [r3, #16]
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2201      	movs	r2, #1
 8008650:	615a      	str	r2, [r3, #20]
}
 8008652:	bf00      	nop
 8008654:	3714      	adds	r7, #20
 8008656:	46bd      	mov	sp, r7
 8008658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865c:	4770      	bx	lr
 800865e:	bf00      	nop
 8008660:	40010000 	.word	0x40010000
 8008664:	40000400 	.word	0x40000400
 8008668:	40000800 	.word	0x40000800
 800866c:	40000c00 	.word	0x40000c00
 8008670:	40010400 	.word	0x40010400
 8008674:	40014000 	.word	0x40014000
 8008678:	40014400 	.word	0x40014400
 800867c:	40014800 	.word	0x40014800
 8008680:	40001800 	.word	0x40001800
 8008684:	40001c00 	.word	0x40001c00
 8008688:	40002000 	.word	0x40002000

0800868c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800868c:	b480      	push	{r7}
 800868e:	b087      	sub	sp, #28
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
 8008694:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6a1b      	ldr	r3, [r3, #32]
 800869a:	f023 0201 	bic.w	r2, r3, #1
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6a1b      	ldr	r3, [r3, #32]
 80086a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	685b      	ldr	r3, [r3, #4]
 80086ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	699b      	ldr	r3, [r3, #24]
 80086b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80086b4:	68fa      	ldr	r2, [r7, #12]
 80086b6:	4b2b      	ldr	r3, [pc, #172]	; (8008764 <TIM_OC1_SetConfig+0xd8>)
 80086b8:	4013      	ands	r3, r2
 80086ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	f023 0303 	bic.w	r3, r3, #3
 80086c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086c4:	683b      	ldr	r3, [r7, #0]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	68fa      	ldr	r2, [r7, #12]
 80086ca:	4313      	orrs	r3, r2
 80086cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80086ce:	697b      	ldr	r3, [r7, #20]
 80086d0:	f023 0302 	bic.w	r3, r3, #2
 80086d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80086d6:	683b      	ldr	r3, [r7, #0]
 80086d8:	689b      	ldr	r3, [r3, #8]
 80086da:	697a      	ldr	r2, [r7, #20]
 80086dc:	4313      	orrs	r3, r2
 80086de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	4a21      	ldr	r2, [pc, #132]	; (8008768 <TIM_OC1_SetConfig+0xdc>)
 80086e4:	4293      	cmp	r3, r2
 80086e6:	d003      	beq.n	80086f0 <TIM_OC1_SetConfig+0x64>
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	4a20      	ldr	r2, [pc, #128]	; (800876c <TIM_OC1_SetConfig+0xe0>)
 80086ec:	4293      	cmp	r3, r2
 80086ee:	d10c      	bne.n	800870a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80086f0:	697b      	ldr	r3, [r7, #20]
 80086f2:	f023 0308 	bic.w	r3, r3, #8
 80086f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	68db      	ldr	r3, [r3, #12]
 80086fc:	697a      	ldr	r2, [r7, #20]
 80086fe:	4313      	orrs	r3, r2
 8008700:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008702:	697b      	ldr	r3, [r7, #20]
 8008704:	f023 0304 	bic.w	r3, r3, #4
 8008708:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	4a16      	ldr	r2, [pc, #88]	; (8008768 <TIM_OC1_SetConfig+0xdc>)
 800870e:	4293      	cmp	r3, r2
 8008710:	d003      	beq.n	800871a <TIM_OC1_SetConfig+0x8e>
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	4a15      	ldr	r2, [pc, #84]	; (800876c <TIM_OC1_SetConfig+0xe0>)
 8008716:	4293      	cmp	r3, r2
 8008718:	d111      	bne.n	800873e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800871a:	693b      	ldr	r3, [r7, #16]
 800871c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008720:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008722:	693b      	ldr	r3, [r7, #16]
 8008724:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008728:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	695b      	ldr	r3, [r3, #20]
 800872e:	693a      	ldr	r2, [r7, #16]
 8008730:	4313      	orrs	r3, r2
 8008732:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	699b      	ldr	r3, [r3, #24]
 8008738:	693a      	ldr	r2, [r7, #16]
 800873a:	4313      	orrs	r3, r2
 800873c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	693a      	ldr	r2, [r7, #16]
 8008742:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	68fa      	ldr	r2, [r7, #12]
 8008748:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	685a      	ldr	r2, [r3, #4]
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	697a      	ldr	r2, [r7, #20]
 8008756:	621a      	str	r2, [r3, #32]
}
 8008758:	bf00      	nop
 800875a:	371c      	adds	r7, #28
 800875c:	46bd      	mov	sp, r7
 800875e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008762:	4770      	bx	lr
 8008764:	fffeff8f 	.word	0xfffeff8f
 8008768:	40010000 	.word	0x40010000
 800876c:	40010400 	.word	0x40010400

08008770 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008770:	b480      	push	{r7}
 8008772:	b087      	sub	sp, #28
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
 8008778:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	6a1b      	ldr	r3, [r3, #32]
 800877e:	f023 0210 	bic.w	r2, r3, #16
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6a1b      	ldr	r3, [r3, #32]
 800878a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	685b      	ldr	r3, [r3, #4]
 8008790:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	699b      	ldr	r3, [r3, #24]
 8008796:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008798:	68fa      	ldr	r2, [r7, #12]
 800879a:	4b2e      	ldr	r3, [pc, #184]	; (8008854 <TIM_OC2_SetConfig+0xe4>)
 800879c:	4013      	ands	r3, r2
 800879e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80087a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	021b      	lsls	r3, r3, #8
 80087ae:	68fa      	ldr	r2, [r7, #12]
 80087b0:	4313      	orrs	r3, r2
 80087b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80087b4:	697b      	ldr	r3, [r7, #20]
 80087b6:	f023 0320 	bic.w	r3, r3, #32
 80087ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	689b      	ldr	r3, [r3, #8]
 80087c0:	011b      	lsls	r3, r3, #4
 80087c2:	697a      	ldr	r2, [r7, #20]
 80087c4:	4313      	orrs	r3, r2
 80087c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	4a23      	ldr	r2, [pc, #140]	; (8008858 <TIM_OC2_SetConfig+0xe8>)
 80087cc:	4293      	cmp	r3, r2
 80087ce:	d003      	beq.n	80087d8 <TIM_OC2_SetConfig+0x68>
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	4a22      	ldr	r2, [pc, #136]	; (800885c <TIM_OC2_SetConfig+0xec>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d10d      	bne.n	80087f4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80087d8:	697b      	ldr	r3, [r7, #20]
 80087da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80087de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	68db      	ldr	r3, [r3, #12]
 80087e4:	011b      	lsls	r3, r3, #4
 80087e6:	697a      	ldr	r2, [r7, #20]
 80087e8:	4313      	orrs	r3, r2
 80087ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80087ec:	697b      	ldr	r3, [r7, #20]
 80087ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80087f2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	4a18      	ldr	r2, [pc, #96]	; (8008858 <TIM_OC2_SetConfig+0xe8>)
 80087f8:	4293      	cmp	r3, r2
 80087fa:	d003      	beq.n	8008804 <TIM_OC2_SetConfig+0x94>
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	4a17      	ldr	r2, [pc, #92]	; (800885c <TIM_OC2_SetConfig+0xec>)
 8008800:	4293      	cmp	r3, r2
 8008802:	d113      	bne.n	800882c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008804:	693b      	ldr	r3, [r7, #16]
 8008806:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800880a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008812:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008814:	683b      	ldr	r3, [r7, #0]
 8008816:	695b      	ldr	r3, [r3, #20]
 8008818:	009b      	lsls	r3, r3, #2
 800881a:	693a      	ldr	r2, [r7, #16]
 800881c:	4313      	orrs	r3, r2
 800881e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008820:	683b      	ldr	r3, [r7, #0]
 8008822:	699b      	ldr	r3, [r3, #24]
 8008824:	009b      	lsls	r3, r3, #2
 8008826:	693a      	ldr	r2, [r7, #16]
 8008828:	4313      	orrs	r3, r2
 800882a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	693a      	ldr	r2, [r7, #16]
 8008830:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	68fa      	ldr	r2, [r7, #12]
 8008836:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	685a      	ldr	r2, [r3, #4]
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	697a      	ldr	r2, [r7, #20]
 8008844:	621a      	str	r2, [r3, #32]
}
 8008846:	bf00      	nop
 8008848:	371c      	adds	r7, #28
 800884a:	46bd      	mov	sp, r7
 800884c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008850:	4770      	bx	lr
 8008852:	bf00      	nop
 8008854:	feff8fff 	.word	0xfeff8fff
 8008858:	40010000 	.word	0x40010000
 800885c:	40010400 	.word	0x40010400

08008860 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008860:	b480      	push	{r7}
 8008862:	b087      	sub	sp, #28
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
 8008868:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	6a1b      	ldr	r3, [r3, #32]
 800886e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	6a1b      	ldr	r3, [r3, #32]
 800887a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	685b      	ldr	r3, [r3, #4]
 8008880:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	69db      	ldr	r3, [r3, #28]
 8008886:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008888:	68fa      	ldr	r2, [r7, #12]
 800888a:	4b2d      	ldr	r3, [pc, #180]	; (8008940 <TIM_OC3_SetConfig+0xe0>)
 800888c:	4013      	ands	r3, r2
 800888e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	f023 0303 	bic.w	r3, r3, #3
 8008896:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008898:	683b      	ldr	r3, [r7, #0]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	68fa      	ldr	r2, [r7, #12]
 800889e:	4313      	orrs	r3, r2
 80088a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80088a2:	697b      	ldr	r3, [r7, #20]
 80088a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80088a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	689b      	ldr	r3, [r3, #8]
 80088ae:	021b      	lsls	r3, r3, #8
 80088b0:	697a      	ldr	r2, [r7, #20]
 80088b2:	4313      	orrs	r3, r2
 80088b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	4a22      	ldr	r2, [pc, #136]	; (8008944 <TIM_OC3_SetConfig+0xe4>)
 80088ba:	4293      	cmp	r3, r2
 80088bc:	d003      	beq.n	80088c6 <TIM_OC3_SetConfig+0x66>
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	4a21      	ldr	r2, [pc, #132]	; (8008948 <TIM_OC3_SetConfig+0xe8>)
 80088c2:	4293      	cmp	r3, r2
 80088c4:	d10d      	bne.n	80088e2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80088c6:	697b      	ldr	r3, [r7, #20]
 80088c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80088cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	68db      	ldr	r3, [r3, #12]
 80088d2:	021b      	lsls	r3, r3, #8
 80088d4:	697a      	ldr	r2, [r7, #20]
 80088d6:	4313      	orrs	r3, r2
 80088d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80088da:	697b      	ldr	r3, [r7, #20]
 80088dc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80088e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	4a17      	ldr	r2, [pc, #92]	; (8008944 <TIM_OC3_SetConfig+0xe4>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d003      	beq.n	80088f2 <TIM_OC3_SetConfig+0x92>
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	4a16      	ldr	r2, [pc, #88]	; (8008948 <TIM_OC3_SetConfig+0xe8>)
 80088ee:	4293      	cmp	r3, r2
 80088f0:	d113      	bne.n	800891a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80088f2:	693b      	ldr	r3, [r7, #16]
 80088f4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80088f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80088fa:	693b      	ldr	r3, [r7, #16]
 80088fc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008900:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008902:	683b      	ldr	r3, [r7, #0]
 8008904:	695b      	ldr	r3, [r3, #20]
 8008906:	011b      	lsls	r3, r3, #4
 8008908:	693a      	ldr	r2, [r7, #16]
 800890a:	4313      	orrs	r3, r2
 800890c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	699b      	ldr	r3, [r3, #24]
 8008912:	011b      	lsls	r3, r3, #4
 8008914:	693a      	ldr	r2, [r7, #16]
 8008916:	4313      	orrs	r3, r2
 8008918:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	693a      	ldr	r2, [r7, #16]
 800891e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	68fa      	ldr	r2, [r7, #12]
 8008924:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	685a      	ldr	r2, [r3, #4]
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	697a      	ldr	r2, [r7, #20]
 8008932:	621a      	str	r2, [r3, #32]
}
 8008934:	bf00      	nop
 8008936:	371c      	adds	r7, #28
 8008938:	46bd      	mov	sp, r7
 800893a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893e:	4770      	bx	lr
 8008940:	fffeff8f 	.word	0xfffeff8f
 8008944:	40010000 	.word	0x40010000
 8008948:	40010400 	.word	0x40010400

0800894c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800894c:	b480      	push	{r7}
 800894e:	b087      	sub	sp, #28
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
 8008954:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	6a1b      	ldr	r3, [r3, #32]
 800895a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	6a1b      	ldr	r3, [r3, #32]
 8008966:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	685b      	ldr	r3, [r3, #4]
 800896c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	69db      	ldr	r3, [r3, #28]
 8008972:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008974:	68fa      	ldr	r2, [r7, #12]
 8008976:	4b1e      	ldr	r3, [pc, #120]	; (80089f0 <TIM_OC4_SetConfig+0xa4>)
 8008978:	4013      	ands	r3, r2
 800897a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008982:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	021b      	lsls	r3, r3, #8
 800898a:	68fa      	ldr	r2, [r7, #12]
 800898c:	4313      	orrs	r3, r2
 800898e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008990:	693b      	ldr	r3, [r7, #16]
 8008992:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008996:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	689b      	ldr	r3, [r3, #8]
 800899c:	031b      	lsls	r3, r3, #12
 800899e:	693a      	ldr	r2, [r7, #16]
 80089a0:	4313      	orrs	r3, r2
 80089a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	4a13      	ldr	r2, [pc, #76]	; (80089f4 <TIM_OC4_SetConfig+0xa8>)
 80089a8:	4293      	cmp	r3, r2
 80089aa:	d003      	beq.n	80089b4 <TIM_OC4_SetConfig+0x68>
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	4a12      	ldr	r2, [pc, #72]	; (80089f8 <TIM_OC4_SetConfig+0xac>)
 80089b0:	4293      	cmp	r3, r2
 80089b2:	d109      	bne.n	80089c8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80089b4:	697b      	ldr	r3, [r7, #20]
 80089b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80089ba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80089bc:	683b      	ldr	r3, [r7, #0]
 80089be:	695b      	ldr	r3, [r3, #20]
 80089c0:	019b      	lsls	r3, r3, #6
 80089c2:	697a      	ldr	r2, [r7, #20]
 80089c4:	4313      	orrs	r3, r2
 80089c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	697a      	ldr	r2, [r7, #20]
 80089cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	68fa      	ldr	r2, [r7, #12]
 80089d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	685a      	ldr	r2, [r3, #4]
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	693a      	ldr	r2, [r7, #16]
 80089e0:	621a      	str	r2, [r3, #32]
}
 80089e2:	bf00      	nop
 80089e4:	371c      	adds	r7, #28
 80089e6:	46bd      	mov	sp, r7
 80089e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ec:	4770      	bx	lr
 80089ee:	bf00      	nop
 80089f0:	feff8fff 	.word	0xfeff8fff
 80089f4:	40010000 	.word	0x40010000
 80089f8:	40010400 	.word	0x40010400

080089fc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80089fc:	b480      	push	{r7}
 80089fe:	b087      	sub	sp, #28
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
 8008a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	6a1b      	ldr	r3, [r3, #32]
 8008a0a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	6a1b      	ldr	r3, [r3, #32]
 8008a16:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	685b      	ldr	r3, [r3, #4]
 8008a1c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008a24:	68fa      	ldr	r2, [r7, #12]
 8008a26:	4b1b      	ldr	r3, [pc, #108]	; (8008a94 <TIM_OC5_SetConfig+0x98>)
 8008a28:	4013      	ands	r3, r2
 8008a2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a2c:	683b      	ldr	r3, [r7, #0]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	68fa      	ldr	r2, [r7, #12]
 8008a32:	4313      	orrs	r3, r2
 8008a34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008a36:	693b      	ldr	r3, [r7, #16]
 8008a38:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008a3c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	689b      	ldr	r3, [r3, #8]
 8008a42:	041b      	lsls	r3, r3, #16
 8008a44:	693a      	ldr	r2, [r7, #16]
 8008a46:	4313      	orrs	r3, r2
 8008a48:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	4a12      	ldr	r2, [pc, #72]	; (8008a98 <TIM_OC5_SetConfig+0x9c>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d003      	beq.n	8008a5a <TIM_OC5_SetConfig+0x5e>
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	4a11      	ldr	r2, [pc, #68]	; (8008a9c <TIM_OC5_SetConfig+0xa0>)
 8008a56:	4293      	cmp	r3, r2
 8008a58:	d109      	bne.n	8008a6e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008a5a:	697b      	ldr	r3, [r7, #20]
 8008a5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008a60:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	695b      	ldr	r3, [r3, #20]
 8008a66:	021b      	lsls	r3, r3, #8
 8008a68:	697a      	ldr	r2, [r7, #20]
 8008a6a:	4313      	orrs	r3, r2
 8008a6c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	697a      	ldr	r2, [r7, #20]
 8008a72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	68fa      	ldr	r2, [r7, #12]
 8008a78:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	685a      	ldr	r2, [r3, #4]
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	693a      	ldr	r2, [r7, #16]
 8008a86:	621a      	str	r2, [r3, #32]
}
 8008a88:	bf00      	nop
 8008a8a:	371c      	adds	r7, #28
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a92:	4770      	bx	lr
 8008a94:	fffeff8f 	.word	0xfffeff8f
 8008a98:	40010000 	.word	0x40010000
 8008a9c:	40010400 	.word	0x40010400

08008aa0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008aa0:	b480      	push	{r7}
 8008aa2:	b087      	sub	sp, #28
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
 8008aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	6a1b      	ldr	r3, [r3, #32]
 8008aae:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6a1b      	ldr	r3, [r3, #32]
 8008aba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	685b      	ldr	r3, [r3, #4]
 8008ac0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ac6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008ac8:	68fa      	ldr	r2, [r7, #12]
 8008aca:	4b1c      	ldr	r3, [pc, #112]	; (8008b3c <TIM_OC6_SetConfig+0x9c>)
 8008acc:	4013      	ands	r3, r2
 8008ace:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	021b      	lsls	r3, r3, #8
 8008ad6:	68fa      	ldr	r2, [r7, #12]
 8008ad8:	4313      	orrs	r3, r2
 8008ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008adc:	693b      	ldr	r3, [r7, #16]
 8008ade:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008ae2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008ae4:	683b      	ldr	r3, [r7, #0]
 8008ae6:	689b      	ldr	r3, [r3, #8]
 8008ae8:	051b      	lsls	r3, r3, #20
 8008aea:	693a      	ldr	r2, [r7, #16]
 8008aec:	4313      	orrs	r3, r2
 8008aee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	4a13      	ldr	r2, [pc, #76]	; (8008b40 <TIM_OC6_SetConfig+0xa0>)
 8008af4:	4293      	cmp	r3, r2
 8008af6:	d003      	beq.n	8008b00 <TIM_OC6_SetConfig+0x60>
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	4a12      	ldr	r2, [pc, #72]	; (8008b44 <TIM_OC6_SetConfig+0xa4>)
 8008afc:	4293      	cmp	r3, r2
 8008afe:	d109      	bne.n	8008b14 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008b06:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	695b      	ldr	r3, [r3, #20]
 8008b0c:	029b      	lsls	r3, r3, #10
 8008b0e:	697a      	ldr	r2, [r7, #20]
 8008b10:	4313      	orrs	r3, r2
 8008b12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	697a      	ldr	r2, [r7, #20]
 8008b18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	68fa      	ldr	r2, [r7, #12]
 8008b1e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008b20:	683b      	ldr	r3, [r7, #0]
 8008b22:	685a      	ldr	r2, [r3, #4]
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	693a      	ldr	r2, [r7, #16]
 8008b2c:	621a      	str	r2, [r3, #32]
}
 8008b2e:	bf00      	nop
 8008b30:	371c      	adds	r7, #28
 8008b32:	46bd      	mov	sp, r7
 8008b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b38:	4770      	bx	lr
 8008b3a:	bf00      	nop
 8008b3c:	feff8fff 	.word	0xfeff8fff
 8008b40:	40010000 	.word	0x40010000
 8008b44:	40010400 	.word	0x40010400

08008b48 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	b086      	sub	sp, #24
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
 8008b50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008b52:	2300      	movs	r3, #0
 8008b54:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	689b      	ldr	r3, [r3, #8]
 8008b5c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008b5e:	693b      	ldr	r3, [r7, #16]
 8008b60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b64:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8008b66:	683b      	ldr	r3, [r7, #0]
 8008b68:	685b      	ldr	r3, [r3, #4]
 8008b6a:	693a      	ldr	r2, [r7, #16]
 8008b6c:	4313      	orrs	r3, r2
 8008b6e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8008b70:	693a      	ldr	r2, [r7, #16]
 8008b72:	4b3e      	ldr	r3, [pc, #248]	; (8008c6c <TIM_SlaveTimer_SetConfig+0x124>)
 8008b74:	4013      	ands	r3, r2
 8008b76:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	693a      	ldr	r2, [r7, #16]
 8008b7e:	4313      	orrs	r3, r2
 8008b80:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	693a      	ldr	r2, [r7, #16]
 8008b88:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	685b      	ldr	r3, [r3, #4]
 8008b8e:	2b70      	cmp	r3, #112	; 0x70
 8008b90:	d01a      	beq.n	8008bc8 <TIM_SlaveTimer_SetConfig+0x80>
 8008b92:	2b70      	cmp	r3, #112	; 0x70
 8008b94:	d860      	bhi.n	8008c58 <TIM_SlaveTimer_SetConfig+0x110>
 8008b96:	2b60      	cmp	r3, #96	; 0x60
 8008b98:	d054      	beq.n	8008c44 <TIM_SlaveTimer_SetConfig+0xfc>
 8008b9a:	2b60      	cmp	r3, #96	; 0x60
 8008b9c:	d85c      	bhi.n	8008c58 <TIM_SlaveTimer_SetConfig+0x110>
 8008b9e:	2b50      	cmp	r3, #80	; 0x50
 8008ba0:	d046      	beq.n	8008c30 <TIM_SlaveTimer_SetConfig+0xe8>
 8008ba2:	2b50      	cmp	r3, #80	; 0x50
 8008ba4:	d858      	bhi.n	8008c58 <TIM_SlaveTimer_SetConfig+0x110>
 8008ba6:	2b40      	cmp	r3, #64	; 0x40
 8008ba8:	d019      	beq.n	8008bde <TIM_SlaveTimer_SetConfig+0x96>
 8008baa:	2b40      	cmp	r3, #64	; 0x40
 8008bac:	d854      	bhi.n	8008c58 <TIM_SlaveTimer_SetConfig+0x110>
 8008bae:	2b30      	cmp	r3, #48	; 0x30
 8008bb0:	d055      	beq.n	8008c5e <TIM_SlaveTimer_SetConfig+0x116>
 8008bb2:	2b30      	cmp	r3, #48	; 0x30
 8008bb4:	d850      	bhi.n	8008c58 <TIM_SlaveTimer_SetConfig+0x110>
 8008bb6:	2b20      	cmp	r3, #32
 8008bb8:	d051      	beq.n	8008c5e <TIM_SlaveTimer_SetConfig+0x116>
 8008bba:	2b20      	cmp	r3, #32
 8008bbc:	d84c      	bhi.n	8008c58 <TIM_SlaveTimer_SetConfig+0x110>
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d04d      	beq.n	8008c5e <TIM_SlaveTimer_SetConfig+0x116>
 8008bc2:	2b10      	cmp	r3, #16
 8008bc4:	d04b      	beq.n	8008c5e <TIM_SlaveTimer_SetConfig+0x116>
 8008bc6:	e047      	b.n	8008c58 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	6818      	ldr	r0, [r3, #0]
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	68d9      	ldr	r1, [r3, #12]
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	689a      	ldr	r2, [r3, #8]
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	691b      	ldr	r3, [r3, #16]
 8008bd8:	f000 f8c4 	bl	8008d64 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8008bdc:	e040      	b.n	8008c60 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	2b05      	cmp	r3, #5
 8008be4:	d101      	bne.n	8008bea <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8008be6:	2301      	movs	r3, #1
 8008be8:	e03b      	b.n	8008c62 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	6a1b      	ldr	r3, [r3, #32]
 8008bf0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	6a1a      	ldr	r2, [r3, #32]
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	f022 0201 	bic.w	r2, r2, #1
 8008c00:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	699b      	ldr	r3, [r3, #24]
 8008c08:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008c0a:	68bb      	ldr	r3, [r7, #8]
 8008c0c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008c10:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	691b      	ldr	r3, [r3, #16]
 8008c16:	011b      	lsls	r3, r3, #4
 8008c18:	68ba      	ldr	r2, [r7, #8]
 8008c1a:	4313      	orrs	r3, r2
 8008c1c:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	68ba      	ldr	r2, [r7, #8]
 8008c24:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	68fa      	ldr	r2, [r7, #12]
 8008c2c:	621a      	str	r2, [r3, #32]
      break;
 8008c2e:	e017      	b.n	8008c60 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6818      	ldr	r0, [r3, #0]
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	6899      	ldr	r1, [r3, #8]
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	691b      	ldr	r3, [r3, #16]
 8008c3c:	461a      	mov	r2, r3
 8008c3e:	f000 f817 	bl	8008c70 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8008c42:	e00d      	b.n	8008c60 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	6818      	ldr	r0, [r3, #0]
 8008c48:	683b      	ldr	r3, [r7, #0]
 8008c4a:	6899      	ldr	r1, [r3, #8]
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	691b      	ldr	r3, [r3, #16]
 8008c50:	461a      	mov	r2, r3
 8008c52:	f000 f83c 	bl	8008cce <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8008c56:	e003      	b.n	8008c60 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8008c58:	2301      	movs	r3, #1
 8008c5a:	75fb      	strb	r3, [r7, #23]
      break;
 8008c5c:	e000      	b.n	8008c60 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8008c5e:	bf00      	nop
  }

  return status;
 8008c60:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c62:	4618      	mov	r0, r3
 8008c64:	3718      	adds	r7, #24
 8008c66:	46bd      	mov	sp, r7
 8008c68:	bd80      	pop	{r7, pc}
 8008c6a:	bf00      	nop
 8008c6c:	fffefff8 	.word	0xfffefff8

08008c70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008c70:	b480      	push	{r7}
 8008c72:	b087      	sub	sp, #28
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	60f8      	str	r0, [r7, #12]
 8008c78:	60b9      	str	r1, [r7, #8]
 8008c7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	6a1b      	ldr	r3, [r3, #32]
 8008c80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	6a1b      	ldr	r3, [r3, #32]
 8008c86:	f023 0201 	bic.w	r2, r3, #1
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	699b      	ldr	r3, [r3, #24]
 8008c92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008c94:	693b      	ldr	r3, [r7, #16]
 8008c96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008c9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	011b      	lsls	r3, r3, #4
 8008ca0:	693a      	ldr	r2, [r7, #16]
 8008ca2:	4313      	orrs	r3, r2
 8008ca4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008ca6:	697b      	ldr	r3, [r7, #20]
 8008ca8:	f023 030a 	bic.w	r3, r3, #10
 8008cac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008cae:	697a      	ldr	r2, [r7, #20]
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	693a      	ldr	r2, [r7, #16]
 8008cba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	697a      	ldr	r2, [r7, #20]
 8008cc0:	621a      	str	r2, [r3, #32]
}
 8008cc2:	bf00      	nop
 8008cc4:	371c      	adds	r7, #28
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ccc:	4770      	bx	lr

08008cce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008cce:	b480      	push	{r7}
 8008cd0:	b087      	sub	sp, #28
 8008cd2:	af00      	add	r7, sp, #0
 8008cd4:	60f8      	str	r0, [r7, #12]
 8008cd6:	60b9      	str	r1, [r7, #8]
 8008cd8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	6a1b      	ldr	r3, [r3, #32]
 8008cde:	f023 0210 	bic.w	r2, r3, #16
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	699b      	ldr	r3, [r3, #24]
 8008cea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	6a1b      	ldr	r3, [r3, #32]
 8008cf0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008cf2:	697b      	ldr	r3, [r7, #20]
 8008cf4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008cf8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	031b      	lsls	r3, r3, #12
 8008cfe:	697a      	ldr	r2, [r7, #20]
 8008d00:	4313      	orrs	r3, r2
 8008d02:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008d04:	693b      	ldr	r3, [r7, #16]
 8008d06:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008d0a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	011b      	lsls	r3, r3, #4
 8008d10:	693a      	ldr	r2, [r7, #16]
 8008d12:	4313      	orrs	r3, r2
 8008d14:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	697a      	ldr	r2, [r7, #20]
 8008d1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	693a      	ldr	r2, [r7, #16]
 8008d20:	621a      	str	r2, [r3, #32]
}
 8008d22:	bf00      	nop
 8008d24:	371c      	adds	r7, #28
 8008d26:	46bd      	mov	sp, r7
 8008d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2c:	4770      	bx	lr

08008d2e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008d2e:	b480      	push	{r7}
 8008d30:	b085      	sub	sp, #20
 8008d32:	af00      	add	r7, sp, #0
 8008d34:	6078      	str	r0, [r7, #4]
 8008d36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	689b      	ldr	r3, [r3, #8]
 8008d3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008d46:	683a      	ldr	r2, [r7, #0]
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	4313      	orrs	r3, r2
 8008d4c:	f043 0307 	orr.w	r3, r3, #7
 8008d50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	68fa      	ldr	r2, [r7, #12]
 8008d56:	609a      	str	r2, [r3, #8]
}
 8008d58:	bf00      	nop
 8008d5a:	3714      	adds	r7, #20
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d62:	4770      	bx	lr

08008d64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008d64:	b480      	push	{r7}
 8008d66:	b087      	sub	sp, #28
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	60f8      	str	r0, [r7, #12]
 8008d6c:	60b9      	str	r1, [r7, #8]
 8008d6e:	607a      	str	r2, [r7, #4]
 8008d70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	689b      	ldr	r3, [r3, #8]
 8008d76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008d78:	697b      	ldr	r3, [r7, #20]
 8008d7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008d7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	021a      	lsls	r2, r3, #8
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	431a      	orrs	r2, r3
 8008d88:	68bb      	ldr	r3, [r7, #8]
 8008d8a:	4313      	orrs	r3, r2
 8008d8c:	697a      	ldr	r2, [r7, #20]
 8008d8e:	4313      	orrs	r3, r2
 8008d90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	697a      	ldr	r2, [r7, #20]
 8008d96:	609a      	str	r2, [r3, #8]
}
 8008d98:	bf00      	nop
 8008d9a:	371c      	adds	r7, #28
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da2:	4770      	bx	lr

08008da4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008da4:	b480      	push	{r7}
 8008da6:	b085      	sub	sp, #20
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
 8008dac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008db4:	2b01      	cmp	r3, #1
 8008db6:	d101      	bne.n	8008dbc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008db8:	2302      	movs	r3, #2
 8008dba:	e06d      	b.n	8008e98 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2201      	movs	r2, #1
 8008dc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2202      	movs	r2, #2
 8008dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	685b      	ldr	r3, [r3, #4]
 8008dd2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	689b      	ldr	r3, [r3, #8]
 8008dda:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	4a30      	ldr	r2, [pc, #192]	; (8008ea4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008de2:	4293      	cmp	r3, r2
 8008de4:	d004      	beq.n	8008df0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	4a2f      	ldr	r2, [pc, #188]	; (8008ea8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008dec:	4293      	cmp	r3, r2
 8008dee:	d108      	bne.n	8008e02 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008df6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008df8:	683b      	ldr	r3, [r7, #0]
 8008dfa:	685b      	ldr	r3, [r3, #4]
 8008dfc:	68fa      	ldr	r2, [r7, #12]
 8008dfe:	4313      	orrs	r3, r2
 8008e00:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e08:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008e0a:	683b      	ldr	r3, [r7, #0]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	68fa      	ldr	r2, [r7, #12]
 8008e10:	4313      	orrs	r3, r2
 8008e12:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	68fa      	ldr	r2, [r7, #12]
 8008e1a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	4a20      	ldr	r2, [pc, #128]	; (8008ea4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008e22:	4293      	cmp	r3, r2
 8008e24:	d022      	beq.n	8008e6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e2e:	d01d      	beq.n	8008e6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	4a1d      	ldr	r2, [pc, #116]	; (8008eac <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008e36:	4293      	cmp	r3, r2
 8008e38:	d018      	beq.n	8008e6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	4a1c      	ldr	r2, [pc, #112]	; (8008eb0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008e40:	4293      	cmp	r3, r2
 8008e42:	d013      	beq.n	8008e6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	4a1a      	ldr	r2, [pc, #104]	; (8008eb4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008e4a:	4293      	cmp	r3, r2
 8008e4c:	d00e      	beq.n	8008e6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	4a15      	ldr	r2, [pc, #84]	; (8008ea8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d009      	beq.n	8008e6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	4a16      	ldr	r2, [pc, #88]	; (8008eb8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008e5e:	4293      	cmp	r3, r2
 8008e60:	d004      	beq.n	8008e6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	4a15      	ldr	r2, [pc, #84]	; (8008ebc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008e68:	4293      	cmp	r3, r2
 8008e6a:	d10c      	bne.n	8008e86 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008e6c:	68bb      	ldr	r3, [r7, #8]
 8008e6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008e72:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008e74:	683b      	ldr	r3, [r7, #0]
 8008e76:	689b      	ldr	r3, [r3, #8]
 8008e78:	68ba      	ldr	r2, [r7, #8]
 8008e7a:	4313      	orrs	r3, r2
 8008e7c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	68ba      	ldr	r2, [r7, #8]
 8008e84:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	2201      	movs	r2, #1
 8008e8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2200      	movs	r2, #0
 8008e92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008e96:	2300      	movs	r3, #0
}
 8008e98:	4618      	mov	r0, r3
 8008e9a:	3714      	adds	r7, #20
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea2:	4770      	bx	lr
 8008ea4:	40010000 	.word	0x40010000
 8008ea8:	40010400 	.word	0x40010400
 8008eac:	40000400 	.word	0x40000400
 8008eb0:	40000800 	.word	0x40000800
 8008eb4:	40000c00 	.word	0x40000c00
 8008eb8:	40014000 	.word	0x40014000
 8008ebc:	40001800 	.word	0x40001800

08008ec0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008ec0:	b480      	push	{r7}
 8008ec2:	b083      	sub	sp, #12
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008ec8:	bf00      	nop
 8008eca:	370c      	adds	r7, #12
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed2:	4770      	bx	lr

08008ed4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008ed4:	b480      	push	{r7}
 8008ed6:	b083      	sub	sp, #12
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008edc:	bf00      	nop
 8008ede:	370c      	adds	r7, #12
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee6:	4770      	bx	lr

08008ee8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008ee8:	b480      	push	{r7}
 8008eea:	b083      	sub	sp, #12
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008ef0:	bf00      	nop
 8008ef2:	370c      	adds	r7, #12
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efa:	4770      	bx	lr

08008efc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b082      	sub	sp, #8
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d101      	bne.n	8008f0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008f0a:	2301      	movs	r3, #1
 8008f0c:	e040      	b.n	8008f90 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d106      	bne.n	8008f24 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	2200      	movs	r2, #0
 8008f1a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008f1e:	6878      	ldr	r0, [r7, #4]
 8008f20:	f7fc fb5a 	bl	80055d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2224      	movs	r2, #36	; 0x24
 8008f28:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	681a      	ldr	r2, [r3, #0]
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f022 0201 	bic.w	r2, r2, #1
 8008f38:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008f3a:	6878      	ldr	r0, [r7, #4]
 8008f3c:	f000 fbf8 	bl	8009730 <UART_SetConfig>
 8008f40:	4603      	mov	r3, r0
 8008f42:	2b01      	cmp	r3, #1
 8008f44:	d101      	bne.n	8008f4a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008f46:	2301      	movs	r3, #1
 8008f48:	e022      	b.n	8008f90 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d002      	beq.n	8008f58 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008f52:	6878      	ldr	r0, [r7, #4]
 8008f54:	f000 fe50 	bl	8009bf8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	685a      	ldr	r2, [r3, #4]
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008f66:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	689a      	ldr	r2, [r3, #8]
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008f76:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	681a      	ldr	r2, [r3, #0]
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f042 0201 	orr.w	r2, r2, #1
 8008f86:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008f88:	6878      	ldr	r0, [r7, #4]
 8008f8a:	f000 fed7 	bl	8009d3c <UART_CheckIdleState>
 8008f8e:	4603      	mov	r3, r0
}
 8008f90:	4618      	mov	r0, r3
 8008f92:	3708      	adds	r7, #8
 8008f94:	46bd      	mov	sp, r7
 8008f96:	bd80      	pop	{r7, pc}

08008f98 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b08a      	sub	sp, #40	; 0x28
 8008f9c:	af02      	add	r7, sp, #8
 8008f9e:	60f8      	str	r0, [r7, #12]
 8008fa0:	60b9      	str	r1, [r7, #8]
 8008fa2:	603b      	str	r3, [r7, #0]
 8008fa4:	4613      	mov	r3, r2
 8008fa6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008fac:	2b20      	cmp	r3, #32
 8008fae:	f040 8081 	bne.w	80090b4 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008fb2:	68bb      	ldr	r3, [r7, #8]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d002      	beq.n	8008fbe <HAL_UART_Transmit+0x26>
 8008fb8:	88fb      	ldrh	r3, [r7, #6]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d101      	bne.n	8008fc2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008fbe:	2301      	movs	r3, #1
 8008fc0:	e079      	b.n	80090b6 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8008fc8:	2b01      	cmp	r3, #1
 8008fca:	d101      	bne.n	8008fd0 <HAL_UART_Transmit+0x38>
 8008fcc:	2302      	movs	r3, #2
 8008fce:	e072      	b.n	80090b6 <HAL_UART_Transmit+0x11e>
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	2201      	movs	r2, #1
 8008fd4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	2200      	movs	r2, #0
 8008fdc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	2221      	movs	r2, #33	; 0x21
 8008fe4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008fe6:	f7fc fba9 	bl	800573c <HAL_GetTick>
 8008fea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	88fa      	ldrh	r2, [r7, #6]
 8008ff0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	88fa      	ldrh	r2, [r7, #6]
 8008ff8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	689b      	ldr	r3, [r3, #8]
 8009000:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009004:	d108      	bne.n	8009018 <HAL_UART_Transmit+0x80>
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	691b      	ldr	r3, [r3, #16]
 800900a:	2b00      	cmp	r3, #0
 800900c:	d104      	bne.n	8009018 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800900e:	2300      	movs	r3, #0
 8009010:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009012:	68bb      	ldr	r3, [r7, #8]
 8009014:	61bb      	str	r3, [r7, #24]
 8009016:	e003      	b.n	8009020 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8009018:	68bb      	ldr	r3, [r7, #8]
 800901a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800901c:	2300      	movs	r3, #0
 800901e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	2200      	movs	r2, #0
 8009024:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8009028:	e02c      	b.n	8009084 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800902a:	683b      	ldr	r3, [r7, #0]
 800902c:	9300      	str	r3, [sp, #0]
 800902e:	697b      	ldr	r3, [r7, #20]
 8009030:	2200      	movs	r2, #0
 8009032:	2180      	movs	r1, #128	; 0x80
 8009034:	68f8      	ldr	r0, [r7, #12]
 8009036:	f000 feb4 	bl	8009da2 <UART_WaitOnFlagUntilTimeout>
 800903a:	4603      	mov	r3, r0
 800903c:	2b00      	cmp	r3, #0
 800903e:	d001      	beq.n	8009044 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8009040:	2303      	movs	r3, #3
 8009042:	e038      	b.n	80090b6 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8009044:	69fb      	ldr	r3, [r7, #28]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d10b      	bne.n	8009062 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800904a:	69bb      	ldr	r3, [r7, #24]
 800904c:	881b      	ldrh	r3, [r3, #0]
 800904e:	461a      	mov	r2, r3
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009058:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800905a:	69bb      	ldr	r3, [r7, #24]
 800905c:	3302      	adds	r3, #2
 800905e:	61bb      	str	r3, [r7, #24]
 8009060:	e007      	b.n	8009072 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009062:	69fb      	ldr	r3, [r7, #28]
 8009064:	781a      	ldrb	r2, [r3, #0]
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800906c:	69fb      	ldr	r3, [r7, #28]
 800906e:	3301      	adds	r3, #1
 8009070:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009078:	b29b      	uxth	r3, r3
 800907a:	3b01      	subs	r3, #1
 800907c:	b29a      	uxth	r2, r3
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800908a:	b29b      	uxth	r3, r3
 800908c:	2b00      	cmp	r3, #0
 800908e:	d1cc      	bne.n	800902a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	9300      	str	r3, [sp, #0]
 8009094:	697b      	ldr	r3, [r7, #20]
 8009096:	2200      	movs	r2, #0
 8009098:	2140      	movs	r1, #64	; 0x40
 800909a:	68f8      	ldr	r0, [r7, #12]
 800909c:	f000 fe81 	bl	8009da2 <UART_WaitOnFlagUntilTimeout>
 80090a0:	4603      	mov	r3, r0
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d001      	beq.n	80090aa <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80090a6:	2303      	movs	r3, #3
 80090a8:	e005      	b.n	80090b6 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	2220      	movs	r2, #32
 80090ae:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80090b0:	2300      	movs	r3, #0
 80090b2:	e000      	b.n	80090b6 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80090b4:	2302      	movs	r3, #2
  }
}
 80090b6:	4618      	mov	r0, r3
 80090b8:	3720      	adds	r7, #32
 80090ba:	46bd      	mov	sp, r7
 80090bc:	bd80      	pop	{r7, pc}

080090be <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80090be:	b580      	push	{r7, lr}
 80090c0:	b08a      	sub	sp, #40	; 0x28
 80090c2:	af00      	add	r7, sp, #0
 80090c4:	60f8      	str	r0, [r7, #12]
 80090c6:	60b9      	str	r1, [r7, #8]
 80090c8:	4613      	mov	r3, r2
 80090ca:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80090d0:	2b20      	cmp	r3, #32
 80090d2:	d13d      	bne.n	8009150 <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 80090d4:	68bb      	ldr	r3, [r7, #8]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d002      	beq.n	80090e0 <HAL_UART_Receive_IT+0x22>
 80090da:	88fb      	ldrh	r3, [r7, #6]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d101      	bne.n	80090e4 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 80090e0:	2301      	movs	r3, #1
 80090e2:	e036      	b.n	8009152 <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80090ea:	2b01      	cmp	r3, #1
 80090ec:	d101      	bne.n	80090f2 <HAL_UART_Receive_IT+0x34>
 80090ee:	2302      	movs	r3, #2
 80090f0:	e02f      	b.n	8009152 <HAL_UART_Receive_IT+0x94>
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	2201      	movs	r2, #1
 80090f6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	2200      	movs	r2, #0
 80090fe:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	685b      	ldr	r3, [r3, #4]
 8009106:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800910a:	2b00      	cmp	r3, #0
 800910c:	d018      	beq.n	8009140 <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009114:	697b      	ldr	r3, [r7, #20]
 8009116:	e853 3f00 	ldrex	r3, [r3]
 800911a:	613b      	str	r3, [r7, #16]
   return(result);
 800911c:	693b      	ldr	r3, [r7, #16]
 800911e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009122:	627b      	str	r3, [r7, #36]	; 0x24
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	461a      	mov	r2, r3
 800912a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800912c:	623b      	str	r3, [r7, #32]
 800912e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009130:	69f9      	ldr	r1, [r7, #28]
 8009132:	6a3a      	ldr	r2, [r7, #32]
 8009134:	e841 2300 	strex	r3, r2, [r1]
 8009138:	61bb      	str	r3, [r7, #24]
   return(result);
 800913a:	69bb      	ldr	r3, [r7, #24]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d1e6      	bne.n	800910e <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009140:	88fb      	ldrh	r3, [r7, #6]
 8009142:	461a      	mov	r2, r3
 8009144:	68b9      	ldr	r1, [r7, #8]
 8009146:	68f8      	ldr	r0, [r7, #12]
 8009148:	f000 fef0 	bl	8009f2c <UART_Start_Receive_IT>
 800914c:	4603      	mov	r3, r0
 800914e:	e000      	b.n	8009152 <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009150:	2302      	movs	r3, #2
  }
}
 8009152:	4618      	mov	r0, r3
 8009154:	3728      	adds	r7, #40	; 0x28
 8009156:	46bd      	mov	sp, r7
 8009158:	bd80      	pop	{r7, pc}
	...

0800915c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800915c:	b580      	push	{r7, lr}
 800915e:	b0ba      	sub	sp, #232	; 0xe8
 8009160:	af00      	add	r7, sp, #0
 8009162:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	69db      	ldr	r3, [r3, #28]
 800916a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	689b      	ldr	r3, [r3, #8]
 800917e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009182:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8009186:	f640 030f 	movw	r3, #2063	; 0x80f
 800918a:	4013      	ands	r3, r2
 800918c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8009190:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009194:	2b00      	cmp	r3, #0
 8009196:	d115      	bne.n	80091c4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8009198:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800919c:	f003 0320 	and.w	r3, r3, #32
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d00f      	beq.n	80091c4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80091a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80091a8:	f003 0320 	and.w	r3, r3, #32
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d009      	beq.n	80091c4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	f000 828f 	beq.w	80096d8 <HAL_UART_IRQHandler+0x57c>
      {
        huart->RxISR(huart);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80091be:	6878      	ldr	r0, [r7, #4]
 80091c0:	4798      	blx	r3
      }
      return;
 80091c2:	e289      	b.n	80096d8 <HAL_UART_IRQHandler+0x57c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80091c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	f000 8117 	beq.w	80093fc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80091ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80091d2:	f003 0301 	and.w	r3, r3, #1
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d106      	bne.n	80091e8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80091da:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80091de:	4b85      	ldr	r3, [pc, #532]	; (80093f4 <HAL_UART_IRQHandler+0x298>)
 80091e0:	4013      	ands	r3, r2
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	f000 810a 	beq.w	80093fc <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80091e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091ec:	f003 0301 	and.w	r3, r3, #1
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d011      	beq.n	8009218 <HAL_UART_IRQHandler+0xbc>
 80091f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80091f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d00b      	beq.n	8009218 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	2201      	movs	r2, #1
 8009206:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800920e:	f043 0201 	orr.w	r2, r3, #1
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009218:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800921c:	f003 0302 	and.w	r3, r3, #2
 8009220:	2b00      	cmp	r3, #0
 8009222:	d011      	beq.n	8009248 <HAL_UART_IRQHandler+0xec>
 8009224:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009228:	f003 0301 	and.w	r3, r3, #1
 800922c:	2b00      	cmp	r3, #0
 800922e:	d00b      	beq.n	8009248 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	2202      	movs	r2, #2
 8009236:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800923e:	f043 0204 	orr.w	r2, r3, #4
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009248:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800924c:	f003 0304 	and.w	r3, r3, #4
 8009250:	2b00      	cmp	r3, #0
 8009252:	d011      	beq.n	8009278 <HAL_UART_IRQHandler+0x11c>
 8009254:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009258:	f003 0301 	and.w	r3, r3, #1
 800925c:	2b00      	cmp	r3, #0
 800925e:	d00b      	beq.n	8009278 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	2204      	movs	r2, #4
 8009266:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800926e:	f043 0202 	orr.w	r2, r3, #2
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009278:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800927c:	f003 0308 	and.w	r3, r3, #8
 8009280:	2b00      	cmp	r3, #0
 8009282:	d017      	beq.n	80092b4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009284:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009288:	f003 0320 	and.w	r3, r3, #32
 800928c:	2b00      	cmp	r3, #0
 800928e:	d105      	bne.n	800929c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8009290:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009294:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009298:	2b00      	cmp	r3, #0
 800929a:	d00b      	beq.n	80092b4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	2208      	movs	r2, #8
 80092a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80092aa:	f043 0208 	orr.w	r2, r3, #8
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80092b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80092b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d012      	beq.n	80092e6 <HAL_UART_IRQHandler+0x18a>
 80092c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80092c4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d00c      	beq.n	80092e6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80092d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80092dc:	f043 0220 	orr.w	r2, r3, #32
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	f000 81f5 	beq.w	80096dc <HAL_UART_IRQHandler+0x580>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80092f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80092f6:	f003 0320 	and.w	r3, r3, #32
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d00d      	beq.n	800931a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80092fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009302:	f003 0320 	and.w	r3, r3, #32
 8009306:	2b00      	cmp	r3, #0
 8009308:	d007      	beq.n	800931a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800930e:	2b00      	cmp	r3, #0
 8009310:	d003      	beq.n	800931a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009316:	6878      	ldr	r0, [r7, #4]
 8009318:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009320:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	689b      	ldr	r3, [r3, #8]
 800932a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800932e:	2b40      	cmp	r3, #64	; 0x40
 8009330:	d005      	beq.n	800933e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009332:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009336:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800933a:	2b00      	cmp	r3, #0
 800933c:	d04f      	beq.n	80093de <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800933e:	6878      	ldr	r0, [r7, #4]
 8009340:	f000 febe 	bl	800a0c0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	689b      	ldr	r3, [r3, #8]
 800934a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800934e:	2b40      	cmp	r3, #64	; 0x40
 8009350:	d141      	bne.n	80093d6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	3308      	adds	r3, #8
 8009358:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800935c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009360:	e853 3f00 	ldrex	r3, [r3]
 8009364:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009368:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800936c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009370:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	3308      	adds	r3, #8
 800937a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800937e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009382:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009386:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800938a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800938e:	e841 2300 	strex	r3, r2, [r1]
 8009392:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009396:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800939a:	2b00      	cmp	r3, #0
 800939c:	d1d9      	bne.n	8009352 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d013      	beq.n	80093ce <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093aa:	4a13      	ldr	r2, [pc, #76]	; (80093f8 <HAL_UART_IRQHandler+0x29c>)
 80093ac:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093b2:	4618      	mov	r0, r3
 80093b4:	f7fc fb20 	bl	80059f8 <HAL_DMA_Abort_IT>
 80093b8:	4603      	mov	r3, r0
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d017      	beq.n	80093ee <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80093c4:	687a      	ldr	r2, [r7, #4]
 80093c6:	6f12      	ldr	r2, [r2, #112]	; 0x70
 80093c8:	4610      	mov	r0, r2
 80093ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093cc:	e00f      	b.n	80093ee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80093ce:	6878      	ldr	r0, [r7, #4]
 80093d0:	f000 f998 	bl	8009704 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093d4:	e00b      	b.n	80093ee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80093d6:	6878      	ldr	r0, [r7, #4]
 80093d8:	f000 f994 	bl	8009704 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093dc:	e007      	b.n	80093ee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80093de:	6878      	ldr	r0, [r7, #4]
 80093e0:	f000 f990 	bl	8009704 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2200      	movs	r2, #0
 80093e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80093ec:	e176      	b.n	80096dc <HAL_UART_IRQHandler+0x580>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093ee:	bf00      	nop
    return;
 80093f0:	e174      	b.n	80096dc <HAL_UART_IRQHandler+0x580>
 80093f2:	bf00      	nop
 80093f4:	04000120 	.word	0x04000120
 80093f8:	0800a187 	.word	0x0800a187

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009400:	2b01      	cmp	r3, #1
 8009402:	f040 8144 	bne.w	800968e <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009406:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800940a:	f003 0310 	and.w	r3, r3, #16
 800940e:	2b00      	cmp	r3, #0
 8009410:	f000 813d 	beq.w	800968e <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009414:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009418:	f003 0310 	and.w	r3, r3, #16
 800941c:	2b00      	cmp	r3, #0
 800941e:	f000 8136 	beq.w	800968e <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	2210      	movs	r2, #16
 8009428:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	689b      	ldr	r3, [r3, #8]
 8009430:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009434:	2b40      	cmp	r3, #64	; 0x40
 8009436:	f040 80b2 	bne.w	800959e <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	685b      	ldr	r3, [r3, #4]
 8009442:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009446:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800944a:	2b00      	cmp	r3, #0
 800944c:	f000 8148 	beq.w	80096e0 <HAL_UART_IRQHandler+0x584>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009456:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800945a:	429a      	cmp	r2, r3
 800945c:	f080 8140 	bcs.w	80096e0 <HAL_UART_IRQHandler+0x584>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009466:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800946e:	69db      	ldr	r3, [r3, #28]
 8009470:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009474:	f000 8085 	beq.w	8009582 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009480:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009484:	e853 3f00 	ldrex	r3, [r3]
 8009488:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800948c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009490:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009494:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	461a      	mov	r2, r3
 800949e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80094a2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80094a6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094aa:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80094ae:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80094b2:	e841 2300 	strex	r3, r2, [r1]
 80094b6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80094ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d1da      	bne.n	8009478 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	3308      	adds	r3, #8
 80094c8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80094cc:	e853 3f00 	ldrex	r3, [r3]
 80094d0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80094d2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80094d4:	f023 0301 	bic.w	r3, r3, #1
 80094d8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	3308      	adds	r3, #8
 80094e2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80094e6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80094ea:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ec:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80094ee:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80094f2:	e841 2300 	strex	r3, r2, [r1]
 80094f6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80094f8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d1e1      	bne.n	80094c2 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	3308      	adds	r3, #8
 8009504:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009506:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009508:	e853 3f00 	ldrex	r3, [r3]
 800950c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800950e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009510:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009514:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	3308      	adds	r3, #8
 800951e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009522:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009524:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009526:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009528:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800952a:	e841 2300 	strex	r3, r2, [r1]
 800952e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009530:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009532:	2b00      	cmp	r3, #0
 8009534:	d1e3      	bne.n	80094fe <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2220      	movs	r2, #32
 800953a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2200      	movs	r2, #0
 8009540:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009548:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800954a:	e853 3f00 	ldrex	r3, [r3]
 800954e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009550:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009552:	f023 0310 	bic.w	r3, r3, #16
 8009556:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	461a      	mov	r2, r3
 8009560:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009564:	65bb      	str	r3, [r7, #88]	; 0x58
 8009566:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009568:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800956a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800956c:	e841 2300 	strex	r3, r2, [r1]
 8009570:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009572:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009574:	2b00      	cmp	r3, #0
 8009576:	d1e4      	bne.n	8009542 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800957c:	4618      	mov	r0, r3
 800957e:	f7fc f9cb 	bl	8005918 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800958e:	b29b      	uxth	r3, r3
 8009590:	1ad3      	subs	r3, r2, r3
 8009592:	b29b      	uxth	r3, r3
 8009594:	4619      	mov	r1, r3
 8009596:	6878      	ldr	r0, [r7, #4]
 8009598:	f000 f8be 	bl	8009718 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800959c:	e0a0      	b.n	80096e0 <HAL_UART_IRQHandler+0x584>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80095aa:	b29b      	uxth	r3, r3
 80095ac:	1ad3      	subs	r3, r2, r3
 80095ae:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80095b8:	b29b      	uxth	r3, r3
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	f000 8092 	beq.w	80096e4 <HAL_UART_IRQHandler+0x588>
          && (nb_rx_data > 0U))
 80095c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	f000 808d 	beq.w	80096e4 <HAL_UART_IRQHandler+0x588>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095d2:	e853 3f00 	ldrex	r3, [r3]
 80095d6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80095d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80095da:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80095de:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	461a      	mov	r2, r3
 80095e8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80095ec:	647b      	str	r3, [r7, #68]	; 0x44
 80095ee:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095f0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80095f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80095f4:	e841 2300 	strex	r3, r2, [r1]
 80095f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80095fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d1e4      	bne.n	80095ca <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	3308      	adds	r3, #8
 8009606:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800960a:	e853 3f00 	ldrex	r3, [r3]
 800960e:	623b      	str	r3, [r7, #32]
   return(result);
 8009610:	6a3b      	ldr	r3, [r7, #32]
 8009612:	f023 0301 	bic.w	r3, r3, #1
 8009616:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	3308      	adds	r3, #8
 8009620:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009624:	633a      	str	r2, [r7, #48]	; 0x30
 8009626:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009628:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800962a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800962c:	e841 2300 	strex	r3, r2, [r1]
 8009630:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009634:	2b00      	cmp	r3, #0
 8009636:	d1e3      	bne.n	8009600 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	2220      	movs	r2, #32
 800963c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	2200      	movs	r2, #0
 8009642:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	2200      	movs	r2, #0
 8009648:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009650:	693b      	ldr	r3, [r7, #16]
 8009652:	e853 3f00 	ldrex	r3, [r3]
 8009656:	60fb      	str	r3, [r7, #12]
   return(result);
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	f023 0310 	bic.w	r3, r3, #16
 800965e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	461a      	mov	r2, r3
 8009668:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800966c:	61fb      	str	r3, [r7, #28]
 800966e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009670:	69b9      	ldr	r1, [r7, #24]
 8009672:	69fa      	ldr	r2, [r7, #28]
 8009674:	e841 2300 	strex	r3, r2, [r1]
 8009678:	617b      	str	r3, [r7, #20]
   return(result);
 800967a:	697b      	ldr	r3, [r7, #20]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d1e4      	bne.n	800964a <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009680:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009684:	4619      	mov	r1, r3
 8009686:	6878      	ldr	r0, [r7, #4]
 8009688:	f000 f846 	bl	8009718 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800968c:	e02a      	b.n	80096e4 <HAL_UART_IRQHandler+0x588>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800968e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009692:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009696:	2b00      	cmp	r3, #0
 8009698:	d00e      	beq.n	80096b8 <HAL_UART_IRQHandler+0x55c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800969a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800969e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d008      	beq.n	80096b8 <HAL_UART_IRQHandler+0x55c>
  {
    if (huart->TxISR != NULL)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d01c      	beq.n	80096e8 <HAL_UART_IRQHandler+0x58c>
    {
      huart->TxISR(huart);
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80096b2:	6878      	ldr	r0, [r7, #4]
 80096b4:	4798      	blx	r3
    }
    return;
 80096b6:	e017      	b.n	80096e8 <HAL_UART_IRQHandler+0x58c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80096b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80096bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d012      	beq.n	80096ea <HAL_UART_IRQHandler+0x58e>
 80096c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80096c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d00c      	beq.n	80096ea <HAL_UART_IRQHandler+0x58e>
  {
    UART_EndTransmit_IT(huart);
 80096d0:	6878      	ldr	r0, [r7, #4]
 80096d2:	f000 fd6e 	bl	800a1b2 <UART_EndTransmit_IT>
    return;
 80096d6:	e008      	b.n	80096ea <HAL_UART_IRQHandler+0x58e>
      return;
 80096d8:	bf00      	nop
 80096da:	e006      	b.n	80096ea <HAL_UART_IRQHandler+0x58e>
    return;
 80096dc:	bf00      	nop
 80096de:	e004      	b.n	80096ea <HAL_UART_IRQHandler+0x58e>
      return;
 80096e0:	bf00      	nop
 80096e2:	e002      	b.n	80096ea <HAL_UART_IRQHandler+0x58e>
      return;
 80096e4:	bf00      	nop
 80096e6:	e000      	b.n	80096ea <HAL_UART_IRQHandler+0x58e>
    return;
 80096e8:	bf00      	nop
  }

}
 80096ea:	37e8      	adds	r7, #232	; 0xe8
 80096ec:	46bd      	mov	sp, r7
 80096ee:	bd80      	pop	{r7, pc}

080096f0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80096f0:	b480      	push	{r7}
 80096f2:	b083      	sub	sp, #12
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80096f8:	bf00      	nop
 80096fa:	370c      	adds	r7, #12
 80096fc:	46bd      	mov	sp, r7
 80096fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009702:	4770      	bx	lr

08009704 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009704:	b480      	push	{r7}
 8009706:	b083      	sub	sp, #12
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800970c:	bf00      	nop
 800970e:	370c      	adds	r7, #12
 8009710:	46bd      	mov	sp, r7
 8009712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009716:	4770      	bx	lr

08009718 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009718:	b480      	push	{r7}
 800971a:	b083      	sub	sp, #12
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
 8009720:	460b      	mov	r3, r1
 8009722:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009724:	bf00      	nop
 8009726:	370c      	adds	r7, #12
 8009728:	46bd      	mov	sp, r7
 800972a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972e:	4770      	bx	lr

08009730 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009730:	b580      	push	{r7, lr}
 8009732:	b088      	sub	sp, #32
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009738:	2300      	movs	r3, #0
 800973a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	689a      	ldr	r2, [r3, #8]
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	691b      	ldr	r3, [r3, #16]
 8009744:	431a      	orrs	r2, r3
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	695b      	ldr	r3, [r3, #20]
 800974a:	431a      	orrs	r2, r3
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	69db      	ldr	r3, [r3, #28]
 8009750:	4313      	orrs	r3, r2
 8009752:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	681a      	ldr	r2, [r3, #0]
 800975a:	4ba6      	ldr	r3, [pc, #664]	; (80099f4 <UART_SetConfig+0x2c4>)
 800975c:	4013      	ands	r3, r2
 800975e:	687a      	ldr	r2, [r7, #4]
 8009760:	6812      	ldr	r2, [r2, #0]
 8009762:	6979      	ldr	r1, [r7, #20]
 8009764:	430b      	orrs	r3, r1
 8009766:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	685b      	ldr	r3, [r3, #4]
 800976e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	68da      	ldr	r2, [r3, #12]
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	430a      	orrs	r2, r1
 800977c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	699b      	ldr	r3, [r3, #24]
 8009782:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	6a1b      	ldr	r3, [r3, #32]
 8009788:	697a      	ldr	r2, [r7, #20]
 800978a:	4313      	orrs	r3, r2
 800978c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	689b      	ldr	r3, [r3, #8]
 8009794:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	697a      	ldr	r2, [r7, #20]
 800979e:	430a      	orrs	r2, r1
 80097a0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	4a94      	ldr	r2, [pc, #592]	; (80099f8 <UART_SetConfig+0x2c8>)
 80097a8:	4293      	cmp	r3, r2
 80097aa:	d120      	bne.n	80097ee <UART_SetConfig+0xbe>
 80097ac:	4b93      	ldr	r3, [pc, #588]	; (80099fc <UART_SetConfig+0x2cc>)
 80097ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80097b2:	f003 0303 	and.w	r3, r3, #3
 80097b6:	2b03      	cmp	r3, #3
 80097b8:	d816      	bhi.n	80097e8 <UART_SetConfig+0xb8>
 80097ba:	a201      	add	r2, pc, #4	; (adr r2, 80097c0 <UART_SetConfig+0x90>)
 80097bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097c0:	080097d1 	.word	0x080097d1
 80097c4:	080097dd 	.word	0x080097dd
 80097c8:	080097d7 	.word	0x080097d7
 80097cc:	080097e3 	.word	0x080097e3
 80097d0:	2301      	movs	r3, #1
 80097d2:	77fb      	strb	r3, [r7, #31]
 80097d4:	e150      	b.n	8009a78 <UART_SetConfig+0x348>
 80097d6:	2302      	movs	r3, #2
 80097d8:	77fb      	strb	r3, [r7, #31]
 80097da:	e14d      	b.n	8009a78 <UART_SetConfig+0x348>
 80097dc:	2304      	movs	r3, #4
 80097de:	77fb      	strb	r3, [r7, #31]
 80097e0:	e14a      	b.n	8009a78 <UART_SetConfig+0x348>
 80097e2:	2308      	movs	r3, #8
 80097e4:	77fb      	strb	r3, [r7, #31]
 80097e6:	e147      	b.n	8009a78 <UART_SetConfig+0x348>
 80097e8:	2310      	movs	r3, #16
 80097ea:	77fb      	strb	r3, [r7, #31]
 80097ec:	e144      	b.n	8009a78 <UART_SetConfig+0x348>
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	4a83      	ldr	r2, [pc, #524]	; (8009a00 <UART_SetConfig+0x2d0>)
 80097f4:	4293      	cmp	r3, r2
 80097f6:	d132      	bne.n	800985e <UART_SetConfig+0x12e>
 80097f8:	4b80      	ldr	r3, [pc, #512]	; (80099fc <UART_SetConfig+0x2cc>)
 80097fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80097fe:	f003 030c 	and.w	r3, r3, #12
 8009802:	2b0c      	cmp	r3, #12
 8009804:	d828      	bhi.n	8009858 <UART_SetConfig+0x128>
 8009806:	a201      	add	r2, pc, #4	; (adr r2, 800980c <UART_SetConfig+0xdc>)
 8009808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800980c:	08009841 	.word	0x08009841
 8009810:	08009859 	.word	0x08009859
 8009814:	08009859 	.word	0x08009859
 8009818:	08009859 	.word	0x08009859
 800981c:	0800984d 	.word	0x0800984d
 8009820:	08009859 	.word	0x08009859
 8009824:	08009859 	.word	0x08009859
 8009828:	08009859 	.word	0x08009859
 800982c:	08009847 	.word	0x08009847
 8009830:	08009859 	.word	0x08009859
 8009834:	08009859 	.word	0x08009859
 8009838:	08009859 	.word	0x08009859
 800983c:	08009853 	.word	0x08009853
 8009840:	2300      	movs	r3, #0
 8009842:	77fb      	strb	r3, [r7, #31]
 8009844:	e118      	b.n	8009a78 <UART_SetConfig+0x348>
 8009846:	2302      	movs	r3, #2
 8009848:	77fb      	strb	r3, [r7, #31]
 800984a:	e115      	b.n	8009a78 <UART_SetConfig+0x348>
 800984c:	2304      	movs	r3, #4
 800984e:	77fb      	strb	r3, [r7, #31]
 8009850:	e112      	b.n	8009a78 <UART_SetConfig+0x348>
 8009852:	2308      	movs	r3, #8
 8009854:	77fb      	strb	r3, [r7, #31]
 8009856:	e10f      	b.n	8009a78 <UART_SetConfig+0x348>
 8009858:	2310      	movs	r3, #16
 800985a:	77fb      	strb	r3, [r7, #31]
 800985c:	e10c      	b.n	8009a78 <UART_SetConfig+0x348>
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	4a68      	ldr	r2, [pc, #416]	; (8009a04 <UART_SetConfig+0x2d4>)
 8009864:	4293      	cmp	r3, r2
 8009866:	d120      	bne.n	80098aa <UART_SetConfig+0x17a>
 8009868:	4b64      	ldr	r3, [pc, #400]	; (80099fc <UART_SetConfig+0x2cc>)
 800986a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800986e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009872:	2b30      	cmp	r3, #48	; 0x30
 8009874:	d013      	beq.n	800989e <UART_SetConfig+0x16e>
 8009876:	2b30      	cmp	r3, #48	; 0x30
 8009878:	d814      	bhi.n	80098a4 <UART_SetConfig+0x174>
 800987a:	2b20      	cmp	r3, #32
 800987c:	d009      	beq.n	8009892 <UART_SetConfig+0x162>
 800987e:	2b20      	cmp	r3, #32
 8009880:	d810      	bhi.n	80098a4 <UART_SetConfig+0x174>
 8009882:	2b00      	cmp	r3, #0
 8009884:	d002      	beq.n	800988c <UART_SetConfig+0x15c>
 8009886:	2b10      	cmp	r3, #16
 8009888:	d006      	beq.n	8009898 <UART_SetConfig+0x168>
 800988a:	e00b      	b.n	80098a4 <UART_SetConfig+0x174>
 800988c:	2300      	movs	r3, #0
 800988e:	77fb      	strb	r3, [r7, #31]
 8009890:	e0f2      	b.n	8009a78 <UART_SetConfig+0x348>
 8009892:	2302      	movs	r3, #2
 8009894:	77fb      	strb	r3, [r7, #31]
 8009896:	e0ef      	b.n	8009a78 <UART_SetConfig+0x348>
 8009898:	2304      	movs	r3, #4
 800989a:	77fb      	strb	r3, [r7, #31]
 800989c:	e0ec      	b.n	8009a78 <UART_SetConfig+0x348>
 800989e:	2308      	movs	r3, #8
 80098a0:	77fb      	strb	r3, [r7, #31]
 80098a2:	e0e9      	b.n	8009a78 <UART_SetConfig+0x348>
 80098a4:	2310      	movs	r3, #16
 80098a6:	77fb      	strb	r3, [r7, #31]
 80098a8:	e0e6      	b.n	8009a78 <UART_SetConfig+0x348>
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	4a56      	ldr	r2, [pc, #344]	; (8009a08 <UART_SetConfig+0x2d8>)
 80098b0:	4293      	cmp	r3, r2
 80098b2:	d120      	bne.n	80098f6 <UART_SetConfig+0x1c6>
 80098b4:	4b51      	ldr	r3, [pc, #324]	; (80099fc <UART_SetConfig+0x2cc>)
 80098b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098ba:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80098be:	2bc0      	cmp	r3, #192	; 0xc0
 80098c0:	d013      	beq.n	80098ea <UART_SetConfig+0x1ba>
 80098c2:	2bc0      	cmp	r3, #192	; 0xc0
 80098c4:	d814      	bhi.n	80098f0 <UART_SetConfig+0x1c0>
 80098c6:	2b80      	cmp	r3, #128	; 0x80
 80098c8:	d009      	beq.n	80098de <UART_SetConfig+0x1ae>
 80098ca:	2b80      	cmp	r3, #128	; 0x80
 80098cc:	d810      	bhi.n	80098f0 <UART_SetConfig+0x1c0>
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d002      	beq.n	80098d8 <UART_SetConfig+0x1a8>
 80098d2:	2b40      	cmp	r3, #64	; 0x40
 80098d4:	d006      	beq.n	80098e4 <UART_SetConfig+0x1b4>
 80098d6:	e00b      	b.n	80098f0 <UART_SetConfig+0x1c0>
 80098d8:	2300      	movs	r3, #0
 80098da:	77fb      	strb	r3, [r7, #31]
 80098dc:	e0cc      	b.n	8009a78 <UART_SetConfig+0x348>
 80098de:	2302      	movs	r3, #2
 80098e0:	77fb      	strb	r3, [r7, #31]
 80098e2:	e0c9      	b.n	8009a78 <UART_SetConfig+0x348>
 80098e4:	2304      	movs	r3, #4
 80098e6:	77fb      	strb	r3, [r7, #31]
 80098e8:	e0c6      	b.n	8009a78 <UART_SetConfig+0x348>
 80098ea:	2308      	movs	r3, #8
 80098ec:	77fb      	strb	r3, [r7, #31]
 80098ee:	e0c3      	b.n	8009a78 <UART_SetConfig+0x348>
 80098f0:	2310      	movs	r3, #16
 80098f2:	77fb      	strb	r3, [r7, #31]
 80098f4:	e0c0      	b.n	8009a78 <UART_SetConfig+0x348>
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	4a44      	ldr	r2, [pc, #272]	; (8009a0c <UART_SetConfig+0x2dc>)
 80098fc:	4293      	cmp	r3, r2
 80098fe:	d125      	bne.n	800994c <UART_SetConfig+0x21c>
 8009900:	4b3e      	ldr	r3, [pc, #248]	; (80099fc <UART_SetConfig+0x2cc>)
 8009902:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009906:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800990a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800990e:	d017      	beq.n	8009940 <UART_SetConfig+0x210>
 8009910:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009914:	d817      	bhi.n	8009946 <UART_SetConfig+0x216>
 8009916:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800991a:	d00b      	beq.n	8009934 <UART_SetConfig+0x204>
 800991c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009920:	d811      	bhi.n	8009946 <UART_SetConfig+0x216>
 8009922:	2b00      	cmp	r3, #0
 8009924:	d003      	beq.n	800992e <UART_SetConfig+0x1fe>
 8009926:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800992a:	d006      	beq.n	800993a <UART_SetConfig+0x20a>
 800992c:	e00b      	b.n	8009946 <UART_SetConfig+0x216>
 800992e:	2300      	movs	r3, #0
 8009930:	77fb      	strb	r3, [r7, #31]
 8009932:	e0a1      	b.n	8009a78 <UART_SetConfig+0x348>
 8009934:	2302      	movs	r3, #2
 8009936:	77fb      	strb	r3, [r7, #31]
 8009938:	e09e      	b.n	8009a78 <UART_SetConfig+0x348>
 800993a:	2304      	movs	r3, #4
 800993c:	77fb      	strb	r3, [r7, #31]
 800993e:	e09b      	b.n	8009a78 <UART_SetConfig+0x348>
 8009940:	2308      	movs	r3, #8
 8009942:	77fb      	strb	r3, [r7, #31]
 8009944:	e098      	b.n	8009a78 <UART_SetConfig+0x348>
 8009946:	2310      	movs	r3, #16
 8009948:	77fb      	strb	r3, [r7, #31]
 800994a:	e095      	b.n	8009a78 <UART_SetConfig+0x348>
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	4a2f      	ldr	r2, [pc, #188]	; (8009a10 <UART_SetConfig+0x2e0>)
 8009952:	4293      	cmp	r3, r2
 8009954:	d125      	bne.n	80099a2 <UART_SetConfig+0x272>
 8009956:	4b29      	ldr	r3, [pc, #164]	; (80099fc <UART_SetConfig+0x2cc>)
 8009958:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800995c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009960:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009964:	d017      	beq.n	8009996 <UART_SetConfig+0x266>
 8009966:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800996a:	d817      	bhi.n	800999c <UART_SetConfig+0x26c>
 800996c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009970:	d00b      	beq.n	800998a <UART_SetConfig+0x25a>
 8009972:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009976:	d811      	bhi.n	800999c <UART_SetConfig+0x26c>
 8009978:	2b00      	cmp	r3, #0
 800997a:	d003      	beq.n	8009984 <UART_SetConfig+0x254>
 800997c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009980:	d006      	beq.n	8009990 <UART_SetConfig+0x260>
 8009982:	e00b      	b.n	800999c <UART_SetConfig+0x26c>
 8009984:	2301      	movs	r3, #1
 8009986:	77fb      	strb	r3, [r7, #31]
 8009988:	e076      	b.n	8009a78 <UART_SetConfig+0x348>
 800998a:	2302      	movs	r3, #2
 800998c:	77fb      	strb	r3, [r7, #31]
 800998e:	e073      	b.n	8009a78 <UART_SetConfig+0x348>
 8009990:	2304      	movs	r3, #4
 8009992:	77fb      	strb	r3, [r7, #31]
 8009994:	e070      	b.n	8009a78 <UART_SetConfig+0x348>
 8009996:	2308      	movs	r3, #8
 8009998:	77fb      	strb	r3, [r7, #31]
 800999a:	e06d      	b.n	8009a78 <UART_SetConfig+0x348>
 800999c:	2310      	movs	r3, #16
 800999e:	77fb      	strb	r3, [r7, #31]
 80099a0:	e06a      	b.n	8009a78 <UART_SetConfig+0x348>
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	4a1b      	ldr	r2, [pc, #108]	; (8009a14 <UART_SetConfig+0x2e4>)
 80099a8:	4293      	cmp	r3, r2
 80099aa:	d138      	bne.n	8009a1e <UART_SetConfig+0x2ee>
 80099ac:	4b13      	ldr	r3, [pc, #76]	; (80099fc <UART_SetConfig+0x2cc>)
 80099ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80099b2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80099b6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80099ba:	d017      	beq.n	80099ec <UART_SetConfig+0x2bc>
 80099bc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80099c0:	d82a      	bhi.n	8009a18 <UART_SetConfig+0x2e8>
 80099c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80099c6:	d00b      	beq.n	80099e0 <UART_SetConfig+0x2b0>
 80099c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80099cc:	d824      	bhi.n	8009a18 <UART_SetConfig+0x2e8>
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d003      	beq.n	80099da <UART_SetConfig+0x2aa>
 80099d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80099d6:	d006      	beq.n	80099e6 <UART_SetConfig+0x2b6>
 80099d8:	e01e      	b.n	8009a18 <UART_SetConfig+0x2e8>
 80099da:	2300      	movs	r3, #0
 80099dc:	77fb      	strb	r3, [r7, #31]
 80099de:	e04b      	b.n	8009a78 <UART_SetConfig+0x348>
 80099e0:	2302      	movs	r3, #2
 80099e2:	77fb      	strb	r3, [r7, #31]
 80099e4:	e048      	b.n	8009a78 <UART_SetConfig+0x348>
 80099e6:	2304      	movs	r3, #4
 80099e8:	77fb      	strb	r3, [r7, #31]
 80099ea:	e045      	b.n	8009a78 <UART_SetConfig+0x348>
 80099ec:	2308      	movs	r3, #8
 80099ee:	77fb      	strb	r3, [r7, #31]
 80099f0:	e042      	b.n	8009a78 <UART_SetConfig+0x348>
 80099f2:	bf00      	nop
 80099f4:	efff69f3 	.word	0xefff69f3
 80099f8:	40011000 	.word	0x40011000
 80099fc:	40023800 	.word	0x40023800
 8009a00:	40004400 	.word	0x40004400
 8009a04:	40004800 	.word	0x40004800
 8009a08:	40004c00 	.word	0x40004c00
 8009a0c:	40005000 	.word	0x40005000
 8009a10:	40011400 	.word	0x40011400
 8009a14:	40007800 	.word	0x40007800
 8009a18:	2310      	movs	r3, #16
 8009a1a:	77fb      	strb	r3, [r7, #31]
 8009a1c:	e02c      	b.n	8009a78 <UART_SetConfig+0x348>
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	4a72      	ldr	r2, [pc, #456]	; (8009bec <UART_SetConfig+0x4bc>)
 8009a24:	4293      	cmp	r3, r2
 8009a26:	d125      	bne.n	8009a74 <UART_SetConfig+0x344>
 8009a28:	4b71      	ldr	r3, [pc, #452]	; (8009bf0 <UART_SetConfig+0x4c0>)
 8009a2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a2e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8009a32:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8009a36:	d017      	beq.n	8009a68 <UART_SetConfig+0x338>
 8009a38:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8009a3c:	d817      	bhi.n	8009a6e <UART_SetConfig+0x33e>
 8009a3e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009a42:	d00b      	beq.n	8009a5c <UART_SetConfig+0x32c>
 8009a44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009a48:	d811      	bhi.n	8009a6e <UART_SetConfig+0x33e>
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d003      	beq.n	8009a56 <UART_SetConfig+0x326>
 8009a4e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009a52:	d006      	beq.n	8009a62 <UART_SetConfig+0x332>
 8009a54:	e00b      	b.n	8009a6e <UART_SetConfig+0x33e>
 8009a56:	2300      	movs	r3, #0
 8009a58:	77fb      	strb	r3, [r7, #31]
 8009a5a:	e00d      	b.n	8009a78 <UART_SetConfig+0x348>
 8009a5c:	2302      	movs	r3, #2
 8009a5e:	77fb      	strb	r3, [r7, #31]
 8009a60:	e00a      	b.n	8009a78 <UART_SetConfig+0x348>
 8009a62:	2304      	movs	r3, #4
 8009a64:	77fb      	strb	r3, [r7, #31]
 8009a66:	e007      	b.n	8009a78 <UART_SetConfig+0x348>
 8009a68:	2308      	movs	r3, #8
 8009a6a:	77fb      	strb	r3, [r7, #31]
 8009a6c:	e004      	b.n	8009a78 <UART_SetConfig+0x348>
 8009a6e:	2310      	movs	r3, #16
 8009a70:	77fb      	strb	r3, [r7, #31]
 8009a72:	e001      	b.n	8009a78 <UART_SetConfig+0x348>
 8009a74:	2310      	movs	r3, #16
 8009a76:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	69db      	ldr	r3, [r3, #28]
 8009a7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009a80:	d15b      	bne.n	8009b3a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8009a82:	7ffb      	ldrb	r3, [r7, #31]
 8009a84:	2b08      	cmp	r3, #8
 8009a86:	d828      	bhi.n	8009ada <UART_SetConfig+0x3aa>
 8009a88:	a201      	add	r2, pc, #4	; (adr r2, 8009a90 <UART_SetConfig+0x360>)
 8009a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a8e:	bf00      	nop
 8009a90:	08009ab5 	.word	0x08009ab5
 8009a94:	08009abd 	.word	0x08009abd
 8009a98:	08009ac5 	.word	0x08009ac5
 8009a9c:	08009adb 	.word	0x08009adb
 8009aa0:	08009acb 	.word	0x08009acb
 8009aa4:	08009adb 	.word	0x08009adb
 8009aa8:	08009adb 	.word	0x08009adb
 8009aac:	08009adb 	.word	0x08009adb
 8009ab0:	08009ad3 	.word	0x08009ad3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009ab4:	f7fd fc68 	bl	8007388 <HAL_RCC_GetPCLK1Freq>
 8009ab8:	61b8      	str	r0, [r7, #24]
        break;
 8009aba:	e013      	b.n	8009ae4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009abc:	f7fd fc78 	bl	80073b0 <HAL_RCC_GetPCLK2Freq>
 8009ac0:	61b8      	str	r0, [r7, #24]
        break;
 8009ac2:	e00f      	b.n	8009ae4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009ac4:	4b4b      	ldr	r3, [pc, #300]	; (8009bf4 <UART_SetConfig+0x4c4>)
 8009ac6:	61bb      	str	r3, [r7, #24]
        break;
 8009ac8:	e00c      	b.n	8009ae4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009aca:	f7fd fb4b 	bl	8007164 <HAL_RCC_GetSysClockFreq>
 8009ace:	61b8      	str	r0, [r7, #24]
        break;
 8009ad0:	e008      	b.n	8009ae4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009ad2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009ad6:	61bb      	str	r3, [r7, #24]
        break;
 8009ad8:	e004      	b.n	8009ae4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8009ada:	2300      	movs	r3, #0
 8009adc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009ade:	2301      	movs	r3, #1
 8009ae0:	77bb      	strb	r3, [r7, #30]
        break;
 8009ae2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009ae4:	69bb      	ldr	r3, [r7, #24]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d074      	beq.n	8009bd4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009aea:	69bb      	ldr	r3, [r7, #24]
 8009aec:	005a      	lsls	r2, r3, #1
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	685b      	ldr	r3, [r3, #4]
 8009af2:	085b      	lsrs	r3, r3, #1
 8009af4:	441a      	add	r2, r3
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	685b      	ldr	r3, [r3, #4]
 8009afa:	fbb2 f3f3 	udiv	r3, r2, r3
 8009afe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009b00:	693b      	ldr	r3, [r7, #16]
 8009b02:	2b0f      	cmp	r3, #15
 8009b04:	d916      	bls.n	8009b34 <UART_SetConfig+0x404>
 8009b06:	693b      	ldr	r3, [r7, #16]
 8009b08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009b0c:	d212      	bcs.n	8009b34 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009b0e:	693b      	ldr	r3, [r7, #16]
 8009b10:	b29b      	uxth	r3, r3
 8009b12:	f023 030f 	bic.w	r3, r3, #15
 8009b16:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009b18:	693b      	ldr	r3, [r7, #16]
 8009b1a:	085b      	lsrs	r3, r3, #1
 8009b1c:	b29b      	uxth	r3, r3
 8009b1e:	f003 0307 	and.w	r3, r3, #7
 8009b22:	b29a      	uxth	r2, r3
 8009b24:	89fb      	ldrh	r3, [r7, #14]
 8009b26:	4313      	orrs	r3, r2
 8009b28:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	89fa      	ldrh	r2, [r7, #14]
 8009b30:	60da      	str	r2, [r3, #12]
 8009b32:	e04f      	b.n	8009bd4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009b34:	2301      	movs	r3, #1
 8009b36:	77bb      	strb	r3, [r7, #30]
 8009b38:	e04c      	b.n	8009bd4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009b3a:	7ffb      	ldrb	r3, [r7, #31]
 8009b3c:	2b08      	cmp	r3, #8
 8009b3e:	d828      	bhi.n	8009b92 <UART_SetConfig+0x462>
 8009b40:	a201      	add	r2, pc, #4	; (adr r2, 8009b48 <UART_SetConfig+0x418>)
 8009b42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b46:	bf00      	nop
 8009b48:	08009b6d 	.word	0x08009b6d
 8009b4c:	08009b75 	.word	0x08009b75
 8009b50:	08009b7d 	.word	0x08009b7d
 8009b54:	08009b93 	.word	0x08009b93
 8009b58:	08009b83 	.word	0x08009b83
 8009b5c:	08009b93 	.word	0x08009b93
 8009b60:	08009b93 	.word	0x08009b93
 8009b64:	08009b93 	.word	0x08009b93
 8009b68:	08009b8b 	.word	0x08009b8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009b6c:	f7fd fc0c 	bl	8007388 <HAL_RCC_GetPCLK1Freq>
 8009b70:	61b8      	str	r0, [r7, #24]
        break;
 8009b72:	e013      	b.n	8009b9c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009b74:	f7fd fc1c 	bl	80073b0 <HAL_RCC_GetPCLK2Freq>
 8009b78:	61b8      	str	r0, [r7, #24]
        break;
 8009b7a:	e00f      	b.n	8009b9c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009b7c:	4b1d      	ldr	r3, [pc, #116]	; (8009bf4 <UART_SetConfig+0x4c4>)
 8009b7e:	61bb      	str	r3, [r7, #24]
        break;
 8009b80:	e00c      	b.n	8009b9c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009b82:	f7fd faef 	bl	8007164 <HAL_RCC_GetSysClockFreq>
 8009b86:	61b8      	str	r0, [r7, #24]
        break;
 8009b88:	e008      	b.n	8009b9c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009b8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009b8e:	61bb      	str	r3, [r7, #24]
        break;
 8009b90:	e004      	b.n	8009b9c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8009b92:	2300      	movs	r3, #0
 8009b94:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009b96:	2301      	movs	r3, #1
 8009b98:	77bb      	strb	r3, [r7, #30]
        break;
 8009b9a:	bf00      	nop
    }

    if (pclk != 0U)
 8009b9c:	69bb      	ldr	r3, [r7, #24]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d018      	beq.n	8009bd4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	685b      	ldr	r3, [r3, #4]
 8009ba6:	085a      	lsrs	r2, r3, #1
 8009ba8:	69bb      	ldr	r3, [r7, #24]
 8009baa:	441a      	add	r2, r3
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	685b      	ldr	r3, [r3, #4]
 8009bb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bb4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009bb6:	693b      	ldr	r3, [r7, #16]
 8009bb8:	2b0f      	cmp	r3, #15
 8009bba:	d909      	bls.n	8009bd0 <UART_SetConfig+0x4a0>
 8009bbc:	693b      	ldr	r3, [r7, #16]
 8009bbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009bc2:	d205      	bcs.n	8009bd0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009bc4:	693b      	ldr	r3, [r7, #16]
 8009bc6:	b29a      	uxth	r2, r3
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	60da      	str	r2, [r3, #12]
 8009bce:	e001      	b.n	8009bd4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009bd0:	2301      	movs	r3, #1
 8009bd2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	2200      	movs	r2, #0
 8009bd8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	2200      	movs	r2, #0
 8009bde:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8009be0:	7fbb      	ldrb	r3, [r7, #30]
}
 8009be2:	4618      	mov	r0, r3
 8009be4:	3720      	adds	r7, #32
 8009be6:	46bd      	mov	sp, r7
 8009be8:	bd80      	pop	{r7, pc}
 8009bea:	bf00      	nop
 8009bec:	40007c00 	.word	0x40007c00
 8009bf0:	40023800 	.word	0x40023800
 8009bf4:	00f42400 	.word	0x00f42400

08009bf8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009bf8:	b480      	push	{r7}
 8009bfa:	b083      	sub	sp, #12
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c04:	f003 0301 	and.w	r3, r3, #1
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d00a      	beq.n	8009c22 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	685b      	ldr	r3, [r3, #4]
 8009c12:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	430a      	orrs	r2, r1
 8009c20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c26:	f003 0302 	and.w	r3, r3, #2
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d00a      	beq.n	8009c44 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	685b      	ldr	r3, [r3, #4]
 8009c34:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	430a      	orrs	r2, r1
 8009c42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c48:	f003 0304 	and.w	r3, r3, #4
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d00a      	beq.n	8009c66 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	685b      	ldr	r3, [r3, #4]
 8009c56:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	430a      	orrs	r2, r1
 8009c64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c6a:	f003 0308 	and.w	r3, r3, #8
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d00a      	beq.n	8009c88 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	685b      	ldr	r3, [r3, #4]
 8009c78:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	430a      	orrs	r2, r1
 8009c86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c8c:	f003 0310 	and.w	r3, r3, #16
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d00a      	beq.n	8009caa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	689b      	ldr	r3, [r3, #8]
 8009c9a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	430a      	orrs	r2, r1
 8009ca8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cae:	f003 0320 	and.w	r3, r3, #32
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d00a      	beq.n	8009ccc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	689b      	ldr	r3, [r3, #8]
 8009cbc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	430a      	orrs	r2, r1
 8009cca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d01a      	beq.n	8009d0e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	685b      	ldr	r3, [r3, #4]
 8009cde:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	430a      	orrs	r2, r1
 8009cec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cf2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009cf6:	d10a      	bne.n	8009d0e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	685b      	ldr	r3, [r3, #4]
 8009cfe:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	430a      	orrs	r2, r1
 8009d0c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d00a      	beq.n	8009d30 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	685b      	ldr	r3, [r3, #4]
 8009d20:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	430a      	orrs	r2, r1
 8009d2e:	605a      	str	r2, [r3, #4]
  }
}
 8009d30:	bf00      	nop
 8009d32:	370c      	adds	r7, #12
 8009d34:	46bd      	mov	sp, r7
 8009d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3a:	4770      	bx	lr

08009d3c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b086      	sub	sp, #24
 8009d40:	af02      	add	r7, sp, #8
 8009d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	2200      	movs	r2, #0
 8009d48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009d4c:	f7fb fcf6 	bl	800573c <HAL_GetTick>
 8009d50:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	f003 0308 	and.w	r3, r3, #8
 8009d5c:	2b08      	cmp	r3, #8
 8009d5e:	d10e      	bne.n	8009d7e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009d60:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009d64:	9300      	str	r3, [sp, #0]
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	2200      	movs	r2, #0
 8009d6a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009d6e:	6878      	ldr	r0, [r7, #4]
 8009d70:	f000 f817 	bl	8009da2 <UART_WaitOnFlagUntilTimeout>
 8009d74:	4603      	mov	r3, r0
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d001      	beq.n	8009d7e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009d7a:	2303      	movs	r3, #3
 8009d7c:	e00d      	b.n	8009d9a <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2220      	movs	r2, #32
 8009d82:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	2220      	movs	r2, #32
 8009d88:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	2200      	movs	r2, #0
 8009d94:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8009d98:	2300      	movs	r3, #0
}
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	3710      	adds	r7, #16
 8009d9e:	46bd      	mov	sp, r7
 8009da0:	bd80      	pop	{r7, pc}

08009da2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009da2:	b580      	push	{r7, lr}
 8009da4:	b09c      	sub	sp, #112	; 0x70
 8009da6:	af00      	add	r7, sp, #0
 8009da8:	60f8      	str	r0, [r7, #12]
 8009daa:	60b9      	str	r1, [r7, #8]
 8009dac:	603b      	str	r3, [r7, #0]
 8009dae:	4613      	mov	r3, r2
 8009db0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009db2:	e0a5      	b.n	8009f00 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009db4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dba:	f000 80a1 	beq.w	8009f00 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009dbe:	f7fb fcbd 	bl	800573c <HAL_GetTick>
 8009dc2:	4602      	mov	r2, r0
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	1ad3      	subs	r3, r2, r3
 8009dc8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8009dca:	429a      	cmp	r2, r3
 8009dcc:	d302      	bcc.n	8009dd4 <UART_WaitOnFlagUntilTimeout+0x32>
 8009dce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d13e      	bne.n	8009e52 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dda:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009ddc:	e853 3f00 	ldrex	r3, [r3]
 8009de0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009de2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009de4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009de8:	667b      	str	r3, [r7, #100]	; 0x64
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	461a      	mov	r2, r3
 8009df0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009df2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009df4:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009df6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009df8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009dfa:	e841 2300 	strex	r3, r2, [r1]
 8009dfe:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8009e00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d1e6      	bne.n	8009dd4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	3308      	adds	r3, #8
 8009e0c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009e10:	e853 3f00 	ldrex	r3, [r3]
 8009e14:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009e16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e18:	f023 0301 	bic.w	r3, r3, #1
 8009e1c:	663b      	str	r3, [r7, #96]	; 0x60
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	3308      	adds	r3, #8
 8009e24:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009e26:	64ba      	str	r2, [r7, #72]	; 0x48
 8009e28:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e2a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009e2c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009e2e:	e841 2300 	strex	r3, r2, [r1]
 8009e32:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009e34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d1e5      	bne.n	8009e06 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	2220      	movs	r2, #32
 8009e3e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	2220      	movs	r2, #32
 8009e44:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	2200      	movs	r2, #0
 8009e4a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8009e4e:	2303      	movs	r3, #3
 8009e50:	e067      	b.n	8009f22 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	f003 0304 	and.w	r3, r3, #4
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d04f      	beq.n	8009f00 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	69db      	ldr	r3, [r3, #28]
 8009e66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009e6a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009e6e:	d147      	bne.n	8009f00 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009e78:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e82:	e853 3f00 	ldrex	r3, [r3]
 8009e86:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e8a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009e8e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	461a      	mov	r2, r3
 8009e96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009e98:	637b      	str	r3, [r7, #52]	; 0x34
 8009e9a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e9c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009e9e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009ea0:	e841 2300 	strex	r3, r2, [r1]
 8009ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009ea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d1e6      	bne.n	8009e7a <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	3308      	adds	r3, #8
 8009eb2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eb4:	697b      	ldr	r3, [r7, #20]
 8009eb6:	e853 3f00 	ldrex	r3, [r3]
 8009eba:	613b      	str	r3, [r7, #16]
   return(result);
 8009ebc:	693b      	ldr	r3, [r7, #16]
 8009ebe:	f023 0301 	bic.w	r3, r3, #1
 8009ec2:	66bb      	str	r3, [r7, #104]	; 0x68
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	3308      	adds	r3, #8
 8009eca:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009ecc:	623a      	str	r2, [r7, #32]
 8009ece:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ed0:	69f9      	ldr	r1, [r7, #28]
 8009ed2:	6a3a      	ldr	r2, [r7, #32]
 8009ed4:	e841 2300 	strex	r3, r2, [r1]
 8009ed8:	61bb      	str	r3, [r7, #24]
   return(result);
 8009eda:	69bb      	ldr	r3, [r7, #24]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d1e5      	bne.n	8009eac <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	2220      	movs	r2, #32
 8009ee4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	2220      	movs	r2, #32
 8009eea:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	2220      	movs	r2, #32
 8009ef0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	2200      	movs	r2, #0
 8009ef8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8009efc:	2303      	movs	r3, #3
 8009efe:	e010      	b.n	8009f22 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	69da      	ldr	r2, [r3, #28]
 8009f06:	68bb      	ldr	r3, [r7, #8]
 8009f08:	4013      	ands	r3, r2
 8009f0a:	68ba      	ldr	r2, [r7, #8]
 8009f0c:	429a      	cmp	r2, r3
 8009f0e:	bf0c      	ite	eq
 8009f10:	2301      	moveq	r3, #1
 8009f12:	2300      	movne	r3, #0
 8009f14:	b2db      	uxtb	r3, r3
 8009f16:	461a      	mov	r2, r3
 8009f18:	79fb      	ldrb	r3, [r7, #7]
 8009f1a:	429a      	cmp	r2, r3
 8009f1c:	f43f af4a 	beq.w	8009db4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009f20:	2300      	movs	r3, #0
}
 8009f22:	4618      	mov	r0, r3
 8009f24:	3770      	adds	r7, #112	; 0x70
 8009f26:	46bd      	mov	sp, r7
 8009f28:	bd80      	pop	{r7, pc}
	...

08009f2c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009f2c:	b480      	push	{r7}
 8009f2e:	b097      	sub	sp, #92	; 0x5c
 8009f30:	af00      	add	r7, sp, #0
 8009f32:	60f8      	str	r0, [r7, #12]
 8009f34:	60b9      	str	r1, [r7, #8]
 8009f36:	4613      	mov	r3, r2
 8009f38:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	68ba      	ldr	r2, [r7, #8]
 8009f3e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	88fa      	ldrh	r2, [r7, #6]
 8009f44:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	88fa      	ldrh	r2, [r7, #6]
 8009f4c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	2200      	movs	r2, #0
 8009f54:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	689b      	ldr	r3, [r3, #8]
 8009f5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f5e:	d10e      	bne.n	8009f7e <UART_Start_Receive_IT+0x52>
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	691b      	ldr	r3, [r3, #16]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d105      	bne.n	8009f74 <UART_Start_Receive_IT+0x48>
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	f240 12ff 	movw	r2, #511	; 0x1ff
 8009f6e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009f72:	e02d      	b.n	8009fd0 <UART_Start_Receive_IT+0xa4>
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	22ff      	movs	r2, #255	; 0xff
 8009f78:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009f7c:	e028      	b.n	8009fd0 <UART_Start_Receive_IT+0xa4>
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	689b      	ldr	r3, [r3, #8]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d10d      	bne.n	8009fa2 <UART_Start_Receive_IT+0x76>
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	691b      	ldr	r3, [r3, #16]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d104      	bne.n	8009f98 <UART_Start_Receive_IT+0x6c>
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	22ff      	movs	r2, #255	; 0xff
 8009f92:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009f96:	e01b      	b.n	8009fd0 <UART_Start_Receive_IT+0xa4>
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	227f      	movs	r2, #127	; 0x7f
 8009f9c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009fa0:	e016      	b.n	8009fd0 <UART_Start_Receive_IT+0xa4>
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	689b      	ldr	r3, [r3, #8]
 8009fa6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009faa:	d10d      	bne.n	8009fc8 <UART_Start_Receive_IT+0x9c>
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	691b      	ldr	r3, [r3, #16]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d104      	bne.n	8009fbe <UART_Start_Receive_IT+0x92>
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	227f      	movs	r2, #127	; 0x7f
 8009fb8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009fbc:	e008      	b.n	8009fd0 <UART_Start_Receive_IT+0xa4>
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	223f      	movs	r2, #63	; 0x3f
 8009fc2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009fc6:	e003      	b.n	8009fd0 <UART_Start_Receive_IT+0xa4>
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	2200      	movs	r2, #0
 8009fcc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	2222      	movs	r2, #34	; 0x22
 8009fdc:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	3308      	adds	r3, #8
 8009fe4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fe6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009fe8:	e853 3f00 	ldrex	r3, [r3]
 8009fec:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009fee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ff0:	f043 0301 	orr.w	r3, r3, #1
 8009ff4:	657b      	str	r3, [r7, #84]	; 0x54
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	3308      	adds	r3, #8
 8009ffc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009ffe:	64ba      	str	r2, [r7, #72]	; 0x48
 800a000:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a002:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a004:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a006:	e841 2300 	strex	r3, r2, [r1]
 800a00a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a00c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d1e5      	bne.n	8009fde <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	689b      	ldr	r3, [r3, #8]
 800a016:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a01a:	d107      	bne.n	800a02c <UART_Start_Receive_IT+0x100>
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	691b      	ldr	r3, [r3, #16]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d103      	bne.n	800a02c <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	4a24      	ldr	r2, [pc, #144]	; (800a0b8 <UART_Start_Receive_IT+0x18c>)
 800a028:	665a      	str	r2, [r3, #100]	; 0x64
 800a02a:	e002      	b.n	800a032 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	4a23      	ldr	r2, [pc, #140]	; (800a0bc <UART_Start_Receive_IT+0x190>)
 800a030:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	2200      	movs	r2, #0
 800a036:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	691b      	ldr	r3, [r3, #16]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d019      	beq.n	800a076 <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a04a:	e853 3f00 	ldrex	r3, [r3]
 800a04e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a052:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800a056:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	461a      	mov	r2, r3
 800a05e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a060:	637b      	str	r3, [r7, #52]	; 0x34
 800a062:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a064:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a066:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a068:	e841 2300 	strex	r3, r2, [r1]
 800a06c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a06e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a070:	2b00      	cmp	r3, #0
 800a072:	d1e6      	bne.n	800a042 <UART_Start_Receive_IT+0x116>
 800a074:	e018      	b.n	800a0a8 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a07c:	697b      	ldr	r3, [r7, #20]
 800a07e:	e853 3f00 	ldrex	r3, [r3]
 800a082:	613b      	str	r3, [r7, #16]
   return(result);
 800a084:	693b      	ldr	r3, [r7, #16]
 800a086:	f043 0320 	orr.w	r3, r3, #32
 800a08a:	653b      	str	r3, [r7, #80]	; 0x50
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	461a      	mov	r2, r3
 800a092:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a094:	623b      	str	r3, [r7, #32]
 800a096:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a098:	69f9      	ldr	r1, [r7, #28]
 800a09a:	6a3a      	ldr	r2, [r7, #32]
 800a09c:	e841 2300 	strex	r3, r2, [r1]
 800a0a0:	61bb      	str	r3, [r7, #24]
   return(result);
 800a0a2:	69bb      	ldr	r3, [r7, #24]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d1e6      	bne.n	800a076 <UART_Start_Receive_IT+0x14a>
  }
  return HAL_OK;
 800a0a8:	2300      	movs	r3, #0
}
 800a0aa:	4618      	mov	r0, r3
 800a0ac:	375c      	adds	r7, #92	; 0x5c
 800a0ae:	46bd      	mov	sp, r7
 800a0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b4:	4770      	bx	lr
 800a0b6:	bf00      	nop
 800a0b8:	0800a363 	.word	0x0800a363
 800a0bc:	0800a207 	.word	0x0800a207

0800a0c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a0c0:	b480      	push	{r7}
 800a0c2:	b095      	sub	sp, #84	; 0x54
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a0d0:	e853 3f00 	ldrex	r3, [r3]
 800a0d4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a0d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0d8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a0dc:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	461a      	mov	r2, r3
 800a0e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a0e6:	643b      	str	r3, [r7, #64]	; 0x40
 800a0e8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0ea:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a0ec:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a0ee:	e841 2300 	strex	r3, r2, [r1]
 800a0f2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a0f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d1e6      	bne.n	800a0c8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	3308      	adds	r3, #8
 800a100:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a102:	6a3b      	ldr	r3, [r7, #32]
 800a104:	e853 3f00 	ldrex	r3, [r3]
 800a108:	61fb      	str	r3, [r7, #28]
   return(result);
 800a10a:	69fb      	ldr	r3, [r7, #28]
 800a10c:	f023 0301 	bic.w	r3, r3, #1
 800a110:	64bb      	str	r3, [r7, #72]	; 0x48
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	3308      	adds	r3, #8
 800a118:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a11a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a11c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a11e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a120:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a122:	e841 2300 	strex	r3, r2, [r1]
 800a126:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d1e5      	bne.n	800a0fa <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a132:	2b01      	cmp	r3, #1
 800a134:	d118      	bne.n	800a168 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	e853 3f00 	ldrex	r3, [r3]
 800a142:	60bb      	str	r3, [r7, #8]
   return(result);
 800a144:	68bb      	ldr	r3, [r7, #8]
 800a146:	f023 0310 	bic.w	r3, r3, #16
 800a14a:	647b      	str	r3, [r7, #68]	; 0x44
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	461a      	mov	r2, r3
 800a152:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a154:	61bb      	str	r3, [r7, #24]
 800a156:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a158:	6979      	ldr	r1, [r7, #20]
 800a15a:	69ba      	ldr	r2, [r7, #24]
 800a15c:	e841 2300 	strex	r3, r2, [r1]
 800a160:	613b      	str	r3, [r7, #16]
   return(result);
 800a162:	693b      	ldr	r3, [r7, #16]
 800a164:	2b00      	cmp	r3, #0
 800a166:	d1e6      	bne.n	800a136 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	2220      	movs	r2, #32
 800a16c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	2200      	movs	r2, #0
 800a172:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2200      	movs	r2, #0
 800a178:	665a      	str	r2, [r3, #100]	; 0x64
}
 800a17a:	bf00      	nop
 800a17c:	3754      	adds	r7, #84	; 0x54
 800a17e:	46bd      	mov	sp, r7
 800a180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a184:	4770      	bx	lr

0800a186 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a186:	b580      	push	{r7, lr}
 800a188:	b084      	sub	sp, #16
 800a18a:	af00      	add	r7, sp, #0
 800a18c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a192:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	2200      	movs	r2, #0
 800a198:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	2200      	movs	r2, #0
 800a1a0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a1a4:	68f8      	ldr	r0, [r7, #12]
 800a1a6:	f7ff faad 	bl	8009704 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a1aa:	bf00      	nop
 800a1ac:	3710      	adds	r7, #16
 800a1ae:	46bd      	mov	sp, r7
 800a1b0:	bd80      	pop	{r7, pc}

0800a1b2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a1b2:	b580      	push	{r7, lr}
 800a1b4:	b088      	sub	sp, #32
 800a1b6:	af00      	add	r7, sp, #0
 800a1b8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	e853 3f00 	ldrex	r3, [r3]
 800a1c6:	60bb      	str	r3, [r7, #8]
   return(result);
 800a1c8:	68bb      	ldr	r3, [r7, #8]
 800a1ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a1ce:	61fb      	str	r3, [r7, #28]
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	461a      	mov	r2, r3
 800a1d6:	69fb      	ldr	r3, [r7, #28]
 800a1d8:	61bb      	str	r3, [r7, #24]
 800a1da:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1dc:	6979      	ldr	r1, [r7, #20]
 800a1de:	69ba      	ldr	r2, [r7, #24]
 800a1e0:	e841 2300 	strex	r3, r2, [r1]
 800a1e4:	613b      	str	r3, [r7, #16]
   return(result);
 800a1e6:	693b      	ldr	r3, [r7, #16]
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d1e6      	bne.n	800a1ba <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	2220      	movs	r2, #32
 800a1f0:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	2200      	movs	r2, #0
 800a1f6:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a1f8:	6878      	ldr	r0, [r7, #4]
 800a1fa:	f7ff fa79 	bl	80096f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a1fe:	bf00      	nop
 800a200:	3720      	adds	r7, #32
 800a202:	46bd      	mov	sp, r7
 800a204:	bd80      	pop	{r7, pc}

0800a206 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a206:	b580      	push	{r7, lr}
 800a208:	b096      	sub	sp, #88	; 0x58
 800a20a:	af00      	add	r7, sp, #0
 800a20c:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800a214:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a21c:	2b22      	cmp	r3, #34	; 0x22
 800a21e:	f040 8094 	bne.w	800a34a <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a228:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a22c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800a230:	b2d9      	uxtb	r1, r3
 800a232:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800a236:	b2da      	uxtb	r2, r3
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a23c:	400a      	ands	r2, r1
 800a23e:	b2d2      	uxtb	r2, r2
 800a240:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a246:	1c5a      	adds	r2, r3, #1
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a252:	b29b      	uxth	r3, r3
 800a254:	3b01      	subs	r3, #1
 800a256:	b29a      	uxth	r2, r3
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a264:	b29b      	uxth	r3, r3
 800a266:	2b00      	cmp	r3, #0
 800a268:	d177      	bne.n	800a35a <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a270:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a272:	e853 3f00 	ldrex	r3, [r3]
 800a276:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a278:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a27a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a27e:	653b      	str	r3, [r7, #80]	; 0x50
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	461a      	mov	r2, r3
 800a286:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a288:	647b      	str	r3, [r7, #68]	; 0x44
 800a28a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a28c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a28e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a290:	e841 2300 	strex	r3, r2, [r1]
 800a294:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a296:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d1e6      	bne.n	800a26a <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	3308      	adds	r3, #8
 800a2a2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2a6:	e853 3f00 	ldrex	r3, [r3]
 800a2aa:	623b      	str	r3, [r7, #32]
   return(result);
 800a2ac:	6a3b      	ldr	r3, [r7, #32]
 800a2ae:	f023 0301 	bic.w	r3, r3, #1
 800a2b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	3308      	adds	r3, #8
 800a2ba:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a2bc:	633a      	str	r2, [r7, #48]	; 0x30
 800a2be:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2c0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a2c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a2c4:	e841 2300 	strex	r3, r2, [r1]
 800a2c8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a2ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d1e5      	bne.n	800a29c <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2220      	movs	r2, #32
 800a2d4:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	2200      	movs	r2, #0
 800a2da:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a2e0:	2b01      	cmp	r3, #1
 800a2e2:	d12e      	bne.n	800a342 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2200      	movs	r2, #0
 800a2e8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2f0:	693b      	ldr	r3, [r7, #16]
 800a2f2:	e853 3f00 	ldrex	r3, [r3]
 800a2f6:	60fb      	str	r3, [r7, #12]
   return(result);
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	f023 0310 	bic.w	r3, r3, #16
 800a2fe:	64bb      	str	r3, [r7, #72]	; 0x48
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	461a      	mov	r2, r3
 800a306:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a308:	61fb      	str	r3, [r7, #28]
 800a30a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a30c:	69b9      	ldr	r1, [r7, #24]
 800a30e:	69fa      	ldr	r2, [r7, #28]
 800a310:	e841 2300 	strex	r3, r2, [r1]
 800a314:	617b      	str	r3, [r7, #20]
   return(result);
 800a316:	697b      	ldr	r3, [r7, #20]
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d1e6      	bne.n	800a2ea <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	69db      	ldr	r3, [r3, #28]
 800a322:	f003 0310 	and.w	r3, r3, #16
 800a326:	2b10      	cmp	r3, #16
 800a328:	d103      	bne.n	800a332 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	2210      	movs	r2, #16
 800a330:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800a338:	4619      	mov	r1, r3
 800a33a:	6878      	ldr	r0, [r7, #4]
 800a33c:	f7ff f9ec 	bl	8009718 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a340:	e00b      	b.n	800a35a <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 800a342:	6878      	ldr	r0, [r7, #4]
 800a344:	f7f8 fd90 	bl	8002e68 <HAL_UART_RxCpltCallback>
}
 800a348:	e007      	b.n	800a35a <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	699a      	ldr	r2, [r3, #24]
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	f042 0208 	orr.w	r2, r2, #8
 800a358:	619a      	str	r2, [r3, #24]
}
 800a35a:	bf00      	nop
 800a35c:	3758      	adds	r7, #88	; 0x58
 800a35e:	46bd      	mov	sp, r7
 800a360:	bd80      	pop	{r7, pc}

0800a362 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a362:	b580      	push	{r7, lr}
 800a364:	b096      	sub	sp, #88	; 0x58
 800a366:	af00      	add	r7, sp, #0
 800a368:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800a370:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a378:	2b22      	cmp	r3, #34	; 0x22
 800a37a:	f040 8094 	bne.w	800a4a6 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a384:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a38c:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800a38e:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800a392:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800a396:	4013      	ands	r3, r2
 800a398:	b29a      	uxth	r2, r3
 800a39a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a39c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a3a2:	1c9a      	adds	r2, r3, #2
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a3ae:	b29b      	uxth	r3, r3
 800a3b0:	3b01      	subs	r3, #1
 800a3b2:	b29a      	uxth	r2, r3
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a3c0:	b29b      	uxth	r3, r3
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d177      	bne.n	800a4b6 <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3ce:	e853 3f00 	ldrex	r3, [r3]
 800a3d2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a3d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3d6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a3da:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	461a      	mov	r2, r3
 800a3e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a3e4:	643b      	str	r3, [r7, #64]	; 0x40
 800a3e6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3e8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a3ea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a3ec:	e841 2300 	strex	r3, r2, [r1]
 800a3f0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a3f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d1e6      	bne.n	800a3c6 <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	3308      	adds	r3, #8
 800a3fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a400:	6a3b      	ldr	r3, [r7, #32]
 800a402:	e853 3f00 	ldrex	r3, [r3]
 800a406:	61fb      	str	r3, [r7, #28]
   return(result);
 800a408:	69fb      	ldr	r3, [r7, #28]
 800a40a:	f023 0301 	bic.w	r3, r3, #1
 800a40e:	64bb      	str	r3, [r7, #72]	; 0x48
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	3308      	adds	r3, #8
 800a416:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a418:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a41a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a41c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a41e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a420:	e841 2300 	strex	r3, r2, [r1]
 800a424:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d1e5      	bne.n	800a3f8 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	2220      	movs	r2, #32
 800a430:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	2200      	movs	r2, #0
 800a436:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a43c:	2b01      	cmp	r3, #1
 800a43e:	d12e      	bne.n	800a49e <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	2200      	movs	r2, #0
 800a444:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	e853 3f00 	ldrex	r3, [r3]
 800a452:	60bb      	str	r3, [r7, #8]
   return(result);
 800a454:	68bb      	ldr	r3, [r7, #8]
 800a456:	f023 0310 	bic.w	r3, r3, #16
 800a45a:	647b      	str	r3, [r7, #68]	; 0x44
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	461a      	mov	r2, r3
 800a462:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a464:	61bb      	str	r3, [r7, #24]
 800a466:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a468:	6979      	ldr	r1, [r7, #20]
 800a46a:	69ba      	ldr	r2, [r7, #24]
 800a46c:	e841 2300 	strex	r3, r2, [r1]
 800a470:	613b      	str	r3, [r7, #16]
   return(result);
 800a472:	693b      	ldr	r3, [r7, #16]
 800a474:	2b00      	cmp	r3, #0
 800a476:	d1e6      	bne.n	800a446 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	69db      	ldr	r3, [r3, #28]
 800a47e:	f003 0310 	and.w	r3, r3, #16
 800a482:	2b10      	cmp	r3, #16
 800a484:	d103      	bne.n	800a48e <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	2210      	movs	r2, #16
 800a48c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800a494:	4619      	mov	r1, r3
 800a496:	6878      	ldr	r0, [r7, #4]
 800a498:	f7ff f93e 	bl	8009718 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a49c:	e00b      	b.n	800a4b6 <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 800a49e:	6878      	ldr	r0, [r7, #4]
 800a4a0:	f7f8 fce2 	bl	8002e68 <HAL_UART_RxCpltCallback>
}
 800a4a4:	e007      	b.n	800a4b6 <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	699a      	ldr	r2, [r3, #24]
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	f042 0208 	orr.w	r2, r2, #8
 800a4b4:	619a      	str	r2, [r3, #24]
}
 800a4b6:	bf00      	nop
 800a4b8:	3758      	adds	r7, #88	; 0x58
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	bd80      	pop	{r7, pc}

0800a4be <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a4be:	b480      	push	{r7}
 800a4c0:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800a4c2:	bf00      	nop
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ca:	4770      	bx	lr

0800a4cc <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a4cc:	b480      	push	{r7}
 800a4ce:	b085      	sub	sp, #20
 800a4d0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a4d2:	f3ef 8305 	mrs	r3, IPSR
 800a4d6:	60bb      	str	r3, [r7, #8]
  return(result);
 800a4d8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d10f      	bne.n	800a4fe <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a4de:	f3ef 8310 	mrs	r3, PRIMASK
 800a4e2:	607b      	str	r3, [r7, #4]
  return(result);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d105      	bne.n	800a4f6 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a4ea:	f3ef 8311 	mrs	r3, BASEPRI
 800a4ee:	603b      	str	r3, [r7, #0]
  return(result);
 800a4f0:	683b      	ldr	r3, [r7, #0]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d007      	beq.n	800a506 <osKernelInitialize+0x3a>
 800a4f6:	4b0e      	ldr	r3, [pc, #56]	; (800a530 <osKernelInitialize+0x64>)
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	2b02      	cmp	r3, #2
 800a4fc:	d103      	bne.n	800a506 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800a4fe:	f06f 0305 	mvn.w	r3, #5
 800a502:	60fb      	str	r3, [r7, #12]
 800a504:	e00c      	b.n	800a520 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a506:	4b0a      	ldr	r3, [pc, #40]	; (800a530 <osKernelInitialize+0x64>)
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d105      	bne.n	800a51a <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a50e:	4b08      	ldr	r3, [pc, #32]	; (800a530 <osKernelInitialize+0x64>)
 800a510:	2201      	movs	r2, #1
 800a512:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a514:	2300      	movs	r3, #0
 800a516:	60fb      	str	r3, [r7, #12]
 800a518:	e002      	b.n	800a520 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800a51a:	f04f 33ff 	mov.w	r3, #4294967295
 800a51e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800a520:	68fb      	ldr	r3, [r7, #12]
}
 800a522:	4618      	mov	r0, r3
 800a524:	3714      	adds	r7, #20
 800a526:	46bd      	mov	sp, r7
 800a528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a52c:	4770      	bx	lr
 800a52e:	bf00      	nop
 800a530:	200007bc 	.word	0x200007bc

0800a534 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a534:	b580      	push	{r7, lr}
 800a536:	b084      	sub	sp, #16
 800a538:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a53a:	f3ef 8305 	mrs	r3, IPSR
 800a53e:	60bb      	str	r3, [r7, #8]
  return(result);
 800a540:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a542:	2b00      	cmp	r3, #0
 800a544:	d10f      	bne.n	800a566 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a546:	f3ef 8310 	mrs	r3, PRIMASK
 800a54a:	607b      	str	r3, [r7, #4]
  return(result);
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d105      	bne.n	800a55e <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a552:	f3ef 8311 	mrs	r3, BASEPRI
 800a556:	603b      	str	r3, [r7, #0]
  return(result);
 800a558:	683b      	ldr	r3, [r7, #0]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d007      	beq.n	800a56e <osKernelStart+0x3a>
 800a55e:	4b0f      	ldr	r3, [pc, #60]	; (800a59c <osKernelStart+0x68>)
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	2b02      	cmp	r3, #2
 800a564:	d103      	bne.n	800a56e <osKernelStart+0x3a>
    stat = osErrorISR;
 800a566:	f06f 0305 	mvn.w	r3, #5
 800a56a:	60fb      	str	r3, [r7, #12]
 800a56c:	e010      	b.n	800a590 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a56e:	4b0b      	ldr	r3, [pc, #44]	; (800a59c <osKernelStart+0x68>)
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	2b01      	cmp	r3, #1
 800a574:	d109      	bne.n	800a58a <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a576:	f7ff ffa2 	bl	800a4be <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a57a:	4b08      	ldr	r3, [pc, #32]	; (800a59c <osKernelStart+0x68>)
 800a57c:	2202      	movs	r2, #2
 800a57e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a580:	f002 faae 	bl	800cae0 <vTaskStartScheduler>
      stat = osOK;
 800a584:	2300      	movs	r3, #0
 800a586:	60fb      	str	r3, [r7, #12]
 800a588:	e002      	b.n	800a590 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800a58a:	f04f 33ff 	mov.w	r3, #4294967295
 800a58e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800a590:	68fb      	ldr	r3, [r7, #12]
}
 800a592:	4618      	mov	r0, r3
 800a594:	3710      	adds	r7, #16
 800a596:	46bd      	mov	sp, r7
 800a598:	bd80      	pop	{r7, pc}
 800a59a:	bf00      	nop
 800a59c:	200007bc 	.word	0x200007bc

0800a5a0 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b084      	sub	sp, #16
 800a5a4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a5a6:	f3ef 8305 	mrs	r3, IPSR
 800a5aa:	60bb      	str	r3, [r7, #8]
  return(result);
 800a5ac:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d10f      	bne.n	800a5d2 <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a5b2:	f3ef 8310 	mrs	r3, PRIMASK
 800a5b6:	607b      	str	r3, [r7, #4]
  return(result);
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d105      	bne.n	800a5ca <osKernelGetTickCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a5be:	f3ef 8311 	mrs	r3, BASEPRI
 800a5c2:	603b      	str	r3, [r7, #0]
  return(result);
 800a5c4:	683b      	ldr	r3, [r7, #0]
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d007      	beq.n	800a5da <osKernelGetTickCount+0x3a>
 800a5ca:	4b08      	ldr	r3, [pc, #32]	; (800a5ec <osKernelGetTickCount+0x4c>)
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	2b02      	cmp	r3, #2
 800a5d0:	d103      	bne.n	800a5da <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 800a5d2:	f002 fbb7 	bl	800cd44 <xTaskGetTickCountFromISR>
 800a5d6:	60f8      	str	r0, [r7, #12]
 800a5d8:	e002      	b.n	800a5e0 <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 800a5da:	f002 fba3 	bl	800cd24 <xTaskGetTickCount>
 800a5de:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 800a5e0:	68fb      	ldr	r3, [r7, #12]
}
 800a5e2:	4618      	mov	r0, r3
 800a5e4:	3710      	adds	r7, #16
 800a5e6:	46bd      	mov	sp, r7
 800a5e8:	bd80      	pop	{r7, pc}
 800a5ea:	bf00      	nop
 800a5ec:	200007bc 	.word	0x200007bc

0800a5f0 <osKernelGetTickFreq>:

uint32_t osKernelGetTickFreq (void) {
 800a5f0:	b480      	push	{r7}
 800a5f2:	af00      	add	r7, sp, #0
  return (configTICK_RATE_HZ);
 800a5f4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
}
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a600:	4770      	bx	lr
	...

0800a604 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a604:	b580      	push	{r7, lr}
 800a606:	b090      	sub	sp, #64	; 0x40
 800a608:	af04      	add	r7, sp, #16
 800a60a:	60f8      	str	r0, [r7, #12]
 800a60c:	60b9      	str	r1, [r7, #8]
 800a60e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a610:	2300      	movs	r3, #0
 800a612:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a614:	f3ef 8305 	mrs	r3, IPSR
 800a618:	61fb      	str	r3, [r7, #28]
  return(result);
 800a61a:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	f040 808f 	bne.w	800a740 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a622:	f3ef 8310 	mrs	r3, PRIMASK
 800a626:	61bb      	str	r3, [r7, #24]
  return(result);
 800a628:	69bb      	ldr	r3, [r7, #24]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d105      	bne.n	800a63a <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a62e:	f3ef 8311 	mrs	r3, BASEPRI
 800a632:	617b      	str	r3, [r7, #20]
  return(result);
 800a634:	697b      	ldr	r3, [r7, #20]
 800a636:	2b00      	cmp	r3, #0
 800a638:	d003      	beq.n	800a642 <osThreadNew+0x3e>
 800a63a:	4b44      	ldr	r3, [pc, #272]	; (800a74c <osThreadNew+0x148>)
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	2b02      	cmp	r3, #2
 800a640:	d07e      	beq.n	800a740 <osThreadNew+0x13c>
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	2b00      	cmp	r3, #0
 800a646:	d07b      	beq.n	800a740 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 800a648:	2380      	movs	r3, #128	; 0x80
 800a64a:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800a64c:	2318      	movs	r3, #24
 800a64e:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800a650:	2300      	movs	r3, #0
 800a652:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800a654:	f04f 33ff 	mov.w	r3, #4294967295
 800a658:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d045      	beq.n	800a6ec <osThreadNew+0xe8>
      if (attr->name != NULL) {
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d002      	beq.n	800a66e <osThreadNew+0x6a>
        name = attr->name;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	699b      	ldr	r3, [r3, #24]
 800a672:	2b00      	cmp	r3, #0
 800a674:	d002      	beq.n	800a67c <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	699b      	ldr	r3, [r3, #24]
 800a67a:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a67c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d008      	beq.n	800a694 <osThreadNew+0x90>
 800a682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a684:	2b38      	cmp	r3, #56	; 0x38
 800a686:	d805      	bhi.n	800a694 <osThreadNew+0x90>
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	685b      	ldr	r3, [r3, #4]
 800a68c:	f003 0301 	and.w	r3, r3, #1
 800a690:	2b00      	cmp	r3, #0
 800a692:	d001      	beq.n	800a698 <osThreadNew+0x94>
        return (NULL);
 800a694:	2300      	movs	r3, #0
 800a696:	e054      	b.n	800a742 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	695b      	ldr	r3, [r3, #20]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d003      	beq.n	800a6a8 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	695b      	ldr	r3, [r3, #20]
 800a6a4:	089b      	lsrs	r3, r3, #2
 800a6a6:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	689b      	ldr	r3, [r3, #8]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d00e      	beq.n	800a6ce <osThreadNew+0xca>
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	68db      	ldr	r3, [r3, #12]
 800a6b4:	2bbb      	cmp	r3, #187	; 0xbb
 800a6b6:	d90a      	bls.n	800a6ce <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d006      	beq.n	800a6ce <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	695b      	ldr	r3, [r3, #20]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d002      	beq.n	800a6ce <osThreadNew+0xca>
        mem = 1;
 800a6c8:	2301      	movs	r3, #1
 800a6ca:	623b      	str	r3, [r7, #32]
 800a6cc:	e010      	b.n	800a6f0 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	689b      	ldr	r3, [r3, #8]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d10c      	bne.n	800a6f0 <osThreadNew+0xec>
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	68db      	ldr	r3, [r3, #12]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d108      	bne.n	800a6f0 <osThreadNew+0xec>
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	691b      	ldr	r3, [r3, #16]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d104      	bne.n	800a6f0 <osThreadNew+0xec>
          mem = 0;
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	623b      	str	r3, [r7, #32]
 800a6ea:	e001      	b.n	800a6f0 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800a6f0:	6a3b      	ldr	r3, [r7, #32]
 800a6f2:	2b01      	cmp	r3, #1
 800a6f4:	d110      	bne.n	800a718 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800a6fa:	687a      	ldr	r2, [r7, #4]
 800a6fc:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a6fe:	9202      	str	r2, [sp, #8]
 800a700:	9301      	str	r3, [sp, #4]
 800a702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a704:	9300      	str	r3, [sp, #0]
 800a706:	68bb      	ldr	r3, [r7, #8]
 800a708:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a70a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a70c:	68f8      	ldr	r0, [r7, #12]
 800a70e:	f001 ff6d 	bl	800c5ec <xTaskCreateStatic>
 800a712:	4603      	mov	r3, r0
 800a714:	613b      	str	r3, [r7, #16]
 800a716:	e013      	b.n	800a740 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 800a718:	6a3b      	ldr	r3, [r7, #32]
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d110      	bne.n	800a740 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a71e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a720:	b29a      	uxth	r2, r3
 800a722:	f107 0310 	add.w	r3, r7, #16
 800a726:	9301      	str	r3, [sp, #4]
 800a728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a72a:	9300      	str	r3, [sp, #0]
 800a72c:	68bb      	ldr	r3, [r7, #8]
 800a72e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a730:	68f8      	ldr	r0, [r7, #12]
 800a732:	f001 ffbe 	bl	800c6b2 <xTaskCreate>
 800a736:	4603      	mov	r3, r0
 800a738:	2b01      	cmp	r3, #1
 800a73a:	d001      	beq.n	800a740 <osThreadNew+0x13c>
          hTask = NULL;
 800a73c:	2300      	movs	r3, #0
 800a73e:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a740:	693b      	ldr	r3, [r7, #16]
}
 800a742:	4618      	mov	r0, r3
 800a744:	3730      	adds	r7, #48	; 0x30
 800a746:	46bd      	mov	sp, r7
 800a748:	bd80      	pop	{r7, pc}
 800a74a:	bf00      	nop
 800a74c:	200007bc 	.word	0x200007bc

0800a750 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800a750:	b580      	push	{r7, lr}
 800a752:	b086      	sub	sp, #24
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a758:	f3ef 8305 	mrs	r3, IPSR
 800a75c:	613b      	str	r3, [r7, #16]
  return(result);
 800a75e:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a760:	2b00      	cmp	r3, #0
 800a762:	d10f      	bne.n	800a784 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a764:	f3ef 8310 	mrs	r3, PRIMASK
 800a768:	60fb      	str	r3, [r7, #12]
  return(result);
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d105      	bne.n	800a77c <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a770:	f3ef 8311 	mrs	r3, BASEPRI
 800a774:	60bb      	str	r3, [r7, #8]
  return(result);
 800a776:	68bb      	ldr	r3, [r7, #8]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d007      	beq.n	800a78c <osDelay+0x3c>
 800a77c:	4b0a      	ldr	r3, [pc, #40]	; (800a7a8 <osDelay+0x58>)
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	2b02      	cmp	r3, #2
 800a782:	d103      	bne.n	800a78c <osDelay+0x3c>
    stat = osErrorISR;
 800a784:	f06f 0305 	mvn.w	r3, #5
 800a788:	617b      	str	r3, [r7, #20]
 800a78a:	e007      	b.n	800a79c <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800a78c:	2300      	movs	r3, #0
 800a78e:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	2b00      	cmp	r3, #0
 800a794:	d002      	beq.n	800a79c <osDelay+0x4c>
      vTaskDelay(ticks);
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	f002 f96c 	bl	800ca74 <vTaskDelay>
    }
  }

  return (stat);
 800a79c:	697b      	ldr	r3, [r7, #20]
}
 800a79e:	4618      	mov	r0, r3
 800a7a0:	3718      	adds	r7, #24
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	bd80      	pop	{r7, pc}
 800a7a6:	bf00      	nop
 800a7a8:	200007bc 	.word	0x200007bc

0800a7ac <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b088      	sub	sp, #32
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a7b4:	f3ef 8305 	mrs	r3, IPSR
 800a7b8:	617b      	str	r3, [r7, #20]
  return(result);
 800a7ba:	697b      	ldr	r3, [r7, #20]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d10f      	bne.n	800a7e0 <osDelayUntil+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a7c0:	f3ef 8310 	mrs	r3, PRIMASK
 800a7c4:	613b      	str	r3, [r7, #16]
  return(result);
 800a7c6:	693b      	ldr	r3, [r7, #16]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d105      	bne.n	800a7d8 <osDelayUntil+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a7cc:	f3ef 8311 	mrs	r3, BASEPRI
 800a7d0:	60fb      	str	r3, [r7, #12]
  return(result);
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d007      	beq.n	800a7e8 <osDelayUntil+0x3c>
 800a7d8:	4b13      	ldr	r3, [pc, #76]	; (800a828 <osDelayUntil+0x7c>)
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	2b02      	cmp	r3, #2
 800a7de:	d103      	bne.n	800a7e8 <osDelayUntil+0x3c>
    stat = osErrorISR;
 800a7e0:	f06f 0305 	mvn.w	r3, #5
 800a7e4:	61fb      	str	r3, [r7, #28]
 800a7e6:	e019      	b.n	800a81c <osDelayUntil+0x70>
  }
  else {
    stat = osOK;
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	61fb      	str	r3, [r7, #28]
    tcnt = xTaskGetTickCount();
 800a7ec:	f002 fa9a 	bl	800cd24 <xTaskGetTickCount>
 800a7f0:	4603      	mov	r3, r0
 800a7f2:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 800a7f4:	68bb      	ldr	r3, [r7, #8]
 800a7f6:	687a      	ldr	r2, [r7, #4]
 800a7f8:	1ad3      	subs	r3, r2, r3
 800a7fa:	61bb      	str	r3, [r7, #24]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 800a7fc:	69bb      	ldr	r3, [r7, #24]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d009      	beq.n	800a816 <osDelayUntil+0x6a>
 800a802:	69bb      	ldr	r3, [r7, #24]
 800a804:	2b00      	cmp	r3, #0
 800a806:	db06      	blt.n	800a816 <osDelayUntil+0x6a>
      vTaskDelayUntil (&tcnt, delay);
 800a808:	f107 0308 	add.w	r3, r7, #8
 800a80c:	69b9      	ldr	r1, [r7, #24]
 800a80e:	4618      	mov	r0, r3
 800a810:	f002 f8ac 	bl	800c96c <vTaskDelayUntil>
 800a814:	e002      	b.n	800a81c <osDelayUntil+0x70>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 800a816:	f06f 0303 	mvn.w	r3, #3
 800a81a:	61fb      	str	r3, [r7, #28]
    }
  }

  return (stat);
 800a81c:	69fb      	ldr	r3, [r7, #28]
}
 800a81e:	4618      	mov	r0, r3
 800a820:	3720      	adds	r7, #32
 800a822:	46bd      	mov	sp, r7
 800a824:	bd80      	pop	{r7, pc}
 800a826:	bf00      	nop
 800a828:	200007bc 	.word	0x200007bc

0800a82c <TimerCallback>:

/*---------------------------------------------------------------------------*/

static void TimerCallback (TimerHandle_t hTimer) {
 800a82c:	b580      	push	{r7, lr}
 800a82e:	b084      	sub	sp, #16
 800a830:	af00      	add	r7, sp, #0
 800a832:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800a834:	6878      	ldr	r0, [r7, #4]
 800a836:	f003 fbcb 	bl	800dfd0 <pvTimerGetTimerID>
 800a83a:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d005      	beq.n	800a84e <TimerCallback+0x22>
    callb->func (callb->arg);
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	68fa      	ldr	r2, [r7, #12]
 800a848:	6852      	ldr	r2, [r2, #4]
 800a84a:	4610      	mov	r0, r2
 800a84c:	4798      	blx	r3
  }
}
 800a84e:	bf00      	nop
 800a850:	3710      	adds	r7, #16
 800a852:	46bd      	mov	sp, r7
 800a854:	bd80      	pop	{r7, pc}
	...

0800a858 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 800a858:	b580      	push	{r7, lr}
 800a85a:	b08e      	sub	sp, #56	; 0x38
 800a85c:	af02      	add	r7, sp, #8
 800a85e:	60f8      	str	r0, [r7, #12]
 800a860:	607a      	str	r2, [r7, #4]
 800a862:	603b      	str	r3, [r7, #0]
 800a864:	460b      	mov	r3, r1
 800a866:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 800a868:	2300      	movs	r3, #0
 800a86a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a86c:	f3ef 8305 	mrs	r3, IPSR
 800a870:	61bb      	str	r3, [r7, #24]
  return(result);
 800a872:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (func != NULL)) {
 800a874:	2b00      	cmp	r3, #0
 800a876:	d16a      	bne.n	800a94e <osTimerNew+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a878:	f3ef 8310 	mrs	r3, PRIMASK
 800a87c:	617b      	str	r3, [r7, #20]
  return(result);
 800a87e:	697b      	ldr	r3, [r7, #20]
 800a880:	2b00      	cmp	r3, #0
 800a882:	d105      	bne.n	800a890 <osTimerNew+0x38>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a884:	f3ef 8311 	mrs	r3, BASEPRI
 800a888:	613b      	str	r3, [r7, #16]
  return(result);
 800a88a:	693b      	ldr	r3, [r7, #16]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d003      	beq.n	800a898 <osTimerNew+0x40>
 800a890:	4b31      	ldr	r3, [pc, #196]	; (800a958 <osTimerNew+0x100>)
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	2b02      	cmp	r3, #2
 800a896:	d05a      	beq.n	800a94e <osTimerNew+0xf6>
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d057      	beq.n	800a94e <osTimerNew+0xf6>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800a89e:	2008      	movs	r0, #8
 800a8a0:	f003 fdf0 	bl	800e484 <pvPortMalloc>
 800a8a4:	61f8      	str	r0, [r7, #28]

    if (callb != NULL) {
 800a8a6:	69fb      	ldr	r3, [r7, #28]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d050      	beq.n	800a94e <osTimerNew+0xf6>
      callb->func = func;
 800a8ac:	69fb      	ldr	r3, [r7, #28]
 800a8ae:	68fa      	ldr	r2, [r7, #12]
 800a8b0:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800a8b2:	69fb      	ldr	r3, [r7, #28]
 800a8b4:	687a      	ldr	r2, [r7, #4]
 800a8b6:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 800a8b8:	7afb      	ldrb	r3, [r7, #11]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d102      	bne.n	800a8c4 <osTimerNew+0x6c>
        reload = pdFALSE;
 800a8be:	2300      	movs	r3, #0
 800a8c0:	627b      	str	r3, [r7, #36]	; 0x24
 800a8c2:	e001      	b.n	800a8c8 <osTimerNew+0x70>
      } else {
        reload = pdTRUE;
 800a8c4:	2301      	movs	r3, #1
 800a8c6:	627b      	str	r3, [r7, #36]	; 0x24
      }

      mem  = -1;
 800a8c8:	f04f 33ff 	mov.w	r3, #4294967295
 800a8cc:	623b      	str	r3, [r7, #32]
      name = NULL;
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	62fb      	str	r3, [r7, #44]	; 0x2c

      if (attr != NULL) {
 800a8d2:	683b      	ldr	r3, [r7, #0]
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d01c      	beq.n	800a912 <osTimerNew+0xba>
        if (attr->name != NULL) {
 800a8d8:	683b      	ldr	r3, [r7, #0]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d002      	beq.n	800a8e6 <osTimerNew+0x8e>
          name = attr->name;
 800a8e0:	683b      	ldr	r3, [r7, #0]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800a8e6:	683b      	ldr	r3, [r7, #0]
 800a8e8:	689b      	ldr	r3, [r3, #8]
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d006      	beq.n	800a8fc <osTimerNew+0xa4>
 800a8ee:	683b      	ldr	r3, [r7, #0]
 800a8f0:	68db      	ldr	r3, [r3, #12]
 800a8f2:	2b2b      	cmp	r3, #43	; 0x2b
 800a8f4:	d902      	bls.n	800a8fc <osTimerNew+0xa4>
          mem = 1;
 800a8f6:	2301      	movs	r3, #1
 800a8f8:	623b      	str	r3, [r7, #32]
 800a8fa:	e00c      	b.n	800a916 <osTimerNew+0xbe>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800a8fc:	683b      	ldr	r3, [r7, #0]
 800a8fe:	689b      	ldr	r3, [r3, #8]
 800a900:	2b00      	cmp	r3, #0
 800a902:	d108      	bne.n	800a916 <osTimerNew+0xbe>
 800a904:	683b      	ldr	r3, [r7, #0]
 800a906:	68db      	ldr	r3, [r3, #12]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d104      	bne.n	800a916 <osTimerNew+0xbe>
            mem = 0;
 800a90c:	2300      	movs	r3, #0
 800a90e:	623b      	str	r3, [r7, #32]
 800a910:	e001      	b.n	800a916 <osTimerNew+0xbe>
          }
        }
      }
      else {
        mem = 0;
 800a912:	2300      	movs	r3, #0
 800a914:	623b      	str	r3, [r7, #32]
      }

      if (mem == 1) {
 800a916:	6a3b      	ldr	r3, [r7, #32]
 800a918:	2b01      	cmp	r3, #1
 800a91a:	d10c      	bne.n	800a936 <osTimerNew+0xde>
        hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 800a91c:	683b      	ldr	r3, [r7, #0]
 800a91e:	689b      	ldr	r3, [r3, #8]
 800a920:	9301      	str	r3, [sp, #4]
 800a922:	4b0e      	ldr	r3, [pc, #56]	; (800a95c <osTimerNew+0x104>)
 800a924:	9300      	str	r3, [sp, #0]
 800a926:	69fb      	ldr	r3, [r7, #28]
 800a928:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a92a:	2101      	movs	r1, #1
 800a92c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a92e:	f002 ffbe 	bl	800d8ae <xTimerCreateStatic>
 800a932:	62b8      	str	r0, [r7, #40]	; 0x28
 800a934:	e00b      	b.n	800a94e <osTimerNew+0xf6>
      }
      else {
        if (mem == 0) {
 800a936:	6a3b      	ldr	r3, [r7, #32]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d108      	bne.n	800a94e <osTimerNew+0xf6>
          hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 800a93c:	4b07      	ldr	r3, [pc, #28]	; (800a95c <osTimerNew+0x104>)
 800a93e:	9300      	str	r3, [sp, #0]
 800a940:	69fb      	ldr	r3, [r7, #28]
 800a942:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a944:	2101      	movs	r1, #1
 800a946:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a948:	f002 ff90 	bl	800d86c <xTimerCreate>
 800a94c:	62b8      	str	r0, [r7, #40]	; 0x28
        }
      }
    }
  }

  return ((osTimerId_t)hTimer);
 800a94e:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800a950:	4618      	mov	r0, r3
 800a952:	3730      	adds	r7, #48	; 0x30
 800a954:	46bd      	mov	sp, r7
 800a956:	bd80      	pop	{r7, pc}
 800a958:	200007bc 	.word	0x200007bc
 800a95c:	0800a82d 	.word	0x0800a82d

0800a960 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 800a960:	b580      	push	{r7, lr}
 800a962:	b08a      	sub	sp, #40	; 0x28
 800a964:	af02      	add	r7, sp, #8
 800a966:	6078      	str	r0, [r7, #4]
 800a968:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a96e:	f3ef 8305 	mrs	r3, IPSR
 800a972:	617b      	str	r3, [r7, #20]
  return(result);
 800a974:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a976:	2b00      	cmp	r3, #0
 800a978:	d10f      	bne.n	800a99a <osTimerStart+0x3a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a97a:	f3ef 8310 	mrs	r3, PRIMASK
 800a97e:	613b      	str	r3, [r7, #16]
  return(result);
 800a980:	693b      	ldr	r3, [r7, #16]
 800a982:	2b00      	cmp	r3, #0
 800a984:	d105      	bne.n	800a992 <osTimerStart+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a986:	f3ef 8311 	mrs	r3, BASEPRI
 800a98a:	60fb      	str	r3, [r7, #12]
  return(result);
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d007      	beq.n	800a9a2 <osTimerStart+0x42>
 800a992:	4b12      	ldr	r3, [pc, #72]	; (800a9dc <osTimerStart+0x7c>)
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	2b02      	cmp	r3, #2
 800a998:	d103      	bne.n	800a9a2 <osTimerStart+0x42>
    stat = osErrorISR;
 800a99a:	f06f 0305 	mvn.w	r3, #5
 800a99e:	61fb      	str	r3, [r7, #28]
 800a9a0:	e017      	b.n	800a9d2 <osTimerStart+0x72>
  }
  else if (hTimer == NULL) {
 800a9a2:	69bb      	ldr	r3, [r7, #24]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d103      	bne.n	800a9b0 <osTimerStart+0x50>
    stat = osErrorParameter;
 800a9a8:	f06f 0303 	mvn.w	r3, #3
 800a9ac:	61fb      	str	r3, [r7, #28]
 800a9ae:	e010      	b.n	800a9d2 <osTimerStart+0x72>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	9300      	str	r3, [sp, #0]
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	683a      	ldr	r2, [r7, #0]
 800a9b8:	2104      	movs	r1, #4
 800a9ba:	69b8      	ldr	r0, [r7, #24]
 800a9bc:	f002 fff6 	bl	800d9ac <xTimerGenericCommand>
 800a9c0:	4603      	mov	r3, r0
 800a9c2:	2b01      	cmp	r3, #1
 800a9c4:	d102      	bne.n	800a9cc <osTimerStart+0x6c>
      stat = osOK;
 800a9c6:	2300      	movs	r3, #0
 800a9c8:	61fb      	str	r3, [r7, #28]
 800a9ca:	e002      	b.n	800a9d2 <osTimerStart+0x72>
    } else {
      stat = osErrorResource;
 800a9cc:	f06f 0302 	mvn.w	r3, #2
 800a9d0:	61fb      	str	r3, [r7, #28]
    }
  }

  return (stat);
 800a9d2:	69fb      	ldr	r3, [r7, #28]
}
 800a9d4:	4618      	mov	r0, r3
 800a9d6:	3720      	adds	r7, #32
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	bd80      	pop	{r7, pc}
 800a9dc:	200007bc 	.word	0x200007bc

0800a9e0 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800a9e0:	b580      	push	{r7, lr}
 800a9e2:	b08a      	sub	sp, #40	; 0x28
 800a9e4:	af00      	add	r7, sp, #0
 800a9e6:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a9ec:	f3ef 8305 	mrs	r3, IPSR
 800a9f0:	613b      	str	r3, [r7, #16]
  return(result);
 800a9f2:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	f040 8085 	bne.w	800ab04 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a9fa:	f3ef 8310 	mrs	r3, PRIMASK
 800a9fe:	60fb      	str	r3, [r7, #12]
  return(result);
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d105      	bne.n	800aa12 <osMutexNew+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800aa06:	f3ef 8311 	mrs	r3, BASEPRI
 800aa0a:	60bb      	str	r3, [r7, #8]
  return(result);
 800aa0c:	68bb      	ldr	r3, [r7, #8]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d003      	beq.n	800aa1a <osMutexNew+0x3a>
 800aa12:	4b3f      	ldr	r3, [pc, #252]	; (800ab10 <osMutexNew+0x130>)
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	2b02      	cmp	r3, #2
 800aa18:	d074      	beq.n	800ab04 <osMutexNew+0x124>
    if (attr != NULL) {
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d003      	beq.n	800aa28 <osMutexNew+0x48>
      type = attr->attr_bits;
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	685b      	ldr	r3, [r3, #4]
 800aa24:	623b      	str	r3, [r7, #32]
 800aa26:	e001      	b.n	800aa2c <osMutexNew+0x4c>
    } else {
      type = 0U;
 800aa28:	2300      	movs	r3, #0
 800aa2a:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800aa2c:	6a3b      	ldr	r3, [r7, #32]
 800aa2e:	f003 0301 	and.w	r3, r3, #1
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d002      	beq.n	800aa3c <osMutexNew+0x5c>
      rmtx = 1U;
 800aa36:	2301      	movs	r3, #1
 800aa38:	61fb      	str	r3, [r7, #28]
 800aa3a:	e001      	b.n	800aa40 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800aa40:	6a3b      	ldr	r3, [r7, #32]
 800aa42:	f003 0308 	and.w	r3, r3, #8
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d15c      	bne.n	800ab04 <osMutexNew+0x124>
      mem = -1;
 800aa4a:	f04f 33ff 	mov.w	r3, #4294967295
 800aa4e:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d015      	beq.n	800aa82 <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	689b      	ldr	r3, [r3, #8]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d006      	beq.n	800aa6c <osMutexNew+0x8c>
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	68db      	ldr	r3, [r3, #12]
 800aa62:	2b4f      	cmp	r3, #79	; 0x4f
 800aa64:	d902      	bls.n	800aa6c <osMutexNew+0x8c>
          mem = 1;
 800aa66:	2301      	movs	r3, #1
 800aa68:	61bb      	str	r3, [r7, #24]
 800aa6a:	e00c      	b.n	800aa86 <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	689b      	ldr	r3, [r3, #8]
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d108      	bne.n	800aa86 <osMutexNew+0xa6>
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	68db      	ldr	r3, [r3, #12]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d104      	bne.n	800aa86 <osMutexNew+0xa6>
            mem = 0;
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	61bb      	str	r3, [r7, #24]
 800aa80:	e001      	b.n	800aa86 <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 800aa82:	2300      	movs	r3, #0
 800aa84:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800aa86:	69bb      	ldr	r3, [r7, #24]
 800aa88:	2b01      	cmp	r3, #1
 800aa8a:	d112      	bne.n	800aab2 <osMutexNew+0xd2>
        if (rmtx != 0U) {
 800aa8c:	69fb      	ldr	r3, [r7, #28]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d007      	beq.n	800aaa2 <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	689b      	ldr	r3, [r3, #8]
 800aa96:	4619      	mov	r1, r3
 800aa98:	2004      	movs	r0, #4
 800aa9a:	f000 fe1a 	bl	800b6d2 <xQueueCreateMutexStatic>
 800aa9e:	6278      	str	r0, [r7, #36]	; 0x24
 800aaa0:	e016      	b.n	800aad0 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	689b      	ldr	r3, [r3, #8]
 800aaa6:	4619      	mov	r1, r3
 800aaa8:	2001      	movs	r0, #1
 800aaaa:	f000 fe12 	bl	800b6d2 <xQueueCreateMutexStatic>
 800aaae:	6278      	str	r0, [r7, #36]	; 0x24
 800aab0:	e00e      	b.n	800aad0 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 800aab2:	69bb      	ldr	r3, [r7, #24]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d10b      	bne.n	800aad0 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 800aab8:	69fb      	ldr	r3, [r7, #28]
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d004      	beq.n	800aac8 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 800aabe:	2004      	movs	r0, #4
 800aac0:	f000 fdef 	bl	800b6a2 <xQueueCreateMutex>
 800aac4:	6278      	str	r0, [r7, #36]	; 0x24
 800aac6:	e003      	b.n	800aad0 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 800aac8:	2001      	movs	r0, #1
 800aaca:	f000 fdea 	bl	800b6a2 <xQueueCreateMutex>
 800aace:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800aad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d00c      	beq.n	800aaf0 <osMutexNew+0x110>
        if (attr != NULL) {
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d003      	beq.n	800aae4 <osMutexNew+0x104>
          name = attr->name;
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	617b      	str	r3, [r7, #20]
 800aae2:	e001      	b.n	800aae8 <osMutexNew+0x108>
        } else {
          name = NULL;
 800aae4:	2300      	movs	r3, #0
 800aae6:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 800aae8:	6979      	ldr	r1, [r7, #20]
 800aaea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800aaec:	f001 fcf6 	bl	800c4dc <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800aaf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d006      	beq.n	800ab04 <osMutexNew+0x124>
 800aaf6:	69fb      	ldr	r3, [r7, #28]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d003      	beq.n	800ab04 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800aafc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aafe:	f043 0301 	orr.w	r3, r3, #1
 800ab02:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800ab04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ab06:	4618      	mov	r0, r3
 800ab08:	3728      	adds	r7, #40	; 0x28
 800ab0a:	46bd      	mov	sp, r7
 800ab0c:	bd80      	pop	{r7, pc}
 800ab0e:	bf00      	nop
 800ab10:	200007bc 	.word	0x200007bc

0800ab14 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b088      	sub	sp, #32
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
 800ab1c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	f023 0301 	bic.w	r3, r3, #1
 800ab24:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	f003 0301 	and.w	r3, r3, #1
 800ab2c:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800ab2e:	2300      	movs	r3, #0
 800ab30:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ab32:	f3ef 8305 	mrs	r3, IPSR
 800ab36:	613b      	str	r3, [r7, #16]
  return(result);
 800ab38:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d10f      	bne.n	800ab5e <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ab3e:	f3ef 8310 	mrs	r3, PRIMASK
 800ab42:	60fb      	str	r3, [r7, #12]
  return(result);
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d105      	bne.n	800ab56 <osMutexAcquire+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ab4a:	f3ef 8311 	mrs	r3, BASEPRI
 800ab4e:	60bb      	str	r3, [r7, #8]
  return(result);
 800ab50:	68bb      	ldr	r3, [r7, #8]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d007      	beq.n	800ab66 <osMutexAcquire+0x52>
 800ab56:	4b1d      	ldr	r3, [pc, #116]	; (800abcc <osMutexAcquire+0xb8>)
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	2b02      	cmp	r3, #2
 800ab5c:	d103      	bne.n	800ab66 <osMutexAcquire+0x52>
    stat = osErrorISR;
 800ab5e:	f06f 0305 	mvn.w	r3, #5
 800ab62:	61fb      	str	r3, [r7, #28]
 800ab64:	e02c      	b.n	800abc0 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 800ab66:	69bb      	ldr	r3, [r7, #24]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d103      	bne.n	800ab74 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 800ab6c:	f06f 0303 	mvn.w	r3, #3
 800ab70:	61fb      	str	r3, [r7, #28]
 800ab72:	e025      	b.n	800abc0 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 800ab74:	697b      	ldr	r3, [r7, #20]
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d011      	beq.n	800ab9e <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800ab7a:	6839      	ldr	r1, [r7, #0]
 800ab7c:	69b8      	ldr	r0, [r7, #24]
 800ab7e:	f000 fdf9 	bl	800b774 <xQueueTakeMutexRecursive>
 800ab82:	4603      	mov	r3, r0
 800ab84:	2b01      	cmp	r3, #1
 800ab86:	d01b      	beq.n	800abc0 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 800ab88:	683b      	ldr	r3, [r7, #0]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d003      	beq.n	800ab96 <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 800ab8e:	f06f 0301 	mvn.w	r3, #1
 800ab92:	61fb      	str	r3, [r7, #28]
 800ab94:	e014      	b.n	800abc0 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800ab96:	f06f 0302 	mvn.w	r3, #2
 800ab9a:	61fb      	str	r3, [r7, #28]
 800ab9c:	e010      	b.n	800abc0 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800ab9e:	6839      	ldr	r1, [r7, #0]
 800aba0:	69b8      	ldr	r0, [r7, #24]
 800aba2:	f001 f9b3 	bl	800bf0c <xQueueSemaphoreTake>
 800aba6:	4603      	mov	r3, r0
 800aba8:	2b01      	cmp	r3, #1
 800abaa:	d009      	beq.n	800abc0 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 800abac:	683b      	ldr	r3, [r7, #0]
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d003      	beq.n	800abba <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 800abb2:	f06f 0301 	mvn.w	r3, #1
 800abb6:	61fb      	str	r3, [r7, #28]
 800abb8:	e002      	b.n	800abc0 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800abba:	f06f 0302 	mvn.w	r3, #2
 800abbe:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800abc0:	69fb      	ldr	r3, [r7, #28]
}
 800abc2:	4618      	mov	r0, r3
 800abc4:	3720      	adds	r7, #32
 800abc6:	46bd      	mov	sp, r7
 800abc8:	bd80      	pop	{r7, pc}
 800abca:	bf00      	nop
 800abcc:	200007bc 	.word	0x200007bc

0800abd0 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800abd0:	b580      	push	{r7, lr}
 800abd2:	b088      	sub	sp, #32
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	f023 0301 	bic.w	r3, r3, #1
 800abde:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	f003 0301 	and.w	r3, r3, #1
 800abe6:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800abe8:	2300      	movs	r3, #0
 800abea:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800abec:	f3ef 8305 	mrs	r3, IPSR
 800abf0:	613b      	str	r3, [r7, #16]
  return(result);
 800abf2:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d10f      	bne.n	800ac18 <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800abf8:	f3ef 8310 	mrs	r3, PRIMASK
 800abfc:	60fb      	str	r3, [r7, #12]
  return(result);
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d105      	bne.n	800ac10 <osMutexRelease+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ac04:	f3ef 8311 	mrs	r3, BASEPRI
 800ac08:	60bb      	str	r3, [r7, #8]
  return(result);
 800ac0a:	68bb      	ldr	r3, [r7, #8]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d007      	beq.n	800ac20 <osMutexRelease+0x50>
 800ac10:	4b16      	ldr	r3, [pc, #88]	; (800ac6c <osMutexRelease+0x9c>)
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	2b02      	cmp	r3, #2
 800ac16:	d103      	bne.n	800ac20 <osMutexRelease+0x50>
    stat = osErrorISR;
 800ac18:	f06f 0305 	mvn.w	r3, #5
 800ac1c:	61fb      	str	r3, [r7, #28]
 800ac1e:	e01f      	b.n	800ac60 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 800ac20:	69bb      	ldr	r3, [r7, #24]
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d103      	bne.n	800ac2e <osMutexRelease+0x5e>
    stat = osErrorParameter;
 800ac26:	f06f 0303 	mvn.w	r3, #3
 800ac2a:	61fb      	str	r3, [r7, #28]
 800ac2c:	e018      	b.n	800ac60 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 800ac2e:	697b      	ldr	r3, [r7, #20]
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d009      	beq.n	800ac48 <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800ac34:	69b8      	ldr	r0, [r7, #24]
 800ac36:	f000 fd67 	bl	800b708 <xQueueGiveMutexRecursive>
 800ac3a:	4603      	mov	r3, r0
 800ac3c:	2b01      	cmp	r3, #1
 800ac3e:	d00f      	beq.n	800ac60 <osMutexRelease+0x90>
        stat = osErrorResource;
 800ac40:	f06f 0302 	mvn.w	r3, #2
 800ac44:	61fb      	str	r3, [r7, #28]
 800ac46:	e00b      	b.n	800ac60 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800ac48:	2300      	movs	r3, #0
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	2100      	movs	r1, #0
 800ac4e:	69b8      	ldr	r0, [r7, #24]
 800ac50:	f000 fe3a 	bl	800b8c8 <xQueueGenericSend>
 800ac54:	4603      	mov	r3, r0
 800ac56:	2b01      	cmp	r3, #1
 800ac58:	d002      	beq.n	800ac60 <osMutexRelease+0x90>
        stat = osErrorResource;
 800ac5a:	f06f 0302 	mvn.w	r3, #2
 800ac5e:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 800ac60:	69fb      	ldr	r3, [r7, #28]
}
 800ac62:	4618      	mov	r0, r3
 800ac64:	3720      	adds	r7, #32
 800ac66:	46bd      	mov	sp, r7
 800ac68:	bd80      	pop	{r7, pc}
 800ac6a:	bf00      	nop
 800ac6c:	200007bc 	.word	0x200007bc

0800ac70 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800ac70:	b580      	push	{r7, lr}
 800ac72:	b08c      	sub	sp, #48	; 0x30
 800ac74:	af02      	add	r7, sp, #8
 800ac76:	60f8      	str	r0, [r7, #12]
 800ac78:	60b9      	str	r1, [r7, #8]
 800ac7a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ac80:	f3ef 8305 	mrs	r3, IPSR
 800ac84:	61bb      	str	r3, [r7, #24]
  return(result);
 800ac86:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	f040 8086 	bne.w	800ad9a <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ac8e:	f3ef 8310 	mrs	r3, PRIMASK
 800ac92:	617b      	str	r3, [r7, #20]
  return(result);
 800ac94:	697b      	ldr	r3, [r7, #20]
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d105      	bne.n	800aca6 <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ac9a:	f3ef 8311 	mrs	r3, BASEPRI
 800ac9e:	613b      	str	r3, [r7, #16]
  return(result);
 800aca0:	693b      	ldr	r3, [r7, #16]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d003      	beq.n	800acae <osSemaphoreNew+0x3e>
 800aca6:	4b3f      	ldr	r3, [pc, #252]	; (800ada4 <osSemaphoreNew+0x134>)
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	2b02      	cmp	r3, #2
 800acac:	d075      	beq.n	800ad9a <osSemaphoreNew+0x12a>
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d072      	beq.n	800ad9a <osSemaphoreNew+0x12a>
 800acb4:	68ba      	ldr	r2, [r7, #8]
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	429a      	cmp	r2, r3
 800acba:	d86e      	bhi.n	800ad9a <osSemaphoreNew+0x12a>
    mem = -1;
 800acbc:	f04f 33ff 	mov.w	r3, #4294967295
 800acc0:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d015      	beq.n	800acf4 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	689b      	ldr	r3, [r3, #8]
 800accc:	2b00      	cmp	r3, #0
 800acce:	d006      	beq.n	800acde <osSemaphoreNew+0x6e>
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	68db      	ldr	r3, [r3, #12]
 800acd4:	2b4f      	cmp	r3, #79	; 0x4f
 800acd6:	d902      	bls.n	800acde <osSemaphoreNew+0x6e>
        mem = 1;
 800acd8:	2301      	movs	r3, #1
 800acda:	623b      	str	r3, [r7, #32]
 800acdc:	e00c      	b.n	800acf8 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	689b      	ldr	r3, [r3, #8]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d108      	bne.n	800acf8 <osSemaphoreNew+0x88>
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	68db      	ldr	r3, [r3, #12]
 800acea:	2b00      	cmp	r3, #0
 800acec:	d104      	bne.n	800acf8 <osSemaphoreNew+0x88>
          mem = 0;
 800acee:	2300      	movs	r3, #0
 800acf0:	623b      	str	r3, [r7, #32]
 800acf2:	e001      	b.n	800acf8 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 800acf4:	2300      	movs	r3, #0
 800acf6:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 800acf8:	6a3b      	ldr	r3, [r7, #32]
 800acfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acfe:	d04c      	beq.n	800ad9a <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	2b01      	cmp	r3, #1
 800ad04:	d128      	bne.n	800ad58 <osSemaphoreNew+0xe8>
        if (mem == 1) {
 800ad06:	6a3b      	ldr	r3, [r7, #32]
 800ad08:	2b01      	cmp	r3, #1
 800ad0a:	d10a      	bne.n	800ad22 <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	689b      	ldr	r3, [r3, #8]
 800ad10:	2203      	movs	r2, #3
 800ad12:	9200      	str	r2, [sp, #0]
 800ad14:	2200      	movs	r2, #0
 800ad16:	2100      	movs	r1, #0
 800ad18:	2001      	movs	r0, #1
 800ad1a:	f000 fbc1 	bl	800b4a0 <xQueueGenericCreateStatic>
 800ad1e:	6278      	str	r0, [r7, #36]	; 0x24
 800ad20:	e005      	b.n	800ad2e <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 800ad22:	2203      	movs	r2, #3
 800ad24:	2100      	movs	r1, #0
 800ad26:	2001      	movs	r0, #1
 800ad28:	f000 fc3c 	bl	800b5a4 <xQueueGenericCreate>
 800ad2c:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800ad2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d022      	beq.n	800ad7a <osSemaphoreNew+0x10a>
 800ad34:	68bb      	ldr	r3, [r7, #8]
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d01f      	beq.n	800ad7a <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	2100      	movs	r1, #0
 800ad40:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ad42:	f000 fdc1 	bl	800b8c8 <xQueueGenericSend>
 800ad46:	4603      	mov	r3, r0
 800ad48:	2b01      	cmp	r3, #1
 800ad4a:	d016      	beq.n	800ad7a <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 800ad4c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ad4e:	f001 fa77 	bl	800c240 <vQueueDelete>
            hSemaphore = NULL;
 800ad52:	2300      	movs	r3, #0
 800ad54:	627b      	str	r3, [r7, #36]	; 0x24
 800ad56:	e010      	b.n	800ad7a <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 800ad58:	6a3b      	ldr	r3, [r7, #32]
 800ad5a:	2b01      	cmp	r3, #1
 800ad5c:	d108      	bne.n	800ad70 <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	689b      	ldr	r3, [r3, #8]
 800ad62:	461a      	mov	r2, r3
 800ad64:	68b9      	ldr	r1, [r7, #8]
 800ad66:	68f8      	ldr	r0, [r7, #12]
 800ad68:	f000 fd3c 	bl	800b7e4 <xQueueCreateCountingSemaphoreStatic>
 800ad6c:	6278      	str	r0, [r7, #36]	; 0x24
 800ad6e:	e004      	b.n	800ad7a <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800ad70:	68b9      	ldr	r1, [r7, #8]
 800ad72:	68f8      	ldr	r0, [r7, #12]
 800ad74:	f000 fd71 	bl	800b85a <xQueueCreateCountingSemaphore>
 800ad78:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800ad7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d00c      	beq.n	800ad9a <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d003      	beq.n	800ad8e <osSemaphoreNew+0x11e>
          name = attr->name;
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	61fb      	str	r3, [r7, #28]
 800ad8c:	e001      	b.n	800ad92 <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 800ad8e:	2300      	movs	r3, #0
 800ad90:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800ad92:	69f9      	ldr	r1, [r7, #28]
 800ad94:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ad96:	f001 fba1 	bl	800c4dc <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800ad9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ad9c:	4618      	mov	r0, r3
 800ad9e:	3728      	adds	r7, #40	; 0x28
 800ada0:	46bd      	mov	sp, r7
 800ada2:	bd80      	pop	{r7, pc}
 800ada4:	200007bc 	.word	0x200007bc

0800ada8 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800ada8:	b580      	push	{r7, lr}
 800adaa:	b088      	sub	sp, #32
 800adac:	af00      	add	r7, sp, #0
 800adae:	6078      	str	r0, [r7, #4]
 800adb0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800adb6:	2300      	movs	r3, #0
 800adb8:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800adba:	69bb      	ldr	r3, [r7, #24]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d103      	bne.n	800adc8 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800adc0:	f06f 0303 	mvn.w	r3, #3
 800adc4:	61fb      	str	r3, [r7, #28]
 800adc6:	e04b      	b.n	800ae60 <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800adc8:	f3ef 8305 	mrs	r3, IPSR
 800adcc:	617b      	str	r3, [r7, #20]
  return(result);
 800adce:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800add0:	2b00      	cmp	r3, #0
 800add2:	d10f      	bne.n	800adf4 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800add4:	f3ef 8310 	mrs	r3, PRIMASK
 800add8:	613b      	str	r3, [r7, #16]
  return(result);
 800adda:	693b      	ldr	r3, [r7, #16]
 800addc:	2b00      	cmp	r3, #0
 800adde:	d105      	bne.n	800adec <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ade0:	f3ef 8311 	mrs	r3, BASEPRI
 800ade4:	60fb      	str	r3, [r7, #12]
  return(result);
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d026      	beq.n	800ae3a <osSemaphoreAcquire+0x92>
 800adec:	4b1f      	ldr	r3, [pc, #124]	; (800ae6c <osSemaphoreAcquire+0xc4>)
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	2b02      	cmp	r3, #2
 800adf2:	d122      	bne.n	800ae3a <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 800adf4:	683b      	ldr	r3, [r7, #0]
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d003      	beq.n	800ae02 <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 800adfa:	f06f 0303 	mvn.w	r3, #3
 800adfe:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800ae00:	e02d      	b.n	800ae5e <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 800ae02:	2300      	movs	r3, #0
 800ae04:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800ae06:	f107 0308 	add.w	r3, r7, #8
 800ae0a:	461a      	mov	r2, r3
 800ae0c:	2100      	movs	r1, #0
 800ae0e:	69b8      	ldr	r0, [r7, #24]
 800ae10:	f001 f990 	bl	800c134 <xQueueReceiveFromISR>
 800ae14:	4603      	mov	r3, r0
 800ae16:	2b01      	cmp	r3, #1
 800ae18:	d003      	beq.n	800ae22 <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 800ae1a:	f06f 0302 	mvn.w	r3, #2
 800ae1e:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800ae20:	e01d      	b.n	800ae5e <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 800ae22:	68bb      	ldr	r3, [r7, #8]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d01a      	beq.n	800ae5e <osSemaphoreAcquire+0xb6>
 800ae28:	4b11      	ldr	r3, [pc, #68]	; (800ae70 <osSemaphoreAcquire+0xc8>)
 800ae2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae2e:	601a      	str	r2, [r3, #0]
 800ae30:	f3bf 8f4f 	dsb	sy
 800ae34:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 800ae38:	e011      	b.n	800ae5e <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800ae3a:	6839      	ldr	r1, [r7, #0]
 800ae3c:	69b8      	ldr	r0, [r7, #24]
 800ae3e:	f001 f865 	bl	800bf0c <xQueueSemaphoreTake>
 800ae42:	4603      	mov	r3, r0
 800ae44:	2b01      	cmp	r3, #1
 800ae46:	d00b      	beq.n	800ae60 <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 800ae48:	683b      	ldr	r3, [r7, #0]
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d003      	beq.n	800ae56 <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 800ae4e:	f06f 0301 	mvn.w	r3, #1
 800ae52:	61fb      	str	r3, [r7, #28]
 800ae54:	e004      	b.n	800ae60 <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 800ae56:	f06f 0302 	mvn.w	r3, #2
 800ae5a:	61fb      	str	r3, [r7, #28]
 800ae5c:	e000      	b.n	800ae60 <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 800ae5e:	bf00      	nop
      }
    }
  }

  return (stat);
 800ae60:	69fb      	ldr	r3, [r7, #28]
}
 800ae62:	4618      	mov	r0, r3
 800ae64:	3720      	adds	r7, #32
 800ae66:	46bd      	mov	sp, r7
 800ae68:	bd80      	pop	{r7, pc}
 800ae6a:	bf00      	nop
 800ae6c:	200007bc 	.word	0x200007bc
 800ae70:	e000ed04 	.word	0xe000ed04

0800ae74 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b088      	sub	sp, #32
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800ae80:	2300      	movs	r3, #0
 800ae82:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800ae84:	69bb      	ldr	r3, [r7, #24]
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d103      	bne.n	800ae92 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800ae8a:	f06f 0303 	mvn.w	r3, #3
 800ae8e:	61fb      	str	r3, [r7, #28]
 800ae90:	e03e      	b.n	800af10 <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae92:	f3ef 8305 	mrs	r3, IPSR
 800ae96:	617b      	str	r3, [r7, #20]
  return(result);
 800ae98:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d10f      	bne.n	800aebe <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ae9e:	f3ef 8310 	mrs	r3, PRIMASK
 800aea2:	613b      	str	r3, [r7, #16]
  return(result);
 800aea4:	693b      	ldr	r3, [r7, #16]
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d105      	bne.n	800aeb6 <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800aeaa:	f3ef 8311 	mrs	r3, BASEPRI
 800aeae:	60fb      	str	r3, [r7, #12]
  return(result);
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d01e      	beq.n	800aef4 <osSemaphoreRelease+0x80>
 800aeb6:	4b19      	ldr	r3, [pc, #100]	; (800af1c <osSemaphoreRelease+0xa8>)
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	2b02      	cmp	r3, #2
 800aebc:	d11a      	bne.n	800aef4 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 800aebe:	2300      	movs	r3, #0
 800aec0:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800aec2:	f107 0308 	add.w	r3, r7, #8
 800aec6:	4619      	mov	r1, r3
 800aec8:	69b8      	ldr	r0, [r7, #24]
 800aeca:	f000 fea3 	bl	800bc14 <xQueueGiveFromISR>
 800aece:	4603      	mov	r3, r0
 800aed0:	2b01      	cmp	r3, #1
 800aed2:	d003      	beq.n	800aedc <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 800aed4:	f06f 0302 	mvn.w	r3, #2
 800aed8:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800aeda:	e018      	b.n	800af0e <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 800aedc:	68bb      	ldr	r3, [r7, #8]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d015      	beq.n	800af0e <osSemaphoreRelease+0x9a>
 800aee2:	4b0f      	ldr	r3, [pc, #60]	; (800af20 <osSemaphoreRelease+0xac>)
 800aee4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aee8:	601a      	str	r2, [r3, #0]
 800aeea:	f3bf 8f4f 	dsb	sy
 800aeee:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800aef2:	e00c      	b.n	800af0e <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800aef4:	2300      	movs	r3, #0
 800aef6:	2200      	movs	r2, #0
 800aef8:	2100      	movs	r1, #0
 800aefa:	69b8      	ldr	r0, [r7, #24]
 800aefc:	f000 fce4 	bl	800b8c8 <xQueueGenericSend>
 800af00:	4603      	mov	r3, r0
 800af02:	2b01      	cmp	r3, #1
 800af04:	d004      	beq.n	800af10 <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 800af06:	f06f 0302 	mvn.w	r3, #2
 800af0a:	61fb      	str	r3, [r7, #28]
 800af0c:	e000      	b.n	800af10 <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800af0e:	bf00      	nop
    }
  }

  return (stat);
 800af10:	69fb      	ldr	r3, [r7, #28]
}
 800af12:	4618      	mov	r0, r3
 800af14:	3720      	adds	r7, #32
 800af16:	46bd      	mov	sp, r7
 800af18:	bd80      	pop	{r7, pc}
 800af1a:	bf00      	nop
 800af1c:	200007bc 	.word	0x200007bc
 800af20:	e000ed04 	.word	0xe000ed04

0800af24 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800af24:	b580      	push	{r7, lr}
 800af26:	b08c      	sub	sp, #48	; 0x30
 800af28:	af02      	add	r7, sp, #8
 800af2a:	60f8      	str	r0, [r7, #12]
 800af2c:	60b9      	str	r1, [r7, #8]
 800af2e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800af30:	2300      	movs	r3, #0
 800af32:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800af34:	f3ef 8305 	mrs	r3, IPSR
 800af38:	61bb      	str	r3, [r7, #24]
  return(result);
 800af3a:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d16f      	bne.n	800b020 <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800af40:	f3ef 8310 	mrs	r3, PRIMASK
 800af44:	617b      	str	r3, [r7, #20]
  return(result);
 800af46:	697b      	ldr	r3, [r7, #20]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d105      	bne.n	800af58 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800af4c:	f3ef 8311 	mrs	r3, BASEPRI
 800af50:	613b      	str	r3, [r7, #16]
  return(result);
 800af52:	693b      	ldr	r3, [r7, #16]
 800af54:	2b00      	cmp	r3, #0
 800af56:	d003      	beq.n	800af60 <osMessageQueueNew+0x3c>
 800af58:	4b34      	ldr	r3, [pc, #208]	; (800b02c <osMessageQueueNew+0x108>)
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	2b02      	cmp	r3, #2
 800af5e:	d05f      	beq.n	800b020 <osMessageQueueNew+0xfc>
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	2b00      	cmp	r3, #0
 800af64:	d05c      	beq.n	800b020 <osMessageQueueNew+0xfc>
 800af66:	68bb      	ldr	r3, [r7, #8]
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d059      	beq.n	800b020 <osMessageQueueNew+0xfc>
    mem = -1;
 800af6c:	f04f 33ff 	mov.w	r3, #4294967295
 800af70:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	2b00      	cmp	r3, #0
 800af76:	d029      	beq.n	800afcc <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	689b      	ldr	r3, [r3, #8]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d012      	beq.n	800afa6 <osMessageQueueNew+0x82>
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	68db      	ldr	r3, [r3, #12]
 800af84:	2b4f      	cmp	r3, #79	; 0x4f
 800af86:	d90e      	bls.n	800afa6 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d00a      	beq.n	800afa6 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	695a      	ldr	r2, [r3, #20]
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	68b9      	ldr	r1, [r7, #8]
 800af98:	fb01 f303 	mul.w	r3, r1, r3
 800af9c:	429a      	cmp	r2, r3
 800af9e:	d302      	bcc.n	800afa6 <osMessageQueueNew+0x82>
        mem = 1;
 800afa0:	2301      	movs	r3, #1
 800afa2:	623b      	str	r3, [r7, #32]
 800afa4:	e014      	b.n	800afd0 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	689b      	ldr	r3, [r3, #8]
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d110      	bne.n	800afd0 <osMessageQueueNew+0xac>
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	68db      	ldr	r3, [r3, #12]
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d10c      	bne.n	800afd0 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d108      	bne.n	800afd0 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	695b      	ldr	r3, [r3, #20]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d104      	bne.n	800afd0 <osMessageQueueNew+0xac>
          mem = 0;
 800afc6:	2300      	movs	r3, #0
 800afc8:	623b      	str	r3, [r7, #32]
 800afca:	e001      	b.n	800afd0 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 800afcc:	2300      	movs	r3, #0
 800afce:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800afd0:	6a3b      	ldr	r3, [r7, #32]
 800afd2:	2b01      	cmp	r3, #1
 800afd4:	d10b      	bne.n	800afee <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	691a      	ldr	r2, [r3, #16]
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	689b      	ldr	r3, [r3, #8]
 800afde:	2100      	movs	r1, #0
 800afe0:	9100      	str	r1, [sp, #0]
 800afe2:	68b9      	ldr	r1, [r7, #8]
 800afe4:	68f8      	ldr	r0, [r7, #12]
 800afe6:	f000 fa5b 	bl	800b4a0 <xQueueGenericCreateStatic>
 800afea:	6278      	str	r0, [r7, #36]	; 0x24
 800afec:	e008      	b.n	800b000 <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 800afee:	6a3b      	ldr	r3, [r7, #32]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d105      	bne.n	800b000 <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 800aff4:	2200      	movs	r2, #0
 800aff6:	68b9      	ldr	r1, [r7, #8]
 800aff8:	68f8      	ldr	r0, [r7, #12]
 800affa:	f000 fad3 	bl	800b5a4 <xQueueGenericCreate>
 800affe:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800b000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b002:	2b00      	cmp	r3, #0
 800b004:	d00c      	beq.n	800b020 <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d003      	beq.n	800b014 <osMessageQueueNew+0xf0>
        name = attr->name;
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	61fb      	str	r3, [r7, #28]
 800b012:	e001      	b.n	800b018 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 800b014:	2300      	movs	r3, #0
 800b016:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 800b018:	69f9      	ldr	r1, [r7, #28]
 800b01a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b01c:	f001 fa5e 	bl	800c4dc <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800b020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b022:	4618      	mov	r0, r3
 800b024:	3728      	adds	r7, #40	; 0x28
 800b026:	46bd      	mov	sp, r7
 800b028:	bd80      	pop	{r7, pc}
 800b02a:	bf00      	nop
 800b02c:	200007bc 	.word	0x200007bc

0800b030 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800b030:	b580      	push	{r7, lr}
 800b032:	b08a      	sub	sp, #40	; 0x28
 800b034:	af00      	add	r7, sp, #0
 800b036:	60f8      	str	r0, [r7, #12]
 800b038:	60b9      	str	r1, [r7, #8]
 800b03a:	603b      	str	r3, [r7, #0]
 800b03c:	4613      	mov	r3, r2
 800b03e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800b044:	2300      	movs	r3, #0
 800b046:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b048:	f3ef 8305 	mrs	r3, IPSR
 800b04c:	61fb      	str	r3, [r7, #28]
  return(result);
 800b04e:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800b050:	2b00      	cmp	r3, #0
 800b052:	d10f      	bne.n	800b074 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b054:	f3ef 8310 	mrs	r3, PRIMASK
 800b058:	61bb      	str	r3, [r7, #24]
  return(result);
 800b05a:	69bb      	ldr	r3, [r7, #24]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d105      	bne.n	800b06c <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b060:	f3ef 8311 	mrs	r3, BASEPRI
 800b064:	617b      	str	r3, [r7, #20]
  return(result);
 800b066:	697b      	ldr	r3, [r7, #20]
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d02c      	beq.n	800b0c6 <osMessageQueuePut+0x96>
 800b06c:	4b28      	ldr	r3, [pc, #160]	; (800b110 <osMessageQueuePut+0xe0>)
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	2b02      	cmp	r3, #2
 800b072:	d128      	bne.n	800b0c6 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800b074:	6a3b      	ldr	r3, [r7, #32]
 800b076:	2b00      	cmp	r3, #0
 800b078:	d005      	beq.n	800b086 <osMessageQueuePut+0x56>
 800b07a:	68bb      	ldr	r3, [r7, #8]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d002      	beq.n	800b086 <osMessageQueuePut+0x56>
 800b080:	683b      	ldr	r3, [r7, #0]
 800b082:	2b00      	cmp	r3, #0
 800b084:	d003      	beq.n	800b08e <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 800b086:	f06f 0303 	mvn.w	r3, #3
 800b08a:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800b08c:	e039      	b.n	800b102 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 800b08e:	2300      	movs	r3, #0
 800b090:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800b092:	f107 0210 	add.w	r2, r7, #16
 800b096:	2300      	movs	r3, #0
 800b098:	68b9      	ldr	r1, [r7, #8]
 800b09a:	6a38      	ldr	r0, [r7, #32]
 800b09c:	f000 fd1a 	bl	800bad4 <xQueueGenericSendFromISR>
 800b0a0:	4603      	mov	r3, r0
 800b0a2:	2b01      	cmp	r3, #1
 800b0a4:	d003      	beq.n	800b0ae <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 800b0a6:	f06f 0302 	mvn.w	r3, #2
 800b0aa:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800b0ac:	e029      	b.n	800b102 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 800b0ae:	693b      	ldr	r3, [r7, #16]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d026      	beq.n	800b102 <osMessageQueuePut+0xd2>
 800b0b4:	4b17      	ldr	r3, [pc, #92]	; (800b114 <osMessageQueuePut+0xe4>)
 800b0b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b0ba:	601a      	str	r2, [r3, #0]
 800b0bc:	f3bf 8f4f 	dsb	sy
 800b0c0:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800b0c4:	e01d      	b.n	800b102 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800b0c6:	6a3b      	ldr	r3, [r7, #32]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d002      	beq.n	800b0d2 <osMessageQueuePut+0xa2>
 800b0cc:	68bb      	ldr	r3, [r7, #8]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d103      	bne.n	800b0da <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 800b0d2:	f06f 0303 	mvn.w	r3, #3
 800b0d6:	627b      	str	r3, [r7, #36]	; 0x24
 800b0d8:	e014      	b.n	800b104 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800b0da:	2300      	movs	r3, #0
 800b0dc:	683a      	ldr	r2, [r7, #0]
 800b0de:	68b9      	ldr	r1, [r7, #8]
 800b0e0:	6a38      	ldr	r0, [r7, #32]
 800b0e2:	f000 fbf1 	bl	800b8c8 <xQueueGenericSend>
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	2b01      	cmp	r3, #1
 800b0ea:	d00b      	beq.n	800b104 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 800b0ec:	683b      	ldr	r3, [r7, #0]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d003      	beq.n	800b0fa <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 800b0f2:	f06f 0301 	mvn.w	r3, #1
 800b0f6:	627b      	str	r3, [r7, #36]	; 0x24
 800b0f8:	e004      	b.n	800b104 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 800b0fa:	f06f 0302 	mvn.w	r3, #2
 800b0fe:	627b      	str	r3, [r7, #36]	; 0x24
 800b100:	e000      	b.n	800b104 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800b102:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800b104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b106:	4618      	mov	r0, r3
 800b108:	3728      	adds	r7, #40	; 0x28
 800b10a:	46bd      	mov	sp, r7
 800b10c:	bd80      	pop	{r7, pc}
 800b10e:	bf00      	nop
 800b110:	200007bc 	.word	0x200007bc
 800b114:	e000ed04 	.word	0xe000ed04

0800b118 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800b118:	b580      	push	{r7, lr}
 800b11a:	b08a      	sub	sp, #40	; 0x28
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	60f8      	str	r0, [r7, #12]
 800b120:	60b9      	str	r1, [r7, #8]
 800b122:	607a      	str	r2, [r7, #4]
 800b124:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800b12a:	2300      	movs	r3, #0
 800b12c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b12e:	f3ef 8305 	mrs	r3, IPSR
 800b132:	61fb      	str	r3, [r7, #28]
  return(result);
 800b134:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800b136:	2b00      	cmp	r3, #0
 800b138:	d10f      	bne.n	800b15a <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b13a:	f3ef 8310 	mrs	r3, PRIMASK
 800b13e:	61bb      	str	r3, [r7, #24]
  return(result);
 800b140:	69bb      	ldr	r3, [r7, #24]
 800b142:	2b00      	cmp	r3, #0
 800b144:	d105      	bne.n	800b152 <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b146:	f3ef 8311 	mrs	r3, BASEPRI
 800b14a:	617b      	str	r3, [r7, #20]
  return(result);
 800b14c:	697b      	ldr	r3, [r7, #20]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d02c      	beq.n	800b1ac <osMessageQueueGet+0x94>
 800b152:	4b28      	ldr	r3, [pc, #160]	; (800b1f4 <osMessageQueueGet+0xdc>)
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	2b02      	cmp	r3, #2
 800b158:	d128      	bne.n	800b1ac <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800b15a:	6a3b      	ldr	r3, [r7, #32]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d005      	beq.n	800b16c <osMessageQueueGet+0x54>
 800b160:	68bb      	ldr	r3, [r7, #8]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d002      	beq.n	800b16c <osMessageQueueGet+0x54>
 800b166:	683b      	ldr	r3, [r7, #0]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d003      	beq.n	800b174 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 800b16c:	f06f 0303 	mvn.w	r3, #3
 800b170:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800b172:	e038      	b.n	800b1e6 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 800b174:	2300      	movs	r3, #0
 800b176:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800b178:	f107 0310 	add.w	r3, r7, #16
 800b17c:	461a      	mov	r2, r3
 800b17e:	68b9      	ldr	r1, [r7, #8]
 800b180:	6a38      	ldr	r0, [r7, #32]
 800b182:	f000 ffd7 	bl	800c134 <xQueueReceiveFromISR>
 800b186:	4603      	mov	r3, r0
 800b188:	2b01      	cmp	r3, #1
 800b18a:	d003      	beq.n	800b194 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 800b18c:	f06f 0302 	mvn.w	r3, #2
 800b190:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800b192:	e028      	b.n	800b1e6 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 800b194:	693b      	ldr	r3, [r7, #16]
 800b196:	2b00      	cmp	r3, #0
 800b198:	d025      	beq.n	800b1e6 <osMessageQueueGet+0xce>
 800b19a:	4b17      	ldr	r3, [pc, #92]	; (800b1f8 <osMessageQueueGet+0xe0>)
 800b19c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b1a0:	601a      	str	r2, [r3, #0]
 800b1a2:	f3bf 8f4f 	dsb	sy
 800b1a6:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800b1aa:	e01c      	b.n	800b1e6 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800b1ac:	6a3b      	ldr	r3, [r7, #32]
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d002      	beq.n	800b1b8 <osMessageQueueGet+0xa0>
 800b1b2:	68bb      	ldr	r3, [r7, #8]
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d103      	bne.n	800b1c0 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 800b1b8:	f06f 0303 	mvn.w	r3, #3
 800b1bc:	627b      	str	r3, [r7, #36]	; 0x24
 800b1be:	e013      	b.n	800b1e8 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800b1c0:	683a      	ldr	r2, [r7, #0]
 800b1c2:	68b9      	ldr	r1, [r7, #8]
 800b1c4:	6a38      	ldr	r0, [r7, #32]
 800b1c6:	f000 fdbb 	bl	800bd40 <xQueueReceive>
 800b1ca:	4603      	mov	r3, r0
 800b1cc:	2b01      	cmp	r3, #1
 800b1ce:	d00b      	beq.n	800b1e8 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 800b1d0:	683b      	ldr	r3, [r7, #0]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d003      	beq.n	800b1de <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 800b1d6:	f06f 0301 	mvn.w	r3, #1
 800b1da:	627b      	str	r3, [r7, #36]	; 0x24
 800b1dc:	e004      	b.n	800b1e8 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 800b1de:	f06f 0302 	mvn.w	r3, #2
 800b1e2:	627b      	str	r3, [r7, #36]	; 0x24
 800b1e4:	e000      	b.n	800b1e8 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800b1e6:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800b1e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b1ea:	4618      	mov	r0, r3
 800b1ec:	3728      	adds	r7, #40	; 0x28
 800b1ee:	46bd      	mov	sp, r7
 800b1f0:	bd80      	pop	{r7, pc}
 800b1f2:	bf00      	nop
 800b1f4:	200007bc 	.word	0x200007bc
 800b1f8:	e000ed04 	.word	0xe000ed04

0800b1fc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b1fc:	b480      	push	{r7}
 800b1fe:	b085      	sub	sp, #20
 800b200:	af00      	add	r7, sp, #0
 800b202:	60f8      	str	r0, [r7, #12]
 800b204:	60b9      	str	r1, [r7, #8]
 800b206:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	4a07      	ldr	r2, [pc, #28]	; (800b228 <vApplicationGetIdleTaskMemory+0x2c>)
 800b20c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b20e:	68bb      	ldr	r3, [r7, #8]
 800b210:	4a06      	ldr	r2, [pc, #24]	; (800b22c <vApplicationGetIdleTaskMemory+0x30>)
 800b212:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	2280      	movs	r2, #128	; 0x80
 800b218:	601a      	str	r2, [r3, #0]
}
 800b21a:	bf00      	nop
 800b21c:	3714      	adds	r7, #20
 800b21e:	46bd      	mov	sp, r7
 800b220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b224:	4770      	bx	lr
 800b226:	bf00      	nop
 800b228:	200007c0 	.word	0x200007c0
 800b22c:	2000087c 	.word	0x2000087c

0800b230 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b230:	b480      	push	{r7}
 800b232:	b085      	sub	sp, #20
 800b234:	af00      	add	r7, sp, #0
 800b236:	60f8      	str	r0, [r7, #12]
 800b238:	60b9      	str	r1, [r7, #8]
 800b23a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	4a07      	ldr	r2, [pc, #28]	; (800b25c <vApplicationGetTimerTaskMemory+0x2c>)
 800b240:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b242:	68bb      	ldr	r3, [r7, #8]
 800b244:	4a06      	ldr	r2, [pc, #24]	; (800b260 <vApplicationGetTimerTaskMemory+0x30>)
 800b246:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b24e:	601a      	str	r2, [r3, #0]
}
 800b250:	bf00      	nop
 800b252:	3714      	adds	r7, #20
 800b254:	46bd      	mov	sp, r7
 800b256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25a:	4770      	bx	lr
 800b25c:	20000a7c 	.word	0x20000a7c
 800b260:	20000b38 	.word	0x20000b38

0800b264 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b264:	b480      	push	{r7}
 800b266:	b083      	sub	sp, #12
 800b268:	af00      	add	r7, sp, #0
 800b26a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	f103 0208 	add.w	r2, r3, #8
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	f04f 32ff 	mov.w	r2, #4294967295
 800b27c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	f103 0208 	add.w	r2, r3, #8
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	f103 0208 	add.w	r2, r3, #8
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	2200      	movs	r2, #0
 800b296:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b298:	bf00      	nop
 800b29a:	370c      	adds	r7, #12
 800b29c:	46bd      	mov	sp, r7
 800b29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a2:	4770      	bx	lr

0800b2a4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b2a4:	b480      	push	{r7}
 800b2a6:	b083      	sub	sp, #12
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	2200      	movs	r2, #0
 800b2b0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b2b2:	bf00      	nop
 800b2b4:	370c      	adds	r7, #12
 800b2b6:	46bd      	mov	sp, r7
 800b2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2bc:	4770      	bx	lr

0800b2be <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b2be:	b480      	push	{r7}
 800b2c0:	b085      	sub	sp, #20
 800b2c2:	af00      	add	r7, sp, #0
 800b2c4:	6078      	str	r0, [r7, #4]
 800b2c6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	685b      	ldr	r3, [r3, #4]
 800b2cc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b2ce:	683b      	ldr	r3, [r7, #0]
 800b2d0:	68fa      	ldr	r2, [r7, #12]
 800b2d2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	689a      	ldr	r2, [r3, #8]
 800b2d8:	683b      	ldr	r3, [r7, #0]
 800b2da:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	689b      	ldr	r3, [r3, #8]
 800b2e0:	683a      	ldr	r2, [r7, #0]
 800b2e2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	683a      	ldr	r2, [r7, #0]
 800b2e8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b2ea:	683b      	ldr	r3, [r7, #0]
 800b2ec:	687a      	ldr	r2, [r7, #4]
 800b2ee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	1c5a      	adds	r2, r3, #1
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	601a      	str	r2, [r3, #0]
}
 800b2fa:	bf00      	nop
 800b2fc:	3714      	adds	r7, #20
 800b2fe:	46bd      	mov	sp, r7
 800b300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b304:	4770      	bx	lr

0800b306 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b306:	b480      	push	{r7}
 800b308:	b085      	sub	sp, #20
 800b30a:	af00      	add	r7, sp, #0
 800b30c:	6078      	str	r0, [r7, #4]
 800b30e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b310:	683b      	ldr	r3, [r7, #0]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b316:	68bb      	ldr	r3, [r7, #8]
 800b318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b31c:	d103      	bne.n	800b326 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	691b      	ldr	r3, [r3, #16]
 800b322:	60fb      	str	r3, [r7, #12]
 800b324:	e00c      	b.n	800b340 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	3308      	adds	r3, #8
 800b32a:	60fb      	str	r3, [r7, #12]
 800b32c:	e002      	b.n	800b334 <vListInsert+0x2e>
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	685b      	ldr	r3, [r3, #4]
 800b332:	60fb      	str	r3, [r7, #12]
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	685b      	ldr	r3, [r3, #4]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	68ba      	ldr	r2, [r7, #8]
 800b33c:	429a      	cmp	r2, r3
 800b33e:	d2f6      	bcs.n	800b32e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	685a      	ldr	r2, [r3, #4]
 800b344:	683b      	ldr	r3, [r7, #0]
 800b346:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b348:	683b      	ldr	r3, [r7, #0]
 800b34a:	685b      	ldr	r3, [r3, #4]
 800b34c:	683a      	ldr	r2, [r7, #0]
 800b34e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b350:	683b      	ldr	r3, [r7, #0]
 800b352:	68fa      	ldr	r2, [r7, #12]
 800b354:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	683a      	ldr	r2, [r7, #0]
 800b35a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b35c:	683b      	ldr	r3, [r7, #0]
 800b35e:	687a      	ldr	r2, [r7, #4]
 800b360:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	1c5a      	adds	r2, r3, #1
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	601a      	str	r2, [r3, #0]
}
 800b36c:	bf00      	nop
 800b36e:	3714      	adds	r7, #20
 800b370:	46bd      	mov	sp, r7
 800b372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b376:	4770      	bx	lr

0800b378 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b378:	b480      	push	{r7}
 800b37a:	b085      	sub	sp, #20
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	691b      	ldr	r3, [r3, #16]
 800b384:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	685b      	ldr	r3, [r3, #4]
 800b38a:	687a      	ldr	r2, [r7, #4]
 800b38c:	6892      	ldr	r2, [r2, #8]
 800b38e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	689b      	ldr	r3, [r3, #8]
 800b394:	687a      	ldr	r2, [r7, #4]
 800b396:	6852      	ldr	r2, [r2, #4]
 800b398:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	685b      	ldr	r3, [r3, #4]
 800b39e:	687a      	ldr	r2, [r7, #4]
 800b3a0:	429a      	cmp	r2, r3
 800b3a2:	d103      	bne.n	800b3ac <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	689a      	ldr	r2, [r3, #8]
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	2200      	movs	r2, #0
 800b3b0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	1e5a      	subs	r2, r3, #1
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	681b      	ldr	r3, [r3, #0]
}
 800b3c0:	4618      	mov	r0, r3
 800b3c2:	3714      	adds	r7, #20
 800b3c4:	46bd      	mov	sp, r7
 800b3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ca:	4770      	bx	lr

0800b3cc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b3cc:	b580      	push	{r7, lr}
 800b3ce:	b084      	sub	sp, #16
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	6078      	str	r0, [r7, #4]
 800b3d4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d10c      	bne.n	800b3fa <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b3e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3e4:	b672      	cpsid	i
 800b3e6:	f383 8811 	msr	BASEPRI, r3
 800b3ea:	f3bf 8f6f 	isb	sy
 800b3ee:	f3bf 8f4f 	dsb	sy
 800b3f2:	b662      	cpsie	i
 800b3f4:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b3f6:	bf00      	nop
 800b3f8:	e7fe      	b.n	800b3f8 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800b3fa:	f002 ff17 	bl	800e22c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	681a      	ldr	r2, [r3, #0]
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b406:	68f9      	ldr	r1, [r7, #12]
 800b408:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b40a:	fb01 f303 	mul.w	r3, r1, r3
 800b40e:	441a      	add	r2, r3
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	2200      	movs	r2, #0
 800b418:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	681a      	ldr	r2, [r3, #0]
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	681a      	ldr	r2, [r3, #0]
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b42a:	3b01      	subs	r3, #1
 800b42c:	68f9      	ldr	r1, [r7, #12]
 800b42e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b430:	fb01 f303 	mul.w	r3, r1, r3
 800b434:	441a      	add	r2, r3
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	22ff      	movs	r2, #255	; 0xff
 800b43e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	22ff      	movs	r2, #255	; 0xff
 800b446:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b44a:	683b      	ldr	r3, [r7, #0]
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d114      	bne.n	800b47a <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	691b      	ldr	r3, [r3, #16]
 800b454:	2b00      	cmp	r3, #0
 800b456:	d01a      	beq.n	800b48e <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	3310      	adds	r3, #16
 800b45c:	4618      	mov	r0, r3
 800b45e:	f001 fdf9 	bl	800d054 <xTaskRemoveFromEventList>
 800b462:	4603      	mov	r3, r0
 800b464:	2b00      	cmp	r3, #0
 800b466:	d012      	beq.n	800b48e <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b468:	4b0c      	ldr	r3, [pc, #48]	; (800b49c <xQueueGenericReset+0xd0>)
 800b46a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b46e:	601a      	str	r2, [r3, #0]
 800b470:	f3bf 8f4f 	dsb	sy
 800b474:	f3bf 8f6f 	isb	sy
 800b478:	e009      	b.n	800b48e <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	3310      	adds	r3, #16
 800b47e:	4618      	mov	r0, r3
 800b480:	f7ff fef0 	bl	800b264 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	3324      	adds	r3, #36	; 0x24
 800b488:	4618      	mov	r0, r3
 800b48a:	f7ff feeb 	bl	800b264 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b48e:	f002 ff01 	bl	800e294 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b492:	2301      	movs	r3, #1
}
 800b494:	4618      	mov	r0, r3
 800b496:	3710      	adds	r7, #16
 800b498:	46bd      	mov	sp, r7
 800b49a:	bd80      	pop	{r7, pc}
 800b49c:	e000ed04 	.word	0xe000ed04

0800b4a0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b4a0:	b580      	push	{r7, lr}
 800b4a2:	b08e      	sub	sp, #56	; 0x38
 800b4a4:	af02      	add	r7, sp, #8
 800b4a6:	60f8      	str	r0, [r7, #12]
 800b4a8:	60b9      	str	r1, [r7, #8]
 800b4aa:	607a      	str	r2, [r7, #4]
 800b4ac:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d10c      	bne.n	800b4ce <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800b4b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4b8:	b672      	cpsid	i
 800b4ba:	f383 8811 	msr	BASEPRI, r3
 800b4be:	f3bf 8f6f 	isb	sy
 800b4c2:	f3bf 8f4f 	dsb	sy
 800b4c6:	b662      	cpsie	i
 800b4c8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b4ca:	bf00      	nop
 800b4cc:	e7fe      	b.n	800b4cc <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b4ce:	683b      	ldr	r3, [r7, #0]
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d10c      	bne.n	800b4ee <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800b4d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4d8:	b672      	cpsid	i
 800b4da:	f383 8811 	msr	BASEPRI, r3
 800b4de:	f3bf 8f6f 	isb	sy
 800b4e2:	f3bf 8f4f 	dsb	sy
 800b4e6:	b662      	cpsie	i
 800b4e8:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b4ea:	bf00      	nop
 800b4ec:	e7fe      	b.n	800b4ec <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d002      	beq.n	800b4fa <xQueueGenericCreateStatic+0x5a>
 800b4f4:	68bb      	ldr	r3, [r7, #8]
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d001      	beq.n	800b4fe <xQueueGenericCreateStatic+0x5e>
 800b4fa:	2301      	movs	r3, #1
 800b4fc:	e000      	b.n	800b500 <xQueueGenericCreateStatic+0x60>
 800b4fe:	2300      	movs	r3, #0
 800b500:	2b00      	cmp	r3, #0
 800b502:	d10c      	bne.n	800b51e <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800b504:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b508:	b672      	cpsid	i
 800b50a:	f383 8811 	msr	BASEPRI, r3
 800b50e:	f3bf 8f6f 	isb	sy
 800b512:	f3bf 8f4f 	dsb	sy
 800b516:	b662      	cpsie	i
 800b518:	623b      	str	r3, [r7, #32]
}
 800b51a:	bf00      	nop
 800b51c:	e7fe      	b.n	800b51c <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	2b00      	cmp	r3, #0
 800b522:	d102      	bne.n	800b52a <xQueueGenericCreateStatic+0x8a>
 800b524:	68bb      	ldr	r3, [r7, #8]
 800b526:	2b00      	cmp	r3, #0
 800b528:	d101      	bne.n	800b52e <xQueueGenericCreateStatic+0x8e>
 800b52a:	2301      	movs	r3, #1
 800b52c:	e000      	b.n	800b530 <xQueueGenericCreateStatic+0x90>
 800b52e:	2300      	movs	r3, #0
 800b530:	2b00      	cmp	r3, #0
 800b532:	d10c      	bne.n	800b54e <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800b534:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b538:	b672      	cpsid	i
 800b53a:	f383 8811 	msr	BASEPRI, r3
 800b53e:	f3bf 8f6f 	isb	sy
 800b542:	f3bf 8f4f 	dsb	sy
 800b546:	b662      	cpsie	i
 800b548:	61fb      	str	r3, [r7, #28]
}
 800b54a:	bf00      	nop
 800b54c:	e7fe      	b.n	800b54c <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b54e:	2350      	movs	r3, #80	; 0x50
 800b550:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b552:	697b      	ldr	r3, [r7, #20]
 800b554:	2b50      	cmp	r3, #80	; 0x50
 800b556:	d00c      	beq.n	800b572 <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 800b558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b55c:	b672      	cpsid	i
 800b55e:	f383 8811 	msr	BASEPRI, r3
 800b562:	f3bf 8f6f 	isb	sy
 800b566:	f3bf 8f4f 	dsb	sy
 800b56a:	b662      	cpsie	i
 800b56c:	61bb      	str	r3, [r7, #24]
}
 800b56e:	bf00      	nop
 800b570:	e7fe      	b.n	800b570 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b572:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b574:	683b      	ldr	r3, [r7, #0]
 800b576:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d00d      	beq.n	800b59a <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b57e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b580:	2201      	movs	r2, #1
 800b582:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b586:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b58a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b58c:	9300      	str	r3, [sp, #0]
 800b58e:	4613      	mov	r3, r2
 800b590:	687a      	ldr	r2, [r7, #4]
 800b592:	68b9      	ldr	r1, [r7, #8]
 800b594:	68f8      	ldr	r0, [r7, #12]
 800b596:	f000 f847 	bl	800b628 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b59a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b59c:	4618      	mov	r0, r3
 800b59e:	3730      	adds	r7, #48	; 0x30
 800b5a0:	46bd      	mov	sp, r7
 800b5a2:	bd80      	pop	{r7, pc}

0800b5a4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b5a4:	b580      	push	{r7, lr}
 800b5a6:	b08a      	sub	sp, #40	; 0x28
 800b5a8:	af02      	add	r7, sp, #8
 800b5aa:	60f8      	str	r0, [r7, #12]
 800b5ac:	60b9      	str	r1, [r7, #8]
 800b5ae:	4613      	mov	r3, r2
 800b5b0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d10c      	bne.n	800b5d2 <xQueueGenericCreate+0x2e>
	__asm volatile
 800b5b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5bc:	b672      	cpsid	i
 800b5be:	f383 8811 	msr	BASEPRI, r3
 800b5c2:	f3bf 8f6f 	isb	sy
 800b5c6:	f3bf 8f4f 	dsb	sy
 800b5ca:	b662      	cpsie	i
 800b5cc:	613b      	str	r3, [r7, #16]
}
 800b5ce:	bf00      	nop
 800b5d0:	e7fe      	b.n	800b5d0 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800b5d2:	68bb      	ldr	r3, [r7, #8]
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d102      	bne.n	800b5de <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800b5d8:	2300      	movs	r3, #0
 800b5da:	61fb      	str	r3, [r7, #28]
 800b5dc:	e004      	b.n	800b5e8 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	68ba      	ldr	r2, [r7, #8]
 800b5e2:	fb02 f303 	mul.w	r3, r2, r3
 800b5e6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b5e8:	69fb      	ldr	r3, [r7, #28]
 800b5ea:	3350      	adds	r3, #80	; 0x50
 800b5ec:	4618      	mov	r0, r3
 800b5ee:	f002 ff49 	bl	800e484 <pvPortMalloc>
 800b5f2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b5f4:	69bb      	ldr	r3, [r7, #24]
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d011      	beq.n	800b61e <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b5fa:	69bb      	ldr	r3, [r7, #24]
 800b5fc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b5fe:	697b      	ldr	r3, [r7, #20]
 800b600:	3350      	adds	r3, #80	; 0x50
 800b602:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b604:	69bb      	ldr	r3, [r7, #24]
 800b606:	2200      	movs	r2, #0
 800b608:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b60c:	79fa      	ldrb	r2, [r7, #7]
 800b60e:	69bb      	ldr	r3, [r7, #24]
 800b610:	9300      	str	r3, [sp, #0]
 800b612:	4613      	mov	r3, r2
 800b614:	697a      	ldr	r2, [r7, #20]
 800b616:	68b9      	ldr	r1, [r7, #8]
 800b618:	68f8      	ldr	r0, [r7, #12]
 800b61a:	f000 f805 	bl	800b628 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b61e:	69bb      	ldr	r3, [r7, #24]
	}
 800b620:	4618      	mov	r0, r3
 800b622:	3720      	adds	r7, #32
 800b624:	46bd      	mov	sp, r7
 800b626:	bd80      	pop	{r7, pc}

0800b628 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b628:	b580      	push	{r7, lr}
 800b62a:	b084      	sub	sp, #16
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	60f8      	str	r0, [r7, #12]
 800b630:	60b9      	str	r1, [r7, #8]
 800b632:	607a      	str	r2, [r7, #4]
 800b634:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b636:	68bb      	ldr	r3, [r7, #8]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d103      	bne.n	800b644 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b63c:	69bb      	ldr	r3, [r7, #24]
 800b63e:	69ba      	ldr	r2, [r7, #24]
 800b640:	601a      	str	r2, [r3, #0]
 800b642:	e002      	b.n	800b64a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b644:	69bb      	ldr	r3, [r7, #24]
 800b646:	687a      	ldr	r2, [r7, #4]
 800b648:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b64a:	69bb      	ldr	r3, [r7, #24]
 800b64c:	68fa      	ldr	r2, [r7, #12]
 800b64e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b650:	69bb      	ldr	r3, [r7, #24]
 800b652:	68ba      	ldr	r2, [r7, #8]
 800b654:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b656:	2101      	movs	r1, #1
 800b658:	69b8      	ldr	r0, [r7, #24]
 800b65a:	f7ff feb7 	bl	800b3cc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b65e:	69bb      	ldr	r3, [r7, #24]
 800b660:	78fa      	ldrb	r2, [r7, #3]
 800b662:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b666:	bf00      	nop
 800b668:	3710      	adds	r7, #16
 800b66a:	46bd      	mov	sp, r7
 800b66c:	bd80      	pop	{r7, pc}

0800b66e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800b66e:	b580      	push	{r7, lr}
 800b670:	b082      	sub	sp, #8
 800b672:	af00      	add	r7, sp, #0
 800b674:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d00e      	beq.n	800b69a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	2200      	movs	r2, #0
 800b680:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	2200      	movs	r2, #0
 800b686:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	2200      	movs	r2, #0
 800b68c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800b68e:	2300      	movs	r3, #0
 800b690:	2200      	movs	r2, #0
 800b692:	2100      	movs	r1, #0
 800b694:	6878      	ldr	r0, [r7, #4]
 800b696:	f000 f917 	bl	800b8c8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800b69a:	bf00      	nop
 800b69c:	3708      	adds	r7, #8
 800b69e:	46bd      	mov	sp, r7
 800b6a0:	bd80      	pop	{r7, pc}

0800b6a2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800b6a2:	b580      	push	{r7, lr}
 800b6a4:	b086      	sub	sp, #24
 800b6a6:	af00      	add	r7, sp, #0
 800b6a8:	4603      	mov	r3, r0
 800b6aa:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b6ac:	2301      	movs	r3, #1
 800b6ae:	617b      	str	r3, [r7, #20]
 800b6b0:	2300      	movs	r3, #0
 800b6b2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800b6b4:	79fb      	ldrb	r3, [r7, #7]
 800b6b6:	461a      	mov	r2, r3
 800b6b8:	6939      	ldr	r1, [r7, #16]
 800b6ba:	6978      	ldr	r0, [r7, #20]
 800b6bc:	f7ff ff72 	bl	800b5a4 <xQueueGenericCreate>
 800b6c0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b6c2:	68f8      	ldr	r0, [r7, #12]
 800b6c4:	f7ff ffd3 	bl	800b66e <prvInitialiseMutex>

		return xNewQueue;
 800b6c8:	68fb      	ldr	r3, [r7, #12]
	}
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	3718      	adds	r7, #24
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	bd80      	pop	{r7, pc}

0800b6d2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800b6d2:	b580      	push	{r7, lr}
 800b6d4:	b088      	sub	sp, #32
 800b6d6:	af02      	add	r7, sp, #8
 800b6d8:	4603      	mov	r3, r0
 800b6da:	6039      	str	r1, [r7, #0]
 800b6dc:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b6de:	2301      	movs	r3, #1
 800b6e0:	617b      	str	r3, [r7, #20]
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800b6e6:	79fb      	ldrb	r3, [r7, #7]
 800b6e8:	9300      	str	r3, [sp, #0]
 800b6ea:	683b      	ldr	r3, [r7, #0]
 800b6ec:	2200      	movs	r2, #0
 800b6ee:	6939      	ldr	r1, [r7, #16]
 800b6f0:	6978      	ldr	r0, [r7, #20]
 800b6f2:	f7ff fed5 	bl	800b4a0 <xQueueGenericCreateStatic>
 800b6f6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b6f8:	68f8      	ldr	r0, [r7, #12]
 800b6fa:	f7ff ffb8 	bl	800b66e <prvInitialiseMutex>

		return xNewQueue;
 800b6fe:	68fb      	ldr	r3, [r7, #12]
	}
 800b700:	4618      	mov	r0, r3
 800b702:	3718      	adds	r7, #24
 800b704:	46bd      	mov	sp, r7
 800b706:	bd80      	pop	{r7, pc}

0800b708 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800b708:	b590      	push	{r4, r7, lr}
 800b70a:	b087      	sub	sp, #28
 800b70c:	af00      	add	r7, sp, #0
 800b70e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800b714:	693b      	ldr	r3, [r7, #16]
 800b716:	2b00      	cmp	r3, #0
 800b718:	d10c      	bne.n	800b734 <xQueueGiveMutexRecursive+0x2c>
	__asm volatile
 800b71a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b71e:	b672      	cpsid	i
 800b720:	f383 8811 	msr	BASEPRI, r3
 800b724:	f3bf 8f6f 	isb	sy
 800b728:	f3bf 8f4f 	dsb	sy
 800b72c:	b662      	cpsie	i
 800b72e:	60fb      	str	r3, [r7, #12]
}
 800b730:	bf00      	nop
 800b732:	e7fe      	b.n	800b732 <xQueueGiveMutexRecursive+0x2a>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800b734:	693b      	ldr	r3, [r7, #16]
 800b736:	689c      	ldr	r4, [r3, #8]
 800b738:	f001 fe58 	bl	800d3ec <xTaskGetCurrentTaskHandle>
 800b73c:	4603      	mov	r3, r0
 800b73e:	429c      	cmp	r4, r3
 800b740:	d111      	bne.n	800b766 <xQueueGiveMutexRecursive+0x5e>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800b742:	693b      	ldr	r3, [r7, #16]
 800b744:	68db      	ldr	r3, [r3, #12]
 800b746:	1e5a      	subs	r2, r3, #1
 800b748:	693b      	ldr	r3, [r7, #16]
 800b74a:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800b74c:	693b      	ldr	r3, [r7, #16]
 800b74e:	68db      	ldr	r3, [r3, #12]
 800b750:	2b00      	cmp	r3, #0
 800b752:	d105      	bne.n	800b760 <xQueueGiveMutexRecursive+0x58>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800b754:	2300      	movs	r3, #0
 800b756:	2200      	movs	r2, #0
 800b758:	2100      	movs	r1, #0
 800b75a:	6938      	ldr	r0, [r7, #16]
 800b75c:	f000 f8b4 	bl	800b8c8 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800b760:	2301      	movs	r3, #1
 800b762:	617b      	str	r3, [r7, #20]
 800b764:	e001      	b.n	800b76a <xQueueGiveMutexRecursive+0x62>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800b766:	2300      	movs	r3, #0
 800b768:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800b76a:	697b      	ldr	r3, [r7, #20]
	}
 800b76c:	4618      	mov	r0, r3
 800b76e:	371c      	adds	r7, #28
 800b770:	46bd      	mov	sp, r7
 800b772:	bd90      	pop	{r4, r7, pc}

0800b774 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800b774:	b590      	push	{r4, r7, lr}
 800b776:	b087      	sub	sp, #28
 800b778:	af00      	add	r7, sp, #0
 800b77a:	6078      	str	r0, [r7, #4]
 800b77c:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800b782:	693b      	ldr	r3, [r7, #16]
 800b784:	2b00      	cmp	r3, #0
 800b786:	d10c      	bne.n	800b7a2 <xQueueTakeMutexRecursive+0x2e>
	__asm volatile
 800b788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b78c:	b672      	cpsid	i
 800b78e:	f383 8811 	msr	BASEPRI, r3
 800b792:	f3bf 8f6f 	isb	sy
 800b796:	f3bf 8f4f 	dsb	sy
 800b79a:	b662      	cpsie	i
 800b79c:	60fb      	str	r3, [r7, #12]
}
 800b79e:	bf00      	nop
 800b7a0:	e7fe      	b.n	800b7a0 <xQueueTakeMutexRecursive+0x2c>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800b7a2:	693b      	ldr	r3, [r7, #16]
 800b7a4:	689c      	ldr	r4, [r3, #8]
 800b7a6:	f001 fe21 	bl	800d3ec <xTaskGetCurrentTaskHandle>
 800b7aa:	4603      	mov	r3, r0
 800b7ac:	429c      	cmp	r4, r3
 800b7ae:	d107      	bne.n	800b7c0 <xQueueTakeMutexRecursive+0x4c>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800b7b0:	693b      	ldr	r3, [r7, #16]
 800b7b2:	68db      	ldr	r3, [r3, #12]
 800b7b4:	1c5a      	adds	r2, r3, #1
 800b7b6:	693b      	ldr	r3, [r7, #16]
 800b7b8:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800b7ba:	2301      	movs	r3, #1
 800b7bc:	617b      	str	r3, [r7, #20]
 800b7be:	e00c      	b.n	800b7da <xQueueTakeMutexRecursive+0x66>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800b7c0:	6839      	ldr	r1, [r7, #0]
 800b7c2:	6938      	ldr	r0, [r7, #16]
 800b7c4:	f000 fba2 	bl	800bf0c <xQueueSemaphoreTake>
 800b7c8:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800b7ca:	697b      	ldr	r3, [r7, #20]
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d004      	beq.n	800b7da <xQueueTakeMutexRecursive+0x66>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800b7d0:	693b      	ldr	r3, [r7, #16]
 800b7d2:	68db      	ldr	r3, [r3, #12]
 800b7d4:	1c5a      	adds	r2, r3, #1
 800b7d6:	693b      	ldr	r3, [r7, #16]
 800b7d8:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800b7da:	697b      	ldr	r3, [r7, #20]
	}
 800b7dc:	4618      	mov	r0, r3
 800b7de:	371c      	adds	r7, #28
 800b7e0:	46bd      	mov	sp, r7
 800b7e2:	bd90      	pop	{r4, r7, pc}

0800b7e4 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800b7e4:	b580      	push	{r7, lr}
 800b7e6:	b08a      	sub	sp, #40	; 0x28
 800b7e8:	af02      	add	r7, sp, #8
 800b7ea:	60f8      	str	r0, [r7, #12]
 800b7ec:	60b9      	str	r1, [r7, #8]
 800b7ee:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d10c      	bne.n	800b810 <xQueueCreateCountingSemaphoreStatic+0x2c>
	__asm volatile
 800b7f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7fa:	b672      	cpsid	i
 800b7fc:	f383 8811 	msr	BASEPRI, r3
 800b800:	f3bf 8f6f 	isb	sy
 800b804:	f3bf 8f4f 	dsb	sy
 800b808:	b662      	cpsie	i
 800b80a:	61bb      	str	r3, [r7, #24]
}
 800b80c:	bf00      	nop
 800b80e:	e7fe      	b.n	800b80e <xQueueCreateCountingSemaphoreStatic+0x2a>
		configASSERT( uxInitialCount <= uxMaxCount );
 800b810:	68ba      	ldr	r2, [r7, #8]
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	429a      	cmp	r2, r3
 800b816:	d90c      	bls.n	800b832 <xQueueCreateCountingSemaphoreStatic+0x4e>
	__asm volatile
 800b818:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b81c:	b672      	cpsid	i
 800b81e:	f383 8811 	msr	BASEPRI, r3
 800b822:	f3bf 8f6f 	isb	sy
 800b826:	f3bf 8f4f 	dsb	sy
 800b82a:	b662      	cpsie	i
 800b82c:	617b      	str	r3, [r7, #20]
}
 800b82e:	bf00      	nop
 800b830:	e7fe      	b.n	800b830 <xQueueCreateCountingSemaphoreStatic+0x4c>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800b832:	2302      	movs	r3, #2
 800b834:	9300      	str	r3, [sp, #0]
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	2200      	movs	r2, #0
 800b83a:	2100      	movs	r1, #0
 800b83c:	68f8      	ldr	r0, [r7, #12]
 800b83e:	f7ff fe2f 	bl	800b4a0 <xQueueGenericCreateStatic>
 800b842:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800b844:	69fb      	ldr	r3, [r7, #28]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d002      	beq.n	800b850 <xQueueCreateCountingSemaphoreStatic+0x6c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800b84a:	69fb      	ldr	r3, [r7, #28]
 800b84c:	68ba      	ldr	r2, [r7, #8]
 800b84e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800b850:	69fb      	ldr	r3, [r7, #28]
	}
 800b852:	4618      	mov	r0, r3
 800b854:	3720      	adds	r7, #32
 800b856:	46bd      	mov	sp, r7
 800b858:	bd80      	pop	{r7, pc}

0800b85a <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800b85a:	b580      	push	{r7, lr}
 800b85c:	b086      	sub	sp, #24
 800b85e:	af00      	add	r7, sp, #0
 800b860:	6078      	str	r0, [r7, #4]
 800b862:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	2b00      	cmp	r3, #0
 800b868:	d10c      	bne.n	800b884 <xQueueCreateCountingSemaphore+0x2a>
	__asm volatile
 800b86a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b86e:	b672      	cpsid	i
 800b870:	f383 8811 	msr	BASEPRI, r3
 800b874:	f3bf 8f6f 	isb	sy
 800b878:	f3bf 8f4f 	dsb	sy
 800b87c:	b662      	cpsie	i
 800b87e:	613b      	str	r3, [r7, #16]
}
 800b880:	bf00      	nop
 800b882:	e7fe      	b.n	800b882 <xQueueCreateCountingSemaphore+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 800b884:	683a      	ldr	r2, [r7, #0]
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	429a      	cmp	r2, r3
 800b88a:	d90c      	bls.n	800b8a6 <xQueueCreateCountingSemaphore+0x4c>
	__asm volatile
 800b88c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b890:	b672      	cpsid	i
 800b892:	f383 8811 	msr	BASEPRI, r3
 800b896:	f3bf 8f6f 	isb	sy
 800b89a:	f3bf 8f4f 	dsb	sy
 800b89e:	b662      	cpsie	i
 800b8a0:	60fb      	str	r3, [r7, #12]
}
 800b8a2:	bf00      	nop
 800b8a4:	e7fe      	b.n	800b8a4 <xQueueCreateCountingSemaphore+0x4a>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800b8a6:	2202      	movs	r2, #2
 800b8a8:	2100      	movs	r1, #0
 800b8aa:	6878      	ldr	r0, [r7, #4]
 800b8ac:	f7ff fe7a 	bl	800b5a4 <xQueueGenericCreate>
 800b8b0:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800b8b2:	697b      	ldr	r3, [r7, #20]
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d002      	beq.n	800b8be <xQueueCreateCountingSemaphore+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800b8b8:	697b      	ldr	r3, [r7, #20]
 800b8ba:	683a      	ldr	r2, [r7, #0]
 800b8bc:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800b8be:	697b      	ldr	r3, [r7, #20]
	}
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	3718      	adds	r7, #24
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	bd80      	pop	{r7, pc}

0800b8c8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b8c8:	b580      	push	{r7, lr}
 800b8ca:	b08e      	sub	sp, #56	; 0x38
 800b8cc:	af00      	add	r7, sp, #0
 800b8ce:	60f8      	str	r0, [r7, #12]
 800b8d0:	60b9      	str	r1, [r7, #8]
 800b8d2:	607a      	str	r2, [r7, #4]
 800b8d4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b8de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d10c      	bne.n	800b8fe <xQueueGenericSend+0x36>
	__asm volatile
 800b8e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8e8:	b672      	cpsid	i
 800b8ea:	f383 8811 	msr	BASEPRI, r3
 800b8ee:	f3bf 8f6f 	isb	sy
 800b8f2:	f3bf 8f4f 	dsb	sy
 800b8f6:	b662      	cpsie	i
 800b8f8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b8fa:	bf00      	nop
 800b8fc:	e7fe      	b.n	800b8fc <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b8fe:	68bb      	ldr	r3, [r7, #8]
 800b900:	2b00      	cmp	r3, #0
 800b902:	d103      	bne.n	800b90c <xQueueGenericSend+0x44>
 800b904:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d101      	bne.n	800b910 <xQueueGenericSend+0x48>
 800b90c:	2301      	movs	r3, #1
 800b90e:	e000      	b.n	800b912 <xQueueGenericSend+0x4a>
 800b910:	2300      	movs	r3, #0
 800b912:	2b00      	cmp	r3, #0
 800b914:	d10c      	bne.n	800b930 <xQueueGenericSend+0x68>
	__asm volatile
 800b916:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b91a:	b672      	cpsid	i
 800b91c:	f383 8811 	msr	BASEPRI, r3
 800b920:	f3bf 8f6f 	isb	sy
 800b924:	f3bf 8f4f 	dsb	sy
 800b928:	b662      	cpsie	i
 800b92a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b92c:	bf00      	nop
 800b92e:	e7fe      	b.n	800b92e <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b930:	683b      	ldr	r3, [r7, #0]
 800b932:	2b02      	cmp	r3, #2
 800b934:	d103      	bne.n	800b93e <xQueueGenericSend+0x76>
 800b936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b938:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b93a:	2b01      	cmp	r3, #1
 800b93c:	d101      	bne.n	800b942 <xQueueGenericSend+0x7a>
 800b93e:	2301      	movs	r3, #1
 800b940:	e000      	b.n	800b944 <xQueueGenericSend+0x7c>
 800b942:	2300      	movs	r3, #0
 800b944:	2b00      	cmp	r3, #0
 800b946:	d10c      	bne.n	800b962 <xQueueGenericSend+0x9a>
	__asm volatile
 800b948:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b94c:	b672      	cpsid	i
 800b94e:	f383 8811 	msr	BASEPRI, r3
 800b952:	f3bf 8f6f 	isb	sy
 800b956:	f3bf 8f4f 	dsb	sy
 800b95a:	b662      	cpsie	i
 800b95c:	623b      	str	r3, [r7, #32]
}
 800b95e:	bf00      	nop
 800b960:	e7fe      	b.n	800b960 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b962:	f001 fd53 	bl	800d40c <xTaskGetSchedulerState>
 800b966:	4603      	mov	r3, r0
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d102      	bne.n	800b972 <xQueueGenericSend+0xaa>
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d101      	bne.n	800b976 <xQueueGenericSend+0xae>
 800b972:	2301      	movs	r3, #1
 800b974:	e000      	b.n	800b978 <xQueueGenericSend+0xb0>
 800b976:	2300      	movs	r3, #0
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d10c      	bne.n	800b996 <xQueueGenericSend+0xce>
	__asm volatile
 800b97c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b980:	b672      	cpsid	i
 800b982:	f383 8811 	msr	BASEPRI, r3
 800b986:	f3bf 8f6f 	isb	sy
 800b98a:	f3bf 8f4f 	dsb	sy
 800b98e:	b662      	cpsie	i
 800b990:	61fb      	str	r3, [r7, #28]
}
 800b992:	bf00      	nop
 800b994:	e7fe      	b.n	800b994 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b996:	f002 fc49 	bl	800e22c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b99a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b99c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b99e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9a2:	429a      	cmp	r2, r3
 800b9a4:	d302      	bcc.n	800b9ac <xQueueGenericSend+0xe4>
 800b9a6:	683b      	ldr	r3, [r7, #0]
 800b9a8:	2b02      	cmp	r3, #2
 800b9aa:	d129      	bne.n	800ba00 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b9ac:	683a      	ldr	r2, [r7, #0]
 800b9ae:	68b9      	ldr	r1, [r7, #8]
 800b9b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b9b2:	f000 fc82 	bl	800c2ba <prvCopyDataToQueue>
 800b9b6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b9b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d010      	beq.n	800b9e2 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b9c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9c2:	3324      	adds	r3, #36	; 0x24
 800b9c4:	4618      	mov	r0, r3
 800b9c6:	f001 fb45 	bl	800d054 <xTaskRemoveFromEventList>
 800b9ca:	4603      	mov	r3, r0
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d013      	beq.n	800b9f8 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b9d0:	4b3f      	ldr	r3, [pc, #252]	; (800bad0 <xQueueGenericSend+0x208>)
 800b9d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b9d6:	601a      	str	r2, [r3, #0]
 800b9d8:	f3bf 8f4f 	dsb	sy
 800b9dc:	f3bf 8f6f 	isb	sy
 800b9e0:	e00a      	b.n	800b9f8 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b9e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d007      	beq.n	800b9f8 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b9e8:	4b39      	ldr	r3, [pc, #228]	; (800bad0 <xQueueGenericSend+0x208>)
 800b9ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b9ee:	601a      	str	r2, [r3, #0]
 800b9f0:	f3bf 8f4f 	dsb	sy
 800b9f4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b9f8:	f002 fc4c 	bl	800e294 <vPortExitCritical>
				return pdPASS;
 800b9fc:	2301      	movs	r3, #1
 800b9fe:	e063      	b.n	800bac8 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d103      	bne.n	800ba0e <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ba06:	f002 fc45 	bl	800e294 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	e05c      	b.n	800bac8 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ba0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d106      	bne.n	800ba22 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ba14:	f107 0314 	add.w	r3, r7, #20
 800ba18:	4618      	mov	r0, r3
 800ba1a:	f001 fb81 	bl	800d120 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ba1e:	2301      	movs	r3, #1
 800ba20:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ba22:	f002 fc37 	bl	800e294 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ba26:	f001 f8cf 	bl	800cbc8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ba2a:	f002 fbff 	bl	800e22c <vPortEnterCritical>
 800ba2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba30:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ba34:	b25b      	sxtb	r3, r3
 800ba36:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba3a:	d103      	bne.n	800ba44 <xQueueGenericSend+0x17c>
 800ba3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba3e:	2200      	movs	r2, #0
 800ba40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ba44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba46:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ba4a:	b25b      	sxtb	r3, r3
 800ba4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba50:	d103      	bne.n	800ba5a <xQueueGenericSend+0x192>
 800ba52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba54:	2200      	movs	r2, #0
 800ba56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ba5a:	f002 fc1b 	bl	800e294 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ba5e:	1d3a      	adds	r2, r7, #4
 800ba60:	f107 0314 	add.w	r3, r7, #20
 800ba64:	4611      	mov	r1, r2
 800ba66:	4618      	mov	r0, r3
 800ba68:	f001 fb70 	bl	800d14c <xTaskCheckForTimeOut>
 800ba6c:	4603      	mov	r3, r0
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d124      	bne.n	800babc <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ba72:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ba74:	f000 fd19 	bl	800c4aa <prvIsQueueFull>
 800ba78:	4603      	mov	r3, r0
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d018      	beq.n	800bab0 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ba7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba80:	3310      	adds	r3, #16
 800ba82:	687a      	ldr	r2, [r7, #4]
 800ba84:	4611      	mov	r1, r2
 800ba86:	4618      	mov	r0, r3
 800ba88:	f001 fa90 	bl	800cfac <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800ba8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ba8e:	f000 fca4 	bl	800c3da <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800ba92:	f001 f8a7 	bl	800cbe4 <xTaskResumeAll>
 800ba96:	4603      	mov	r3, r0
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	f47f af7c 	bne.w	800b996 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800ba9e:	4b0c      	ldr	r3, [pc, #48]	; (800bad0 <xQueueGenericSend+0x208>)
 800baa0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800baa4:	601a      	str	r2, [r3, #0]
 800baa6:	f3bf 8f4f 	dsb	sy
 800baaa:	f3bf 8f6f 	isb	sy
 800baae:	e772      	b.n	800b996 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bab0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bab2:	f000 fc92 	bl	800c3da <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bab6:	f001 f895 	bl	800cbe4 <xTaskResumeAll>
 800baba:	e76c      	b.n	800b996 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800babc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800babe:	f000 fc8c 	bl	800c3da <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bac2:	f001 f88f 	bl	800cbe4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800bac6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800bac8:	4618      	mov	r0, r3
 800baca:	3738      	adds	r7, #56	; 0x38
 800bacc:	46bd      	mov	sp, r7
 800bace:	bd80      	pop	{r7, pc}
 800bad0:	e000ed04 	.word	0xe000ed04

0800bad4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800bad4:	b580      	push	{r7, lr}
 800bad6:	b08e      	sub	sp, #56	; 0x38
 800bad8:	af00      	add	r7, sp, #0
 800bada:	60f8      	str	r0, [r7, #12]
 800badc:	60b9      	str	r1, [r7, #8]
 800bade:	607a      	str	r2, [r7, #4]
 800bae0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800bae6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d10c      	bne.n	800bb06 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 800baec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baf0:	b672      	cpsid	i
 800baf2:	f383 8811 	msr	BASEPRI, r3
 800baf6:	f3bf 8f6f 	isb	sy
 800bafa:	f3bf 8f4f 	dsb	sy
 800bafe:	b662      	cpsie	i
 800bb00:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bb02:	bf00      	nop
 800bb04:	e7fe      	b.n	800bb04 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bb06:	68bb      	ldr	r3, [r7, #8]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d103      	bne.n	800bb14 <xQueueGenericSendFromISR+0x40>
 800bb0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d101      	bne.n	800bb18 <xQueueGenericSendFromISR+0x44>
 800bb14:	2301      	movs	r3, #1
 800bb16:	e000      	b.n	800bb1a <xQueueGenericSendFromISR+0x46>
 800bb18:	2300      	movs	r3, #0
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d10c      	bne.n	800bb38 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800bb1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb22:	b672      	cpsid	i
 800bb24:	f383 8811 	msr	BASEPRI, r3
 800bb28:	f3bf 8f6f 	isb	sy
 800bb2c:	f3bf 8f4f 	dsb	sy
 800bb30:	b662      	cpsie	i
 800bb32:	623b      	str	r3, [r7, #32]
}
 800bb34:	bf00      	nop
 800bb36:	e7fe      	b.n	800bb36 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bb38:	683b      	ldr	r3, [r7, #0]
 800bb3a:	2b02      	cmp	r3, #2
 800bb3c:	d103      	bne.n	800bb46 <xQueueGenericSendFromISR+0x72>
 800bb3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb42:	2b01      	cmp	r3, #1
 800bb44:	d101      	bne.n	800bb4a <xQueueGenericSendFromISR+0x76>
 800bb46:	2301      	movs	r3, #1
 800bb48:	e000      	b.n	800bb4c <xQueueGenericSendFromISR+0x78>
 800bb4a:	2300      	movs	r3, #0
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d10c      	bne.n	800bb6a <xQueueGenericSendFromISR+0x96>
	__asm volatile
 800bb50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb54:	b672      	cpsid	i
 800bb56:	f383 8811 	msr	BASEPRI, r3
 800bb5a:	f3bf 8f6f 	isb	sy
 800bb5e:	f3bf 8f4f 	dsb	sy
 800bb62:	b662      	cpsie	i
 800bb64:	61fb      	str	r3, [r7, #28]
}
 800bb66:	bf00      	nop
 800bb68:	e7fe      	b.n	800bb68 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bb6a:	f002 fc47 	bl	800e3fc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800bb6e:	f3ef 8211 	mrs	r2, BASEPRI
 800bb72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb76:	b672      	cpsid	i
 800bb78:	f383 8811 	msr	BASEPRI, r3
 800bb7c:	f3bf 8f6f 	isb	sy
 800bb80:	f3bf 8f4f 	dsb	sy
 800bb84:	b662      	cpsie	i
 800bb86:	61ba      	str	r2, [r7, #24]
 800bb88:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800bb8a:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bb8c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bb8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bb92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb96:	429a      	cmp	r2, r3
 800bb98:	d302      	bcc.n	800bba0 <xQueueGenericSendFromISR+0xcc>
 800bb9a:	683b      	ldr	r3, [r7, #0]
 800bb9c:	2b02      	cmp	r3, #2
 800bb9e:	d12c      	bne.n	800bbfa <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bba2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bba6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bbaa:	683a      	ldr	r2, [r7, #0]
 800bbac:	68b9      	ldr	r1, [r7, #8]
 800bbae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bbb0:	f000 fb83 	bl	800c2ba <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bbb4:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800bbb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbbc:	d112      	bne.n	800bbe4 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bbbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d016      	beq.n	800bbf4 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bbc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbc8:	3324      	adds	r3, #36	; 0x24
 800bbca:	4618      	mov	r0, r3
 800bbcc:	f001 fa42 	bl	800d054 <xTaskRemoveFromEventList>
 800bbd0:	4603      	mov	r3, r0
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d00e      	beq.n	800bbf4 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d00b      	beq.n	800bbf4 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	2201      	movs	r2, #1
 800bbe0:	601a      	str	r2, [r3, #0]
 800bbe2:	e007      	b.n	800bbf4 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bbe4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800bbe8:	3301      	adds	r3, #1
 800bbea:	b2db      	uxtb	r3, r3
 800bbec:	b25a      	sxtb	r2, r3
 800bbee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbf0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800bbf4:	2301      	movs	r3, #1
 800bbf6:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800bbf8:	e001      	b.n	800bbfe <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	637b      	str	r3, [r7, #52]	; 0x34
 800bbfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc00:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800bc02:	693b      	ldr	r3, [r7, #16]
 800bc04:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800bc08:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bc0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800bc0c:	4618      	mov	r0, r3
 800bc0e:	3738      	adds	r7, #56	; 0x38
 800bc10:	46bd      	mov	sp, r7
 800bc12:	bd80      	pop	{r7, pc}

0800bc14 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800bc14:	b580      	push	{r7, lr}
 800bc16:	b08e      	sub	sp, #56	; 0x38
 800bc18:	af00      	add	r7, sp, #0
 800bc1a:	6078      	str	r0, [r7, #4]
 800bc1c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800bc22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d10c      	bne.n	800bc42 <xQueueGiveFromISR+0x2e>
	__asm volatile
 800bc28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc2c:	b672      	cpsid	i
 800bc2e:	f383 8811 	msr	BASEPRI, r3
 800bc32:	f3bf 8f6f 	isb	sy
 800bc36:	f3bf 8f4f 	dsb	sy
 800bc3a:	b662      	cpsie	i
 800bc3c:	623b      	str	r3, [r7, #32]
}
 800bc3e:	bf00      	nop
 800bc40:	e7fe      	b.n	800bc40 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800bc42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d00c      	beq.n	800bc64 <xQueueGiveFromISR+0x50>
	__asm volatile
 800bc4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc4e:	b672      	cpsid	i
 800bc50:	f383 8811 	msr	BASEPRI, r3
 800bc54:	f3bf 8f6f 	isb	sy
 800bc58:	f3bf 8f4f 	dsb	sy
 800bc5c:	b662      	cpsie	i
 800bc5e:	61fb      	str	r3, [r7, #28]
}
 800bc60:	bf00      	nop
 800bc62:	e7fe      	b.n	800bc62 <xQueueGiveFromISR+0x4e>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800bc64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d103      	bne.n	800bc74 <xQueueGiveFromISR+0x60>
 800bc6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc6e:	689b      	ldr	r3, [r3, #8]
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d101      	bne.n	800bc78 <xQueueGiveFromISR+0x64>
 800bc74:	2301      	movs	r3, #1
 800bc76:	e000      	b.n	800bc7a <xQueueGiveFromISR+0x66>
 800bc78:	2300      	movs	r3, #0
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d10c      	bne.n	800bc98 <xQueueGiveFromISR+0x84>
	__asm volatile
 800bc7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc82:	b672      	cpsid	i
 800bc84:	f383 8811 	msr	BASEPRI, r3
 800bc88:	f3bf 8f6f 	isb	sy
 800bc8c:	f3bf 8f4f 	dsb	sy
 800bc90:	b662      	cpsie	i
 800bc92:	61bb      	str	r3, [r7, #24]
}
 800bc94:	bf00      	nop
 800bc96:	e7fe      	b.n	800bc96 <xQueueGiveFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bc98:	f002 fbb0 	bl	800e3fc <vPortValidateInterruptPriority>
	__asm volatile
 800bc9c:	f3ef 8211 	mrs	r2, BASEPRI
 800bca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bca4:	b672      	cpsid	i
 800bca6:	f383 8811 	msr	BASEPRI, r3
 800bcaa:	f3bf 8f6f 	isb	sy
 800bcae:	f3bf 8f4f 	dsb	sy
 800bcb2:	b662      	cpsie	i
 800bcb4:	617a      	str	r2, [r7, #20]
 800bcb6:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800bcb8:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bcba:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bcbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcc0:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800bcc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bcc6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bcc8:	429a      	cmp	r2, r3
 800bcca:	d22b      	bcs.n	800bd24 <xQueueGiveFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bcd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bcd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcd8:	1c5a      	adds	r2, r3, #1
 800bcda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcdc:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bcde:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800bce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bce6:	d112      	bne.n	800bd0e <xQueueGiveFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bce8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d016      	beq.n	800bd1e <xQueueGiveFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bcf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcf2:	3324      	adds	r3, #36	; 0x24
 800bcf4:	4618      	mov	r0, r3
 800bcf6:	f001 f9ad 	bl	800d054 <xTaskRemoveFromEventList>
 800bcfa:	4603      	mov	r3, r0
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d00e      	beq.n	800bd1e <xQueueGiveFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bd00:	683b      	ldr	r3, [r7, #0]
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d00b      	beq.n	800bd1e <xQueueGiveFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bd06:	683b      	ldr	r3, [r7, #0]
 800bd08:	2201      	movs	r2, #1
 800bd0a:	601a      	str	r2, [r3, #0]
 800bd0c:	e007      	b.n	800bd1e <xQueueGiveFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bd0e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bd12:	3301      	adds	r3, #1
 800bd14:	b2db      	uxtb	r3, r3
 800bd16:	b25a      	sxtb	r2, r3
 800bd18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800bd1e:	2301      	movs	r3, #1
 800bd20:	637b      	str	r3, [r7, #52]	; 0x34
 800bd22:	e001      	b.n	800bd28 <xQueueGiveFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bd24:	2300      	movs	r3, #0
 800bd26:	637b      	str	r3, [r7, #52]	; 0x34
 800bd28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd2a:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	f383 8811 	msr	BASEPRI, r3
}
 800bd32:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bd34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800bd36:	4618      	mov	r0, r3
 800bd38:	3738      	adds	r7, #56	; 0x38
 800bd3a:	46bd      	mov	sp, r7
 800bd3c:	bd80      	pop	{r7, pc}
	...

0800bd40 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800bd40:	b580      	push	{r7, lr}
 800bd42:	b08c      	sub	sp, #48	; 0x30
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	60f8      	str	r0, [r7, #12]
 800bd48:	60b9      	str	r1, [r7, #8]
 800bd4a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800bd4c:	2300      	movs	r3, #0
 800bd4e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bd54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d10c      	bne.n	800bd74 <xQueueReceive+0x34>
	__asm volatile
 800bd5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd5e:	b672      	cpsid	i
 800bd60:	f383 8811 	msr	BASEPRI, r3
 800bd64:	f3bf 8f6f 	isb	sy
 800bd68:	f3bf 8f4f 	dsb	sy
 800bd6c:	b662      	cpsie	i
 800bd6e:	623b      	str	r3, [r7, #32]
}
 800bd70:	bf00      	nop
 800bd72:	e7fe      	b.n	800bd72 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bd74:	68bb      	ldr	r3, [r7, #8]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d103      	bne.n	800bd82 <xQueueReceive+0x42>
 800bd7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d101      	bne.n	800bd86 <xQueueReceive+0x46>
 800bd82:	2301      	movs	r3, #1
 800bd84:	e000      	b.n	800bd88 <xQueueReceive+0x48>
 800bd86:	2300      	movs	r3, #0
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d10c      	bne.n	800bda6 <xQueueReceive+0x66>
	__asm volatile
 800bd8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd90:	b672      	cpsid	i
 800bd92:	f383 8811 	msr	BASEPRI, r3
 800bd96:	f3bf 8f6f 	isb	sy
 800bd9a:	f3bf 8f4f 	dsb	sy
 800bd9e:	b662      	cpsie	i
 800bda0:	61fb      	str	r3, [r7, #28]
}
 800bda2:	bf00      	nop
 800bda4:	e7fe      	b.n	800bda4 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bda6:	f001 fb31 	bl	800d40c <xTaskGetSchedulerState>
 800bdaa:	4603      	mov	r3, r0
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d102      	bne.n	800bdb6 <xQueueReceive+0x76>
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d101      	bne.n	800bdba <xQueueReceive+0x7a>
 800bdb6:	2301      	movs	r3, #1
 800bdb8:	e000      	b.n	800bdbc <xQueueReceive+0x7c>
 800bdba:	2300      	movs	r3, #0
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d10c      	bne.n	800bdda <xQueueReceive+0x9a>
	__asm volatile
 800bdc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdc4:	b672      	cpsid	i
 800bdc6:	f383 8811 	msr	BASEPRI, r3
 800bdca:	f3bf 8f6f 	isb	sy
 800bdce:	f3bf 8f4f 	dsb	sy
 800bdd2:	b662      	cpsie	i
 800bdd4:	61bb      	str	r3, [r7, #24]
}
 800bdd6:	bf00      	nop
 800bdd8:	e7fe      	b.n	800bdd8 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bdda:	f002 fa27 	bl	800e22c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bdde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bde0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bde2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bde4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d01f      	beq.n	800be2a <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bdea:	68b9      	ldr	r1, [r7, #8]
 800bdec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bdee:	f000 face 	bl	800c38e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bdf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdf4:	1e5a      	subs	r2, r3, #1
 800bdf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdf8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bdfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdfc:	691b      	ldr	r3, [r3, #16]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d00f      	beq.n	800be22 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800be02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be04:	3310      	adds	r3, #16
 800be06:	4618      	mov	r0, r3
 800be08:	f001 f924 	bl	800d054 <xTaskRemoveFromEventList>
 800be0c:	4603      	mov	r3, r0
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d007      	beq.n	800be22 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800be12:	4b3d      	ldr	r3, [pc, #244]	; (800bf08 <xQueueReceive+0x1c8>)
 800be14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800be18:	601a      	str	r2, [r3, #0]
 800be1a:	f3bf 8f4f 	dsb	sy
 800be1e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800be22:	f002 fa37 	bl	800e294 <vPortExitCritical>
				return pdPASS;
 800be26:	2301      	movs	r3, #1
 800be28:	e069      	b.n	800befe <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d103      	bne.n	800be38 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800be30:	f002 fa30 	bl	800e294 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800be34:	2300      	movs	r3, #0
 800be36:	e062      	b.n	800befe <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 800be38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d106      	bne.n	800be4c <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800be3e:	f107 0310 	add.w	r3, r7, #16
 800be42:	4618      	mov	r0, r3
 800be44:	f001 f96c 	bl	800d120 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800be48:	2301      	movs	r3, #1
 800be4a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800be4c:	f002 fa22 	bl	800e294 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800be50:	f000 feba 	bl	800cbc8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800be54:	f002 f9ea 	bl	800e22c <vPortEnterCritical>
 800be58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be5a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800be5e:	b25b      	sxtb	r3, r3
 800be60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be64:	d103      	bne.n	800be6e <xQueueReceive+0x12e>
 800be66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be68:	2200      	movs	r2, #0
 800be6a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800be6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be70:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800be74:	b25b      	sxtb	r3, r3
 800be76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be7a:	d103      	bne.n	800be84 <xQueueReceive+0x144>
 800be7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be7e:	2200      	movs	r2, #0
 800be80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800be84:	f002 fa06 	bl	800e294 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800be88:	1d3a      	adds	r2, r7, #4
 800be8a:	f107 0310 	add.w	r3, r7, #16
 800be8e:	4611      	mov	r1, r2
 800be90:	4618      	mov	r0, r3
 800be92:	f001 f95b 	bl	800d14c <xTaskCheckForTimeOut>
 800be96:	4603      	mov	r3, r0
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d123      	bne.n	800bee4 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800be9c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be9e:	f000 faee 	bl	800c47e <prvIsQueueEmpty>
 800bea2:	4603      	mov	r3, r0
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d017      	beq.n	800bed8 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bea8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beaa:	3324      	adds	r3, #36	; 0x24
 800beac:	687a      	ldr	r2, [r7, #4]
 800beae:	4611      	mov	r1, r2
 800beb0:	4618      	mov	r0, r3
 800beb2:	f001 f87b 	bl	800cfac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800beb6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800beb8:	f000 fa8f 	bl	800c3da <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bebc:	f000 fe92 	bl	800cbe4 <xTaskResumeAll>
 800bec0:	4603      	mov	r3, r0
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d189      	bne.n	800bdda <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800bec6:	4b10      	ldr	r3, [pc, #64]	; (800bf08 <xQueueReceive+0x1c8>)
 800bec8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800becc:	601a      	str	r2, [r3, #0]
 800bece:	f3bf 8f4f 	dsb	sy
 800bed2:	f3bf 8f6f 	isb	sy
 800bed6:	e780      	b.n	800bdda <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800bed8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800beda:	f000 fa7e 	bl	800c3da <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bede:	f000 fe81 	bl	800cbe4 <xTaskResumeAll>
 800bee2:	e77a      	b.n	800bdda <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800bee4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bee6:	f000 fa78 	bl	800c3da <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800beea:	f000 fe7b 	bl	800cbe4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800beee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bef0:	f000 fac5 	bl	800c47e <prvIsQueueEmpty>
 800bef4:	4603      	mov	r3, r0
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	f43f af6f 	beq.w	800bdda <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800befc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800befe:	4618      	mov	r0, r3
 800bf00:	3730      	adds	r7, #48	; 0x30
 800bf02:	46bd      	mov	sp, r7
 800bf04:	bd80      	pop	{r7, pc}
 800bf06:	bf00      	nop
 800bf08:	e000ed04 	.word	0xe000ed04

0800bf0c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800bf0c:	b580      	push	{r7, lr}
 800bf0e:	b08e      	sub	sp, #56	; 0x38
 800bf10:	af00      	add	r7, sp, #0
 800bf12:	6078      	str	r0, [r7, #4]
 800bf14:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800bf16:	2300      	movs	r3, #0
 800bf18:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800bf1e:	2300      	movs	r3, #0
 800bf20:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bf22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d10c      	bne.n	800bf42 <xQueueSemaphoreTake+0x36>
	__asm volatile
 800bf28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf2c:	b672      	cpsid	i
 800bf2e:	f383 8811 	msr	BASEPRI, r3
 800bf32:	f3bf 8f6f 	isb	sy
 800bf36:	f3bf 8f4f 	dsb	sy
 800bf3a:	b662      	cpsie	i
 800bf3c:	623b      	str	r3, [r7, #32]
}
 800bf3e:	bf00      	nop
 800bf40:	e7fe      	b.n	800bf40 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800bf42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d00c      	beq.n	800bf64 <xQueueSemaphoreTake+0x58>
	__asm volatile
 800bf4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf4e:	b672      	cpsid	i
 800bf50:	f383 8811 	msr	BASEPRI, r3
 800bf54:	f3bf 8f6f 	isb	sy
 800bf58:	f3bf 8f4f 	dsb	sy
 800bf5c:	b662      	cpsie	i
 800bf5e:	61fb      	str	r3, [r7, #28]
}
 800bf60:	bf00      	nop
 800bf62:	e7fe      	b.n	800bf62 <xQueueSemaphoreTake+0x56>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bf64:	f001 fa52 	bl	800d40c <xTaskGetSchedulerState>
 800bf68:	4603      	mov	r3, r0
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d102      	bne.n	800bf74 <xQueueSemaphoreTake+0x68>
 800bf6e:	683b      	ldr	r3, [r7, #0]
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d101      	bne.n	800bf78 <xQueueSemaphoreTake+0x6c>
 800bf74:	2301      	movs	r3, #1
 800bf76:	e000      	b.n	800bf7a <xQueueSemaphoreTake+0x6e>
 800bf78:	2300      	movs	r3, #0
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d10c      	bne.n	800bf98 <xQueueSemaphoreTake+0x8c>
	__asm volatile
 800bf7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf82:	b672      	cpsid	i
 800bf84:	f383 8811 	msr	BASEPRI, r3
 800bf88:	f3bf 8f6f 	isb	sy
 800bf8c:	f3bf 8f4f 	dsb	sy
 800bf90:	b662      	cpsie	i
 800bf92:	61bb      	str	r3, [r7, #24]
}
 800bf94:	bf00      	nop
 800bf96:	e7fe      	b.n	800bf96 <xQueueSemaphoreTake+0x8a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bf98:	f002 f948 	bl	800e22c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800bf9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bfa0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800bfa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d024      	beq.n	800bff2 <xQueueSemaphoreTake+0xe6>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800bfa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfaa:	1e5a      	subs	r2, r3, #1
 800bfac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfae:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bfb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d104      	bne.n	800bfc2 <xQueueSemaphoreTake+0xb6>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800bfb8:	f001 fba6 	bl	800d708 <pvTaskIncrementMutexHeldCount>
 800bfbc:	4602      	mov	r2, r0
 800bfbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfc0:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bfc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfc4:	691b      	ldr	r3, [r3, #16]
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d00f      	beq.n	800bfea <xQueueSemaphoreTake+0xde>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bfca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfcc:	3310      	adds	r3, #16
 800bfce:	4618      	mov	r0, r3
 800bfd0:	f001 f840 	bl	800d054 <xTaskRemoveFromEventList>
 800bfd4:	4603      	mov	r3, r0
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d007      	beq.n	800bfea <xQueueSemaphoreTake+0xde>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bfda:	4b55      	ldr	r3, [pc, #340]	; (800c130 <xQueueSemaphoreTake+0x224>)
 800bfdc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bfe0:	601a      	str	r2, [r3, #0]
 800bfe2:	f3bf 8f4f 	dsb	sy
 800bfe6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bfea:	f002 f953 	bl	800e294 <vPortExitCritical>
				return pdPASS;
 800bfee:	2301      	movs	r3, #1
 800bff0:	e099      	b.n	800c126 <xQueueSemaphoreTake+0x21a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bff2:	683b      	ldr	r3, [r7, #0]
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d113      	bne.n	800c020 <xQueueSemaphoreTake+0x114>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800bff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d00c      	beq.n	800c018 <xQueueSemaphoreTake+0x10c>
	__asm volatile
 800bffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c002:	b672      	cpsid	i
 800c004:	f383 8811 	msr	BASEPRI, r3
 800c008:	f3bf 8f6f 	isb	sy
 800c00c:	f3bf 8f4f 	dsb	sy
 800c010:	b662      	cpsie	i
 800c012:	617b      	str	r3, [r7, #20]
}
 800c014:	bf00      	nop
 800c016:	e7fe      	b.n	800c016 <xQueueSemaphoreTake+0x10a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c018:	f002 f93c 	bl	800e294 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c01c:	2300      	movs	r3, #0
 800c01e:	e082      	b.n	800c126 <xQueueSemaphoreTake+0x21a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c020:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c022:	2b00      	cmp	r3, #0
 800c024:	d106      	bne.n	800c034 <xQueueSemaphoreTake+0x128>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c026:	f107 030c 	add.w	r3, r7, #12
 800c02a:	4618      	mov	r0, r3
 800c02c:	f001 f878 	bl	800d120 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c030:	2301      	movs	r3, #1
 800c032:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c034:	f002 f92e 	bl	800e294 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c038:	f000 fdc6 	bl	800cbc8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c03c:	f002 f8f6 	bl	800e22c <vPortEnterCritical>
 800c040:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c042:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c046:	b25b      	sxtb	r3, r3
 800c048:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c04c:	d103      	bne.n	800c056 <xQueueSemaphoreTake+0x14a>
 800c04e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c050:	2200      	movs	r2, #0
 800c052:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c058:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c05c:	b25b      	sxtb	r3, r3
 800c05e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c062:	d103      	bne.n	800c06c <xQueueSemaphoreTake+0x160>
 800c064:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c066:	2200      	movs	r2, #0
 800c068:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c06c:	f002 f912 	bl	800e294 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c070:	463a      	mov	r2, r7
 800c072:	f107 030c 	add.w	r3, r7, #12
 800c076:	4611      	mov	r1, r2
 800c078:	4618      	mov	r0, r3
 800c07a:	f001 f867 	bl	800d14c <xTaskCheckForTimeOut>
 800c07e:	4603      	mov	r3, r0
 800c080:	2b00      	cmp	r3, #0
 800c082:	d132      	bne.n	800c0ea <xQueueSemaphoreTake+0x1de>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c084:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c086:	f000 f9fa 	bl	800c47e <prvIsQueueEmpty>
 800c08a:	4603      	mov	r3, r0
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d026      	beq.n	800c0de <xQueueSemaphoreTake+0x1d2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c090:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	2b00      	cmp	r3, #0
 800c096:	d109      	bne.n	800c0ac <xQueueSemaphoreTake+0x1a0>
					{
						taskENTER_CRITICAL();
 800c098:	f002 f8c8 	bl	800e22c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c09c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c09e:	689b      	ldr	r3, [r3, #8]
 800c0a0:	4618      	mov	r0, r3
 800c0a2:	f001 f9d1 	bl	800d448 <xTaskPriorityInherit>
 800c0a6:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800c0a8:	f002 f8f4 	bl	800e294 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c0ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0ae:	3324      	adds	r3, #36	; 0x24
 800c0b0:	683a      	ldr	r2, [r7, #0]
 800c0b2:	4611      	mov	r1, r2
 800c0b4:	4618      	mov	r0, r3
 800c0b6:	f000 ff79 	bl	800cfac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c0ba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c0bc:	f000 f98d 	bl	800c3da <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c0c0:	f000 fd90 	bl	800cbe4 <xTaskResumeAll>
 800c0c4:	4603      	mov	r3, r0
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	f47f af66 	bne.w	800bf98 <xQueueSemaphoreTake+0x8c>
				{
					portYIELD_WITHIN_API();
 800c0cc:	4b18      	ldr	r3, [pc, #96]	; (800c130 <xQueueSemaphoreTake+0x224>)
 800c0ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c0d2:	601a      	str	r2, [r3, #0]
 800c0d4:	f3bf 8f4f 	dsb	sy
 800c0d8:	f3bf 8f6f 	isb	sy
 800c0dc:	e75c      	b.n	800bf98 <xQueueSemaphoreTake+0x8c>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c0de:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c0e0:	f000 f97b 	bl	800c3da <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c0e4:	f000 fd7e 	bl	800cbe4 <xTaskResumeAll>
 800c0e8:	e756      	b.n	800bf98 <xQueueSemaphoreTake+0x8c>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c0ea:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c0ec:	f000 f975 	bl	800c3da <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c0f0:	f000 fd78 	bl	800cbe4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c0f4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c0f6:	f000 f9c2 	bl	800c47e <prvIsQueueEmpty>
 800c0fa:	4603      	mov	r3, r0
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	f43f af4b 	beq.w	800bf98 <xQueueSemaphoreTake+0x8c>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c102:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c104:	2b00      	cmp	r3, #0
 800c106:	d00d      	beq.n	800c124 <xQueueSemaphoreTake+0x218>
					{
						taskENTER_CRITICAL();
 800c108:	f002 f890 	bl	800e22c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c10c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c10e:	f000 f8bc 	bl	800c28a <prvGetDisinheritPriorityAfterTimeout>
 800c112:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c114:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c116:	689b      	ldr	r3, [r3, #8]
 800c118:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c11a:	4618      	mov	r0, r3
 800c11c:	f001 fa6e 	bl	800d5fc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c120:	f002 f8b8 	bl	800e294 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c124:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c126:	4618      	mov	r0, r3
 800c128:	3738      	adds	r7, #56	; 0x38
 800c12a:	46bd      	mov	sp, r7
 800c12c:	bd80      	pop	{r7, pc}
 800c12e:	bf00      	nop
 800c130:	e000ed04 	.word	0xe000ed04

0800c134 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c134:	b580      	push	{r7, lr}
 800c136:	b08e      	sub	sp, #56	; 0x38
 800c138:	af00      	add	r7, sp, #0
 800c13a:	60f8      	str	r0, [r7, #12]
 800c13c:	60b9      	str	r1, [r7, #8]
 800c13e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c146:	2b00      	cmp	r3, #0
 800c148:	d10c      	bne.n	800c164 <xQueueReceiveFromISR+0x30>
	__asm volatile
 800c14a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c14e:	b672      	cpsid	i
 800c150:	f383 8811 	msr	BASEPRI, r3
 800c154:	f3bf 8f6f 	isb	sy
 800c158:	f3bf 8f4f 	dsb	sy
 800c15c:	b662      	cpsie	i
 800c15e:	623b      	str	r3, [r7, #32]
}
 800c160:	bf00      	nop
 800c162:	e7fe      	b.n	800c162 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c164:	68bb      	ldr	r3, [r7, #8]
 800c166:	2b00      	cmp	r3, #0
 800c168:	d103      	bne.n	800c172 <xQueueReceiveFromISR+0x3e>
 800c16a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c16c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d101      	bne.n	800c176 <xQueueReceiveFromISR+0x42>
 800c172:	2301      	movs	r3, #1
 800c174:	e000      	b.n	800c178 <xQueueReceiveFromISR+0x44>
 800c176:	2300      	movs	r3, #0
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d10c      	bne.n	800c196 <xQueueReceiveFromISR+0x62>
	__asm volatile
 800c17c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c180:	b672      	cpsid	i
 800c182:	f383 8811 	msr	BASEPRI, r3
 800c186:	f3bf 8f6f 	isb	sy
 800c18a:	f3bf 8f4f 	dsb	sy
 800c18e:	b662      	cpsie	i
 800c190:	61fb      	str	r3, [r7, #28]
}
 800c192:	bf00      	nop
 800c194:	e7fe      	b.n	800c194 <xQueueReceiveFromISR+0x60>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c196:	f002 f931 	bl	800e3fc <vPortValidateInterruptPriority>
	__asm volatile
 800c19a:	f3ef 8211 	mrs	r2, BASEPRI
 800c19e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1a2:	b672      	cpsid	i
 800c1a4:	f383 8811 	msr	BASEPRI, r3
 800c1a8:	f3bf 8f6f 	isb	sy
 800c1ac:	f3bf 8f4f 	dsb	sy
 800c1b0:	b662      	cpsie	i
 800c1b2:	61ba      	str	r2, [r7, #24]
 800c1b4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800c1b6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c1b8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c1ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1be:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c1c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d02f      	beq.n	800c226 <xQueueReceiveFromISR+0xf2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800c1c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1c8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c1cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c1d0:	68b9      	ldr	r1, [r7, #8]
 800c1d2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c1d4:	f000 f8db 	bl	800c38e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c1d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1da:	1e5a      	subs	r2, r3, #1
 800c1dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1de:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800c1e0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c1e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1e8:	d112      	bne.n	800c210 <xQueueReceiveFromISR+0xdc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c1ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1ec:	691b      	ldr	r3, [r3, #16]
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d016      	beq.n	800c220 <xQueueReceiveFromISR+0xec>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c1f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1f4:	3310      	adds	r3, #16
 800c1f6:	4618      	mov	r0, r3
 800c1f8:	f000 ff2c 	bl	800d054 <xTaskRemoveFromEventList>
 800c1fc:	4603      	mov	r3, r0
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d00e      	beq.n	800c220 <xQueueReceiveFromISR+0xec>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	2b00      	cmp	r3, #0
 800c206:	d00b      	beq.n	800c220 <xQueueReceiveFromISR+0xec>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	2201      	movs	r2, #1
 800c20c:	601a      	str	r2, [r3, #0]
 800c20e:	e007      	b.n	800c220 <xQueueReceiveFromISR+0xec>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800c210:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c214:	3301      	adds	r3, #1
 800c216:	b2db      	uxtb	r3, r3
 800c218:	b25a      	sxtb	r2, r3
 800c21a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c21c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800c220:	2301      	movs	r3, #1
 800c222:	637b      	str	r3, [r7, #52]	; 0x34
 800c224:	e001      	b.n	800c22a <xQueueReceiveFromISR+0xf6>
		}
		else
		{
			xReturn = pdFAIL;
 800c226:	2300      	movs	r3, #0
 800c228:	637b      	str	r3, [r7, #52]	; 0x34
 800c22a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c22c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800c22e:	693b      	ldr	r3, [r7, #16]
 800c230:	f383 8811 	msr	BASEPRI, r3
}
 800c234:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c236:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800c238:	4618      	mov	r0, r3
 800c23a:	3738      	adds	r7, #56	; 0x38
 800c23c:	46bd      	mov	sp, r7
 800c23e:	bd80      	pop	{r7, pc}

0800c240 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800c240:	b580      	push	{r7, lr}
 800c242:	b084      	sub	sp, #16
 800c244:	af00      	add	r7, sp, #0
 800c246:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d10c      	bne.n	800c26c <vQueueDelete+0x2c>
	__asm volatile
 800c252:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c256:	b672      	cpsid	i
 800c258:	f383 8811 	msr	BASEPRI, r3
 800c25c:	f3bf 8f6f 	isb	sy
 800c260:	f3bf 8f4f 	dsb	sy
 800c264:	b662      	cpsie	i
 800c266:	60bb      	str	r3, [r7, #8]
}
 800c268:	bf00      	nop
 800c26a:	e7fe      	b.n	800c26a <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800c26c:	68f8      	ldr	r0, [r7, #12]
 800c26e:	f000 f95f 	bl	800c530 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800c278:	2b00      	cmp	r3, #0
 800c27a:	d102      	bne.n	800c282 <vQueueDelete+0x42>
		{
			vPortFree( pxQueue );
 800c27c:	68f8      	ldr	r0, [r7, #12]
 800c27e:	f002 f9cb 	bl	800e618 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800c282:	bf00      	nop
 800c284:	3710      	adds	r7, #16
 800c286:	46bd      	mov	sp, r7
 800c288:	bd80      	pop	{r7, pc}

0800c28a <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800c28a:	b480      	push	{r7}
 800c28c:	b085      	sub	sp, #20
 800c28e:	af00      	add	r7, sp, #0
 800c290:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c296:	2b00      	cmp	r3, #0
 800c298:	d006      	beq.n	800c2a8 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800c2a4:	60fb      	str	r3, [r7, #12]
 800c2a6:	e001      	b.n	800c2ac <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800c2a8:	2300      	movs	r3, #0
 800c2aa:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800c2ac:	68fb      	ldr	r3, [r7, #12]
	}
 800c2ae:	4618      	mov	r0, r3
 800c2b0:	3714      	adds	r7, #20
 800c2b2:	46bd      	mov	sp, r7
 800c2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b8:	4770      	bx	lr

0800c2ba <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c2ba:	b580      	push	{r7, lr}
 800c2bc:	b086      	sub	sp, #24
 800c2be:	af00      	add	r7, sp, #0
 800c2c0:	60f8      	str	r0, [r7, #12]
 800c2c2:	60b9      	str	r1, [r7, #8]
 800c2c4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c2ce:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d10d      	bne.n	800c2f4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d14d      	bne.n	800c37c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	689b      	ldr	r3, [r3, #8]
 800c2e4:	4618      	mov	r0, r3
 800c2e6:	f001 f917 	bl	800d518 <xTaskPriorityDisinherit>
 800c2ea:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	2200      	movs	r2, #0
 800c2f0:	609a      	str	r2, [r3, #8]
 800c2f2:	e043      	b.n	800c37c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d119      	bne.n	800c32e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	6858      	ldr	r0, [r3, #4]
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c302:	461a      	mov	r2, r3
 800c304:	68b9      	ldr	r1, [r7, #8]
 800c306:	f002 fad1 	bl	800e8ac <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	685a      	ldr	r2, [r3, #4]
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c312:	441a      	add	r2, r3
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	685a      	ldr	r2, [r3, #4]
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	689b      	ldr	r3, [r3, #8]
 800c320:	429a      	cmp	r2, r3
 800c322:	d32b      	bcc.n	800c37c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	681a      	ldr	r2, [r3, #0]
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	605a      	str	r2, [r3, #4]
 800c32c:	e026      	b.n	800c37c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	68d8      	ldr	r0, [r3, #12]
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c336:	461a      	mov	r2, r3
 800c338:	68b9      	ldr	r1, [r7, #8]
 800c33a:	f002 fab7 	bl	800e8ac <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	68da      	ldr	r2, [r3, #12]
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c346:	425b      	negs	r3, r3
 800c348:	441a      	add	r2, r3
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	68da      	ldr	r2, [r3, #12]
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	429a      	cmp	r2, r3
 800c358:	d207      	bcs.n	800c36a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c35a:	68fb      	ldr	r3, [r7, #12]
 800c35c:	689a      	ldr	r2, [r3, #8]
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c362:	425b      	negs	r3, r3
 800c364:	441a      	add	r2, r3
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	2b02      	cmp	r3, #2
 800c36e:	d105      	bne.n	800c37c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c370:	693b      	ldr	r3, [r7, #16]
 800c372:	2b00      	cmp	r3, #0
 800c374:	d002      	beq.n	800c37c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c376:	693b      	ldr	r3, [r7, #16]
 800c378:	3b01      	subs	r3, #1
 800c37a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c37c:	693b      	ldr	r3, [r7, #16]
 800c37e:	1c5a      	adds	r2, r3, #1
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800c384:	697b      	ldr	r3, [r7, #20]
}
 800c386:	4618      	mov	r0, r3
 800c388:	3718      	adds	r7, #24
 800c38a:	46bd      	mov	sp, r7
 800c38c:	bd80      	pop	{r7, pc}

0800c38e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c38e:	b580      	push	{r7, lr}
 800c390:	b082      	sub	sp, #8
 800c392:	af00      	add	r7, sp, #0
 800c394:	6078      	str	r0, [r7, #4]
 800c396:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d018      	beq.n	800c3d2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	68da      	ldr	r2, [r3, #12]
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3a8:	441a      	add	r2, r3
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	68da      	ldr	r2, [r3, #12]
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	689b      	ldr	r3, [r3, #8]
 800c3b6:	429a      	cmp	r2, r3
 800c3b8:	d303      	bcc.n	800c3c2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	681a      	ldr	r2, [r3, #0]
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	68d9      	ldr	r1, [r3, #12]
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3ca:	461a      	mov	r2, r3
 800c3cc:	6838      	ldr	r0, [r7, #0]
 800c3ce:	f002 fa6d 	bl	800e8ac <memcpy>
	}
}
 800c3d2:	bf00      	nop
 800c3d4:	3708      	adds	r7, #8
 800c3d6:	46bd      	mov	sp, r7
 800c3d8:	bd80      	pop	{r7, pc}

0800c3da <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c3da:	b580      	push	{r7, lr}
 800c3dc:	b084      	sub	sp, #16
 800c3de:	af00      	add	r7, sp, #0
 800c3e0:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c3e2:	f001 ff23 	bl	800e22c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c3ec:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c3ee:	e011      	b.n	800c414 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d012      	beq.n	800c41e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	3324      	adds	r3, #36	; 0x24
 800c3fc:	4618      	mov	r0, r3
 800c3fe:	f000 fe29 	bl	800d054 <xTaskRemoveFromEventList>
 800c402:	4603      	mov	r3, r0
 800c404:	2b00      	cmp	r3, #0
 800c406:	d001      	beq.n	800c40c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c408:	f000 ff06 	bl	800d218 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c40c:	7bfb      	ldrb	r3, [r7, #15]
 800c40e:	3b01      	subs	r3, #1
 800c410:	b2db      	uxtb	r3, r3
 800c412:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c414:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c418:	2b00      	cmp	r3, #0
 800c41a:	dce9      	bgt.n	800c3f0 <prvUnlockQueue+0x16>
 800c41c:	e000      	b.n	800c420 <prvUnlockQueue+0x46>
					break;
 800c41e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	22ff      	movs	r2, #255	; 0xff
 800c424:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c428:	f001 ff34 	bl	800e294 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c42c:	f001 fefe 	bl	800e22c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c436:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c438:	e011      	b.n	800c45e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	691b      	ldr	r3, [r3, #16]
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d012      	beq.n	800c468 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	3310      	adds	r3, #16
 800c446:	4618      	mov	r0, r3
 800c448:	f000 fe04 	bl	800d054 <xTaskRemoveFromEventList>
 800c44c:	4603      	mov	r3, r0
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d001      	beq.n	800c456 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c452:	f000 fee1 	bl	800d218 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c456:	7bbb      	ldrb	r3, [r7, #14]
 800c458:	3b01      	subs	r3, #1
 800c45a:	b2db      	uxtb	r3, r3
 800c45c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c45e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c462:	2b00      	cmp	r3, #0
 800c464:	dce9      	bgt.n	800c43a <prvUnlockQueue+0x60>
 800c466:	e000      	b.n	800c46a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c468:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	22ff      	movs	r2, #255	; 0xff
 800c46e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c472:	f001 ff0f 	bl	800e294 <vPortExitCritical>
}
 800c476:	bf00      	nop
 800c478:	3710      	adds	r7, #16
 800c47a:	46bd      	mov	sp, r7
 800c47c:	bd80      	pop	{r7, pc}

0800c47e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c47e:	b580      	push	{r7, lr}
 800c480:	b084      	sub	sp, #16
 800c482:	af00      	add	r7, sp, #0
 800c484:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c486:	f001 fed1 	bl	800e22c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d102      	bne.n	800c498 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c492:	2301      	movs	r3, #1
 800c494:	60fb      	str	r3, [r7, #12]
 800c496:	e001      	b.n	800c49c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c498:	2300      	movs	r3, #0
 800c49a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c49c:	f001 fefa 	bl	800e294 <vPortExitCritical>

	return xReturn;
 800c4a0:	68fb      	ldr	r3, [r7, #12]
}
 800c4a2:	4618      	mov	r0, r3
 800c4a4:	3710      	adds	r7, #16
 800c4a6:	46bd      	mov	sp, r7
 800c4a8:	bd80      	pop	{r7, pc}

0800c4aa <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c4aa:	b580      	push	{r7, lr}
 800c4ac:	b084      	sub	sp, #16
 800c4ae:	af00      	add	r7, sp, #0
 800c4b0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c4b2:	f001 febb 	bl	800e22c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c4be:	429a      	cmp	r2, r3
 800c4c0:	d102      	bne.n	800c4c8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c4c2:	2301      	movs	r3, #1
 800c4c4:	60fb      	str	r3, [r7, #12]
 800c4c6:	e001      	b.n	800c4cc <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c4c8:	2300      	movs	r3, #0
 800c4ca:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c4cc:	f001 fee2 	bl	800e294 <vPortExitCritical>

	return xReturn;
 800c4d0:	68fb      	ldr	r3, [r7, #12]
}
 800c4d2:	4618      	mov	r0, r3
 800c4d4:	3710      	adds	r7, #16
 800c4d6:	46bd      	mov	sp, r7
 800c4d8:	bd80      	pop	{r7, pc}
	...

0800c4dc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c4dc:	b480      	push	{r7}
 800c4de:	b085      	sub	sp, #20
 800c4e0:	af00      	add	r7, sp, #0
 800c4e2:	6078      	str	r0, [r7, #4]
 800c4e4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c4e6:	2300      	movs	r3, #0
 800c4e8:	60fb      	str	r3, [r7, #12]
 800c4ea:	e014      	b.n	800c516 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c4ec:	4a0f      	ldr	r2, [pc, #60]	; (800c52c <vQueueAddToRegistry+0x50>)
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d10b      	bne.n	800c510 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c4f8:	490c      	ldr	r1, [pc, #48]	; (800c52c <vQueueAddToRegistry+0x50>)
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	683a      	ldr	r2, [r7, #0]
 800c4fe:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c502:	4a0a      	ldr	r2, [pc, #40]	; (800c52c <vQueueAddToRegistry+0x50>)
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	00db      	lsls	r3, r3, #3
 800c508:	4413      	add	r3, r2
 800c50a:	687a      	ldr	r2, [r7, #4]
 800c50c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c50e:	e006      	b.n	800c51e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	3301      	adds	r3, #1
 800c514:	60fb      	str	r3, [r7, #12]
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	2b07      	cmp	r3, #7
 800c51a:	d9e7      	bls.n	800c4ec <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c51c:	bf00      	nop
 800c51e:	bf00      	nop
 800c520:	3714      	adds	r7, #20
 800c522:	46bd      	mov	sp, r7
 800c524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c528:	4770      	bx	lr
 800c52a:	bf00      	nop
 800c52c:	20000f38 	.word	0x20000f38

0800c530 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800c530:	b480      	push	{r7}
 800c532:	b085      	sub	sp, #20
 800c534:	af00      	add	r7, sp, #0
 800c536:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c538:	2300      	movs	r3, #0
 800c53a:	60fb      	str	r3, [r7, #12]
 800c53c:	e016      	b.n	800c56c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800c53e:	4a10      	ldr	r2, [pc, #64]	; (800c580 <vQueueUnregisterQueue+0x50>)
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	00db      	lsls	r3, r3, #3
 800c544:	4413      	add	r3, r2
 800c546:	685b      	ldr	r3, [r3, #4]
 800c548:	687a      	ldr	r2, [r7, #4]
 800c54a:	429a      	cmp	r2, r3
 800c54c:	d10b      	bne.n	800c566 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800c54e:	4a0c      	ldr	r2, [pc, #48]	; (800c580 <vQueueUnregisterQueue+0x50>)
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	2100      	movs	r1, #0
 800c554:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800c558:	4a09      	ldr	r2, [pc, #36]	; (800c580 <vQueueUnregisterQueue+0x50>)
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	00db      	lsls	r3, r3, #3
 800c55e:	4413      	add	r3, r2
 800c560:	2200      	movs	r2, #0
 800c562:	605a      	str	r2, [r3, #4]
				break;
 800c564:	e006      	b.n	800c574 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	3301      	adds	r3, #1
 800c56a:	60fb      	str	r3, [r7, #12]
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	2b07      	cmp	r3, #7
 800c570:	d9e5      	bls.n	800c53e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800c572:	bf00      	nop
 800c574:	bf00      	nop
 800c576:	3714      	adds	r7, #20
 800c578:	46bd      	mov	sp, r7
 800c57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c57e:	4770      	bx	lr
 800c580:	20000f38 	.word	0x20000f38

0800c584 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c584:	b580      	push	{r7, lr}
 800c586:	b086      	sub	sp, #24
 800c588:	af00      	add	r7, sp, #0
 800c58a:	60f8      	str	r0, [r7, #12]
 800c58c:	60b9      	str	r1, [r7, #8]
 800c58e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c594:	f001 fe4a 	bl	800e22c <vPortEnterCritical>
 800c598:	697b      	ldr	r3, [r7, #20]
 800c59a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c59e:	b25b      	sxtb	r3, r3
 800c5a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5a4:	d103      	bne.n	800c5ae <vQueueWaitForMessageRestricted+0x2a>
 800c5a6:	697b      	ldr	r3, [r7, #20]
 800c5a8:	2200      	movs	r2, #0
 800c5aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c5ae:	697b      	ldr	r3, [r7, #20]
 800c5b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c5b4:	b25b      	sxtb	r3, r3
 800c5b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5ba:	d103      	bne.n	800c5c4 <vQueueWaitForMessageRestricted+0x40>
 800c5bc:	697b      	ldr	r3, [r7, #20]
 800c5be:	2200      	movs	r2, #0
 800c5c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c5c4:	f001 fe66 	bl	800e294 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c5c8:	697b      	ldr	r3, [r7, #20]
 800c5ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d106      	bne.n	800c5de <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c5d0:	697b      	ldr	r3, [r7, #20]
 800c5d2:	3324      	adds	r3, #36	; 0x24
 800c5d4:	687a      	ldr	r2, [r7, #4]
 800c5d6:	68b9      	ldr	r1, [r7, #8]
 800c5d8:	4618      	mov	r0, r3
 800c5da:	f000 fd0d 	bl	800cff8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c5de:	6978      	ldr	r0, [r7, #20]
 800c5e0:	f7ff fefb 	bl	800c3da <prvUnlockQueue>
	}
 800c5e4:	bf00      	nop
 800c5e6:	3718      	adds	r7, #24
 800c5e8:	46bd      	mov	sp, r7
 800c5ea:	bd80      	pop	{r7, pc}

0800c5ec <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c5ec:	b580      	push	{r7, lr}
 800c5ee:	b08e      	sub	sp, #56	; 0x38
 800c5f0:	af04      	add	r7, sp, #16
 800c5f2:	60f8      	str	r0, [r7, #12]
 800c5f4:	60b9      	str	r1, [r7, #8]
 800c5f6:	607a      	str	r2, [r7, #4]
 800c5f8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c5fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d10c      	bne.n	800c61a <xTaskCreateStatic+0x2e>
	__asm volatile
 800c600:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c604:	b672      	cpsid	i
 800c606:	f383 8811 	msr	BASEPRI, r3
 800c60a:	f3bf 8f6f 	isb	sy
 800c60e:	f3bf 8f4f 	dsb	sy
 800c612:	b662      	cpsie	i
 800c614:	623b      	str	r3, [r7, #32]
}
 800c616:	bf00      	nop
 800c618:	e7fe      	b.n	800c618 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800c61a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d10c      	bne.n	800c63a <xTaskCreateStatic+0x4e>
	__asm volatile
 800c620:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c624:	b672      	cpsid	i
 800c626:	f383 8811 	msr	BASEPRI, r3
 800c62a:	f3bf 8f6f 	isb	sy
 800c62e:	f3bf 8f4f 	dsb	sy
 800c632:	b662      	cpsie	i
 800c634:	61fb      	str	r3, [r7, #28]
}
 800c636:	bf00      	nop
 800c638:	e7fe      	b.n	800c638 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c63a:	23bc      	movs	r3, #188	; 0xbc
 800c63c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c63e:	693b      	ldr	r3, [r7, #16]
 800c640:	2bbc      	cmp	r3, #188	; 0xbc
 800c642:	d00c      	beq.n	800c65e <xTaskCreateStatic+0x72>
	__asm volatile
 800c644:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c648:	b672      	cpsid	i
 800c64a:	f383 8811 	msr	BASEPRI, r3
 800c64e:	f3bf 8f6f 	isb	sy
 800c652:	f3bf 8f4f 	dsb	sy
 800c656:	b662      	cpsie	i
 800c658:	61bb      	str	r3, [r7, #24]
}
 800c65a:	bf00      	nop
 800c65c:	e7fe      	b.n	800c65c <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c65e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c662:	2b00      	cmp	r3, #0
 800c664:	d01e      	beq.n	800c6a4 <xTaskCreateStatic+0xb8>
 800c666:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d01b      	beq.n	800c6a4 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c66c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c66e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c672:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c674:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c678:	2202      	movs	r2, #2
 800c67a:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c67e:	2300      	movs	r3, #0
 800c680:	9303      	str	r3, [sp, #12]
 800c682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c684:	9302      	str	r3, [sp, #8]
 800c686:	f107 0314 	add.w	r3, r7, #20
 800c68a:	9301      	str	r3, [sp, #4]
 800c68c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c68e:	9300      	str	r3, [sp, #0]
 800c690:	683b      	ldr	r3, [r7, #0]
 800c692:	687a      	ldr	r2, [r7, #4]
 800c694:	68b9      	ldr	r1, [r7, #8]
 800c696:	68f8      	ldr	r0, [r7, #12]
 800c698:	f000 f850 	bl	800c73c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c69c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c69e:	f000 f8f5 	bl	800c88c <prvAddNewTaskToReadyList>
 800c6a2:	e001      	b.n	800c6a8 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c6a8:	697b      	ldr	r3, [r7, #20]
	}
 800c6aa:	4618      	mov	r0, r3
 800c6ac:	3728      	adds	r7, #40	; 0x28
 800c6ae:	46bd      	mov	sp, r7
 800c6b0:	bd80      	pop	{r7, pc}

0800c6b2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c6b2:	b580      	push	{r7, lr}
 800c6b4:	b08c      	sub	sp, #48	; 0x30
 800c6b6:	af04      	add	r7, sp, #16
 800c6b8:	60f8      	str	r0, [r7, #12]
 800c6ba:	60b9      	str	r1, [r7, #8]
 800c6bc:	603b      	str	r3, [r7, #0]
 800c6be:	4613      	mov	r3, r2
 800c6c0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c6c2:	88fb      	ldrh	r3, [r7, #6]
 800c6c4:	009b      	lsls	r3, r3, #2
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	f001 fedc 	bl	800e484 <pvPortMalloc>
 800c6cc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c6ce:	697b      	ldr	r3, [r7, #20]
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d00e      	beq.n	800c6f2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c6d4:	20bc      	movs	r0, #188	; 0xbc
 800c6d6:	f001 fed5 	bl	800e484 <pvPortMalloc>
 800c6da:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c6dc:	69fb      	ldr	r3, [r7, #28]
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d003      	beq.n	800c6ea <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c6e2:	69fb      	ldr	r3, [r7, #28]
 800c6e4:	697a      	ldr	r2, [r7, #20]
 800c6e6:	631a      	str	r2, [r3, #48]	; 0x30
 800c6e8:	e005      	b.n	800c6f6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c6ea:	6978      	ldr	r0, [r7, #20]
 800c6ec:	f001 ff94 	bl	800e618 <vPortFree>
 800c6f0:	e001      	b.n	800c6f6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c6f2:	2300      	movs	r3, #0
 800c6f4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c6f6:	69fb      	ldr	r3, [r7, #28]
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d017      	beq.n	800c72c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c6fc:	69fb      	ldr	r3, [r7, #28]
 800c6fe:	2200      	movs	r2, #0
 800c700:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c704:	88fa      	ldrh	r2, [r7, #6]
 800c706:	2300      	movs	r3, #0
 800c708:	9303      	str	r3, [sp, #12]
 800c70a:	69fb      	ldr	r3, [r7, #28]
 800c70c:	9302      	str	r3, [sp, #8]
 800c70e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c710:	9301      	str	r3, [sp, #4]
 800c712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c714:	9300      	str	r3, [sp, #0]
 800c716:	683b      	ldr	r3, [r7, #0]
 800c718:	68b9      	ldr	r1, [r7, #8]
 800c71a:	68f8      	ldr	r0, [r7, #12]
 800c71c:	f000 f80e 	bl	800c73c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c720:	69f8      	ldr	r0, [r7, #28]
 800c722:	f000 f8b3 	bl	800c88c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c726:	2301      	movs	r3, #1
 800c728:	61bb      	str	r3, [r7, #24]
 800c72a:	e002      	b.n	800c732 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c72c:	f04f 33ff 	mov.w	r3, #4294967295
 800c730:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c732:	69bb      	ldr	r3, [r7, #24]
	}
 800c734:	4618      	mov	r0, r3
 800c736:	3720      	adds	r7, #32
 800c738:	46bd      	mov	sp, r7
 800c73a:	bd80      	pop	{r7, pc}

0800c73c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c73c:	b580      	push	{r7, lr}
 800c73e:	b088      	sub	sp, #32
 800c740:	af00      	add	r7, sp, #0
 800c742:	60f8      	str	r0, [r7, #12]
 800c744:	60b9      	str	r1, [r7, #8]
 800c746:	607a      	str	r2, [r7, #4]
 800c748:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c74a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c74c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	009b      	lsls	r3, r3, #2
 800c752:	461a      	mov	r2, r3
 800c754:	21a5      	movs	r1, #165	; 0xa5
 800c756:	f002 f8b7 	bl	800e8c8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c75a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c75c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c75e:	6879      	ldr	r1, [r7, #4]
 800c760:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800c764:	440b      	add	r3, r1
 800c766:	009b      	lsls	r3, r3, #2
 800c768:	4413      	add	r3, r2
 800c76a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c76c:	69bb      	ldr	r3, [r7, #24]
 800c76e:	f023 0307 	bic.w	r3, r3, #7
 800c772:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c774:	69bb      	ldr	r3, [r7, #24]
 800c776:	f003 0307 	and.w	r3, r3, #7
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d00c      	beq.n	800c798 <prvInitialiseNewTask+0x5c>
	__asm volatile
 800c77e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c782:	b672      	cpsid	i
 800c784:	f383 8811 	msr	BASEPRI, r3
 800c788:	f3bf 8f6f 	isb	sy
 800c78c:	f3bf 8f4f 	dsb	sy
 800c790:	b662      	cpsie	i
 800c792:	617b      	str	r3, [r7, #20]
}
 800c794:	bf00      	nop
 800c796:	e7fe      	b.n	800c796 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c798:	68bb      	ldr	r3, [r7, #8]
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d01f      	beq.n	800c7de <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c79e:	2300      	movs	r3, #0
 800c7a0:	61fb      	str	r3, [r7, #28]
 800c7a2:	e012      	b.n	800c7ca <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c7a4:	68ba      	ldr	r2, [r7, #8]
 800c7a6:	69fb      	ldr	r3, [r7, #28]
 800c7a8:	4413      	add	r3, r2
 800c7aa:	7819      	ldrb	r1, [r3, #0]
 800c7ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c7ae:	69fb      	ldr	r3, [r7, #28]
 800c7b0:	4413      	add	r3, r2
 800c7b2:	3334      	adds	r3, #52	; 0x34
 800c7b4:	460a      	mov	r2, r1
 800c7b6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c7b8:	68ba      	ldr	r2, [r7, #8]
 800c7ba:	69fb      	ldr	r3, [r7, #28]
 800c7bc:	4413      	add	r3, r2
 800c7be:	781b      	ldrb	r3, [r3, #0]
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d006      	beq.n	800c7d2 <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c7c4:	69fb      	ldr	r3, [r7, #28]
 800c7c6:	3301      	adds	r3, #1
 800c7c8:	61fb      	str	r3, [r7, #28]
 800c7ca:	69fb      	ldr	r3, [r7, #28]
 800c7cc:	2b0f      	cmp	r3, #15
 800c7ce:	d9e9      	bls.n	800c7a4 <prvInitialiseNewTask+0x68>
 800c7d0:	e000      	b.n	800c7d4 <prvInitialiseNewTask+0x98>
			{
				break;
 800c7d2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c7d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7d6:	2200      	movs	r2, #0
 800c7d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c7dc:	e003      	b.n	800c7e6 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c7de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7e0:	2200      	movs	r2, #0
 800c7e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c7e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7e8:	2b37      	cmp	r3, #55	; 0x37
 800c7ea:	d901      	bls.n	800c7f0 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c7ec:	2337      	movs	r3, #55	; 0x37
 800c7ee:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c7f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c7f4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c7f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c7fa:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c7fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7fe:	2200      	movs	r2, #0
 800c800:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c802:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c804:	3304      	adds	r3, #4
 800c806:	4618      	mov	r0, r3
 800c808:	f7fe fd4c 	bl	800b2a4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c80c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c80e:	3318      	adds	r3, #24
 800c810:	4618      	mov	r0, r3
 800c812:	f7fe fd47 	bl	800b2a4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c818:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c81a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c81c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c81e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c824:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c828:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c82a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c82c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c82e:	2200      	movs	r2, #0
 800c830:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c836:	2200      	movs	r2, #0
 800c838:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c83c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c83e:	3354      	adds	r3, #84	; 0x54
 800c840:	2260      	movs	r2, #96	; 0x60
 800c842:	2100      	movs	r1, #0
 800c844:	4618      	mov	r0, r3
 800c846:	f002 f83f 	bl	800e8c8 <memset>
 800c84a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c84c:	4a0c      	ldr	r2, [pc, #48]	; (800c880 <prvInitialiseNewTask+0x144>)
 800c84e:	659a      	str	r2, [r3, #88]	; 0x58
 800c850:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c852:	4a0c      	ldr	r2, [pc, #48]	; (800c884 <prvInitialiseNewTask+0x148>)
 800c854:	65da      	str	r2, [r3, #92]	; 0x5c
 800c856:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c858:	4a0b      	ldr	r2, [pc, #44]	; (800c888 <prvInitialiseNewTask+0x14c>)
 800c85a:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c85c:	683a      	ldr	r2, [r7, #0]
 800c85e:	68f9      	ldr	r1, [r7, #12]
 800c860:	69b8      	ldr	r0, [r7, #24]
 800c862:	f001 fbd7 	bl	800e014 <pxPortInitialiseStack>
 800c866:	4602      	mov	r2, r0
 800c868:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c86a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c86c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d002      	beq.n	800c878 <prvInitialiseNewTask+0x13c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c872:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c874:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c876:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c878:	bf00      	nop
 800c87a:	3720      	adds	r7, #32
 800c87c:	46bd      	mov	sp, r7
 800c87e:	bd80      	pop	{r7, pc}
 800c880:	0800f508 	.word	0x0800f508
 800c884:	0800f528 	.word	0x0800f528
 800c888:	0800f4e8 	.word	0x0800f4e8

0800c88c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c88c:	b580      	push	{r7, lr}
 800c88e:	b082      	sub	sp, #8
 800c890:	af00      	add	r7, sp, #0
 800c892:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c894:	f001 fcca 	bl	800e22c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c898:	4b2d      	ldr	r3, [pc, #180]	; (800c950 <prvAddNewTaskToReadyList+0xc4>)
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	3301      	adds	r3, #1
 800c89e:	4a2c      	ldr	r2, [pc, #176]	; (800c950 <prvAddNewTaskToReadyList+0xc4>)
 800c8a0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c8a2:	4b2c      	ldr	r3, [pc, #176]	; (800c954 <prvAddNewTaskToReadyList+0xc8>)
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d109      	bne.n	800c8be <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c8aa:	4a2a      	ldr	r2, [pc, #168]	; (800c954 <prvAddNewTaskToReadyList+0xc8>)
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c8b0:	4b27      	ldr	r3, [pc, #156]	; (800c950 <prvAddNewTaskToReadyList+0xc4>)
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	2b01      	cmp	r3, #1
 800c8b6:	d110      	bne.n	800c8da <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c8b8:	f000 fcd4 	bl	800d264 <prvInitialiseTaskLists>
 800c8bc:	e00d      	b.n	800c8da <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c8be:	4b26      	ldr	r3, [pc, #152]	; (800c958 <prvAddNewTaskToReadyList+0xcc>)
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d109      	bne.n	800c8da <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c8c6:	4b23      	ldr	r3, [pc, #140]	; (800c954 <prvAddNewTaskToReadyList+0xc8>)
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8d0:	429a      	cmp	r2, r3
 800c8d2:	d802      	bhi.n	800c8da <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c8d4:	4a1f      	ldr	r2, [pc, #124]	; (800c954 <prvAddNewTaskToReadyList+0xc8>)
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c8da:	4b20      	ldr	r3, [pc, #128]	; (800c95c <prvAddNewTaskToReadyList+0xd0>)
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	3301      	adds	r3, #1
 800c8e0:	4a1e      	ldr	r2, [pc, #120]	; (800c95c <prvAddNewTaskToReadyList+0xd0>)
 800c8e2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c8e4:	4b1d      	ldr	r3, [pc, #116]	; (800c95c <prvAddNewTaskToReadyList+0xd0>)
 800c8e6:	681a      	ldr	r2, [r3, #0]
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8f0:	4b1b      	ldr	r3, [pc, #108]	; (800c960 <prvAddNewTaskToReadyList+0xd4>)
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	429a      	cmp	r2, r3
 800c8f6:	d903      	bls.n	800c900 <prvAddNewTaskToReadyList+0x74>
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8fc:	4a18      	ldr	r2, [pc, #96]	; (800c960 <prvAddNewTaskToReadyList+0xd4>)
 800c8fe:	6013      	str	r3, [r2, #0]
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c904:	4613      	mov	r3, r2
 800c906:	009b      	lsls	r3, r3, #2
 800c908:	4413      	add	r3, r2
 800c90a:	009b      	lsls	r3, r3, #2
 800c90c:	4a15      	ldr	r2, [pc, #84]	; (800c964 <prvAddNewTaskToReadyList+0xd8>)
 800c90e:	441a      	add	r2, r3
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	3304      	adds	r3, #4
 800c914:	4619      	mov	r1, r3
 800c916:	4610      	mov	r0, r2
 800c918:	f7fe fcd1 	bl	800b2be <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c91c:	f001 fcba 	bl	800e294 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c920:	4b0d      	ldr	r3, [pc, #52]	; (800c958 <prvAddNewTaskToReadyList+0xcc>)
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	2b00      	cmp	r3, #0
 800c926:	d00e      	beq.n	800c946 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c928:	4b0a      	ldr	r3, [pc, #40]	; (800c954 <prvAddNewTaskToReadyList+0xc8>)
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c932:	429a      	cmp	r2, r3
 800c934:	d207      	bcs.n	800c946 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c936:	4b0c      	ldr	r3, [pc, #48]	; (800c968 <prvAddNewTaskToReadyList+0xdc>)
 800c938:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c93c:	601a      	str	r2, [r3, #0]
 800c93e:	f3bf 8f4f 	dsb	sy
 800c942:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c946:	bf00      	nop
 800c948:	3708      	adds	r7, #8
 800c94a:	46bd      	mov	sp, r7
 800c94c:	bd80      	pop	{r7, pc}
 800c94e:	bf00      	nop
 800c950:	2000144c 	.word	0x2000144c
 800c954:	20000f78 	.word	0x20000f78
 800c958:	20001458 	.word	0x20001458
 800c95c:	20001468 	.word	0x20001468
 800c960:	20001454 	.word	0x20001454
 800c964:	20000f7c 	.word	0x20000f7c
 800c968:	e000ed04 	.word	0xe000ed04

0800c96c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800c96c:	b580      	push	{r7, lr}
 800c96e:	b08a      	sub	sp, #40	; 0x28
 800c970:	af00      	add	r7, sp, #0
 800c972:	6078      	str	r0, [r7, #4]
 800c974:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800c976:	2300      	movs	r3, #0
 800c978:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d10c      	bne.n	800c99a <vTaskDelayUntil+0x2e>
	__asm volatile
 800c980:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c984:	b672      	cpsid	i
 800c986:	f383 8811 	msr	BASEPRI, r3
 800c98a:	f3bf 8f6f 	isb	sy
 800c98e:	f3bf 8f4f 	dsb	sy
 800c992:	b662      	cpsie	i
 800c994:	617b      	str	r3, [r7, #20]
}
 800c996:	bf00      	nop
 800c998:	e7fe      	b.n	800c998 <vTaskDelayUntil+0x2c>
		configASSERT( ( xTimeIncrement > 0U ) );
 800c99a:	683b      	ldr	r3, [r7, #0]
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d10c      	bne.n	800c9ba <vTaskDelayUntil+0x4e>
	__asm volatile
 800c9a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9a4:	b672      	cpsid	i
 800c9a6:	f383 8811 	msr	BASEPRI, r3
 800c9aa:	f3bf 8f6f 	isb	sy
 800c9ae:	f3bf 8f4f 	dsb	sy
 800c9b2:	b662      	cpsie	i
 800c9b4:	613b      	str	r3, [r7, #16]
}
 800c9b6:	bf00      	nop
 800c9b8:	e7fe      	b.n	800c9b8 <vTaskDelayUntil+0x4c>
		configASSERT( uxSchedulerSuspended == 0 );
 800c9ba:	4b2b      	ldr	r3, [pc, #172]	; (800ca68 <vTaskDelayUntil+0xfc>)
 800c9bc:	681b      	ldr	r3, [r3, #0]
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d00c      	beq.n	800c9dc <vTaskDelayUntil+0x70>
	__asm volatile
 800c9c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9c6:	b672      	cpsid	i
 800c9c8:	f383 8811 	msr	BASEPRI, r3
 800c9cc:	f3bf 8f6f 	isb	sy
 800c9d0:	f3bf 8f4f 	dsb	sy
 800c9d4:	b662      	cpsie	i
 800c9d6:	60fb      	str	r3, [r7, #12]
}
 800c9d8:	bf00      	nop
 800c9da:	e7fe      	b.n	800c9da <vTaskDelayUntil+0x6e>

		vTaskSuspendAll();
 800c9dc:	f000 f8f4 	bl	800cbc8 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800c9e0:	4b22      	ldr	r3, [pc, #136]	; (800ca6c <vTaskDelayUntil+0x100>)
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	683a      	ldr	r2, [r7, #0]
 800c9ec:	4413      	add	r3, r2
 800c9ee:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	6a3a      	ldr	r2, [r7, #32]
 800c9f6:	429a      	cmp	r2, r3
 800c9f8:	d20b      	bcs.n	800ca12 <vTaskDelayUntil+0xa6>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	69fa      	ldr	r2, [r7, #28]
 800ca00:	429a      	cmp	r2, r3
 800ca02:	d211      	bcs.n	800ca28 <vTaskDelayUntil+0xbc>
 800ca04:	69fa      	ldr	r2, [r7, #28]
 800ca06:	6a3b      	ldr	r3, [r7, #32]
 800ca08:	429a      	cmp	r2, r3
 800ca0a:	d90d      	bls.n	800ca28 <vTaskDelayUntil+0xbc>
				{
					xShouldDelay = pdTRUE;
 800ca0c:	2301      	movs	r3, #1
 800ca0e:	627b      	str	r3, [r7, #36]	; 0x24
 800ca10:	e00a      	b.n	800ca28 <vTaskDelayUntil+0xbc>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	69fa      	ldr	r2, [r7, #28]
 800ca18:	429a      	cmp	r2, r3
 800ca1a:	d303      	bcc.n	800ca24 <vTaskDelayUntil+0xb8>
 800ca1c:	69fa      	ldr	r2, [r7, #28]
 800ca1e:	6a3b      	ldr	r3, [r7, #32]
 800ca20:	429a      	cmp	r2, r3
 800ca22:	d901      	bls.n	800ca28 <vTaskDelayUntil+0xbc>
				{
					xShouldDelay = pdTRUE;
 800ca24:	2301      	movs	r3, #1
 800ca26:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	69fa      	ldr	r2, [r7, #28]
 800ca2c:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800ca2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d006      	beq.n	800ca42 <vTaskDelayUntil+0xd6>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800ca34:	69fa      	ldr	r2, [r7, #28]
 800ca36:	6a3b      	ldr	r3, [r7, #32]
 800ca38:	1ad3      	subs	r3, r2, r3
 800ca3a:	2100      	movs	r1, #0
 800ca3c:	4618      	mov	r0, r3
 800ca3e:	f000 fe77 	bl	800d730 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800ca42:	f000 f8cf 	bl	800cbe4 <xTaskResumeAll>
 800ca46:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ca48:	69bb      	ldr	r3, [r7, #24]
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d107      	bne.n	800ca5e <vTaskDelayUntil+0xf2>
		{
			portYIELD_WITHIN_API();
 800ca4e:	4b08      	ldr	r3, [pc, #32]	; (800ca70 <vTaskDelayUntil+0x104>)
 800ca50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ca54:	601a      	str	r2, [r3, #0]
 800ca56:	f3bf 8f4f 	dsb	sy
 800ca5a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ca5e:	bf00      	nop
 800ca60:	3728      	adds	r7, #40	; 0x28
 800ca62:	46bd      	mov	sp, r7
 800ca64:	bd80      	pop	{r7, pc}
 800ca66:	bf00      	nop
 800ca68:	20001474 	.word	0x20001474
 800ca6c:	20001450 	.word	0x20001450
 800ca70:	e000ed04 	.word	0xe000ed04

0800ca74 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ca74:	b580      	push	{r7, lr}
 800ca76:	b084      	sub	sp, #16
 800ca78:	af00      	add	r7, sp, #0
 800ca7a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ca7c:	2300      	movs	r3, #0
 800ca7e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d019      	beq.n	800caba <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ca86:	4b14      	ldr	r3, [pc, #80]	; (800cad8 <vTaskDelay+0x64>)
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d00c      	beq.n	800caa8 <vTaskDelay+0x34>
	__asm volatile
 800ca8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca92:	b672      	cpsid	i
 800ca94:	f383 8811 	msr	BASEPRI, r3
 800ca98:	f3bf 8f6f 	isb	sy
 800ca9c:	f3bf 8f4f 	dsb	sy
 800caa0:	b662      	cpsie	i
 800caa2:	60bb      	str	r3, [r7, #8]
}
 800caa4:	bf00      	nop
 800caa6:	e7fe      	b.n	800caa6 <vTaskDelay+0x32>
			vTaskSuspendAll();
 800caa8:	f000 f88e 	bl	800cbc8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800caac:	2100      	movs	r1, #0
 800caae:	6878      	ldr	r0, [r7, #4]
 800cab0:	f000 fe3e 	bl	800d730 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800cab4:	f000 f896 	bl	800cbe4 <xTaskResumeAll>
 800cab8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d107      	bne.n	800cad0 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 800cac0:	4b06      	ldr	r3, [pc, #24]	; (800cadc <vTaskDelay+0x68>)
 800cac2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cac6:	601a      	str	r2, [r3, #0]
 800cac8:	f3bf 8f4f 	dsb	sy
 800cacc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800cad0:	bf00      	nop
 800cad2:	3710      	adds	r7, #16
 800cad4:	46bd      	mov	sp, r7
 800cad6:	bd80      	pop	{r7, pc}
 800cad8:	20001474 	.word	0x20001474
 800cadc:	e000ed04 	.word	0xe000ed04

0800cae0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800cae0:	b580      	push	{r7, lr}
 800cae2:	b08a      	sub	sp, #40	; 0x28
 800cae4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800cae6:	2300      	movs	r3, #0
 800cae8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800caea:	2300      	movs	r3, #0
 800caec:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800caee:	463a      	mov	r2, r7
 800caf0:	1d39      	adds	r1, r7, #4
 800caf2:	f107 0308 	add.w	r3, r7, #8
 800caf6:	4618      	mov	r0, r3
 800caf8:	f7fe fb80 	bl	800b1fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800cafc:	6839      	ldr	r1, [r7, #0]
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	68ba      	ldr	r2, [r7, #8]
 800cb02:	9202      	str	r2, [sp, #8]
 800cb04:	9301      	str	r3, [sp, #4]
 800cb06:	2300      	movs	r3, #0
 800cb08:	9300      	str	r3, [sp, #0]
 800cb0a:	2300      	movs	r3, #0
 800cb0c:	460a      	mov	r2, r1
 800cb0e:	4926      	ldr	r1, [pc, #152]	; (800cba8 <vTaskStartScheduler+0xc8>)
 800cb10:	4826      	ldr	r0, [pc, #152]	; (800cbac <vTaskStartScheduler+0xcc>)
 800cb12:	f7ff fd6b 	bl	800c5ec <xTaskCreateStatic>
 800cb16:	4603      	mov	r3, r0
 800cb18:	4a25      	ldr	r2, [pc, #148]	; (800cbb0 <vTaskStartScheduler+0xd0>)
 800cb1a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800cb1c:	4b24      	ldr	r3, [pc, #144]	; (800cbb0 <vTaskStartScheduler+0xd0>)
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d002      	beq.n	800cb2a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800cb24:	2301      	movs	r3, #1
 800cb26:	617b      	str	r3, [r7, #20]
 800cb28:	e001      	b.n	800cb2e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800cb2a:	2300      	movs	r3, #0
 800cb2c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800cb2e:	697b      	ldr	r3, [r7, #20]
 800cb30:	2b01      	cmp	r3, #1
 800cb32:	d102      	bne.n	800cb3a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800cb34:	f000 fe50 	bl	800d7d8 <xTimerCreateTimerTask>
 800cb38:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800cb3a:	697b      	ldr	r3, [r7, #20]
 800cb3c:	2b01      	cmp	r3, #1
 800cb3e:	d11d      	bne.n	800cb7c <vTaskStartScheduler+0x9c>
	__asm volatile
 800cb40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb44:	b672      	cpsid	i
 800cb46:	f383 8811 	msr	BASEPRI, r3
 800cb4a:	f3bf 8f6f 	isb	sy
 800cb4e:	f3bf 8f4f 	dsb	sy
 800cb52:	b662      	cpsie	i
 800cb54:	613b      	str	r3, [r7, #16]
}
 800cb56:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cb58:	4b16      	ldr	r3, [pc, #88]	; (800cbb4 <vTaskStartScheduler+0xd4>)
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	3354      	adds	r3, #84	; 0x54
 800cb5e:	4a16      	ldr	r2, [pc, #88]	; (800cbb8 <vTaskStartScheduler+0xd8>)
 800cb60:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800cb62:	4b16      	ldr	r3, [pc, #88]	; (800cbbc <vTaskStartScheduler+0xdc>)
 800cb64:	f04f 32ff 	mov.w	r2, #4294967295
 800cb68:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800cb6a:	4b15      	ldr	r3, [pc, #84]	; (800cbc0 <vTaskStartScheduler+0xe0>)
 800cb6c:	2201      	movs	r2, #1
 800cb6e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800cb70:	4b14      	ldr	r3, [pc, #80]	; (800cbc4 <vTaskStartScheduler+0xe4>)
 800cb72:	2200      	movs	r2, #0
 800cb74:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800cb76:	f001 fadb 	bl	800e130 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800cb7a:	e010      	b.n	800cb9e <vTaskStartScheduler+0xbe>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800cb7c:	697b      	ldr	r3, [r7, #20]
 800cb7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb82:	d10c      	bne.n	800cb9e <vTaskStartScheduler+0xbe>
	__asm volatile
 800cb84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb88:	b672      	cpsid	i
 800cb8a:	f383 8811 	msr	BASEPRI, r3
 800cb8e:	f3bf 8f6f 	isb	sy
 800cb92:	f3bf 8f4f 	dsb	sy
 800cb96:	b662      	cpsie	i
 800cb98:	60fb      	str	r3, [r7, #12]
}
 800cb9a:	bf00      	nop
 800cb9c:	e7fe      	b.n	800cb9c <vTaskStartScheduler+0xbc>
}
 800cb9e:	bf00      	nop
 800cba0:	3718      	adds	r7, #24
 800cba2:	46bd      	mov	sp, r7
 800cba4:	bd80      	pop	{r7, pc}
 800cba6:	bf00      	nop
 800cba8:	0800efd4 	.word	0x0800efd4
 800cbac:	0800d231 	.word	0x0800d231
 800cbb0:	20001470 	.word	0x20001470
 800cbb4:	20000f78 	.word	0x20000f78
 800cbb8:	20000014 	.word	0x20000014
 800cbbc:	2000146c 	.word	0x2000146c
 800cbc0:	20001458 	.word	0x20001458
 800cbc4:	20001450 	.word	0x20001450

0800cbc8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800cbc8:	b480      	push	{r7}
 800cbca:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800cbcc:	4b04      	ldr	r3, [pc, #16]	; (800cbe0 <vTaskSuspendAll+0x18>)
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	3301      	adds	r3, #1
 800cbd2:	4a03      	ldr	r2, [pc, #12]	; (800cbe0 <vTaskSuspendAll+0x18>)
 800cbd4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800cbd6:	bf00      	nop
 800cbd8:	46bd      	mov	sp, r7
 800cbda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbde:	4770      	bx	lr
 800cbe0:	20001474 	.word	0x20001474

0800cbe4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800cbe4:	b580      	push	{r7, lr}
 800cbe6:	b084      	sub	sp, #16
 800cbe8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800cbea:	2300      	movs	r3, #0
 800cbec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800cbee:	2300      	movs	r3, #0
 800cbf0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800cbf2:	4b43      	ldr	r3, [pc, #268]	; (800cd00 <xTaskResumeAll+0x11c>)
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d10c      	bne.n	800cc14 <xTaskResumeAll+0x30>
	__asm volatile
 800cbfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbfe:	b672      	cpsid	i
 800cc00:	f383 8811 	msr	BASEPRI, r3
 800cc04:	f3bf 8f6f 	isb	sy
 800cc08:	f3bf 8f4f 	dsb	sy
 800cc0c:	b662      	cpsie	i
 800cc0e:	603b      	str	r3, [r7, #0]
}
 800cc10:	bf00      	nop
 800cc12:	e7fe      	b.n	800cc12 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800cc14:	f001 fb0a 	bl	800e22c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800cc18:	4b39      	ldr	r3, [pc, #228]	; (800cd00 <xTaskResumeAll+0x11c>)
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	3b01      	subs	r3, #1
 800cc1e:	4a38      	ldr	r2, [pc, #224]	; (800cd00 <xTaskResumeAll+0x11c>)
 800cc20:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cc22:	4b37      	ldr	r3, [pc, #220]	; (800cd00 <xTaskResumeAll+0x11c>)
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d162      	bne.n	800ccf0 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800cc2a:	4b36      	ldr	r3, [pc, #216]	; (800cd04 <xTaskResumeAll+0x120>)
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d05e      	beq.n	800ccf0 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cc32:	e02f      	b.n	800cc94 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cc34:	4b34      	ldr	r3, [pc, #208]	; (800cd08 <xTaskResumeAll+0x124>)
 800cc36:	68db      	ldr	r3, [r3, #12]
 800cc38:	68db      	ldr	r3, [r3, #12]
 800cc3a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	3318      	adds	r3, #24
 800cc40:	4618      	mov	r0, r3
 800cc42:	f7fe fb99 	bl	800b378 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	3304      	adds	r3, #4
 800cc4a:	4618      	mov	r0, r3
 800cc4c:	f7fe fb94 	bl	800b378 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc54:	4b2d      	ldr	r3, [pc, #180]	; (800cd0c <xTaskResumeAll+0x128>)
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	429a      	cmp	r2, r3
 800cc5a:	d903      	bls.n	800cc64 <xTaskResumeAll+0x80>
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc60:	4a2a      	ldr	r2, [pc, #168]	; (800cd0c <xTaskResumeAll+0x128>)
 800cc62:	6013      	str	r3, [r2, #0]
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc68:	4613      	mov	r3, r2
 800cc6a:	009b      	lsls	r3, r3, #2
 800cc6c:	4413      	add	r3, r2
 800cc6e:	009b      	lsls	r3, r3, #2
 800cc70:	4a27      	ldr	r2, [pc, #156]	; (800cd10 <xTaskResumeAll+0x12c>)
 800cc72:	441a      	add	r2, r3
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	3304      	adds	r3, #4
 800cc78:	4619      	mov	r1, r3
 800cc7a:	4610      	mov	r0, r2
 800cc7c:	f7fe fb1f 	bl	800b2be <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cc80:	68fb      	ldr	r3, [r7, #12]
 800cc82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc84:	4b23      	ldr	r3, [pc, #140]	; (800cd14 <xTaskResumeAll+0x130>)
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc8a:	429a      	cmp	r2, r3
 800cc8c:	d302      	bcc.n	800cc94 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800cc8e:	4b22      	ldr	r3, [pc, #136]	; (800cd18 <xTaskResumeAll+0x134>)
 800cc90:	2201      	movs	r2, #1
 800cc92:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cc94:	4b1c      	ldr	r3, [pc, #112]	; (800cd08 <xTaskResumeAll+0x124>)
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d1cb      	bne.n	800cc34 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	d001      	beq.n	800cca6 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800cca2:	f000 fb83 	bl	800d3ac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800cca6:	4b1d      	ldr	r3, [pc, #116]	; (800cd1c <xTaskResumeAll+0x138>)
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d010      	beq.n	800ccd4 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ccb2:	f000 f859 	bl	800cd68 <xTaskIncrementTick>
 800ccb6:	4603      	mov	r3, r0
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d002      	beq.n	800ccc2 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800ccbc:	4b16      	ldr	r3, [pc, #88]	; (800cd18 <xTaskResumeAll+0x134>)
 800ccbe:	2201      	movs	r2, #1
 800ccc0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	3b01      	subs	r3, #1
 800ccc6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d1f1      	bne.n	800ccb2 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800ccce:	4b13      	ldr	r3, [pc, #76]	; (800cd1c <xTaskResumeAll+0x138>)
 800ccd0:	2200      	movs	r2, #0
 800ccd2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ccd4:	4b10      	ldr	r3, [pc, #64]	; (800cd18 <xTaskResumeAll+0x134>)
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d009      	beq.n	800ccf0 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ccdc:	2301      	movs	r3, #1
 800ccde:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800cce0:	4b0f      	ldr	r3, [pc, #60]	; (800cd20 <xTaskResumeAll+0x13c>)
 800cce2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cce6:	601a      	str	r2, [r3, #0]
 800cce8:	f3bf 8f4f 	dsb	sy
 800ccec:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ccf0:	f001 fad0 	bl	800e294 <vPortExitCritical>

	return xAlreadyYielded;
 800ccf4:	68bb      	ldr	r3, [r7, #8]
}
 800ccf6:	4618      	mov	r0, r3
 800ccf8:	3710      	adds	r7, #16
 800ccfa:	46bd      	mov	sp, r7
 800ccfc:	bd80      	pop	{r7, pc}
 800ccfe:	bf00      	nop
 800cd00:	20001474 	.word	0x20001474
 800cd04:	2000144c 	.word	0x2000144c
 800cd08:	2000140c 	.word	0x2000140c
 800cd0c:	20001454 	.word	0x20001454
 800cd10:	20000f7c 	.word	0x20000f7c
 800cd14:	20000f78 	.word	0x20000f78
 800cd18:	20001460 	.word	0x20001460
 800cd1c:	2000145c 	.word	0x2000145c
 800cd20:	e000ed04 	.word	0xe000ed04

0800cd24 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800cd24:	b480      	push	{r7}
 800cd26:	b083      	sub	sp, #12
 800cd28:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800cd2a:	4b05      	ldr	r3, [pc, #20]	; (800cd40 <xTaskGetTickCount+0x1c>)
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800cd30:	687b      	ldr	r3, [r7, #4]
}
 800cd32:	4618      	mov	r0, r3
 800cd34:	370c      	adds	r7, #12
 800cd36:	46bd      	mov	sp, r7
 800cd38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd3c:	4770      	bx	lr
 800cd3e:	bf00      	nop
 800cd40:	20001450 	.word	0x20001450

0800cd44 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800cd44:	b580      	push	{r7, lr}
 800cd46:	b082      	sub	sp, #8
 800cd48:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cd4a:	f001 fb57 	bl	800e3fc <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800cd4e:	2300      	movs	r3, #0
 800cd50:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800cd52:	4b04      	ldr	r3, [pc, #16]	; (800cd64 <xTaskGetTickCountFromISR+0x20>)
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800cd58:	683b      	ldr	r3, [r7, #0]
}
 800cd5a:	4618      	mov	r0, r3
 800cd5c:	3708      	adds	r7, #8
 800cd5e:	46bd      	mov	sp, r7
 800cd60:	bd80      	pop	{r7, pc}
 800cd62:	bf00      	nop
 800cd64:	20001450 	.word	0x20001450

0800cd68 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800cd68:	b580      	push	{r7, lr}
 800cd6a:	b086      	sub	sp, #24
 800cd6c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800cd6e:	2300      	movs	r3, #0
 800cd70:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cd72:	4b50      	ldr	r3, [pc, #320]	; (800ceb4 <xTaskIncrementTick+0x14c>)
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	f040 808b 	bne.w	800ce92 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800cd7c:	4b4e      	ldr	r3, [pc, #312]	; (800ceb8 <xTaskIncrementTick+0x150>)
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	3301      	adds	r3, #1
 800cd82:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800cd84:	4a4c      	ldr	r2, [pc, #304]	; (800ceb8 <xTaskIncrementTick+0x150>)
 800cd86:	693b      	ldr	r3, [r7, #16]
 800cd88:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800cd8a:	693b      	ldr	r3, [r7, #16]
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d122      	bne.n	800cdd6 <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 800cd90:	4b4a      	ldr	r3, [pc, #296]	; (800cebc <xTaskIncrementTick+0x154>)
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d00c      	beq.n	800cdb4 <xTaskIncrementTick+0x4c>
	__asm volatile
 800cd9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd9e:	b672      	cpsid	i
 800cda0:	f383 8811 	msr	BASEPRI, r3
 800cda4:	f3bf 8f6f 	isb	sy
 800cda8:	f3bf 8f4f 	dsb	sy
 800cdac:	b662      	cpsie	i
 800cdae:	603b      	str	r3, [r7, #0]
}
 800cdb0:	bf00      	nop
 800cdb2:	e7fe      	b.n	800cdb2 <xTaskIncrementTick+0x4a>
 800cdb4:	4b41      	ldr	r3, [pc, #260]	; (800cebc <xTaskIncrementTick+0x154>)
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	60fb      	str	r3, [r7, #12]
 800cdba:	4b41      	ldr	r3, [pc, #260]	; (800cec0 <xTaskIncrementTick+0x158>)
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	4a3f      	ldr	r2, [pc, #252]	; (800cebc <xTaskIncrementTick+0x154>)
 800cdc0:	6013      	str	r3, [r2, #0]
 800cdc2:	4a3f      	ldr	r2, [pc, #252]	; (800cec0 <xTaskIncrementTick+0x158>)
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	6013      	str	r3, [r2, #0]
 800cdc8:	4b3e      	ldr	r3, [pc, #248]	; (800cec4 <xTaskIncrementTick+0x15c>)
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	3301      	adds	r3, #1
 800cdce:	4a3d      	ldr	r2, [pc, #244]	; (800cec4 <xTaskIncrementTick+0x15c>)
 800cdd0:	6013      	str	r3, [r2, #0]
 800cdd2:	f000 faeb 	bl	800d3ac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800cdd6:	4b3c      	ldr	r3, [pc, #240]	; (800cec8 <xTaskIncrementTick+0x160>)
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	693a      	ldr	r2, [r7, #16]
 800cddc:	429a      	cmp	r2, r3
 800cdde:	d349      	bcc.n	800ce74 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cde0:	4b36      	ldr	r3, [pc, #216]	; (800cebc <xTaskIncrementTick+0x154>)
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d104      	bne.n	800cdf4 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cdea:	4b37      	ldr	r3, [pc, #220]	; (800cec8 <xTaskIncrementTick+0x160>)
 800cdec:	f04f 32ff 	mov.w	r2, #4294967295
 800cdf0:	601a      	str	r2, [r3, #0]
					break;
 800cdf2:	e03f      	b.n	800ce74 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cdf4:	4b31      	ldr	r3, [pc, #196]	; (800cebc <xTaskIncrementTick+0x154>)
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	68db      	ldr	r3, [r3, #12]
 800cdfa:	68db      	ldr	r3, [r3, #12]
 800cdfc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800cdfe:	68bb      	ldr	r3, [r7, #8]
 800ce00:	685b      	ldr	r3, [r3, #4]
 800ce02:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ce04:	693a      	ldr	r2, [r7, #16]
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	429a      	cmp	r2, r3
 800ce0a:	d203      	bcs.n	800ce14 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ce0c:	4a2e      	ldr	r2, [pc, #184]	; (800cec8 <xTaskIncrementTick+0x160>)
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ce12:	e02f      	b.n	800ce74 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ce14:	68bb      	ldr	r3, [r7, #8]
 800ce16:	3304      	adds	r3, #4
 800ce18:	4618      	mov	r0, r3
 800ce1a:	f7fe faad 	bl	800b378 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ce1e:	68bb      	ldr	r3, [r7, #8]
 800ce20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d004      	beq.n	800ce30 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ce26:	68bb      	ldr	r3, [r7, #8]
 800ce28:	3318      	adds	r3, #24
 800ce2a:	4618      	mov	r0, r3
 800ce2c:	f7fe faa4 	bl	800b378 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ce30:	68bb      	ldr	r3, [r7, #8]
 800ce32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce34:	4b25      	ldr	r3, [pc, #148]	; (800cecc <xTaskIncrementTick+0x164>)
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	429a      	cmp	r2, r3
 800ce3a:	d903      	bls.n	800ce44 <xTaskIncrementTick+0xdc>
 800ce3c:	68bb      	ldr	r3, [r7, #8]
 800ce3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce40:	4a22      	ldr	r2, [pc, #136]	; (800cecc <xTaskIncrementTick+0x164>)
 800ce42:	6013      	str	r3, [r2, #0]
 800ce44:	68bb      	ldr	r3, [r7, #8]
 800ce46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce48:	4613      	mov	r3, r2
 800ce4a:	009b      	lsls	r3, r3, #2
 800ce4c:	4413      	add	r3, r2
 800ce4e:	009b      	lsls	r3, r3, #2
 800ce50:	4a1f      	ldr	r2, [pc, #124]	; (800ced0 <xTaskIncrementTick+0x168>)
 800ce52:	441a      	add	r2, r3
 800ce54:	68bb      	ldr	r3, [r7, #8]
 800ce56:	3304      	adds	r3, #4
 800ce58:	4619      	mov	r1, r3
 800ce5a:	4610      	mov	r0, r2
 800ce5c:	f7fe fa2f 	bl	800b2be <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ce60:	68bb      	ldr	r3, [r7, #8]
 800ce62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce64:	4b1b      	ldr	r3, [pc, #108]	; (800ced4 <xTaskIncrementTick+0x16c>)
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce6a:	429a      	cmp	r2, r3
 800ce6c:	d3b8      	bcc.n	800cde0 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800ce6e:	2301      	movs	r3, #1
 800ce70:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ce72:	e7b5      	b.n	800cde0 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ce74:	4b17      	ldr	r3, [pc, #92]	; (800ced4 <xTaskIncrementTick+0x16c>)
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce7a:	4915      	ldr	r1, [pc, #84]	; (800ced0 <xTaskIncrementTick+0x168>)
 800ce7c:	4613      	mov	r3, r2
 800ce7e:	009b      	lsls	r3, r3, #2
 800ce80:	4413      	add	r3, r2
 800ce82:	009b      	lsls	r3, r3, #2
 800ce84:	440b      	add	r3, r1
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	2b01      	cmp	r3, #1
 800ce8a:	d907      	bls.n	800ce9c <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800ce8c:	2301      	movs	r3, #1
 800ce8e:	617b      	str	r3, [r7, #20]
 800ce90:	e004      	b.n	800ce9c <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800ce92:	4b11      	ldr	r3, [pc, #68]	; (800ced8 <xTaskIncrementTick+0x170>)
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	3301      	adds	r3, #1
 800ce98:	4a0f      	ldr	r2, [pc, #60]	; (800ced8 <xTaskIncrementTick+0x170>)
 800ce9a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800ce9c:	4b0f      	ldr	r3, [pc, #60]	; (800cedc <xTaskIncrementTick+0x174>)
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d001      	beq.n	800cea8 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800cea4:	2301      	movs	r3, #1
 800cea6:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800cea8:	697b      	ldr	r3, [r7, #20]
}
 800ceaa:	4618      	mov	r0, r3
 800ceac:	3718      	adds	r7, #24
 800ceae:	46bd      	mov	sp, r7
 800ceb0:	bd80      	pop	{r7, pc}
 800ceb2:	bf00      	nop
 800ceb4:	20001474 	.word	0x20001474
 800ceb8:	20001450 	.word	0x20001450
 800cebc:	20001404 	.word	0x20001404
 800cec0:	20001408 	.word	0x20001408
 800cec4:	20001464 	.word	0x20001464
 800cec8:	2000146c 	.word	0x2000146c
 800cecc:	20001454 	.word	0x20001454
 800ced0:	20000f7c 	.word	0x20000f7c
 800ced4:	20000f78 	.word	0x20000f78
 800ced8:	2000145c 	.word	0x2000145c
 800cedc:	20001460 	.word	0x20001460

0800cee0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800cee0:	b480      	push	{r7}
 800cee2:	b085      	sub	sp, #20
 800cee4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800cee6:	4b2b      	ldr	r3, [pc, #172]	; (800cf94 <vTaskSwitchContext+0xb4>)
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d003      	beq.n	800cef6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ceee:	4b2a      	ldr	r3, [pc, #168]	; (800cf98 <vTaskSwitchContext+0xb8>)
 800cef0:	2201      	movs	r2, #1
 800cef2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800cef4:	e048      	b.n	800cf88 <vTaskSwitchContext+0xa8>
		xYieldPending = pdFALSE;
 800cef6:	4b28      	ldr	r3, [pc, #160]	; (800cf98 <vTaskSwitchContext+0xb8>)
 800cef8:	2200      	movs	r2, #0
 800cefa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cefc:	4b27      	ldr	r3, [pc, #156]	; (800cf9c <vTaskSwitchContext+0xbc>)
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	60fb      	str	r3, [r7, #12]
 800cf02:	e012      	b.n	800cf2a <vTaskSwitchContext+0x4a>
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d10c      	bne.n	800cf24 <vTaskSwitchContext+0x44>
	__asm volatile
 800cf0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf0e:	b672      	cpsid	i
 800cf10:	f383 8811 	msr	BASEPRI, r3
 800cf14:	f3bf 8f6f 	isb	sy
 800cf18:	f3bf 8f4f 	dsb	sy
 800cf1c:	b662      	cpsie	i
 800cf1e:	607b      	str	r3, [r7, #4]
}
 800cf20:	bf00      	nop
 800cf22:	e7fe      	b.n	800cf22 <vTaskSwitchContext+0x42>
 800cf24:	68fb      	ldr	r3, [r7, #12]
 800cf26:	3b01      	subs	r3, #1
 800cf28:	60fb      	str	r3, [r7, #12]
 800cf2a:	491d      	ldr	r1, [pc, #116]	; (800cfa0 <vTaskSwitchContext+0xc0>)
 800cf2c:	68fa      	ldr	r2, [r7, #12]
 800cf2e:	4613      	mov	r3, r2
 800cf30:	009b      	lsls	r3, r3, #2
 800cf32:	4413      	add	r3, r2
 800cf34:	009b      	lsls	r3, r3, #2
 800cf36:	440b      	add	r3, r1
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d0e2      	beq.n	800cf04 <vTaskSwitchContext+0x24>
 800cf3e:	68fa      	ldr	r2, [r7, #12]
 800cf40:	4613      	mov	r3, r2
 800cf42:	009b      	lsls	r3, r3, #2
 800cf44:	4413      	add	r3, r2
 800cf46:	009b      	lsls	r3, r3, #2
 800cf48:	4a15      	ldr	r2, [pc, #84]	; (800cfa0 <vTaskSwitchContext+0xc0>)
 800cf4a:	4413      	add	r3, r2
 800cf4c:	60bb      	str	r3, [r7, #8]
 800cf4e:	68bb      	ldr	r3, [r7, #8]
 800cf50:	685b      	ldr	r3, [r3, #4]
 800cf52:	685a      	ldr	r2, [r3, #4]
 800cf54:	68bb      	ldr	r3, [r7, #8]
 800cf56:	605a      	str	r2, [r3, #4]
 800cf58:	68bb      	ldr	r3, [r7, #8]
 800cf5a:	685a      	ldr	r2, [r3, #4]
 800cf5c:	68bb      	ldr	r3, [r7, #8]
 800cf5e:	3308      	adds	r3, #8
 800cf60:	429a      	cmp	r2, r3
 800cf62:	d104      	bne.n	800cf6e <vTaskSwitchContext+0x8e>
 800cf64:	68bb      	ldr	r3, [r7, #8]
 800cf66:	685b      	ldr	r3, [r3, #4]
 800cf68:	685a      	ldr	r2, [r3, #4]
 800cf6a:	68bb      	ldr	r3, [r7, #8]
 800cf6c:	605a      	str	r2, [r3, #4]
 800cf6e:	68bb      	ldr	r3, [r7, #8]
 800cf70:	685b      	ldr	r3, [r3, #4]
 800cf72:	68db      	ldr	r3, [r3, #12]
 800cf74:	4a0b      	ldr	r2, [pc, #44]	; (800cfa4 <vTaskSwitchContext+0xc4>)
 800cf76:	6013      	str	r3, [r2, #0]
 800cf78:	4a08      	ldr	r2, [pc, #32]	; (800cf9c <vTaskSwitchContext+0xbc>)
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cf7e:	4b09      	ldr	r3, [pc, #36]	; (800cfa4 <vTaskSwitchContext+0xc4>)
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	3354      	adds	r3, #84	; 0x54
 800cf84:	4a08      	ldr	r2, [pc, #32]	; (800cfa8 <vTaskSwitchContext+0xc8>)
 800cf86:	6013      	str	r3, [r2, #0]
}
 800cf88:	bf00      	nop
 800cf8a:	3714      	adds	r7, #20
 800cf8c:	46bd      	mov	sp, r7
 800cf8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf92:	4770      	bx	lr
 800cf94:	20001474 	.word	0x20001474
 800cf98:	20001460 	.word	0x20001460
 800cf9c:	20001454 	.word	0x20001454
 800cfa0:	20000f7c 	.word	0x20000f7c
 800cfa4:	20000f78 	.word	0x20000f78
 800cfa8:	20000014 	.word	0x20000014

0800cfac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800cfac:	b580      	push	{r7, lr}
 800cfae:	b084      	sub	sp, #16
 800cfb0:	af00      	add	r7, sp, #0
 800cfb2:	6078      	str	r0, [r7, #4]
 800cfb4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	d10c      	bne.n	800cfd6 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800cfbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfc0:	b672      	cpsid	i
 800cfc2:	f383 8811 	msr	BASEPRI, r3
 800cfc6:	f3bf 8f6f 	isb	sy
 800cfca:	f3bf 8f4f 	dsb	sy
 800cfce:	b662      	cpsie	i
 800cfd0:	60fb      	str	r3, [r7, #12]
}
 800cfd2:	bf00      	nop
 800cfd4:	e7fe      	b.n	800cfd4 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cfd6:	4b07      	ldr	r3, [pc, #28]	; (800cff4 <vTaskPlaceOnEventList+0x48>)
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	3318      	adds	r3, #24
 800cfdc:	4619      	mov	r1, r3
 800cfde:	6878      	ldr	r0, [r7, #4]
 800cfe0:	f7fe f991 	bl	800b306 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cfe4:	2101      	movs	r1, #1
 800cfe6:	6838      	ldr	r0, [r7, #0]
 800cfe8:	f000 fba2 	bl	800d730 <prvAddCurrentTaskToDelayedList>
}
 800cfec:	bf00      	nop
 800cfee:	3710      	adds	r7, #16
 800cff0:	46bd      	mov	sp, r7
 800cff2:	bd80      	pop	{r7, pc}
 800cff4:	20000f78 	.word	0x20000f78

0800cff8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800cff8:	b580      	push	{r7, lr}
 800cffa:	b086      	sub	sp, #24
 800cffc:	af00      	add	r7, sp, #0
 800cffe:	60f8      	str	r0, [r7, #12]
 800d000:	60b9      	str	r1, [r7, #8]
 800d002:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	2b00      	cmp	r3, #0
 800d008:	d10c      	bne.n	800d024 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 800d00a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d00e:	b672      	cpsid	i
 800d010:	f383 8811 	msr	BASEPRI, r3
 800d014:	f3bf 8f6f 	isb	sy
 800d018:	f3bf 8f4f 	dsb	sy
 800d01c:	b662      	cpsie	i
 800d01e:	617b      	str	r3, [r7, #20]
}
 800d020:	bf00      	nop
 800d022:	e7fe      	b.n	800d022 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d024:	4b0a      	ldr	r3, [pc, #40]	; (800d050 <vTaskPlaceOnEventListRestricted+0x58>)
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	3318      	adds	r3, #24
 800d02a:	4619      	mov	r1, r3
 800d02c:	68f8      	ldr	r0, [r7, #12]
 800d02e:	f7fe f946 	bl	800b2be <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	2b00      	cmp	r3, #0
 800d036:	d002      	beq.n	800d03e <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 800d038:	f04f 33ff 	mov.w	r3, #4294967295
 800d03c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800d03e:	6879      	ldr	r1, [r7, #4]
 800d040:	68b8      	ldr	r0, [r7, #8]
 800d042:	f000 fb75 	bl	800d730 <prvAddCurrentTaskToDelayedList>
	}
 800d046:	bf00      	nop
 800d048:	3718      	adds	r7, #24
 800d04a:	46bd      	mov	sp, r7
 800d04c:	bd80      	pop	{r7, pc}
 800d04e:	bf00      	nop
 800d050:	20000f78 	.word	0x20000f78

0800d054 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d054:	b580      	push	{r7, lr}
 800d056:	b086      	sub	sp, #24
 800d058:	af00      	add	r7, sp, #0
 800d05a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	68db      	ldr	r3, [r3, #12]
 800d060:	68db      	ldr	r3, [r3, #12]
 800d062:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d064:	693b      	ldr	r3, [r7, #16]
 800d066:	2b00      	cmp	r3, #0
 800d068:	d10c      	bne.n	800d084 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800d06a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d06e:	b672      	cpsid	i
 800d070:	f383 8811 	msr	BASEPRI, r3
 800d074:	f3bf 8f6f 	isb	sy
 800d078:	f3bf 8f4f 	dsb	sy
 800d07c:	b662      	cpsie	i
 800d07e:	60fb      	str	r3, [r7, #12]
}
 800d080:	bf00      	nop
 800d082:	e7fe      	b.n	800d082 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d084:	693b      	ldr	r3, [r7, #16]
 800d086:	3318      	adds	r3, #24
 800d088:	4618      	mov	r0, r3
 800d08a:	f7fe f975 	bl	800b378 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d08e:	4b1e      	ldr	r3, [pc, #120]	; (800d108 <xTaskRemoveFromEventList+0xb4>)
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	2b00      	cmp	r3, #0
 800d094:	d11d      	bne.n	800d0d2 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d096:	693b      	ldr	r3, [r7, #16]
 800d098:	3304      	adds	r3, #4
 800d09a:	4618      	mov	r0, r3
 800d09c:	f7fe f96c 	bl	800b378 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d0a0:	693b      	ldr	r3, [r7, #16]
 800d0a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0a4:	4b19      	ldr	r3, [pc, #100]	; (800d10c <xTaskRemoveFromEventList+0xb8>)
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	429a      	cmp	r2, r3
 800d0aa:	d903      	bls.n	800d0b4 <xTaskRemoveFromEventList+0x60>
 800d0ac:	693b      	ldr	r3, [r7, #16]
 800d0ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0b0:	4a16      	ldr	r2, [pc, #88]	; (800d10c <xTaskRemoveFromEventList+0xb8>)
 800d0b2:	6013      	str	r3, [r2, #0]
 800d0b4:	693b      	ldr	r3, [r7, #16]
 800d0b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0b8:	4613      	mov	r3, r2
 800d0ba:	009b      	lsls	r3, r3, #2
 800d0bc:	4413      	add	r3, r2
 800d0be:	009b      	lsls	r3, r3, #2
 800d0c0:	4a13      	ldr	r2, [pc, #76]	; (800d110 <xTaskRemoveFromEventList+0xbc>)
 800d0c2:	441a      	add	r2, r3
 800d0c4:	693b      	ldr	r3, [r7, #16]
 800d0c6:	3304      	adds	r3, #4
 800d0c8:	4619      	mov	r1, r3
 800d0ca:	4610      	mov	r0, r2
 800d0cc:	f7fe f8f7 	bl	800b2be <vListInsertEnd>
 800d0d0:	e005      	b.n	800d0de <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d0d2:	693b      	ldr	r3, [r7, #16]
 800d0d4:	3318      	adds	r3, #24
 800d0d6:	4619      	mov	r1, r3
 800d0d8:	480e      	ldr	r0, [pc, #56]	; (800d114 <xTaskRemoveFromEventList+0xc0>)
 800d0da:	f7fe f8f0 	bl	800b2be <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d0de:	693b      	ldr	r3, [r7, #16]
 800d0e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0e2:	4b0d      	ldr	r3, [pc, #52]	; (800d118 <xTaskRemoveFromEventList+0xc4>)
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0e8:	429a      	cmp	r2, r3
 800d0ea:	d905      	bls.n	800d0f8 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d0ec:	2301      	movs	r3, #1
 800d0ee:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d0f0:	4b0a      	ldr	r3, [pc, #40]	; (800d11c <xTaskRemoveFromEventList+0xc8>)
 800d0f2:	2201      	movs	r2, #1
 800d0f4:	601a      	str	r2, [r3, #0]
 800d0f6:	e001      	b.n	800d0fc <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800d0f8:	2300      	movs	r3, #0
 800d0fa:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d0fc:	697b      	ldr	r3, [r7, #20]
}
 800d0fe:	4618      	mov	r0, r3
 800d100:	3718      	adds	r7, #24
 800d102:	46bd      	mov	sp, r7
 800d104:	bd80      	pop	{r7, pc}
 800d106:	bf00      	nop
 800d108:	20001474 	.word	0x20001474
 800d10c:	20001454 	.word	0x20001454
 800d110:	20000f7c 	.word	0x20000f7c
 800d114:	2000140c 	.word	0x2000140c
 800d118:	20000f78 	.word	0x20000f78
 800d11c:	20001460 	.word	0x20001460

0800d120 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d120:	b480      	push	{r7}
 800d122:	b083      	sub	sp, #12
 800d124:	af00      	add	r7, sp, #0
 800d126:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d128:	4b06      	ldr	r3, [pc, #24]	; (800d144 <vTaskInternalSetTimeOutState+0x24>)
 800d12a:	681a      	ldr	r2, [r3, #0]
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d130:	4b05      	ldr	r3, [pc, #20]	; (800d148 <vTaskInternalSetTimeOutState+0x28>)
 800d132:	681a      	ldr	r2, [r3, #0]
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	605a      	str	r2, [r3, #4]
}
 800d138:	bf00      	nop
 800d13a:	370c      	adds	r7, #12
 800d13c:	46bd      	mov	sp, r7
 800d13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d142:	4770      	bx	lr
 800d144:	20001464 	.word	0x20001464
 800d148:	20001450 	.word	0x20001450

0800d14c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d14c:	b580      	push	{r7, lr}
 800d14e:	b088      	sub	sp, #32
 800d150:	af00      	add	r7, sp, #0
 800d152:	6078      	str	r0, [r7, #4]
 800d154:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d10c      	bne.n	800d176 <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800d15c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d160:	b672      	cpsid	i
 800d162:	f383 8811 	msr	BASEPRI, r3
 800d166:	f3bf 8f6f 	isb	sy
 800d16a:	f3bf 8f4f 	dsb	sy
 800d16e:	b662      	cpsie	i
 800d170:	613b      	str	r3, [r7, #16]
}
 800d172:	bf00      	nop
 800d174:	e7fe      	b.n	800d174 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800d176:	683b      	ldr	r3, [r7, #0]
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d10c      	bne.n	800d196 <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800d17c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d180:	b672      	cpsid	i
 800d182:	f383 8811 	msr	BASEPRI, r3
 800d186:	f3bf 8f6f 	isb	sy
 800d18a:	f3bf 8f4f 	dsb	sy
 800d18e:	b662      	cpsie	i
 800d190:	60fb      	str	r3, [r7, #12]
}
 800d192:	bf00      	nop
 800d194:	e7fe      	b.n	800d194 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800d196:	f001 f849 	bl	800e22c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d19a:	4b1d      	ldr	r3, [pc, #116]	; (800d210 <xTaskCheckForTimeOut+0xc4>)
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	685b      	ldr	r3, [r3, #4]
 800d1a4:	69ba      	ldr	r2, [r7, #24]
 800d1a6:	1ad3      	subs	r3, r2, r3
 800d1a8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d1aa:	683b      	ldr	r3, [r7, #0]
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1b2:	d102      	bne.n	800d1ba <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d1b4:	2300      	movs	r3, #0
 800d1b6:	61fb      	str	r3, [r7, #28]
 800d1b8:	e023      	b.n	800d202 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	681a      	ldr	r2, [r3, #0]
 800d1be:	4b15      	ldr	r3, [pc, #84]	; (800d214 <xTaskCheckForTimeOut+0xc8>)
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	429a      	cmp	r2, r3
 800d1c4:	d007      	beq.n	800d1d6 <xTaskCheckForTimeOut+0x8a>
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	685b      	ldr	r3, [r3, #4]
 800d1ca:	69ba      	ldr	r2, [r7, #24]
 800d1cc:	429a      	cmp	r2, r3
 800d1ce:	d302      	bcc.n	800d1d6 <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d1d0:	2301      	movs	r3, #1
 800d1d2:	61fb      	str	r3, [r7, #28]
 800d1d4:	e015      	b.n	800d202 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d1d6:	683b      	ldr	r3, [r7, #0]
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	697a      	ldr	r2, [r7, #20]
 800d1dc:	429a      	cmp	r2, r3
 800d1de:	d20b      	bcs.n	800d1f8 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d1e0:	683b      	ldr	r3, [r7, #0]
 800d1e2:	681a      	ldr	r2, [r3, #0]
 800d1e4:	697b      	ldr	r3, [r7, #20]
 800d1e6:	1ad2      	subs	r2, r2, r3
 800d1e8:	683b      	ldr	r3, [r7, #0]
 800d1ea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d1ec:	6878      	ldr	r0, [r7, #4]
 800d1ee:	f7ff ff97 	bl	800d120 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d1f2:	2300      	movs	r3, #0
 800d1f4:	61fb      	str	r3, [r7, #28]
 800d1f6:	e004      	b.n	800d202 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800d1f8:	683b      	ldr	r3, [r7, #0]
 800d1fa:	2200      	movs	r2, #0
 800d1fc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d1fe:	2301      	movs	r3, #1
 800d200:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d202:	f001 f847 	bl	800e294 <vPortExitCritical>

	return xReturn;
 800d206:	69fb      	ldr	r3, [r7, #28]
}
 800d208:	4618      	mov	r0, r3
 800d20a:	3720      	adds	r7, #32
 800d20c:	46bd      	mov	sp, r7
 800d20e:	bd80      	pop	{r7, pc}
 800d210:	20001450 	.word	0x20001450
 800d214:	20001464 	.word	0x20001464

0800d218 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d218:	b480      	push	{r7}
 800d21a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d21c:	4b03      	ldr	r3, [pc, #12]	; (800d22c <vTaskMissedYield+0x14>)
 800d21e:	2201      	movs	r2, #1
 800d220:	601a      	str	r2, [r3, #0]
}
 800d222:	bf00      	nop
 800d224:	46bd      	mov	sp, r7
 800d226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d22a:	4770      	bx	lr
 800d22c:	20001460 	.word	0x20001460

0800d230 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d230:	b580      	push	{r7, lr}
 800d232:	b082      	sub	sp, #8
 800d234:	af00      	add	r7, sp, #0
 800d236:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d238:	f000 f854 	bl	800d2e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d23c:	4b07      	ldr	r3, [pc, #28]	; (800d25c <prvIdleTask+0x2c>)
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	2b01      	cmp	r3, #1
 800d242:	d907      	bls.n	800d254 <prvIdleTask+0x24>
			{
				taskYIELD();
 800d244:	4b06      	ldr	r3, [pc, #24]	; (800d260 <prvIdleTask+0x30>)
 800d246:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d24a:	601a      	str	r2, [r3, #0]
 800d24c:	f3bf 8f4f 	dsb	sy
 800d250:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800d254:	f7f5 f80a 	bl	800226c <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800d258:	e7ee      	b.n	800d238 <prvIdleTask+0x8>
 800d25a:	bf00      	nop
 800d25c:	20000f7c 	.word	0x20000f7c
 800d260:	e000ed04 	.word	0xe000ed04

0800d264 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d264:	b580      	push	{r7, lr}
 800d266:	b082      	sub	sp, #8
 800d268:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d26a:	2300      	movs	r3, #0
 800d26c:	607b      	str	r3, [r7, #4]
 800d26e:	e00c      	b.n	800d28a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d270:	687a      	ldr	r2, [r7, #4]
 800d272:	4613      	mov	r3, r2
 800d274:	009b      	lsls	r3, r3, #2
 800d276:	4413      	add	r3, r2
 800d278:	009b      	lsls	r3, r3, #2
 800d27a:	4a12      	ldr	r2, [pc, #72]	; (800d2c4 <prvInitialiseTaskLists+0x60>)
 800d27c:	4413      	add	r3, r2
 800d27e:	4618      	mov	r0, r3
 800d280:	f7fd fff0 	bl	800b264 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	3301      	adds	r3, #1
 800d288:	607b      	str	r3, [r7, #4]
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	2b37      	cmp	r3, #55	; 0x37
 800d28e:	d9ef      	bls.n	800d270 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d290:	480d      	ldr	r0, [pc, #52]	; (800d2c8 <prvInitialiseTaskLists+0x64>)
 800d292:	f7fd ffe7 	bl	800b264 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d296:	480d      	ldr	r0, [pc, #52]	; (800d2cc <prvInitialiseTaskLists+0x68>)
 800d298:	f7fd ffe4 	bl	800b264 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d29c:	480c      	ldr	r0, [pc, #48]	; (800d2d0 <prvInitialiseTaskLists+0x6c>)
 800d29e:	f7fd ffe1 	bl	800b264 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d2a2:	480c      	ldr	r0, [pc, #48]	; (800d2d4 <prvInitialiseTaskLists+0x70>)
 800d2a4:	f7fd ffde 	bl	800b264 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d2a8:	480b      	ldr	r0, [pc, #44]	; (800d2d8 <prvInitialiseTaskLists+0x74>)
 800d2aa:	f7fd ffdb 	bl	800b264 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d2ae:	4b0b      	ldr	r3, [pc, #44]	; (800d2dc <prvInitialiseTaskLists+0x78>)
 800d2b0:	4a05      	ldr	r2, [pc, #20]	; (800d2c8 <prvInitialiseTaskLists+0x64>)
 800d2b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d2b4:	4b0a      	ldr	r3, [pc, #40]	; (800d2e0 <prvInitialiseTaskLists+0x7c>)
 800d2b6:	4a05      	ldr	r2, [pc, #20]	; (800d2cc <prvInitialiseTaskLists+0x68>)
 800d2b8:	601a      	str	r2, [r3, #0]
}
 800d2ba:	bf00      	nop
 800d2bc:	3708      	adds	r7, #8
 800d2be:	46bd      	mov	sp, r7
 800d2c0:	bd80      	pop	{r7, pc}
 800d2c2:	bf00      	nop
 800d2c4:	20000f7c 	.word	0x20000f7c
 800d2c8:	200013dc 	.word	0x200013dc
 800d2cc:	200013f0 	.word	0x200013f0
 800d2d0:	2000140c 	.word	0x2000140c
 800d2d4:	20001420 	.word	0x20001420
 800d2d8:	20001438 	.word	0x20001438
 800d2dc:	20001404 	.word	0x20001404
 800d2e0:	20001408 	.word	0x20001408

0800d2e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d2e4:	b580      	push	{r7, lr}
 800d2e6:	b082      	sub	sp, #8
 800d2e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d2ea:	e019      	b.n	800d320 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d2ec:	f000 ff9e 	bl	800e22c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d2f0:	4b10      	ldr	r3, [pc, #64]	; (800d334 <prvCheckTasksWaitingTermination+0x50>)
 800d2f2:	68db      	ldr	r3, [r3, #12]
 800d2f4:	68db      	ldr	r3, [r3, #12]
 800d2f6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	3304      	adds	r3, #4
 800d2fc:	4618      	mov	r0, r3
 800d2fe:	f7fe f83b 	bl	800b378 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d302:	4b0d      	ldr	r3, [pc, #52]	; (800d338 <prvCheckTasksWaitingTermination+0x54>)
 800d304:	681b      	ldr	r3, [r3, #0]
 800d306:	3b01      	subs	r3, #1
 800d308:	4a0b      	ldr	r2, [pc, #44]	; (800d338 <prvCheckTasksWaitingTermination+0x54>)
 800d30a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d30c:	4b0b      	ldr	r3, [pc, #44]	; (800d33c <prvCheckTasksWaitingTermination+0x58>)
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	3b01      	subs	r3, #1
 800d312:	4a0a      	ldr	r2, [pc, #40]	; (800d33c <prvCheckTasksWaitingTermination+0x58>)
 800d314:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d316:	f000 ffbd 	bl	800e294 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d31a:	6878      	ldr	r0, [r7, #4]
 800d31c:	f000 f810 	bl	800d340 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d320:	4b06      	ldr	r3, [pc, #24]	; (800d33c <prvCheckTasksWaitingTermination+0x58>)
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	2b00      	cmp	r3, #0
 800d326:	d1e1      	bne.n	800d2ec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d328:	bf00      	nop
 800d32a:	bf00      	nop
 800d32c:	3708      	adds	r7, #8
 800d32e:	46bd      	mov	sp, r7
 800d330:	bd80      	pop	{r7, pc}
 800d332:	bf00      	nop
 800d334:	20001420 	.word	0x20001420
 800d338:	2000144c 	.word	0x2000144c
 800d33c:	20001434 	.word	0x20001434

0800d340 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d340:	b580      	push	{r7, lr}
 800d342:	b084      	sub	sp, #16
 800d344:	af00      	add	r7, sp, #0
 800d346:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	3354      	adds	r3, #84	; 0x54
 800d34c:	4618      	mov	r0, r3
 800d34e:	f001 fad1 	bl	800e8f4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d108      	bne.n	800d36e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d360:	4618      	mov	r0, r3
 800d362:	f001 f959 	bl	800e618 <vPortFree>
				vPortFree( pxTCB );
 800d366:	6878      	ldr	r0, [r7, #4]
 800d368:	f001 f956 	bl	800e618 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d36c:	e01a      	b.n	800d3a4 <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800d374:	2b01      	cmp	r3, #1
 800d376:	d103      	bne.n	800d380 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d378:	6878      	ldr	r0, [r7, #4]
 800d37a:	f001 f94d 	bl	800e618 <vPortFree>
	}
 800d37e:	e011      	b.n	800d3a4 <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800d386:	2b02      	cmp	r3, #2
 800d388:	d00c      	beq.n	800d3a4 <prvDeleteTCB+0x64>
	__asm volatile
 800d38a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d38e:	b672      	cpsid	i
 800d390:	f383 8811 	msr	BASEPRI, r3
 800d394:	f3bf 8f6f 	isb	sy
 800d398:	f3bf 8f4f 	dsb	sy
 800d39c:	b662      	cpsie	i
 800d39e:	60fb      	str	r3, [r7, #12]
}
 800d3a0:	bf00      	nop
 800d3a2:	e7fe      	b.n	800d3a2 <prvDeleteTCB+0x62>
	}
 800d3a4:	bf00      	nop
 800d3a6:	3710      	adds	r7, #16
 800d3a8:	46bd      	mov	sp, r7
 800d3aa:	bd80      	pop	{r7, pc}

0800d3ac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d3ac:	b480      	push	{r7}
 800d3ae:	b083      	sub	sp, #12
 800d3b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d3b2:	4b0c      	ldr	r3, [pc, #48]	; (800d3e4 <prvResetNextTaskUnblockTime+0x38>)
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d104      	bne.n	800d3c6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d3bc:	4b0a      	ldr	r3, [pc, #40]	; (800d3e8 <prvResetNextTaskUnblockTime+0x3c>)
 800d3be:	f04f 32ff 	mov.w	r2, #4294967295
 800d3c2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d3c4:	e008      	b.n	800d3d8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d3c6:	4b07      	ldr	r3, [pc, #28]	; (800d3e4 <prvResetNextTaskUnblockTime+0x38>)
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	68db      	ldr	r3, [r3, #12]
 800d3cc:	68db      	ldr	r3, [r3, #12]
 800d3ce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	685b      	ldr	r3, [r3, #4]
 800d3d4:	4a04      	ldr	r2, [pc, #16]	; (800d3e8 <prvResetNextTaskUnblockTime+0x3c>)
 800d3d6:	6013      	str	r3, [r2, #0]
}
 800d3d8:	bf00      	nop
 800d3da:	370c      	adds	r7, #12
 800d3dc:	46bd      	mov	sp, r7
 800d3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3e2:	4770      	bx	lr
 800d3e4:	20001404 	.word	0x20001404
 800d3e8:	2000146c 	.word	0x2000146c

0800d3ec <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800d3ec:	b480      	push	{r7}
 800d3ee:	b083      	sub	sp, #12
 800d3f0:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800d3f2:	4b05      	ldr	r3, [pc, #20]	; (800d408 <xTaskGetCurrentTaskHandle+0x1c>)
 800d3f4:	681b      	ldr	r3, [r3, #0]
 800d3f6:	607b      	str	r3, [r7, #4]

		return xReturn;
 800d3f8:	687b      	ldr	r3, [r7, #4]
	}
 800d3fa:	4618      	mov	r0, r3
 800d3fc:	370c      	adds	r7, #12
 800d3fe:	46bd      	mov	sp, r7
 800d400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d404:	4770      	bx	lr
 800d406:	bf00      	nop
 800d408:	20000f78 	.word	0x20000f78

0800d40c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d40c:	b480      	push	{r7}
 800d40e:	b083      	sub	sp, #12
 800d410:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d412:	4b0b      	ldr	r3, [pc, #44]	; (800d440 <xTaskGetSchedulerState+0x34>)
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	2b00      	cmp	r3, #0
 800d418:	d102      	bne.n	800d420 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d41a:	2301      	movs	r3, #1
 800d41c:	607b      	str	r3, [r7, #4]
 800d41e:	e008      	b.n	800d432 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d420:	4b08      	ldr	r3, [pc, #32]	; (800d444 <xTaskGetSchedulerState+0x38>)
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	2b00      	cmp	r3, #0
 800d426:	d102      	bne.n	800d42e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d428:	2302      	movs	r3, #2
 800d42a:	607b      	str	r3, [r7, #4]
 800d42c:	e001      	b.n	800d432 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d42e:	2300      	movs	r3, #0
 800d430:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d432:	687b      	ldr	r3, [r7, #4]
	}
 800d434:	4618      	mov	r0, r3
 800d436:	370c      	adds	r7, #12
 800d438:	46bd      	mov	sp, r7
 800d43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d43e:	4770      	bx	lr
 800d440:	20001458 	.word	0x20001458
 800d444:	20001474 	.word	0x20001474

0800d448 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d448:	b580      	push	{r7, lr}
 800d44a:	b084      	sub	sp, #16
 800d44c:	af00      	add	r7, sp, #0
 800d44e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d454:	2300      	movs	r3, #0
 800d456:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d051      	beq.n	800d502 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d45e:	68bb      	ldr	r3, [r7, #8]
 800d460:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d462:	4b2a      	ldr	r3, [pc, #168]	; (800d50c <xTaskPriorityInherit+0xc4>)
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d468:	429a      	cmp	r2, r3
 800d46a:	d241      	bcs.n	800d4f0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d46c:	68bb      	ldr	r3, [r7, #8]
 800d46e:	699b      	ldr	r3, [r3, #24]
 800d470:	2b00      	cmp	r3, #0
 800d472:	db06      	blt.n	800d482 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d474:	4b25      	ldr	r3, [pc, #148]	; (800d50c <xTaskPriorityInherit+0xc4>)
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d47a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d47e:	68bb      	ldr	r3, [r7, #8]
 800d480:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d482:	68bb      	ldr	r3, [r7, #8]
 800d484:	6959      	ldr	r1, [r3, #20]
 800d486:	68bb      	ldr	r3, [r7, #8]
 800d488:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d48a:	4613      	mov	r3, r2
 800d48c:	009b      	lsls	r3, r3, #2
 800d48e:	4413      	add	r3, r2
 800d490:	009b      	lsls	r3, r3, #2
 800d492:	4a1f      	ldr	r2, [pc, #124]	; (800d510 <xTaskPriorityInherit+0xc8>)
 800d494:	4413      	add	r3, r2
 800d496:	4299      	cmp	r1, r3
 800d498:	d122      	bne.n	800d4e0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d49a:	68bb      	ldr	r3, [r7, #8]
 800d49c:	3304      	adds	r3, #4
 800d49e:	4618      	mov	r0, r3
 800d4a0:	f7fd ff6a 	bl	800b378 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d4a4:	4b19      	ldr	r3, [pc, #100]	; (800d50c <xTaskPriorityInherit+0xc4>)
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d4aa:	68bb      	ldr	r3, [r7, #8]
 800d4ac:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d4ae:	68bb      	ldr	r3, [r7, #8]
 800d4b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d4b2:	4b18      	ldr	r3, [pc, #96]	; (800d514 <xTaskPriorityInherit+0xcc>)
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	429a      	cmp	r2, r3
 800d4b8:	d903      	bls.n	800d4c2 <xTaskPriorityInherit+0x7a>
 800d4ba:	68bb      	ldr	r3, [r7, #8]
 800d4bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4be:	4a15      	ldr	r2, [pc, #84]	; (800d514 <xTaskPriorityInherit+0xcc>)
 800d4c0:	6013      	str	r3, [r2, #0]
 800d4c2:	68bb      	ldr	r3, [r7, #8]
 800d4c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d4c6:	4613      	mov	r3, r2
 800d4c8:	009b      	lsls	r3, r3, #2
 800d4ca:	4413      	add	r3, r2
 800d4cc:	009b      	lsls	r3, r3, #2
 800d4ce:	4a10      	ldr	r2, [pc, #64]	; (800d510 <xTaskPriorityInherit+0xc8>)
 800d4d0:	441a      	add	r2, r3
 800d4d2:	68bb      	ldr	r3, [r7, #8]
 800d4d4:	3304      	adds	r3, #4
 800d4d6:	4619      	mov	r1, r3
 800d4d8:	4610      	mov	r0, r2
 800d4da:	f7fd fef0 	bl	800b2be <vListInsertEnd>
 800d4de:	e004      	b.n	800d4ea <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d4e0:	4b0a      	ldr	r3, [pc, #40]	; (800d50c <xTaskPriorityInherit+0xc4>)
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d4e6:	68bb      	ldr	r3, [r7, #8]
 800d4e8:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d4ea:	2301      	movs	r3, #1
 800d4ec:	60fb      	str	r3, [r7, #12]
 800d4ee:	e008      	b.n	800d502 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d4f0:	68bb      	ldr	r3, [r7, #8]
 800d4f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d4f4:	4b05      	ldr	r3, [pc, #20]	; (800d50c <xTaskPriorityInherit+0xc4>)
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4fa:	429a      	cmp	r2, r3
 800d4fc:	d201      	bcs.n	800d502 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d4fe:	2301      	movs	r3, #1
 800d500:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d502:	68fb      	ldr	r3, [r7, #12]
	}
 800d504:	4618      	mov	r0, r3
 800d506:	3710      	adds	r7, #16
 800d508:	46bd      	mov	sp, r7
 800d50a:	bd80      	pop	{r7, pc}
 800d50c:	20000f78 	.word	0x20000f78
 800d510:	20000f7c 	.word	0x20000f7c
 800d514:	20001454 	.word	0x20001454

0800d518 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d518:	b580      	push	{r7, lr}
 800d51a:	b086      	sub	sp, #24
 800d51c:	af00      	add	r7, sp, #0
 800d51e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d524:	2300      	movs	r3, #0
 800d526:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d05a      	beq.n	800d5e4 <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d52e:	4b30      	ldr	r3, [pc, #192]	; (800d5f0 <xTaskPriorityDisinherit+0xd8>)
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	693a      	ldr	r2, [r7, #16]
 800d534:	429a      	cmp	r2, r3
 800d536:	d00c      	beq.n	800d552 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800d538:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d53c:	b672      	cpsid	i
 800d53e:	f383 8811 	msr	BASEPRI, r3
 800d542:	f3bf 8f6f 	isb	sy
 800d546:	f3bf 8f4f 	dsb	sy
 800d54a:	b662      	cpsie	i
 800d54c:	60fb      	str	r3, [r7, #12]
}
 800d54e:	bf00      	nop
 800d550:	e7fe      	b.n	800d550 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800d552:	693b      	ldr	r3, [r7, #16]
 800d554:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d556:	2b00      	cmp	r3, #0
 800d558:	d10c      	bne.n	800d574 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800d55a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d55e:	b672      	cpsid	i
 800d560:	f383 8811 	msr	BASEPRI, r3
 800d564:	f3bf 8f6f 	isb	sy
 800d568:	f3bf 8f4f 	dsb	sy
 800d56c:	b662      	cpsie	i
 800d56e:	60bb      	str	r3, [r7, #8]
}
 800d570:	bf00      	nop
 800d572:	e7fe      	b.n	800d572 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800d574:	693b      	ldr	r3, [r7, #16]
 800d576:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d578:	1e5a      	subs	r2, r3, #1
 800d57a:	693b      	ldr	r3, [r7, #16]
 800d57c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d57e:	693b      	ldr	r3, [r7, #16]
 800d580:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d582:	693b      	ldr	r3, [r7, #16]
 800d584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d586:	429a      	cmp	r2, r3
 800d588:	d02c      	beq.n	800d5e4 <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d58a:	693b      	ldr	r3, [r7, #16]
 800d58c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d128      	bne.n	800d5e4 <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d592:	693b      	ldr	r3, [r7, #16]
 800d594:	3304      	adds	r3, #4
 800d596:	4618      	mov	r0, r3
 800d598:	f7fd feee 	bl	800b378 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d59c:	693b      	ldr	r3, [r7, #16]
 800d59e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d5a0:	693b      	ldr	r3, [r7, #16]
 800d5a2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d5a4:	693b      	ldr	r3, [r7, #16]
 800d5a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5a8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d5ac:	693b      	ldr	r3, [r7, #16]
 800d5ae:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d5b0:	693b      	ldr	r3, [r7, #16]
 800d5b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d5b4:	4b0f      	ldr	r3, [pc, #60]	; (800d5f4 <xTaskPriorityDisinherit+0xdc>)
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	429a      	cmp	r2, r3
 800d5ba:	d903      	bls.n	800d5c4 <xTaskPriorityDisinherit+0xac>
 800d5bc:	693b      	ldr	r3, [r7, #16]
 800d5be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5c0:	4a0c      	ldr	r2, [pc, #48]	; (800d5f4 <xTaskPriorityDisinherit+0xdc>)
 800d5c2:	6013      	str	r3, [r2, #0]
 800d5c4:	693b      	ldr	r3, [r7, #16]
 800d5c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d5c8:	4613      	mov	r3, r2
 800d5ca:	009b      	lsls	r3, r3, #2
 800d5cc:	4413      	add	r3, r2
 800d5ce:	009b      	lsls	r3, r3, #2
 800d5d0:	4a09      	ldr	r2, [pc, #36]	; (800d5f8 <xTaskPriorityDisinherit+0xe0>)
 800d5d2:	441a      	add	r2, r3
 800d5d4:	693b      	ldr	r3, [r7, #16]
 800d5d6:	3304      	adds	r3, #4
 800d5d8:	4619      	mov	r1, r3
 800d5da:	4610      	mov	r0, r2
 800d5dc:	f7fd fe6f 	bl	800b2be <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d5e0:	2301      	movs	r3, #1
 800d5e2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d5e4:	697b      	ldr	r3, [r7, #20]
	}
 800d5e6:	4618      	mov	r0, r3
 800d5e8:	3718      	adds	r7, #24
 800d5ea:	46bd      	mov	sp, r7
 800d5ec:	bd80      	pop	{r7, pc}
 800d5ee:	bf00      	nop
 800d5f0:	20000f78 	.word	0x20000f78
 800d5f4:	20001454 	.word	0x20001454
 800d5f8:	20000f7c 	.word	0x20000f7c

0800d5fc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800d5fc:	b580      	push	{r7, lr}
 800d5fe:	b088      	sub	sp, #32
 800d600:	af00      	add	r7, sp, #0
 800d602:	6078      	str	r0, [r7, #4]
 800d604:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800d60a:	2301      	movs	r3, #1
 800d60c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	2b00      	cmp	r3, #0
 800d612:	d06e      	beq.n	800d6f2 <vTaskPriorityDisinheritAfterTimeout+0xf6>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800d614:	69bb      	ldr	r3, [r7, #24]
 800d616:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d618:	2b00      	cmp	r3, #0
 800d61a:	d10c      	bne.n	800d636 <vTaskPriorityDisinheritAfterTimeout+0x3a>
	__asm volatile
 800d61c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d620:	b672      	cpsid	i
 800d622:	f383 8811 	msr	BASEPRI, r3
 800d626:	f3bf 8f6f 	isb	sy
 800d62a:	f3bf 8f4f 	dsb	sy
 800d62e:	b662      	cpsie	i
 800d630:	60fb      	str	r3, [r7, #12]
}
 800d632:	bf00      	nop
 800d634:	e7fe      	b.n	800d634 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800d636:	69bb      	ldr	r3, [r7, #24]
 800d638:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d63a:	683a      	ldr	r2, [r7, #0]
 800d63c:	429a      	cmp	r2, r3
 800d63e:	d902      	bls.n	800d646 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800d640:	683b      	ldr	r3, [r7, #0]
 800d642:	61fb      	str	r3, [r7, #28]
 800d644:	e002      	b.n	800d64c <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800d646:	69bb      	ldr	r3, [r7, #24]
 800d648:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d64a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800d64c:	69bb      	ldr	r3, [r7, #24]
 800d64e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d650:	69fa      	ldr	r2, [r7, #28]
 800d652:	429a      	cmp	r2, r3
 800d654:	d04d      	beq.n	800d6f2 <vTaskPriorityDisinheritAfterTimeout+0xf6>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800d656:	69bb      	ldr	r3, [r7, #24]
 800d658:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d65a:	697a      	ldr	r2, [r7, #20]
 800d65c:	429a      	cmp	r2, r3
 800d65e:	d148      	bne.n	800d6f2 <vTaskPriorityDisinheritAfterTimeout+0xf6>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800d660:	4b26      	ldr	r3, [pc, #152]	; (800d6fc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	69ba      	ldr	r2, [r7, #24]
 800d666:	429a      	cmp	r2, r3
 800d668:	d10c      	bne.n	800d684 <vTaskPriorityDisinheritAfterTimeout+0x88>
	__asm volatile
 800d66a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d66e:	b672      	cpsid	i
 800d670:	f383 8811 	msr	BASEPRI, r3
 800d674:	f3bf 8f6f 	isb	sy
 800d678:	f3bf 8f4f 	dsb	sy
 800d67c:	b662      	cpsie	i
 800d67e:	60bb      	str	r3, [r7, #8]
}
 800d680:	bf00      	nop
 800d682:	e7fe      	b.n	800d682 <vTaskPriorityDisinheritAfterTimeout+0x86>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800d684:	69bb      	ldr	r3, [r7, #24]
 800d686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d688:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800d68a:	69bb      	ldr	r3, [r7, #24]
 800d68c:	69fa      	ldr	r2, [r7, #28]
 800d68e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d690:	69bb      	ldr	r3, [r7, #24]
 800d692:	699b      	ldr	r3, [r3, #24]
 800d694:	2b00      	cmp	r3, #0
 800d696:	db04      	blt.n	800d6a2 <vTaskPriorityDisinheritAfterTimeout+0xa6>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d698:	69fb      	ldr	r3, [r7, #28]
 800d69a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d69e:	69bb      	ldr	r3, [r7, #24]
 800d6a0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d6a2:	69bb      	ldr	r3, [r7, #24]
 800d6a4:	6959      	ldr	r1, [r3, #20]
 800d6a6:	693a      	ldr	r2, [r7, #16]
 800d6a8:	4613      	mov	r3, r2
 800d6aa:	009b      	lsls	r3, r3, #2
 800d6ac:	4413      	add	r3, r2
 800d6ae:	009b      	lsls	r3, r3, #2
 800d6b0:	4a13      	ldr	r2, [pc, #76]	; (800d700 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800d6b2:	4413      	add	r3, r2
 800d6b4:	4299      	cmp	r1, r3
 800d6b6:	d11c      	bne.n	800d6f2 <vTaskPriorityDisinheritAfterTimeout+0xf6>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d6b8:	69bb      	ldr	r3, [r7, #24]
 800d6ba:	3304      	adds	r3, #4
 800d6bc:	4618      	mov	r0, r3
 800d6be:	f7fd fe5b 	bl	800b378 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800d6c2:	69bb      	ldr	r3, [r7, #24]
 800d6c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d6c6:	4b0f      	ldr	r3, [pc, #60]	; (800d704 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	429a      	cmp	r2, r3
 800d6cc:	d903      	bls.n	800d6d6 <vTaskPriorityDisinheritAfterTimeout+0xda>
 800d6ce:	69bb      	ldr	r3, [r7, #24]
 800d6d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6d2:	4a0c      	ldr	r2, [pc, #48]	; (800d704 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 800d6d4:	6013      	str	r3, [r2, #0]
 800d6d6:	69bb      	ldr	r3, [r7, #24]
 800d6d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d6da:	4613      	mov	r3, r2
 800d6dc:	009b      	lsls	r3, r3, #2
 800d6de:	4413      	add	r3, r2
 800d6e0:	009b      	lsls	r3, r3, #2
 800d6e2:	4a07      	ldr	r2, [pc, #28]	; (800d700 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800d6e4:	441a      	add	r2, r3
 800d6e6:	69bb      	ldr	r3, [r7, #24]
 800d6e8:	3304      	adds	r3, #4
 800d6ea:	4619      	mov	r1, r3
 800d6ec:	4610      	mov	r0, r2
 800d6ee:	f7fd fde6 	bl	800b2be <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d6f2:	bf00      	nop
 800d6f4:	3720      	adds	r7, #32
 800d6f6:	46bd      	mov	sp, r7
 800d6f8:	bd80      	pop	{r7, pc}
 800d6fa:	bf00      	nop
 800d6fc:	20000f78 	.word	0x20000f78
 800d700:	20000f7c 	.word	0x20000f7c
 800d704:	20001454 	.word	0x20001454

0800d708 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800d708:	b480      	push	{r7}
 800d70a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800d70c:	4b07      	ldr	r3, [pc, #28]	; (800d72c <pvTaskIncrementMutexHeldCount+0x24>)
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	2b00      	cmp	r3, #0
 800d712:	d004      	beq.n	800d71e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800d714:	4b05      	ldr	r3, [pc, #20]	; (800d72c <pvTaskIncrementMutexHeldCount+0x24>)
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d71a:	3201      	adds	r2, #1
 800d71c:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800d71e:	4b03      	ldr	r3, [pc, #12]	; (800d72c <pvTaskIncrementMutexHeldCount+0x24>)
 800d720:	681b      	ldr	r3, [r3, #0]
	}
 800d722:	4618      	mov	r0, r3
 800d724:	46bd      	mov	sp, r7
 800d726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d72a:	4770      	bx	lr
 800d72c:	20000f78 	.word	0x20000f78

0800d730 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d730:	b580      	push	{r7, lr}
 800d732:	b084      	sub	sp, #16
 800d734:	af00      	add	r7, sp, #0
 800d736:	6078      	str	r0, [r7, #4]
 800d738:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d73a:	4b21      	ldr	r3, [pc, #132]	; (800d7c0 <prvAddCurrentTaskToDelayedList+0x90>)
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d740:	4b20      	ldr	r3, [pc, #128]	; (800d7c4 <prvAddCurrentTaskToDelayedList+0x94>)
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	3304      	adds	r3, #4
 800d746:	4618      	mov	r0, r3
 800d748:	f7fd fe16 	bl	800b378 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d752:	d10a      	bne.n	800d76a <prvAddCurrentTaskToDelayedList+0x3a>
 800d754:	683b      	ldr	r3, [r7, #0]
 800d756:	2b00      	cmp	r3, #0
 800d758:	d007      	beq.n	800d76a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d75a:	4b1a      	ldr	r3, [pc, #104]	; (800d7c4 <prvAddCurrentTaskToDelayedList+0x94>)
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	3304      	adds	r3, #4
 800d760:	4619      	mov	r1, r3
 800d762:	4819      	ldr	r0, [pc, #100]	; (800d7c8 <prvAddCurrentTaskToDelayedList+0x98>)
 800d764:	f7fd fdab 	bl	800b2be <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d768:	e026      	b.n	800d7b8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d76a:	68fa      	ldr	r2, [r7, #12]
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	4413      	add	r3, r2
 800d770:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d772:	4b14      	ldr	r3, [pc, #80]	; (800d7c4 <prvAddCurrentTaskToDelayedList+0x94>)
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	68ba      	ldr	r2, [r7, #8]
 800d778:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d77a:	68ba      	ldr	r2, [r7, #8]
 800d77c:	68fb      	ldr	r3, [r7, #12]
 800d77e:	429a      	cmp	r2, r3
 800d780:	d209      	bcs.n	800d796 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d782:	4b12      	ldr	r3, [pc, #72]	; (800d7cc <prvAddCurrentTaskToDelayedList+0x9c>)
 800d784:	681a      	ldr	r2, [r3, #0]
 800d786:	4b0f      	ldr	r3, [pc, #60]	; (800d7c4 <prvAddCurrentTaskToDelayedList+0x94>)
 800d788:	681b      	ldr	r3, [r3, #0]
 800d78a:	3304      	adds	r3, #4
 800d78c:	4619      	mov	r1, r3
 800d78e:	4610      	mov	r0, r2
 800d790:	f7fd fdb9 	bl	800b306 <vListInsert>
}
 800d794:	e010      	b.n	800d7b8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d796:	4b0e      	ldr	r3, [pc, #56]	; (800d7d0 <prvAddCurrentTaskToDelayedList+0xa0>)
 800d798:	681a      	ldr	r2, [r3, #0]
 800d79a:	4b0a      	ldr	r3, [pc, #40]	; (800d7c4 <prvAddCurrentTaskToDelayedList+0x94>)
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	3304      	adds	r3, #4
 800d7a0:	4619      	mov	r1, r3
 800d7a2:	4610      	mov	r0, r2
 800d7a4:	f7fd fdaf 	bl	800b306 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d7a8:	4b0a      	ldr	r3, [pc, #40]	; (800d7d4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d7aa:	681b      	ldr	r3, [r3, #0]
 800d7ac:	68ba      	ldr	r2, [r7, #8]
 800d7ae:	429a      	cmp	r2, r3
 800d7b0:	d202      	bcs.n	800d7b8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800d7b2:	4a08      	ldr	r2, [pc, #32]	; (800d7d4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d7b4:	68bb      	ldr	r3, [r7, #8]
 800d7b6:	6013      	str	r3, [r2, #0]
}
 800d7b8:	bf00      	nop
 800d7ba:	3710      	adds	r7, #16
 800d7bc:	46bd      	mov	sp, r7
 800d7be:	bd80      	pop	{r7, pc}
 800d7c0:	20001450 	.word	0x20001450
 800d7c4:	20000f78 	.word	0x20000f78
 800d7c8:	20001438 	.word	0x20001438
 800d7cc:	20001408 	.word	0x20001408
 800d7d0:	20001404 	.word	0x20001404
 800d7d4:	2000146c 	.word	0x2000146c

0800d7d8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d7d8:	b580      	push	{r7, lr}
 800d7da:	b08a      	sub	sp, #40	; 0x28
 800d7dc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d7de:	2300      	movs	r3, #0
 800d7e0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d7e2:	f000 fbb5 	bl	800df50 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d7e6:	4b1d      	ldr	r3, [pc, #116]	; (800d85c <xTimerCreateTimerTask+0x84>)
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	d021      	beq.n	800d832 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d7ee:	2300      	movs	r3, #0
 800d7f0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d7f2:	2300      	movs	r3, #0
 800d7f4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d7f6:	1d3a      	adds	r2, r7, #4
 800d7f8:	f107 0108 	add.w	r1, r7, #8
 800d7fc:	f107 030c 	add.w	r3, r7, #12
 800d800:	4618      	mov	r0, r3
 800d802:	f7fd fd15 	bl	800b230 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d806:	6879      	ldr	r1, [r7, #4]
 800d808:	68bb      	ldr	r3, [r7, #8]
 800d80a:	68fa      	ldr	r2, [r7, #12]
 800d80c:	9202      	str	r2, [sp, #8]
 800d80e:	9301      	str	r3, [sp, #4]
 800d810:	2302      	movs	r3, #2
 800d812:	9300      	str	r3, [sp, #0]
 800d814:	2300      	movs	r3, #0
 800d816:	460a      	mov	r2, r1
 800d818:	4911      	ldr	r1, [pc, #68]	; (800d860 <xTimerCreateTimerTask+0x88>)
 800d81a:	4812      	ldr	r0, [pc, #72]	; (800d864 <xTimerCreateTimerTask+0x8c>)
 800d81c:	f7fe fee6 	bl	800c5ec <xTaskCreateStatic>
 800d820:	4603      	mov	r3, r0
 800d822:	4a11      	ldr	r2, [pc, #68]	; (800d868 <xTimerCreateTimerTask+0x90>)
 800d824:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d826:	4b10      	ldr	r3, [pc, #64]	; (800d868 <xTimerCreateTimerTask+0x90>)
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d001      	beq.n	800d832 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800d82e:	2301      	movs	r3, #1
 800d830:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800d832:	697b      	ldr	r3, [r7, #20]
 800d834:	2b00      	cmp	r3, #0
 800d836:	d10c      	bne.n	800d852 <xTimerCreateTimerTask+0x7a>
	__asm volatile
 800d838:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d83c:	b672      	cpsid	i
 800d83e:	f383 8811 	msr	BASEPRI, r3
 800d842:	f3bf 8f6f 	isb	sy
 800d846:	f3bf 8f4f 	dsb	sy
 800d84a:	b662      	cpsie	i
 800d84c:	613b      	str	r3, [r7, #16]
}
 800d84e:	bf00      	nop
 800d850:	e7fe      	b.n	800d850 <xTimerCreateTimerTask+0x78>
	return xReturn;
 800d852:	697b      	ldr	r3, [r7, #20]
}
 800d854:	4618      	mov	r0, r3
 800d856:	3718      	adds	r7, #24
 800d858:	46bd      	mov	sp, r7
 800d85a:	bd80      	pop	{r7, pc}
 800d85c:	200014a8 	.word	0x200014a8
 800d860:	0800efdc 	.word	0x0800efdc
 800d864:	0800dae9 	.word	0x0800dae9
 800d868:	200014ac 	.word	0x200014ac

0800d86c <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800d86c:	b580      	push	{r7, lr}
 800d86e:	b088      	sub	sp, #32
 800d870:	af02      	add	r7, sp, #8
 800d872:	60f8      	str	r0, [r7, #12]
 800d874:	60b9      	str	r1, [r7, #8]
 800d876:	607a      	str	r2, [r7, #4]
 800d878:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800d87a:	202c      	movs	r0, #44	; 0x2c
 800d87c:	f000 fe02 	bl	800e484 <pvPortMalloc>
 800d880:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800d882:	697b      	ldr	r3, [r7, #20]
 800d884:	2b00      	cmp	r3, #0
 800d886:	d00d      	beq.n	800d8a4 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The autoreload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800d888:	697b      	ldr	r3, [r7, #20]
 800d88a:	2200      	movs	r2, #0
 800d88c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800d890:	697b      	ldr	r3, [r7, #20]
 800d892:	9301      	str	r3, [sp, #4]
 800d894:	6a3b      	ldr	r3, [r7, #32]
 800d896:	9300      	str	r3, [sp, #0]
 800d898:	683b      	ldr	r3, [r7, #0]
 800d89a:	687a      	ldr	r2, [r7, #4]
 800d89c:	68b9      	ldr	r1, [r7, #8]
 800d89e:	68f8      	ldr	r0, [r7, #12]
 800d8a0:	f000 f847 	bl	800d932 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800d8a4:	697b      	ldr	r3, [r7, #20]
	}
 800d8a6:	4618      	mov	r0, r3
 800d8a8:	3718      	adds	r7, #24
 800d8aa:	46bd      	mov	sp, r7
 800d8ac:	bd80      	pop	{r7, pc}

0800d8ae <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800d8ae:	b580      	push	{r7, lr}
 800d8b0:	b08a      	sub	sp, #40	; 0x28
 800d8b2:	af02      	add	r7, sp, #8
 800d8b4:	60f8      	str	r0, [r7, #12]
 800d8b6:	60b9      	str	r1, [r7, #8]
 800d8b8:	607a      	str	r2, [r7, #4]
 800d8ba:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800d8bc:	232c      	movs	r3, #44	; 0x2c
 800d8be:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800d8c0:	693b      	ldr	r3, [r7, #16]
 800d8c2:	2b2c      	cmp	r3, #44	; 0x2c
 800d8c4:	d00c      	beq.n	800d8e0 <xTimerCreateStatic+0x32>
	__asm volatile
 800d8c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8ca:	b672      	cpsid	i
 800d8cc:	f383 8811 	msr	BASEPRI, r3
 800d8d0:	f3bf 8f6f 	isb	sy
 800d8d4:	f3bf 8f4f 	dsb	sy
 800d8d8:	b662      	cpsie	i
 800d8da:	61bb      	str	r3, [r7, #24]
}
 800d8dc:	bf00      	nop
 800d8de:	e7fe      	b.n	800d8de <xTimerCreateStatic+0x30>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d8e0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800d8e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d10c      	bne.n	800d902 <xTimerCreateStatic+0x54>
	__asm volatile
 800d8e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8ec:	b672      	cpsid	i
 800d8ee:	f383 8811 	msr	BASEPRI, r3
 800d8f2:	f3bf 8f6f 	isb	sy
 800d8f6:	f3bf 8f4f 	dsb	sy
 800d8fa:	b662      	cpsie	i
 800d8fc:	617b      	str	r3, [r7, #20]
}
 800d8fe:	bf00      	nop
 800d900:	e7fe      	b.n	800d900 <xTimerCreateStatic+0x52>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800d902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d904:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800d906:	69fb      	ldr	r3, [r7, #28]
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d00d      	beq.n	800d928 <xTimerCreateStatic+0x7a>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			autoreload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800d90c:	69fb      	ldr	r3, [r7, #28]
 800d90e:	2202      	movs	r2, #2
 800d910:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800d914:	69fb      	ldr	r3, [r7, #28]
 800d916:	9301      	str	r3, [sp, #4]
 800d918:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d91a:	9300      	str	r3, [sp, #0]
 800d91c:	683b      	ldr	r3, [r7, #0]
 800d91e:	687a      	ldr	r2, [r7, #4]
 800d920:	68b9      	ldr	r1, [r7, #8]
 800d922:	68f8      	ldr	r0, [r7, #12]
 800d924:	f000 f805 	bl	800d932 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800d928:	69fb      	ldr	r3, [r7, #28]
	}
 800d92a:	4618      	mov	r0, r3
 800d92c:	3720      	adds	r7, #32
 800d92e:	46bd      	mov	sp, r7
 800d930:	bd80      	pop	{r7, pc}

0800d932 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800d932:	b580      	push	{r7, lr}
 800d934:	b086      	sub	sp, #24
 800d936:	af00      	add	r7, sp, #0
 800d938:	60f8      	str	r0, [r7, #12]
 800d93a:	60b9      	str	r1, [r7, #8]
 800d93c:	607a      	str	r2, [r7, #4]
 800d93e:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800d940:	68bb      	ldr	r3, [r7, #8]
 800d942:	2b00      	cmp	r3, #0
 800d944:	d10c      	bne.n	800d960 <prvInitialiseNewTimer+0x2e>
	__asm volatile
 800d946:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d94a:	b672      	cpsid	i
 800d94c:	f383 8811 	msr	BASEPRI, r3
 800d950:	f3bf 8f6f 	isb	sy
 800d954:	f3bf 8f4f 	dsb	sy
 800d958:	b662      	cpsie	i
 800d95a:	617b      	str	r3, [r7, #20]
}
 800d95c:	bf00      	nop
 800d95e:	e7fe      	b.n	800d95e <prvInitialiseNewTimer+0x2c>

	if( pxNewTimer != NULL )
 800d960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d962:	2b00      	cmp	r3, #0
 800d964:	d01e      	beq.n	800d9a4 <prvInitialiseNewTimer+0x72>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800d966:	f000 faf3 	bl	800df50 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800d96a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d96c:	68fa      	ldr	r2, [r7, #12]
 800d96e:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800d970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d972:	68ba      	ldr	r2, [r7, #8]
 800d974:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800d976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d978:	683a      	ldr	r2, [r7, #0]
 800d97a:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800d97c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d97e:	6a3a      	ldr	r2, [r7, #32]
 800d980:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800d982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d984:	3304      	adds	r3, #4
 800d986:	4618      	mov	r0, r3
 800d988:	f7fd fc8c 	bl	800b2a4 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d008      	beq.n	800d9a4 <prvInitialiseNewTimer+0x72>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800d992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d994:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d998:	f043 0304 	orr.w	r3, r3, #4
 800d99c:	b2da      	uxtb	r2, r3
 800d99e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9a0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800d9a4:	bf00      	nop
 800d9a6:	3718      	adds	r7, #24
 800d9a8:	46bd      	mov	sp, r7
 800d9aa:	bd80      	pop	{r7, pc}

0800d9ac <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d9ac:	b580      	push	{r7, lr}
 800d9ae:	b08a      	sub	sp, #40	; 0x28
 800d9b0:	af00      	add	r7, sp, #0
 800d9b2:	60f8      	str	r0, [r7, #12]
 800d9b4:	60b9      	str	r1, [r7, #8]
 800d9b6:	607a      	str	r2, [r7, #4]
 800d9b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d9ba:	2300      	movs	r3, #0
 800d9bc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	d10c      	bne.n	800d9de <xTimerGenericCommand+0x32>
	__asm volatile
 800d9c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9c8:	b672      	cpsid	i
 800d9ca:	f383 8811 	msr	BASEPRI, r3
 800d9ce:	f3bf 8f6f 	isb	sy
 800d9d2:	f3bf 8f4f 	dsb	sy
 800d9d6:	b662      	cpsie	i
 800d9d8:	623b      	str	r3, [r7, #32]
}
 800d9da:	bf00      	nop
 800d9dc:	e7fe      	b.n	800d9dc <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d9de:	4b1a      	ldr	r3, [pc, #104]	; (800da48 <xTimerGenericCommand+0x9c>)
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d02a      	beq.n	800da3c <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d9e6:	68bb      	ldr	r3, [r7, #8]
 800d9e8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d9f2:	68bb      	ldr	r3, [r7, #8]
 800d9f4:	2b05      	cmp	r3, #5
 800d9f6:	dc18      	bgt.n	800da2a <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d9f8:	f7ff fd08 	bl	800d40c <xTaskGetSchedulerState>
 800d9fc:	4603      	mov	r3, r0
 800d9fe:	2b02      	cmp	r3, #2
 800da00:	d109      	bne.n	800da16 <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800da02:	4b11      	ldr	r3, [pc, #68]	; (800da48 <xTimerGenericCommand+0x9c>)
 800da04:	6818      	ldr	r0, [r3, #0]
 800da06:	f107 0110 	add.w	r1, r7, #16
 800da0a:	2300      	movs	r3, #0
 800da0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800da0e:	f7fd ff5b 	bl	800b8c8 <xQueueGenericSend>
 800da12:	6278      	str	r0, [r7, #36]	; 0x24
 800da14:	e012      	b.n	800da3c <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800da16:	4b0c      	ldr	r3, [pc, #48]	; (800da48 <xTimerGenericCommand+0x9c>)
 800da18:	6818      	ldr	r0, [r3, #0]
 800da1a:	f107 0110 	add.w	r1, r7, #16
 800da1e:	2300      	movs	r3, #0
 800da20:	2200      	movs	r2, #0
 800da22:	f7fd ff51 	bl	800b8c8 <xQueueGenericSend>
 800da26:	6278      	str	r0, [r7, #36]	; 0x24
 800da28:	e008      	b.n	800da3c <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800da2a:	4b07      	ldr	r3, [pc, #28]	; (800da48 <xTimerGenericCommand+0x9c>)
 800da2c:	6818      	ldr	r0, [r3, #0]
 800da2e:	f107 0110 	add.w	r1, r7, #16
 800da32:	2300      	movs	r3, #0
 800da34:	683a      	ldr	r2, [r7, #0]
 800da36:	f7fe f84d 	bl	800bad4 <xQueueGenericSendFromISR>
 800da3a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800da3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800da3e:	4618      	mov	r0, r3
 800da40:	3728      	adds	r7, #40	; 0x28
 800da42:	46bd      	mov	sp, r7
 800da44:	bd80      	pop	{r7, pc}
 800da46:	bf00      	nop
 800da48:	200014a8 	.word	0x200014a8

0800da4c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800da4c:	b580      	push	{r7, lr}
 800da4e:	b088      	sub	sp, #32
 800da50:	af02      	add	r7, sp, #8
 800da52:	6078      	str	r0, [r7, #4]
 800da54:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800da56:	4b23      	ldr	r3, [pc, #140]	; (800dae4 <prvProcessExpiredTimer+0x98>)
 800da58:	681b      	ldr	r3, [r3, #0]
 800da5a:	68db      	ldr	r3, [r3, #12]
 800da5c:	68db      	ldr	r3, [r3, #12]
 800da5e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800da60:	697b      	ldr	r3, [r7, #20]
 800da62:	3304      	adds	r3, #4
 800da64:	4618      	mov	r0, r3
 800da66:	f7fd fc87 	bl	800b378 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800da6a:	697b      	ldr	r3, [r7, #20]
 800da6c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800da70:	f003 0304 	and.w	r3, r3, #4
 800da74:	2b00      	cmp	r3, #0
 800da76:	d024      	beq.n	800dac2 <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800da78:	697b      	ldr	r3, [r7, #20]
 800da7a:	699a      	ldr	r2, [r3, #24]
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	18d1      	adds	r1, r2, r3
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	683a      	ldr	r2, [r7, #0]
 800da84:	6978      	ldr	r0, [r7, #20]
 800da86:	f000 f8d3 	bl	800dc30 <prvInsertTimerInActiveList>
 800da8a:	4603      	mov	r3, r0
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d021      	beq.n	800dad4 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800da90:	2300      	movs	r3, #0
 800da92:	9300      	str	r3, [sp, #0]
 800da94:	2300      	movs	r3, #0
 800da96:	687a      	ldr	r2, [r7, #4]
 800da98:	2100      	movs	r1, #0
 800da9a:	6978      	ldr	r0, [r7, #20]
 800da9c:	f7ff ff86 	bl	800d9ac <xTimerGenericCommand>
 800daa0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800daa2:	693b      	ldr	r3, [r7, #16]
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d115      	bne.n	800dad4 <prvProcessExpiredTimer+0x88>
	__asm volatile
 800daa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800daac:	b672      	cpsid	i
 800daae:	f383 8811 	msr	BASEPRI, r3
 800dab2:	f3bf 8f6f 	isb	sy
 800dab6:	f3bf 8f4f 	dsb	sy
 800daba:	b662      	cpsie	i
 800dabc:	60fb      	str	r3, [r7, #12]
}
 800dabe:	bf00      	nop
 800dac0:	e7fe      	b.n	800dac0 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800dac2:	697b      	ldr	r3, [r7, #20]
 800dac4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dac8:	f023 0301 	bic.w	r3, r3, #1
 800dacc:	b2da      	uxtb	r2, r3
 800dace:	697b      	ldr	r3, [r7, #20]
 800dad0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800dad4:	697b      	ldr	r3, [r7, #20]
 800dad6:	6a1b      	ldr	r3, [r3, #32]
 800dad8:	6978      	ldr	r0, [r7, #20]
 800dada:	4798      	blx	r3
}
 800dadc:	bf00      	nop
 800dade:	3718      	adds	r7, #24
 800dae0:	46bd      	mov	sp, r7
 800dae2:	bd80      	pop	{r7, pc}
 800dae4:	200014a0 	.word	0x200014a0

0800dae8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800dae8:	b580      	push	{r7, lr}
 800daea:	b084      	sub	sp, #16
 800daec:	af00      	add	r7, sp, #0
 800daee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800daf0:	f107 0308 	add.w	r3, r7, #8
 800daf4:	4618      	mov	r0, r3
 800daf6:	f000 f857 	bl	800dba8 <prvGetNextExpireTime>
 800dafa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800dafc:	68bb      	ldr	r3, [r7, #8]
 800dafe:	4619      	mov	r1, r3
 800db00:	68f8      	ldr	r0, [r7, #12]
 800db02:	f000 f803 	bl	800db0c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800db06:	f000 f8d5 	bl	800dcb4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800db0a:	e7f1      	b.n	800daf0 <prvTimerTask+0x8>

0800db0c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800db0c:	b580      	push	{r7, lr}
 800db0e:	b084      	sub	sp, #16
 800db10:	af00      	add	r7, sp, #0
 800db12:	6078      	str	r0, [r7, #4]
 800db14:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800db16:	f7ff f857 	bl	800cbc8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800db1a:	f107 0308 	add.w	r3, r7, #8
 800db1e:	4618      	mov	r0, r3
 800db20:	f000 f866 	bl	800dbf0 <prvSampleTimeNow>
 800db24:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800db26:	68bb      	ldr	r3, [r7, #8]
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d130      	bne.n	800db8e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800db2c:	683b      	ldr	r3, [r7, #0]
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d10a      	bne.n	800db48 <prvProcessTimerOrBlockTask+0x3c>
 800db32:	687a      	ldr	r2, [r7, #4]
 800db34:	68fb      	ldr	r3, [r7, #12]
 800db36:	429a      	cmp	r2, r3
 800db38:	d806      	bhi.n	800db48 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800db3a:	f7ff f853 	bl	800cbe4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800db3e:	68f9      	ldr	r1, [r7, #12]
 800db40:	6878      	ldr	r0, [r7, #4]
 800db42:	f7ff ff83 	bl	800da4c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800db46:	e024      	b.n	800db92 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800db48:	683b      	ldr	r3, [r7, #0]
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d008      	beq.n	800db60 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800db4e:	4b13      	ldr	r3, [pc, #76]	; (800db9c <prvProcessTimerOrBlockTask+0x90>)
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	2b00      	cmp	r3, #0
 800db56:	d101      	bne.n	800db5c <prvProcessTimerOrBlockTask+0x50>
 800db58:	2301      	movs	r3, #1
 800db5a:	e000      	b.n	800db5e <prvProcessTimerOrBlockTask+0x52>
 800db5c:	2300      	movs	r3, #0
 800db5e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800db60:	4b0f      	ldr	r3, [pc, #60]	; (800dba0 <prvProcessTimerOrBlockTask+0x94>)
 800db62:	6818      	ldr	r0, [r3, #0]
 800db64:	687a      	ldr	r2, [r7, #4]
 800db66:	68fb      	ldr	r3, [r7, #12]
 800db68:	1ad3      	subs	r3, r2, r3
 800db6a:	683a      	ldr	r2, [r7, #0]
 800db6c:	4619      	mov	r1, r3
 800db6e:	f7fe fd09 	bl	800c584 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800db72:	f7ff f837 	bl	800cbe4 <xTaskResumeAll>
 800db76:	4603      	mov	r3, r0
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d10a      	bne.n	800db92 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800db7c:	4b09      	ldr	r3, [pc, #36]	; (800dba4 <prvProcessTimerOrBlockTask+0x98>)
 800db7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800db82:	601a      	str	r2, [r3, #0]
 800db84:	f3bf 8f4f 	dsb	sy
 800db88:	f3bf 8f6f 	isb	sy
}
 800db8c:	e001      	b.n	800db92 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800db8e:	f7ff f829 	bl	800cbe4 <xTaskResumeAll>
}
 800db92:	bf00      	nop
 800db94:	3710      	adds	r7, #16
 800db96:	46bd      	mov	sp, r7
 800db98:	bd80      	pop	{r7, pc}
 800db9a:	bf00      	nop
 800db9c:	200014a4 	.word	0x200014a4
 800dba0:	200014a8 	.word	0x200014a8
 800dba4:	e000ed04 	.word	0xe000ed04

0800dba8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800dba8:	b480      	push	{r7}
 800dbaa:	b085      	sub	sp, #20
 800dbac:	af00      	add	r7, sp, #0
 800dbae:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800dbb0:	4b0e      	ldr	r3, [pc, #56]	; (800dbec <prvGetNextExpireTime+0x44>)
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	681b      	ldr	r3, [r3, #0]
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	d101      	bne.n	800dbbe <prvGetNextExpireTime+0x16>
 800dbba:	2201      	movs	r2, #1
 800dbbc:	e000      	b.n	800dbc0 <prvGetNextExpireTime+0x18>
 800dbbe:	2200      	movs	r2, #0
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	d105      	bne.n	800dbd8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800dbcc:	4b07      	ldr	r3, [pc, #28]	; (800dbec <prvGetNextExpireTime+0x44>)
 800dbce:	681b      	ldr	r3, [r3, #0]
 800dbd0:	68db      	ldr	r3, [r3, #12]
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	60fb      	str	r3, [r7, #12]
 800dbd6:	e001      	b.n	800dbdc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800dbd8:	2300      	movs	r3, #0
 800dbda:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800dbdc:	68fb      	ldr	r3, [r7, #12]
}
 800dbde:	4618      	mov	r0, r3
 800dbe0:	3714      	adds	r7, #20
 800dbe2:	46bd      	mov	sp, r7
 800dbe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbe8:	4770      	bx	lr
 800dbea:	bf00      	nop
 800dbec:	200014a0 	.word	0x200014a0

0800dbf0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800dbf0:	b580      	push	{r7, lr}
 800dbf2:	b084      	sub	sp, #16
 800dbf4:	af00      	add	r7, sp, #0
 800dbf6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800dbf8:	f7ff f894 	bl	800cd24 <xTaskGetTickCount>
 800dbfc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800dbfe:	4b0b      	ldr	r3, [pc, #44]	; (800dc2c <prvSampleTimeNow+0x3c>)
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	68fa      	ldr	r2, [r7, #12]
 800dc04:	429a      	cmp	r2, r3
 800dc06:	d205      	bcs.n	800dc14 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800dc08:	f000 f93c 	bl	800de84 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	2201      	movs	r2, #1
 800dc10:	601a      	str	r2, [r3, #0]
 800dc12:	e002      	b.n	800dc1a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	2200      	movs	r2, #0
 800dc18:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800dc1a:	4a04      	ldr	r2, [pc, #16]	; (800dc2c <prvSampleTimeNow+0x3c>)
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800dc20:	68fb      	ldr	r3, [r7, #12]
}
 800dc22:	4618      	mov	r0, r3
 800dc24:	3710      	adds	r7, #16
 800dc26:	46bd      	mov	sp, r7
 800dc28:	bd80      	pop	{r7, pc}
 800dc2a:	bf00      	nop
 800dc2c:	200014b0 	.word	0x200014b0

0800dc30 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800dc30:	b580      	push	{r7, lr}
 800dc32:	b086      	sub	sp, #24
 800dc34:	af00      	add	r7, sp, #0
 800dc36:	60f8      	str	r0, [r7, #12]
 800dc38:	60b9      	str	r1, [r7, #8]
 800dc3a:	607a      	str	r2, [r7, #4]
 800dc3c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800dc3e:	2300      	movs	r3, #0
 800dc40:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	68ba      	ldr	r2, [r7, #8]
 800dc46:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800dc48:	68fb      	ldr	r3, [r7, #12]
 800dc4a:	68fa      	ldr	r2, [r7, #12]
 800dc4c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800dc4e:	68ba      	ldr	r2, [r7, #8]
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	429a      	cmp	r2, r3
 800dc54:	d812      	bhi.n	800dc7c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dc56:	687a      	ldr	r2, [r7, #4]
 800dc58:	683b      	ldr	r3, [r7, #0]
 800dc5a:	1ad2      	subs	r2, r2, r3
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	699b      	ldr	r3, [r3, #24]
 800dc60:	429a      	cmp	r2, r3
 800dc62:	d302      	bcc.n	800dc6a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800dc64:	2301      	movs	r3, #1
 800dc66:	617b      	str	r3, [r7, #20]
 800dc68:	e01b      	b.n	800dca2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800dc6a:	4b10      	ldr	r3, [pc, #64]	; (800dcac <prvInsertTimerInActiveList+0x7c>)
 800dc6c:	681a      	ldr	r2, [r3, #0]
 800dc6e:	68fb      	ldr	r3, [r7, #12]
 800dc70:	3304      	adds	r3, #4
 800dc72:	4619      	mov	r1, r3
 800dc74:	4610      	mov	r0, r2
 800dc76:	f7fd fb46 	bl	800b306 <vListInsert>
 800dc7a:	e012      	b.n	800dca2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800dc7c:	687a      	ldr	r2, [r7, #4]
 800dc7e:	683b      	ldr	r3, [r7, #0]
 800dc80:	429a      	cmp	r2, r3
 800dc82:	d206      	bcs.n	800dc92 <prvInsertTimerInActiveList+0x62>
 800dc84:	68ba      	ldr	r2, [r7, #8]
 800dc86:	683b      	ldr	r3, [r7, #0]
 800dc88:	429a      	cmp	r2, r3
 800dc8a:	d302      	bcc.n	800dc92 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800dc8c:	2301      	movs	r3, #1
 800dc8e:	617b      	str	r3, [r7, #20]
 800dc90:	e007      	b.n	800dca2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800dc92:	4b07      	ldr	r3, [pc, #28]	; (800dcb0 <prvInsertTimerInActiveList+0x80>)
 800dc94:	681a      	ldr	r2, [r3, #0]
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	3304      	adds	r3, #4
 800dc9a:	4619      	mov	r1, r3
 800dc9c:	4610      	mov	r0, r2
 800dc9e:	f7fd fb32 	bl	800b306 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800dca2:	697b      	ldr	r3, [r7, #20]
}
 800dca4:	4618      	mov	r0, r3
 800dca6:	3718      	adds	r7, #24
 800dca8:	46bd      	mov	sp, r7
 800dcaa:	bd80      	pop	{r7, pc}
 800dcac:	200014a4 	.word	0x200014a4
 800dcb0:	200014a0 	.word	0x200014a0

0800dcb4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800dcb4:	b580      	push	{r7, lr}
 800dcb6:	b08e      	sub	sp, #56	; 0x38
 800dcb8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800dcba:	e0d0      	b.n	800de5e <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	da1a      	bge.n	800dcf8 <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800dcc2:	1d3b      	adds	r3, r7, #4
 800dcc4:	3304      	adds	r3, #4
 800dcc6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800dcc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d10c      	bne.n	800dce8 <prvProcessReceivedCommands+0x34>
	__asm volatile
 800dcce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcd2:	b672      	cpsid	i
 800dcd4:	f383 8811 	msr	BASEPRI, r3
 800dcd8:	f3bf 8f6f 	isb	sy
 800dcdc:	f3bf 8f4f 	dsb	sy
 800dce0:	b662      	cpsie	i
 800dce2:	61fb      	str	r3, [r7, #28]
}
 800dce4:	bf00      	nop
 800dce6:	e7fe      	b.n	800dce6 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800dce8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800dcee:	6850      	ldr	r0, [r2, #4]
 800dcf0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800dcf2:	6892      	ldr	r2, [r2, #8]
 800dcf4:	4611      	mov	r1, r2
 800dcf6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	f2c0 80ae 	blt.w	800de5c <prvProcessReceivedCommands+0x1a8>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800dd00:	68fb      	ldr	r3, [r7, #12]
 800dd02:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800dd04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd06:	695b      	ldr	r3, [r3, #20]
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d004      	beq.n	800dd16 <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800dd0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd0e:	3304      	adds	r3, #4
 800dd10:	4618      	mov	r0, r3
 800dd12:	f7fd fb31 	bl	800b378 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800dd16:	463b      	mov	r3, r7
 800dd18:	4618      	mov	r0, r3
 800dd1a:	f7ff ff69 	bl	800dbf0 <prvSampleTimeNow>
 800dd1e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	2b09      	cmp	r3, #9
 800dd24:	f200 809b 	bhi.w	800de5e <prvProcessReceivedCommands+0x1aa>
 800dd28:	a201      	add	r2, pc, #4	; (adr r2, 800dd30 <prvProcessReceivedCommands+0x7c>)
 800dd2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd2e:	bf00      	nop
 800dd30:	0800dd59 	.word	0x0800dd59
 800dd34:	0800dd59 	.word	0x0800dd59
 800dd38:	0800dd59 	.word	0x0800dd59
 800dd3c:	0800ddd1 	.word	0x0800ddd1
 800dd40:	0800dde5 	.word	0x0800dde5
 800dd44:	0800de33 	.word	0x0800de33
 800dd48:	0800dd59 	.word	0x0800dd59
 800dd4c:	0800dd59 	.word	0x0800dd59
 800dd50:	0800ddd1 	.word	0x0800ddd1
 800dd54:	0800dde5 	.word	0x0800dde5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800dd58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd5a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dd5e:	f043 0301 	orr.w	r3, r3, #1
 800dd62:	b2da      	uxtb	r2, r3
 800dd64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd66:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800dd6a:	68ba      	ldr	r2, [r7, #8]
 800dd6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd6e:	699b      	ldr	r3, [r3, #24]
 800dd70:	18d1      	adds	r1, r2, r3
 800dd72:	68bb      	ldr	r3, [r7, #8]
 800dd74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dd76:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dd78:	f7ff ff5a 	bl	800dc30 <prvInsertTimerInActiveList>
 800dd7c:	4603      	mov	r3, r0
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d06d      	beq.n	800de5e <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800dd82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd84:	6a1b      	ldr	r3, [r3, #32]
 800dd86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dd88:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800dd8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd8c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dd90:	f003 0304 	and.w	r3, r3, #4
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d062      	beq.n	800de5e <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800dd98:	68ba      	ldr	r2, [r7, #8]
 800dd9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd9c:	699b      	ldr	r3, [r3, #24]
 800dd9e:	441a      	add	r2, r3
 800dda0:	2300      	movs	r3, #0
 800dda2:	9300      	str	r3, [sp, #0]
 800dda4:	2300      	movs	r3, #0
 800dda6:	2100      	movs	r1, #0
 800dda8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ddaa:	f7ff fdff 	bl	800d9ac <xTimerGenericCommand>
 800ddae:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ddb0:	6a3b      	ldr	r3, [r7, #32]
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	d153      	bne.n	800de5e <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 800ddb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddba:	b672      	cpsid	i
 800ddbc:	f383 8811 	msr	BASEPRI, r3
 800ddc0:	f3bf 8f6f 	isb	sy
 800ddc4:	f3bf 8f4f 	dsb	sy
 800ddc8:	b662      	cpsie	i
 800ddca:	61bb      	str	r3, [r7, #24]
}
 800ddcc:	bf00      	nop
 800ddce:	e7fe      	b.n	800ddce <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ddd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddd2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ddd6:	f023 0301 	bic.w	r3, r3, #1
 800ddda:	b2da      	uxtb	r2, r3
 800dddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddde:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800dde2:	e03c      	b.n	800de5e <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800dde4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dde6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ddea:	f043 0301 	orr.w	r3, r3, #1
 800ddee:	b2da      	uxtb	r2, r3
 800ddf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddf2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ddf6:	68ba      	ldr	r2, [r7, #8]
 800ddf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddfa:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ddfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddfe:	699b      	ldr	r3, [r3, #24]
 800de00:	2b00      	cmp	r3, #0
 800de02:	d10c      	bne.n	800de1e <prvProcessReceivedCommands+0x16a>
	__asm volatile
 800de04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de08:	b672      	cpsid	i
 800de0a:	f383 8811 	msr	BASEPRI, r3
 800de0e:	f3bf 8f6f 	isb	sy
 800de12:	f3bf 8f4f 	dsb	sy
 800de16:	b662      	cpsie	i
 800de18:	617b      	str	r3, [r7, #20]
}
 800de1a:	bf00      	nop
 800de1c:	e7fe      	b.n	800de1c <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800de1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de20:	699a      	ldr	r2, [r3, #24]
 800de22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de24:	18d1      	adds	r1, r2, r3
 800de26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800de2a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800de2c:	f7ff ff00 	bl	800dc30 <prvInsertTimerInActiveList>
					break;
 800de30:	e015      	b.n	800de5e <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800de32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800de38:	f003 0302 	and.w	r3, r3, #2
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d103      	bne.n	800de48 <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 800de40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800de42:	f000 fbe9 	bl	800e618 <vPortFree>
 800de46:	e00a      	b.n	800de5e <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800de48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de4a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800de4e:	f023 0301 	bic.w	r3, r3, #1
 800de52:	b2da      	uxtb	r2, r3
 800de54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de56:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800de5a:	e000      	b.n	800de5e <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800de5c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800de5e:	4b08      	ldr	r3, [pc, #32]	; (800de80 <prvProcessReceivedCommands+0x1cc>)
 800de60:	681b      	ldr	r3, [r3, #0]
 800de62:	1d39      	adds	r1, r7, #4
 800de64:	2200      	movs	r2, #0
 800de66:	4618      	mov	r0, r3
 800de68:	f7fd ff6a 	bl	800bd40 <xQueueReceive>
 800de6c:	4603      	mov	r3, r0
 800de6e:	2b00      	cmp	r3, #0
 800de70:	f47f af24 	bne.w	800dcbc <prvProcessReceivedCommands+0x8>
	}
}
 800de74:	bf00      	nop
 800de76:	bf00      	nop
 800de78:	3730      	adds	r7, #48	; 0x30
 800de7a:	46bd      	mov	sp, r7
 800de7c:	bd80      	pop	{r7, pc}
 800de7e:	bf00      	nop
 800de80:	200014a8 	.word	0x200014a8

0800de84 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800de84:	b580      	push	{r7, lr}
 800de86:	b088      	sub	sp, #32
 800de88:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800de8a:	e04a      	b.n	800df22 <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800de8c:	4b2e      	ldr	r3, [pc, #184]	; (800df48 <prvSwitchTimerLists+0xc4>)
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	68db      	ldr	r3, [r3, #12]
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800de96:	4b2c      	ldr	r3, [pc, #176]	; (800df48 <prvSwitchTimerLists+0xc4>)
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	68db      	ldr	r3, [r3, #12]
 800de9c:	68db      	ldr	r3, [r3, #12]
 800de9e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	3304      	adds	r3, #4
 800dea4:	4618      	mov	r0, r3
 800dea6:	f7fd fa67 	bl	800b378 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	6a1b      	ldr	r3, [r3, #32]
 800deae:	68f8      	ldr	r0, [r7, #12]
 800deb0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800deb8:	f003 0304 	and.w	r3, r3, #4
 800debc:	2b00      	cmp	r3, #0
 800debe:	d030      	beq.n	800df22 <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800dec0:	68fb      	ldr	r3, [r7, #12]
 800dec2:	699b      	ldr	r3, [r3, #24]
 800dec4:	693a      	ldr	r2, [r7, #16]
 800dec6:	4413      	add	r3, r2
 800dec8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800deca:	68ba      	ldr	r2, [r7, #8]
 800decc:	693b      	ldr	r3, [r7, #16]
 800dece:	429a      	cmp	r2, r3
 800ded0:	d90e      	bls.n	800def0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	68ba      	ldr	r2, [r7, #8]
 800ded6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	68fa      	ldr	r2, [r7, #12]
 800dedc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800dede:	4b1a      	ldr	r3, [pc, #104]	; (800df48 <prvSwitchTimerLists+0xc4>)
 800dee0:	681a      	ldr	r2, [r3, #0]
 800dee2:	68fb      	ldr	r3, [r7, #12]
 800dee4:	3304      	adds	r3, #4
 800dee6:	4619      	mov	r1, r3
 800dee8:	4610      	mov	r0, r2
 800deea:	f7fd fa0c 	bl	800b306 <vListInsert>
 800deee:	e018      	b.n	800df22 <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800def0:	2300      	movs	r3, #0
 800def2:	9300      	str	r3, [sp, #0]
 800def4:	2300      	movs	r3, #0
 800def6:	693a      	ldr	r2, [r7, #16]
 800def8:	2100      	movs	r1, #0
 800defa:	68f8      	ldr	r0, [r7, #12]
 800defc:	f7ff fd56 	bl	800d9ac <xTimerGenericCommand>
 800df00:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	2b00      	cmp	r3, #0
 800df06:	d10c      	bne.n	800df22 <prvSwitchTimerLists+0x9e>
	__asm volatile
 800df08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df0c:	b672      	cpsid	i
 800df0e:	f383 8811 	msr	BASEPRI, r3
 800df12:	f3bf 8f6f 	isb	sy
 800df16:	f3bf 8f4f 	dsb	sy
 800df1a:	b662      	cpsie	i
 800df1c:	603b      	str	r3, [r7, #0]
}
 800df1e:	bf00      	nop
 800df20:	e7fe      	b.n	800df20 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800df22:	4b09      	ldr	r3, [pc, #36]	; (800df48 <prvSwitchTimerLists+0xc4>)
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d1af      	bne.n	800de8c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800df2c:	4b06      	ldr	r3, [pc, #24]	; (800df48 <prvSwitchTimerLists+0xc4>)
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800df32:	4b06      	ldr	r3, [pc, #24]	; (800df4c <prvSwitchTimerLists+0xc8>)
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	4a04      	ldr	r2, [pc, #16]	; (800df48 <prvSwitchTimerLists+0xc4>)
 800df38:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800df3a:	4a04      	ldr	r2, [pc, #16]	; (800df4c <prvSwitchTimerLists+0xc8>)
 800df3c:	697b      	ldr	r3, [r7, #20]
 800df3e:	6013      	str	r3, [r2, #0]
}
 800df40:	bf00      	nop
 800df42:	3718      	adds	r7, #24
 800df44:	46bd      	mov	sp, r7
 800df46:	bd80      	pop	{r7, pc}
 800df48:	200014a0 	.word	0x200014a0
 800df4c:	200014a4 	.word	0x200014a4

0800df50 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800df50:	b580      	push	{r7, lr}
 800df52:	b082      	sub	sp, #8
 800df54:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800df56:	f000 f969 	bl	800e22c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800df5a:	4b15      	ldr	r3, [pc, #84]	; (800dfb0 <prvCheckForValidListAndQueue+0x60>)
 800df5c:	681b      	ldr	r3, [r3, #0]
 800df5e:	2b00      	cmp	r3, #0
 800df60:	d120      	bne.n	800dfa4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800df62:	4814      	ldr	r0, [pc, #80]	; (800dfb4 <prvCheckForValidListAndQueue+0x64>)
 800df64:	f7fd f97e 	bl	800b264 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800df68:	4813      	ldr	r0, [pc, #76]	; (800dfb8 <prvCheckForValidListAndQueue+0x68>)
 800df6a:	f7fd f97b 	bl	800b264 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800df6e:	4b13      	ldr	r3, [pc, #76]	; (800dfbc <prvCheckForValidListAndQueue+0x6c>)
 800df70:	4a10      	ldr	r2, [pc, #64]	; (800dfb4 <prvCheckForValidListAndQueue+0x64>)
 800df72:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800df74:	4b12      	ldr	r3, [pc, #72]	; (800dfc0 <prvCheckForValidListAndQueue+0x70>)
 800df76:	4a10      	ldr	r2, [pc, #64]	; (800dfb8 <prvCheckForValidListAndQueue+0x68>)
 800df78:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800df7a:	2300      	movs	r3, #0
 800df7c:	9300      	str	r3, [sp, #0]
 800df7e:	4b11      	ldr	r3, [pc, #68]	; (800dfc4 <prvCheckForValidListAndQueue+0x74>)
 800df80:	4a11      	ldr	r2, [pc, #68]	; (800dfc8 <prvCheckForValidListAndQueue+0x78>)
 800df82:	2110      	movs	r1, #16
 800df84:	200a      	movs	r0, #10
 800df86:	f7fd fa8b 	bl	800b4a0 <xQueueGenericCreateStatic>
 800df8a:	4603      	mov	r3, r0
 800df8c:	4a08      	ldr	r2, [pc, #32]	; (800dfb0 <prvCheckForValidListAndQueue+0x60>)
 800df8e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800df90:	4b07      	ldr	r3, [pc, #28]	; (800dfb0 <prvCheckForValidListAndQueue+0x60>)
 800df92:	681b      	ldr	r3, [r3, #0]
 800df94:	2b00      	cmp	r3, #0
 800df96:	d005      	beq.n	800dfa4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800df98:	4b05      	ldr	r3, [pc, #20]	; (800dfb0 <prvCheckForValidListAndQueue+0x60>)
 800df9a:	681b      	ldr	r3, [r3, #0]
 800df9c:	490b      	ldr	r1, [pc, #44]	; (800dfcc <prvCheckForValidListAndQueue+0x7c>)
 800df9e:	4618      	mov	r0, r3
 800dfa0:	f7fe fa9c 	bl	800c4dc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800dfa4:	f000 f976 	bl	800e294 <vPortExitCritical>
}
 800dfa8:	bf00      	nop
 800dfaa:	46bd      	mov	sp, r7
 800dfac:	bd80      	pop	{r7, pc}
 800dfae:	bf00      	nop
 800dfb0:	200014a8 	.word	0x200014a8
 800dfb4:	20001478 	.word	0x20001478
 800dfb8:	2000148c 	.word	0x2000148c
 800dfbc:	200014a0 	.word	0x200014a0
 800dfc0:	200014a4 	.word	0x200014a4
 800dfc4:	20001554 	.word	0x20001554
 800dfc8:	200014b4 	.word	0x200014b4
 800dfcc:	0800efe4 	.word	0x0800efe4

0800dfd0 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800dfd0:	b580      	push	{r7, lr}
 800dfd2:	b086      	sub	sp, #24
 800dfd4:	af00      	add	r7, sp, #0
 800dfd6:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d10c      	bne.n	800dffc <pvTimerGetTimerID+0x2c>
	__asm volatile
 800dfe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfe6:	b672      	cpsid	i
 800dfe8:	f383 8811 	msr	BASEPRI, r3
 800dfec:	f3bf 8f6f 	isb	sy
 800dff0:	f3bf 8f4f 	dsb	sy
 800dff4:	b662      	cpsie	i
 800dff6:	60fb      	str	r3, [r7, #12]
}
 800dff8:	bf00      	nop
 800dffa:	e7fe      	b.n	800dffa <pvTimerGetTimerID+0x2a>

	taskENTER_CRITICAL();
 800dffc:	f000 f916 	bl	800e22c <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800e000:	697b      	ldr	r3, [r7, #20]
 800e002:	69db      	ldr	r3, [r3, #28]
 800e004:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800e006:	f000 f945 	bl	800e294 <vPortExitCritical>

	return pvReturn;
 800e00a:	693b      	ldr	r3, [r7, #16]
}
 800e00c:	4618      	mov	r0, r3
 800e00e:	3718      	adds	r7, #24
 800e010:	46bd      	mov	sp, r7
 800e012:	bd80      	pop	{r7, pc}

0800e014 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e014:	b480      	push	{r7}
 800e016:	b085      	sub	sp, #20
 800e018:	af00      	add	r7, sp, #0
 800e01a:	60f8      	str	r0, [r7, #12]
 800e01c:	60b9      	str	r1, [r7, #8]
 800e01e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	3b04      	subs	r3, #4
 800e024:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e026:	68fb      	ldr	r3, [r7, #12]
 800e028:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800e02c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e02e:	68fb      	ldr	r3, [r7, #12]
 800e030:	3b04      	subs	r3, #4
 800e032:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e034:	68bb      	ldr	r3, [r7, #8]
 800e036:	f023 0201 	bic.w	r2, r3, #1
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	3b04      	subs	r3, #4
 800e042:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e044:	4a0c      	ldr	r2, [pc, #48]	; (800e078 <pxPortInitialiseStack+0x64>)
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e04a:	68fb      	ldr	r3, [r7, #12]
 800e04c:	3b14      	subs	r3, #20
 800e04e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e050:	687a      	ldr	r2, [r7, #4]
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	3b04      	subs	r3, #4
 800e05a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e05c:	68fb      	ldr	r3, [r7, #12]
 800e05e:	f06f 0202 	mvn.w	r2, #2
 800e062:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e064:	68fb      	ldr	r3, [r7, #12]
 800e066:	3b20      	subs	r3, #32
 800e068:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e06a:	68fb      	ldr	r3, [r7, #12]
}
 800e06c:	4618      	mov	r0, r3
 800e06e:	3714      	adds	r7, #20
 800e070:	46bd      	mov	sp, r7
 800e072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e076:	4770      	bx	lr
 800e078:	0800e07d 	.word	0x0800e07d

0800e07c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e07c:	b480      	push	{r7}
 800e07e:	b085      	sub	sp, #20
 800e080:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e082:	2300      	movs	r3, #0
 800e084:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e086:	4b14      	ldr	r3, [pc, #80]	; (800e0d8 <prvTaskExitError+0x5c>)
 800e088:	681b      	ldr	r3, [r3, #0]
 800e08a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e08e:	d00c      	beq.n	800e0aa <prvTaskExitError+0x2e>
	__asm volatile
 800e090:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e094:	b672      	cpsid	i
 800e096:	f383 8811 	msr	BASEPRI, r3
 800e09a:	f3bf 8f6f 	isb	sy
 800e09e:	f3bf 8f4f 	dsb	sy
 800e0a2:	b662      	cpsie	i
 800e0a4:	60fb      	str	r3, [r7, #12]
}
 800e0a6:	bf00      	nop
 800e0a8:	e7fe      	b.n	800e0a8 <prvTaskExitError+0x2c>
	__asm volatile
 800e0aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0ae:	b672      	cpsid	i
 800e0b0:	f383 8811 	msr	BASEPRI, r3
 800e0b4:	f3bf 8f6f 	isb	sy
 800e0b8:	f3bf 8f4f 	dsb	sy
 800e0bc:	b662      	cpsie	i
 800e0be:	60bb      	str	r3, [r7, #8]
}
 800e0c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e0c2:	bf00      	nop
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	d0fc      	beq.n	800e0c4 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e0ca:	bf00      	nop
 800e0cc:	bf00      	nop
 800e0ce:	3714      	adds	r7, #20
 800e0d0:	46bd      	mov	sp, r7
 800e0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0d6:	4770      	bx	lr
 800e0d8:	20000010 	.word	0x20000010
 800e0dc:	00000000 	.word	0x00000000

0800e0e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e0e0:	4b07      	ldr	r3, [pc, #28]	; (800e100 <pxCurrentTCBConst2>)
 800e0e2:	6819      	ldr	r1, [r3, #0]
 800e0e4:	6808      	ldr	r0, [r1, #0]
 800e0e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0ea:	f380 8809 	msr	PSP, r0
 800e0ee:	f3bf 8f6f 	isb	sy
 800e0f2:	f04f 0000 	mov.w	r0, #0
 800e0f6:	f380 8811 	msr	BASEPRI, r0
 800e0fa:	4770      	bx	lr
 800e0fc:	f3af 8000 	nop.w

0800e100 <pxCurrentTCBConst2>:
 800e100:	20000f78 	.word	0x20000f78
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e104:	bf00      	nop
 800e106:	bf00      	nop

0800e108 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e108:	4808      	ldr	r0, [pc, #32]	; (800e12c <prvPortStartFirstTask+0x24>)
 800e10a:	6800      	ldr	r0, [r0, #0]
 800e10c:	6800      	ldr	r0, [r0, #0]
 800e10e:	f380 8808 	msr	MSP, r0
 800e112:	f04f 0000 	mov.w	r0, #0
 800e116:	f380 8814 	msr	CONTROL, r0
 800e11a:	b662      	cpsie	i
 800e11c:	b661      	cpsie	f
 800e11e:	f3bf 8f4f 	dsb	sy
 800e122:	f3bf 8f6f 	isb	sy
 800e126:	df00      	svc	0
 800e128:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e12a:	bf00      	nop
 800e12c:	e000ed08 	.word	0xe000ed08

0800e130 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e130:	b580      	push	{r7, lr}
 800e132:	b084      	sub	sp, #16
 800e134:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e136:	4b37      	ldr	r3, [pc, #220]	; (800e214 <xPortStartScheduler+0xe4>)
 800e138:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	781b      	ldrb	r3, [r3, #0]
 800e13e:	b2db      	uxtb	r3, r3
 800e140:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	22ff      	movs	r2, #255	; 0xff
 800e146:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e148:	68fb      	ldr	r3, [r7, #12]
 800e14a:	781b      	ldrb	r3, [r3, #0]
 800e14c:	b2db      	uxtb	r3, r3
 800e14e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e150:	78fb      	ldrb	r3, [r7, #3]
 800e152:	b2db      	uxtb	r3, r3
 800e154:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800e158:	b2da      	uxtb	r2, r3
 800e15a:	4b2f      	ldr	r3, [pc, #188]	; (800e218 <xPortStartScheduler+0xe8>)
 800e15c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e15e:	4b2f      	ldr	r3, [pc, #188]	; (800e21c <xPortStartScheduler+0xec>)
 800e160:	2207      	movs	r2, #7
 800e162:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e164:	e009      	b.n	800e17a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800e166:	4b2d      	ldr	r3, [pc, #180]	; (800e21c <xPortStartScheduler+0xec>)
 800e168:	681b      	ldr	r3, [r3, #0]
 800e16a:	3b01      	subs	r3, #1
 800e16c:	4a2b      	ldr	r2, [pc, #172]	; (800e21c <xPortStartScheduler+0xec>)
 800e16e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e170:	78fb      	ldrb	r3, [r7, #3]
 800e172:	b2db      	uxtb	r3, r3
 800e174:	005b      	lsls	r3, r3, #1
 800e176:	b2db      	uxtb	r3, r3
 800e178:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e17a:	78fb      	ldrb	r3, [r7, #3]
 800e17c:	b2db      	uxtb	r3, r3
 800e17e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e182:	2b80      	cmp	r3, #128	; 0x80
 800e184:	d0ef      	beq.n	800e166 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e186:	4b25      	ldr	r3, [pc, #148]	; (800e21c <xPortStartScheduler+0xec>)
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	f1c3 0307 	rsb	r3, r3, #7
 800e18e:	2b04      	cmp	r3, #4
 800e190:	d00c      	beq.n	800e1ac <xPortStartScheduler+0x7c>
	__asm volatile
 800e192:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e196:	b672      	cpsid	i
 800e198:	f383 8811 	msr	BASEPRI, r3
 800e19c:	f3bf 8f6f 	isb	sy
 800e1a0:	f3bf 8f4f 	dsb	sy
 800e1a4:	b662      	cpsie	i
 800e1a6:	60bb      	str	r3, [r7, #8]
}
 800e1a8:	bf00      	nop
 800e1aa:	e7fe      	b.n	800e1aa <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e1ac:	4b1b      	ldr	r3, [pc, #108]	; (800e21c <xPortStartScheduler+0xec>)
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	021b      	lsls	r3, r3, #8
 800e1b2:	4a1a      	ldr	r2, [pc, #104]	; (800e21c <xPortStartScheduler+0xec>)
 800e1b4:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e1b6:	4b19      	ldr	r3, [pc, #100]	; (800e21c <xPortStartScheduler+0xec>)
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800e1be:	4a17      	ldr	r2, [pc, #92]	; (800e21c <xPortStartScheduler+0xec>)
 800e1c0:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	b2da      	uxtb	r2, r3
 800e1c6:	68fb      	ldr	r3, [r7, #12]
 800e1c8:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e1ca:	4b15      	ldr	r3, [pc, #84]	; (800e220 <xPortStartScheduler+0xf0>)
 800e1cc:	681b      	ldr	r3, [r3, #0]
 800e1ce:	4a14      	ldr	r2, [pc, #80]	; (800e220 <xPortStartScheduler+0xf0>)
 800e1d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800e1d4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e1d6:	4b12      	ldr	r3, [pc, #72]	; (800e220 <xPortStartScheduler+0xf0>)
 800e1d8:	681b      	ldr	r3, [r3, #0]
 800e1da:	4a11      	ldr	r2, [pc, #68]	; (800e220 <xPortStartScheduler+0xf0>)
 800e1dc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800e1e0:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e1e2:	f000 f8dd 	bl	800e3a0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e1e6:	4b0f      	ldr	r3, [pc, #60]	; (800e224 <xPortStartScheduler+0xf4>)
 800e1e8:	2200      	movs	r2, #0
 800e1ea:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e1ec:	f000 f8fc 	bl	800e3e8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e1f0:	4b0d      	ldr	r3, [pc, #52]	; (800e228 <xPortStartScheduler+0xf8>)
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	4a0c      	ldr	r2, [pc, #48]	; (800e228 <xPortStartScheduler+0xf8>)
 800e1f6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800e1fa:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e1fc:	f7ff ff84 	bl	800e108 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e200:	f7fe fe6e 	bl	800cee0 <vTaskSwitchContext>
	prvTaskExitError();
 800e204:	f7ff ff3a 	bl	800e07c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e208:	2300      	movs	r3, #0
}
 800e20a:	4618      	mov	r0, r3
 800e20c:	3710      	adds	r7, #16
 800e20e:	46bd      	mov	sp, r7
 800e210:	bd80      	pop	{r7, pc}
 800e212:	bf00      	nop
 800e214:	e000e400 	.word	0xe000e400
 800e218:	200015a4 	.word	0x200015a4
 800e21c:	200015a8 	.word	0x200015a8
 800e220:	e000ed20 	.word	0xe000ed20
 800e224:	20000010 	.word	0x20000010
 800e228:	e000ef34 	.word	0xe000ef34

0800e22c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e22c:	b480      	push	{r7}
 800e22e:	b083      	sub	sp, #12
 800e230:	af00      	add	r7, sp, #0
	__asm volatile
 800e232:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e236:	b672      	cpsid	i
 800e238:	f383 8811 	msr	BASEPRI, r3
 800e23c:	f3bf 8f6f 	isb	sy
 800e240:	f3bf 8f4f 	dsb	sy
 800e244:	b662      	cpsie	i
 800e246:	607b      	str	r3, [r7, #4]
}
 800e248:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e24a:	4b10      	ldr	r3, [pc, #64]	; (800e28c <vPortEnterCritical+0x60>)
 800e24c:	681b      	ldr	r3, [r3, #0]
 800e24e:	3301      	adds	r3, #1
 800e250:	4a0e      	ldr	r2, [pc, #56]	; (800e28c <vPortEnterCritical+0x60>)
 800e252:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e254:	4b0d      	ldr	r3, [pc, #52]	; (800e28c <vPortEnterCritical+0x60>)
 800e256:	681b      	ldr	r3, [r3, #0]
 800e258:	2b01      	cmp	r3, #1
 800e25a:	d111      	bne.n	800e280 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e25c:	4b0c      	ldr	r3, [pc, #48]	; (800e290 <vPortEnterCritical+0x64>)
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	b2db      	uxtb	r3, r3
 800e262:	2b00      	cmp	r3, #0
 800e264:	d00c      	beq.n	800e280 <vPortEnterCritical+0x54>
	__asm volatile
 800e266:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e26a:	b672      	cpsid	i
 800e26c:	f383 8811 	msr	BASEPRI, r3
 800e270:	f3bf 8f6f 	isb	sy
 800e274:	f3bf 8f4f 	dsb	sy
 800e278:	b662      	cpsie	i
 800e27a:	603b      	str	r3, [r7, #0]
}
 800e27c:	bf00      	nop
 800e27e:	e7fe      	b.n	800e27e <vPortEnterCritical+0x52>
	}
}
 800e280:	bf00      	nop
 800e282:	370c      	adds	r7, #12
 800e284:	46bd      	mov	sp, r7
 800e286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e28a:	4770      	bx	lr
 800e28c:	20000010 	.word	0x20000010
 800e290:	e000ed04 	.word	0xe000ed04

0800e294 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e294:	b480      	push	{r7}
 800e296:	b083      	sub	sp, #12
 800e298:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e29a:	4b13      	ldr	r3, [pc, #76]	; (800e2e8 <vPortExitCritical+0x54>)
 800e29c:	681b      	ldr	r3, [r3, #0]
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d10c      	bne.n	800e2bc <vPortExitCritical+0x28>
	__asm volatile
 800e2a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2a6:	b672      	cpsid	i
 800e2a8:	f383 8811 	msr	BASEPRI, r3
 800e2ac:	f3bf 8f6f 	isb	sy
 800e2b0:	f3bf 8f4f 	dsb	sy
 800e2b4:	b662      	cpsie	i
 800e2b6:	607b      	str	r3, [r7, #4]
}
 800e2b8:	bf00      	nop
 800e2ba:	e7fe      	b.n	800e2ba <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800e2bc:	4b0a      	ldr	r3, [pc, #40]	; (800e2e8 <vPortExitCritical+0x54>)
 800e2be:	681b      	ldr	r3, [r3, #0]
 800e2c0:	3b01      	subs	r3, #1
 800e2c2:	4a09      	ldr	r2, [pc, #36]	; (800e2e8 <vPortExitCritical+0x54>)
 800e2c4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e2c6:	4b08      	ldr	r3, [pc, #32]	; (800e2e8 <vPortExitCritical+0x54>)
 800e2c8:	681b      	ldr	r3, [r3, #0]
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	d105      	bne.n	800e2da <vPortExitCritical+0x46>
 800e2ce:	2300      	movs	r3, #0
 800e2d0:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e2d2:	683b      	ldr	r3, [r7, #0]
 800e2d4:	f383 8811 	msr	BASEPRI, r3
}
 800e2d8:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800e2da:	bf00      	nop
 800e2dc:	370c      	adds	r7, #12
 800e2de:	46bd      	mov	sp, r7
 800e2e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2e4:	4770      	bx	lr
 800e2e6:	bf00      	nop
 800e2e8:	20000010 	.word	0x20000010
 800e2ec:	00000000 	.word	0x00000000

0800e2f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e2f0:	f3ef 8009 	mrs	r0, PSP
 800e2f4:	f3bf 8f6f 	isb	sy
 800e2f8:	4b15      	ldr	r3, [pc, #84]	; (800e350 <pxCurrentTCBConst>)
 800e2fa:	681a      	ldr	r2, [r3, #0]
 800e2fc:	f01e 0f10 	tst.w	lr, #16
 800e300:	bf08      	it	eq
 800e302:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e306:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e30a:	6010      	str	r0, [r2, #0]
 800e30c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e310:	f04f 0050 	mov.w	r0, #80	; 0x50
 800e314:	b672      	cpsid	i
 800e316:	f380 8811 	msr	BASEPRI, r0
 800e31a:	f3bf 8f4f 	dsb	sy
 800e31e:	f3bf 8f6f 	isb	sy
 800e322:	b662      	cpsie	i
 800e324:	f7fe fddc 	bl	800cee0 <vTaskSwitchContext>
 800e328:	f04f 0000 	mov.w	r0, #0
 800e32c:	f380 8811 	msr	BASEPRI, r0
 800e330:	bc09      	pop	{r0, r3}
 800e332:	6819      	ldr	r1, [r3, #0]
 800e334:	6808      	ldr	r0, [r1, #0]
 800e336:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e33a:	f01e 0f10 	tst.w	lr, #16
 800e33e:	bf08      	it	eq
 800e340:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e344:	f380 8809 	msr	PSP, r0
 800e348:	f3bf 8f6f 	isb	sy
 800e34c:	4770      	bx	lr
 800e34e:	bf00      	nop

0800e350 <pxCurrentTCBConst>:
 800e350:	20000f78 	.word	0x20000f78
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e354:	bf00      	nop
 800e356:	bf00      	nop

0800e358 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e358:	b580      	push	{r7, lr}
 800e35a:	b082      	sub	sp, #8
 800e35c:	af00      	add	r7, sp, #0
	__asm volatile
 800e35e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e362:	b672      	cpsid	i
 800e364:	f383 8811 	msr	BASEPRI, r3
 800e368:	f3bf 8f6f 	isb	sy
 800e36c:	f3bf 8f4f 	dsb	sy
 800e370:	b662      	cpsie	i
 800e372:	607b      	str	r3, [r7, #4]
}
 800e374:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e376:	f7fe fcf7 	bl	800cd68 <xTaskIncrementTick>
 800e37a:	4603      	mov	r3, r0
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	d003      	beq.n	800e388 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e380:	4b06      	ldr	r3, [pc, #24]	; (800e39c <SysTick_Handler+0x44>)
 800e382:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e386:	601a      	str	r2, [r3, #0]
 800e388:	2300      	movs	r3, #0
 800e38a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e38c:	683b      	ldr	r3, [r7, #0]
 800e38e:	f383 8811 	msr	BASEPRI, r3
}
 800e392:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e394:	bf00      	nop
 800e396:	3708      	adds	r7, #8
 800e398:	46bd      	mov	sp, r7
 800e39a:	bd80      	pop	{r7, pc}
 800e39c:	e000ed04 	.word	0xe000ed04

0800e3a0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e3a0:	b480      	push	{r7}
 800e3a2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e3a4:	4b0b      	ldr	r3, [pc, #44]	; (800e3d4 <vPortSetupTimerInterrupt+0x34>)
 800e3a6:	2200      	movs	r2, #0
 800e3a8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e3aa:	4b0b      	ldr	r3, [pc, #44]	; (800e3d8 <vPortSetupTimerInterrupt+0x38>)
 800e3ac:	2200      	movs	r2, #0
 800e3ae:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e3b0:	4b0a      	ldr	r3, [pc, #40]	; (800e3dc <vPortSetupTimerInterrupt+0x3c>)
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	4a0a      	ldr	r2, [pc, #40]	; (800e3e0 <vPortSetupTimerInterrupt+0x40>)
 800e3b6:	fba2 2303 	umull	r2, r3, r2, r3
 800e3ba:	099b      	lsrs	r3, r3, #6
 800e3bc:	4a09      	ldr	r2, [pc, #36]	; (800e3e4 <vPortSetupTimerInterrupt+0x44>)
 800e3be:	3b01      	subs	r3, #1
 800e3c0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e3c2:	4b04      	ldr	r3, [pc, #16]	; (800e3d4 <vPortSetupTimerInterrupt+0x34>)
 800e3c4:	2207      	movs	r2, #7
 800e3c6:	601a      	str	r2, [r3, #0]
}
 800e3c8:	bf00      	nop
 800e3ca:	46bd      	mov	sp, r7
 800e3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3d0:	4770      	bx	lr
 800e3d2:	bf00      	nop
 800e3d4:	e000e010 	.word	0xe000e010
 800e3d8:	e000e018 	.word	0xe000e018
 800e3dc:	20000004 	.word	0x20000004
 800e3e0:	10624dd3 	.word	0x10624dd3
 800e3e4:	e000e014 	.word	0xe000e014

0800e3e8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e3e8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800e3f8 <vPortEnableVFP+0x10>
 800e3ec:	6801      	ldr	r1, [r0, #0]
 800e3ee:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800e3f2:	6001      	str	r1, [r0, #0]
 800e3f4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e3f6:	bf00      	nop
 800e3f8:	e000ed88 	.word	0xe000ed88

0800e3fc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e3fc:	b480      	push	{r7}
 800e3fe:	b085      	sub	sp, #20
 800e400:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e402:	f3ef 8305 	mrs	r3, IPSR
 800e406:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e408:	68fb      	ldr	r3, [r7, #12]
 800e40a:	2b0f      	cmp	r3, #15
 800e40c:	d916      	bls.n	800e43c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e40e:	4a19      	ldr	r2, [pc, #100]	; (800e474 <vPortValidateInterruptPriority+0x78>)
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	4413      	add	r3, r2
 800e414:	781b      	ldrb	r3, [r3, #0]
 800e416:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e418:	4b17      	ldr	r3, [pc, #92]	; (800e478 <vPortValidateInterruptPriority+0x7c>)
 800e41a:	781b      	ldrb	r3, [r3, #0]
 800e41c:	7afa      	ldrb	r2, [r7, #11]
 800e41e:	429a      	cmp	r2, r3
 800e420:	d20c      	bcs.n	800e43c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800e422:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e426:	b672      	cpsid	i
 800e428:	f383 8811 	msr	BASEPRI, r3
 800e42c:	f3bf 8f6f 	isb	sy
 800e430:	f3bf 8f4f 	dsb	sy
 800e434:	b662      	cpsie	i
 800e436:	607b      	str	r3, [r7, #4]
}
 800e438:	bf00      	nop
 800e43a:	e7fe      	b.n	800e43a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e43c:	4b0f      	ldr	r3, [pc, #60]	; (800e47c <vPortValidateInterruptPriority+0x80>)
 800e43e:	681b      	ldr	r3, [r3, #0]
 800e440:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800e444:	4b0e      	ldr	r3, [pc, #56]	; (800e480 <vPortValidateInterruptPriority+0x84>)
 800e446:	681b      	ldr	r3, [r3, #0]
 800e448:	429a      	cmp	r2, r3
 800e44a:	d90c      	bls.n	800e466 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800e44c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e450:	b672      	cpsid	i
 800e452:	f383 8811 	msr	BASEPRI, r3
 800e456:	f3bf 8f6f 	isb	sy
 800e45a:	f3bf 8f4f 	dsb	sy
 800e45e:	b662      	cpsie	i
 800e460:	603b      	str	r3, [r7, #0]
}
 800e462:	bf00      	nop
 800e464:	e7fe      	b.n	800e464 <vPortValidateInterruptPriority+0x68>
	}
 800e466:	bf00      	nop
 800e468:	3714      	adds	r7, #20
 800e46a:	46bd      	mov	sp, r7
 800e46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e470:	4770      	bx	lr
 800e472:	bf00      	nop
 800e474:	e000e3f0 	.word	0xe000e3f0
 800e478:	200015a4 	.word	0x200015a4
 800e47c:	e000ed0c 	.word	0xe000ed0c
 800e480:	200015a8 	.word	0x200015a8

0800e484 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e484:	b580      	push	{r7, lr}
 800e486:	b08a      	sub	sp, #40	; 0x28
 800e488:	af00      	add	r7, sp, #0
 800e48a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e48c:	2300      	movs	r3, #0
 800e48e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e490:	f7fe fb9a 	bl	800cbc8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e494:	4b5b      	ldr	r3, [pc, #364]	; (800e604 <pvPortMalloc+0x180>)
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d101      	bne.n	800e4a0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e49c:	f000 f91a 	bl	800e6d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e4a0:	4b59      	ldr	r3, [pc, #356]	; (800e608 <pvPortMalloc+0x184>)
 800e4a2:	681a      	ldr	r2, [r3, #0]
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	4013      	ands	r3, r2
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	f040 8092 	bne.w	800e5d2 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d01f      	beq.n	800e4f4 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800e4b4:	2208      	movs	r2, #8
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	4413      	add	r3, r2
 800e4ba:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	f003 0307 	and.w	r3, r3, #7
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d016      	beq.n	800e4f4 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	f023 0307 	bic.w	r3, r3, #7
 800e4cc:	3308      	adds	r3, #8
 800e4ce:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	f003 0307 	and.w	r3, r3, #7
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d00c      	beq.n	800e4f4 <pvPortMalloc+0x70>
	__asm volatile
 800e4da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4de:	b672      	cpsid	i
 800e4e0:	f383 8811 	msr	BASEPRI, r3
 800e4e4:	f3bf 8f6f 	isb	sy
 800e4e8:	f3bf 8f4f 	dsb	sy
 800e4ec:	b662      	cpsie	i
 800e4ee:	617b      	str	r3, [r7, #20]
}
 800e4f0:	bf00      	nop
 800e4f2:	e7fe      	b.n	800e4f2 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d06b      	beq.n	800e5d2 <pvPortMalloc+0x14e>
 800e4fa:	4b44      	ldr	r3, [pc, #272]	; (800e60c <pvPortMalloc+0x188>)
 800e4fc:	681b      	ldr	r3, [r3, #0]
 800e4fe:	687a      	ldr	r2, [r7, #4]
 800e500:	429a      	cmp	r2, r3
 800e502:	d866      	bhi.n	800e5d2 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e504:	4b42      	ldr	r3, [pc, #264]	; (800e610 <pvPortMalloc+0x18c>)
 800e506:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e508:	4b41      	ldr	r3, [pc, #260]	; (800e610 <pvPortMalloc+0x18c>)
 800e50a:	681b      	ldr	r3, [r3, #0]
 800e50c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e50e:	e004      	b.n	800e51a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800e510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e512:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e51a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e51c:	685b      	ldr	r3, [r3, #4]
 800e51e:	687a      	ldr	r2, [r7, #4]
 800e520:	429a      	cmp	r2, r3
 800e522:	d903      	bls.n	800e52c <pvPortMalloc+0xa8>
 800e524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d1f1      	bne.n	800e510 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e52c:	4b35      	ldr	r3, [pc, #212]	; (800e604 <pvPortMalloc+0x180>)
 800e52e:	681b      	ldr	r3, [r3, #0]
 800e530:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e532:	429a      	cmp	r2, r3
 800e534:	d04d      	beq.n	800e5d2 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e536:	6a3b      	ldr	r3, [r7, #32]
 800e538:	681b      	ldr	r3, [r3, #0]
 800e53a:	2208      	movs	r2, #8
 800e53c:	4413      	add	r3, r2
 800e53e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e542:	681a      	ldr	r2, [r3, #0]
 800e544:	6a3b      	ldr	r3, [r7, #32]
 800e546:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e54a:	685a      	ldr	r2, [r3, #4]
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	1ad2      	subs	r2, r2, r3
 800e550:	2308      	movs	r3, #8
 800e552:	005b      	lsls	r3, r3, #1
 800e554:	429a      	cmp	r2, r3
 800e556:	d921      	bls.n	800e59c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e558:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	4413      	add	r3, r2
 800e55e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e560:	69bb      	ldr	r3, [r7, #24]
 800e562:	f003 0307 	and.w	r3, r3, #7
 800e566:	2b00      	cmp	r3, #0
 800e568:	d00c      	beq.n	800e584 <pvPortMalloc+0x100>
	__asm volatile
 800e56a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e56e:	b672      	cpsid	i
 800e570:	f383 8811 	msr	BASEPRI, r3
 800e574:	f3bf 8f6f 	isb	sy
 800e578:	f3bf 8f4f 	dsb	sy
 800e57c:	b662      	cpsie	i
 800e57e:	613b      	str	r3, [r7, #16]
}
 800e580:	bf00      	nop
 800e582:	e7fe      	b.n	800e582 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e586:	685a      	ldr	r2, [r3, #4]
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	1ad2      	subs	r2, r2, r3
 800e58c:	69bb      	ldr	r3, [r7, #24]
 800e58e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e592:	687a      	ldr	r2, [r7, #4]
 800e594:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e596:	69b8      	ldr	r0, [r7, #24]
 800e598:	f000 f8fe 	bl	800e798 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e59c:	4b1b      	ldr	r3, [pc, #108]	; (800e60c <pvPortMalloc+0x188>)
 800e59e:	681a      	ldr	r2, [r3, #0]
 800e5a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5a2:	685b      	ldr	r3, [r3, #4]
 800e5a4:	1ad3      	subs	r3, r2, r3
 800e5a6:	4a19      	ldr	r2, [pc, #100]	; (800e60c <pvPortMalloc+0x188>)
 800e5a8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e5aa:	4b18      	ldr	r3, [pc, #96]	; (800e60c <pvPortMalloc+0x188>)
 800e5ac:	681a      	ldr	r2, [r3, #0]
 800e5ae:	4b19      	ldr	r3, [pc, #100]	; (800e614 <pvPortMalloc+0x190>)
 800e5b0:	681b      	ldr	r3, [r3, #0]
 800e5b2:	429a      	cmp	r2, r3
 800e5b4:	d203      	bcs.n	800e5be <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e5b6:	4b15      	ldr	r3, [pc, #84]	; (800e60c <pvPortMalloc+0x188>)
 800e5b8:	681b      	ldr	r3, [r3, #0]
 800e5ba:	4a16      	ldr	r2, [pc, #88]	; (800e614 <pvPortMalloc+0x190>)
 800e5bc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e5be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5c0:	685a      	ldr	r2, [r3, #4]
 800e5c2:	4b11      	ldr	r3, [pc, #68]	; (800e608 <pvPortMalloc+0x184>)
 800e5c4:	681b      	ldr	r3, [r3, #0]
 800e5c6:	431a      	orrs	r2, r3
 800e5c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5ca:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e5cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5ce:	2200      	movs	r2, #0
 800e5d0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e5d2:	f7fe fb07 	bl	800cbe4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e5d6:	69fb      	ldr	r3, [r7, #28]
 800e5d8:	f003 0307 	and.w	r3, r3, #7
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	d00c      	beq.n	800e5fa <pvPortMalloc+0x176>
	__asm volatile
 800e5e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5e4:	b672      	cpsid	i
 800e5e6:	f383 8811 	msr	BASEPRI, r3
 800e5ea:	f3bf 8f6f 	isb	sy
 800e5ee:	f3bf 8f4f 	dsb	sy
 800e5f2:	b662      	cpsie	i
 800e5f4:	60fb      	str	r3, [r7, #12]
}
 800e5f6:	bf00      	nop
 800e5f8:	e7fe      	b.n	800e5f8 <pvPortMalloc+0x174>
	return pvReturn;
 800e5fa:	69fb      	ldr	r3, [r7, #28]
}
 800e5fc:	4618      	mov	r0, r3
 800e5fe:	3728      	adds	r7, #40	; 0x28
 800e600:	46bd      	mov	sp, r7
 800e602:	bd80      	pop	{r7, pc}
 800e604:	200092b4 	.word	0x200092b4
 800e608:	200092c0 	.word	0x200092c0
 800e60c:	200092b8 	.word	0x200092b8
 800e610:	200092ac 	.word	0x200092ac
 800e614:	200092bc 	.word	0x200092bc

0800e618 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e618:	b580      	push	{r7, lr}
 800e61a:	b086      	sub	sp, #24
 800e61c:	af00      	add	r7, sp, #0
 800e61e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	2b00      	cmp	r3, #0
 800e628:	d04c      	beq.n	800e6c4 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e62a:	2308      	movs	r3, #8
 800e62c:	425b      	negs	r3, r3
 800e62e:	697a      	ldr	r2, [r7, #20]
 800e630:	4413      	add	r3, r2
 800e632:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e634:	697b      	ldr	r3, [r7, #20]
 800e636:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e638:	693b      	ldr	r3, [r7, #16]
 800e63a:	685a      	ldr	r2, [r3, #4]
 800e63c:	4b23      	ldr	r3, [pc, #140]	; (800e6cc <vPortFree+0xb4>)
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	4013      	ands	r3, r2
 800e642:	2b00      	cmp	r3, #0
 800e644:	d10c      	bne.n	800e660 <vPortFree+0x48>
	__asm volatile
 800e646:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e64a:	b672      	cpsid	i
 800e64c:	f383 8811 	msr	BASEPRI, r3
 800e650:	f3bf 8f6f 	isb	sy
 800e654:	f3bf 8f4f 	dsb	sy
 800e658:	b662      	cpsie	i
 800e65a:	60fb      	str	r3, [r7, #12]
}
 800e65c:	bf00      	nop
 800e65e:	e7fe      	b.n	800e65e <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e660:	693b      	ldr	r3, [r7, #16]
 800e662:	681b      	ldr	r3, [r3, #0]
 800e664:	2b00      	cmp	r3, #0
 800e666:	d00c      	beq.n	800e682 <vPortFree+0x6a>
	__asm volatile
 800e668:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e66c:	b672      	cpsid	i
 800e66e:	f383 8811 	msr	BASEPRI, r3
 800e672:	f3bf 8f6f 	isb	sy
 800e676:	f3bf 8f4f 	dsb	sy
 800e67a:	b662      	cpsie	i
 800e67c:	60bb      	str	r3, [r7, #8]
}
 800e67e:	bf00      	nop
 800e680:	e7fe      	b.n	800e680 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e682:	693b      	ldr	r3, [r7, #16]
 800e684:	685a      	ldr	r2, [r3, #4]
 800e686:	4b11      	ldr	r3, [pc, #68]	; (800e6cc <vPortFree+0xb4>)
 800e688:	681b      	ldr	r3, [r3, #0]
 800e68a:	4013      	ands	r3, r2
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d019      	beq.n	800e6c4 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e690:	693b      	ldr	r3, [r7, #16]
 800e692:	681b      	ldr	r3, [r3, #0]
 800e694:	2b00      	cmp	r3, #0
 800e696:	d115      	bne.n	800e6c4 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e698:	693b      	ldr	r3, [r7, #16]
 800e69a:	685a      	ldr	r2, [r3, #4]
 800e69c:	4b0b      	ldr	r3, [pc, #44]	; (800e6cc <vPortFree+0xb4>)
 800e69e:	681b      	ldr	r3, [r3, #0]
 800e6a0:	43db      	mvns	r3, r3
 800e6a2:	401a      	ands	r2, r3
 800e6a4:	693b      	ldr	r3, [r7, #16]
 800e6a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e6a8:	f7fe fa8e 	bl	800cbc8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e6ac:	693b      	ldr	r3, [r7, #16]
 800e6ae:	685a      	ldr	r2, [r3, #4]
 800e6b0:	4b07      	ldr	r3, [pc, #28]	; (800e6d0 <vPortFree+0xb8>)
 800e6b2:	681b      	ldr	r3, [r3, #0]
 800e6b4:	4413      	add	r3, r2
 800e6b6:	4a06      	ldr	r2, [pc, #24]	; (800e6d0 <vPortFree+0xb8>)
 800e6b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e6ba:	6938      	ldr	r0, [r7, #16]
 800e6bc:	f000 f86c 	bl	800e798 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800e6c0:	f7fe fa90 	bl	800cbe4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e6c4:	bf00      	nop
 800e6c6:	3718      	adds	r7, #24
 800e6c8:	46bd      	mov	sp, r7
 800e6ca:	bd80      	pop	{r7, pc}
 800e6cc:	200092c0 	.word	0x200092c0
 800e6d0:	200092b8 	.word	0x200092b8

0800e6d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e6d4:	b480      	push	{r7}
 800e6d6:	b085      	sub	sp, #20
 800e6d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e6da:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800e6de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e6e0:	4b27      	ldr	r3, [pc, #156]	; (800e780 <prvHeapInit+0xac>)
 800e6e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	f003 0307 	and.w	r3, r3, #7
 800e6ea:	2b00      	cmp	r3, #0
 800e6ec:	d00c      	beq.n	800e708 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e6ee:	68fb      	ldr	r3, [r7, #12]
 800e6f0:	3307      	adds	r3, #7
 800e6f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	f023 0307 	bic.w	r3, r3, #7
 800e6fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e6fc:	68ba      	ldr	r2, [r7, #8]
 800e6fe:	68fb      	ldr	r3, [r7, #12]
 800e700:	1ad3      	subs	r3, r2, r3
 800e702:	4a1f      	ldr	r2, [pc, #124]	; (800e780 <prvHeapInit+0xac>)
 800e704:	4413      	add	r3, r2
 800e706:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e708:	68fb      	ldr	r3, [r7, #12]
 800e70a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e70c:	4a1d      	ldr	r2, [pc, #116]	; (800e784 <prvHeapInit+0xb0>)
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e712:	4b1c      	ldr	r3, [pc, #112]	; (800e784 <prvHeapInit+0xb0>)
 800e714:	2200      	movs	r2, #0
 800e716:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	68ba      	ldr	r2, [r7, #8]
 800e71c:	4413      	add	r3, r2
 800e71e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e720:	2208      	movs	r2, #8
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	1a9b      	subs	r3, r3, r2
 800e726:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	f023 0307 	bic.w	r3, r3, #7
 800e72e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e730:	68fb      	ldr	r3, [r7, #12]
 800e732:	4a15      	ldr	r2, [pc, #84]	; (800e788 <prvHeapInit+0xb4>)
 800e734:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e736:	4b14      	ldr	r3, [pc, #80]	; (800e788 <prvHeapInit+0xb4>)
 800e738:	681b      	ldr	r3, [r3, #0]
 800e73a:	2200      	movs	r2, #0
 800e73c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e73e:	4b12      	ldr	r3, [pc, #72]	; (800e788 <prvHeapInit+0xb4>)
 800e740:	681b      	ldr	r3, [r3, #0]
 800e742:	2200      	movs	r2, #0
 800e744:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e74a:	683b      	ldr	r3, [r7, #0]
 800e74c:	68fa      	ldr	r2, [r7, #12]
 800e74e:	1ad2      	subs	r2, r2, r3
 800e750:	683b      	ldr	r3, [r7, #0]
 800e752:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e754:	4b0c      	ldr	r3, [pc, #48]	; (800e788 <prvHeapInit+0xb4>)
 800e756:	681a      	ldr	r2, [r3, #0]
 800e758:	683b      	ldr	r3, [r7, #0]
 800e75a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e75c:	683b      	ldr	r3, [r7, #0]
 800e75e:	685b      	ldr	r3, [r3, #4]
 800e760:	4a0a      	ldr	r2, [pc, #40]	; (800e78c <prvHeapInit+0xb8>)
 800e762:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e764:	683b      	ldr	r3, [r7, #0]
 800e766:	685b      	ldr	r3, [r3, #4]
 800e768:	4a09      	ldr	r2, [pc, #36]	; (800e790 <prvHeapInit+0xbc>)
 800e76a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e76c:	4b09      	ldr	r3, [pc, #36]	; (800e794 <prvHeapInit+0xc0>)
 800e76e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800e772:	601a      	str	r2, [r3, #0]
}
 800e774:	bf00      	nop
 800e776:	3714      	adds	r7, #20
 800e778:	46bd      	mov	sp, r7
 800e77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e77e:	4770      	bx	lr
 800e780:	200015ac 	.word	0x200015ac
 800e784:	200092ac 	.word	0x200092ac
 800e788:	200092b4 	.word	0x200092b4
 800e78c:	200092bc 	.word	0x200092bc
 800e790:	200092b8 	.word	0x200092b8
 800e794:	200092c0 	.word	0x200092c0

0800e798 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e798:	b480      	push	{r7}
 800e79a:	b085      	sub	sp, #20
 800e79c:	af00      	add	r7, sp, #0
 800e79e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e7a0:	4b28      	ldr	r3, [pc, #160]	; (800e844 <prvInsertBlockIntoFreeList+0xac>)
 800e7a2:	60fb      	str	r3, [r7, #12]
 800e7a4:	e002      	b.n	800e7ac <prvInsertBlockIntoFreeList+0x14>
 800e7a6:	68fb      	ldr	r3, [r7, #12]
 800e7a8:	681b      	ldr	r3, [r3, #0]
 800e7aa:	60fb      	str	r3, [r7, #12]
 800e7ac:	68fb      	ldr	r3, [r7, #12]
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	687a      	ldr	r2, [r7, #4]
 800e7b2:	429a      	cmp	r2, r3
 800e7b4:	d8f7      	bhi.n	800e7a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e7b6:	68fb      	ldr	r3, [r7, #12]
 800e7b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e7ba:	68fb      	ldr	r3, [r7, #12]
 800e7bc:	685b      	ldr	r3, [r3, #4]
 800e7be:	68ba      	ldr	r2, [r7, #8]
 800e7c0:	4413      	add	r3, r2
 800e7c2:	687a      	ldr	r2, [r7, #4]
 800e7c4:	429a      	cmp	r2, r3
 800e7c6:	d108      	bne.n	800e7da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	685a      	ldr	r2, [r3, #4]
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	685b      	ldr	r3, [r3, #4]
 800e7d0:	441a      	add	r2, r3
 800e7d2:	68fb      	ldr	r3, [r7, #12]
 800e7d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	685b      	ldr	r3, [r3, #4]
 800e7e2:	68ba      	ldr	r2, [r7, #8]
 800e7e4:	441a      	add	r2, r3
 800e7e6:	68fb      	ldr	r3, [r7, #12]
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	429a      	cmp	r2, r3
 800e7ec:	d118      	bne.n	800e820 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e7ee:	68fb      	ldr	r3, [r7, #12]
 800e7f0:	681a      	ldr	r2, [r3, #0]
 800e7f2:	4b15      	ldr	r3, [pc, #84]	; (800e848 <prvInsertBlockIntoFreeList+0xb0>)
 800e7f4:	681b      	ldr	r3, [r3, #0]
 800e7f6:	429a      	cmp	r2, r3
 800e7f8:	d00d      	beq.n	800e816 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	685a      	ldr	r2, [r3, #4]
 800e7fe:	68fb      	ldr	r3, [r7, #12]
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	685b      	ldr	r3, [r3, #4]
 800e804:	441a      	add	r2, r3
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e80a:	68fb      	ldr	r3, [r7, #12]
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	681a      	ldr	r2, [r3, #0]
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	601a      	str	r2, [r3, #0]
 800e814:	e008      	b.n	800e828 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e816:	4b0c      	ldr	r3, [pc, #48]	; (800e848 <prvInsertBlockIntoFreeList+0xb0>)
 800e818:	681a      	ldr	r2, [r3, #0]
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	601a      	str	r2, [r3, #0]
 800e81e:	e003      	b.n	800e828 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	681a      	ldr	r2, [r3, #0]
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e828:	68fa      	ldr	r2, [r7, #12]
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	429a      	cmp	r2, r3
 800e82e:	d002      	beq.n	800e836 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e830:	68fb      	ldr	r3, [r7, #12]
 800e832:	687a      	ldr	r2, [r7, #4]
 800e834:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e836:	bf00      	nop
 800e838:	3714      	adds	r7, #20
 800e83a:	46bd      	mov	sp, r7
 800e83c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e840:	4770      	bx	lr
 800e842:	bf00      	nop
 800e844:	200092ac 	.word	0x200092ac
 800e848:	200092b4 	.word	0x200092b4

0800e84c <atoi>:
 800e84c:	220a      	movs	r2, #10
 800e84e:	2100      	movs	r1, #0
 800e850:	f000 b92e 	b.w	800eab0 <strtol>

0800e854 <__errno>:
 800e854:	4b01      	ldr	r3, [pc, #4]	; (800e85c <__errno+0x8>)
 800e856:	6818      	ldr	r0, [r3, #0]
 800e858:	4770      	bx	lr
 800e85a:	bf00      	nop
 800e85c:	20000014 	.word	0x20000014

0800e860 <__libc_init_array>:
 800e860:	b570      	push	{r4, r5, r6, lr}
 800e862:	4d0d      	ldr	r5, [pc, #52]	; (800e898 <__libc_init_array+0x38>)
 800e864:	4c0d      	ldr	r4, [pc, #52]	; (800e89c <__libc_init_array+0x3c>)
 800e866:	1b64      	subs	r4, r4, r5
 800e868:	10a4      	asrs	r4, r4, #2
 800e86a:	2600      	movs	r6, #0
 800e86c:	42a6      	cmp	r6, r4
 800e86e:	d109      	bne.n	800e884 <__libc_init_array+0x24>
 800e870:	4d0b      	ldr	r5, [pc, #44]	; (800e8a0 <__libc_init_array+0x40>)
 800e872:	4c0c      	ldr	r4, [pc, #48]	; (800e8a4 <__libc_init_array+0x44>)
 800e874:	f000 f97e 	bl	800eb74 <_init>
 800e878:	1b64      	subs	r4, r4, r5
 800e87a:	10a4      	asrs	r4, r4, #2
 800e87c:	2600      	movs	r6, #0
 800e87e:	42a6      	cmp	r6, r4
 800e880:	d105      	bne.n	800e88e <__libc_init_array+0x2e>
 800e882:	bd70      	pop	{r4, r5, r6, pc}
 800e884:	f855 3b04 	ldr.w	r3, [r5], #4
 800e888:	4798      	blx	r3
 800e88a:	3601      	adds	r6, #1
 800e88c:	e7ee      	b.n	800e86c <__libc_init_array+0xc>
 800e88e:	f855 3b04 	ldr.w	r3, [r5], #4
 800e892:	4798      	blx	r3
 800e894:	3601      	adds	r6, #1
 800e896:	e7f2      	b.n	800e87e <__libc_init_array+0x1e>
 800e898:	0800f654 	.word	0x0800f654
 800e89c:	0800f654 	.word	0x0800f654
 800e8a0:	0800f654 	.word	0x0800f654
 800e8a4:	0800f658 	.word	0x0800f658

0800e8a8 <__retarget_lock_acquire_recursive>:
 800e8a8:	4770      	bx	lr

0800e8aa <__retarget_lock_release_recursive>:
 800e8aa:	4770      	bx	lr

0800e8ac <memcpy>:
 800e8ac:	440a      	add	r2, r1
 800e8ae:	4291      	cmp	r1, r2
 800e8b0:	f100 33ff 	add.w	r3, r0, #4294967295
 800e8b4:	d100      	bne.n	800e8b8 <memcpy+0xc>
 800e8b6:	4770      	bx	lr
 800e8b8:	b510      	push	{r4, lr}
 800e8ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e8be:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e8c2:	4291      	cmp	r1, r2
 800e8c4:	d1f9      	bne.n	800e8ba <memcpy+0xe>
 800e8c6:	bd10      	pop	{r4, pc}

0800e8c8 <memset>:
 800e8c8:	4402      	add	r2, r0
 800e8ca:	4603      	mov	r3, r0
 800e8cc:	4293      	cmp	r3, r2
 800e8ce:	d100      	bne.n	800e8d2 <memset+0xa>
 800e8d0:	4770      	bx	lr
 800e8d2:	f803 1b01 	strb.w	r1, [r3], #1
 800e8d6:	e7f9      	b.n	800e8cc <memset+0x4>

0800e8d8 <cleanup_glue>:
 800e8d8:	b538      	push	{r3, r4, r5, lr}
 800e8da:	460c      	mov	r4, r1
 800e8dc:	6809      	ldr	r1, [r1, #0]
 800e8de:	4605      	mov	r5, r0
 800e8e0:	b109      	cbz	r1, 800e8e6 <cleanup_glue+0xe>
 800e8e2:	f7ff fff9 	bl	800e8d8 <cleanup_glue>
 800e8e6:	4621      	mov	r1, r4
 800e8e8:	4628      	mov	r0, r5
 800e8ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e8ee:	f000 b8f5 	b.w	800eadc <_free_r>
	...

0800e8f4 <_reclaim_reent>:
 800e8f4:	4b2c      	ldr	r3, [pc, #176]	; (800e9a8 <_reclaim_reent+0xb4>)
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	4283      	cmp	r3, r0
 800e8fa:	b570      	push	{r4, r5, r6, lr}
 800e8fc:	4604      	mov	r4, r0
 800e8fe:	d051      	beq.n	800e9a4 <_reclaim_reent+0xb0>
 800e900:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800e902:	b143      	cbz	r3, 800e916 <_reclaim_reent+0x22>
 800e904:	68db      	ldr	r3, [r3, #12]
 800e906:	2b00      	cmp	r3, #0
 800e908:	d14a      	bne.n	800e9a0 <_reclaim_reent+0xac>
 800e90a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e90c:	6819      	ldr	r1, [r3, #0]
 800e90e:	b111      	cbz	r1, 800e916 <_reclaim_reent+0x22>
 800e910:	4620      	mov	r0, r4
 800e912:	f000 f8e3 	bl	800eadc <_free_r>
 800e916:	6961      	ldr	r1, [r4, #20]
 800e918:	b111      	cbz	r1, 800e920 <_reclaim_reent+0x2c>
 800e91a:	4620      	mov	r0, r4
 800e91c:	f000 f8de 	bl	800eadc <_free_r>
 800e920:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800e922:	b111      	cbz	r1, 800e92a <_reclaim_reent+0x36>
 800e924:	4620      	mov	r0, r4
 800e926:	f000 f8d9 	bl	800eadc <_free_r>
 800e92a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800e92c:	b111      	cbz	r1, 800e934 <_reclaim_reent+0x40>
 800e92e:	4620      	mov	r0, r4
 800e930:	f000 f8d4 	bl	800eadc <_free_r>
 800e934:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800e936:	b111      	cbz	r1, 800e93e <_reclaim_reent+0x4a>
 800e938:	4620      	mov	r0, r4
 800e93a:	f000 f8cf 	bl	800eadc <_free_r>
 800e93e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800e940:	b111      	cbz	r1, 800e948 <_reclaim_reent+0x54>
 800e942:	4620      	mov	r0, r4
 800e944:	f000 f8ca 	bl	800eadc <_free_r>
 800e948:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800e94a:	b111      	cbz	r1, 800e952 <_reclaim_reent+0x5e>
 800e94c:	4620      	mov	r0, r4
 800e94e:	f000 f8c5 	bl	800eadc <_free_r>
 800e952:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800e954:	b111      	cbz	r1, 800e95c <_reclaim_reent+0x68>
 800e956:	4620      	mov	r0, r4
 800e958:	f000 f8c0 	bl	800eadc <_free_r>
 800e95c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e95e:	b111      	cbz	r1, 800e966 <_reclaim_reent+0x72>
 800e960:	4620      	mov	r0, r4
 800e962:	f000 f8bb 	bl	800eadc <_free_r>
 800e966:	69a3      	ldr	r3, [r4, #24]
 800e968:	b1e3      	cbz	r3, 800e9a4 <_reclaim_reent+0xb0>
 800e96a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800e96c:	4620      	mov	r0, r4
 800e96e:	4798      	blx	r3
 800e970:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800e972:	b1b9      	cbz	r1, 800e9a4 <_reclaim_reent+0xb0>
 800e974:	4620      	mov	r0, r4
 800e976:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e97a:	f7ff bfad 	b.w	800e8d8 <cleanup_glue>
 800e97e:	5949      	ldr	r1, [r1, r5]
 800e980:	b941      	cbnz	r1, 800e994 <_reclaim_reent+0xa0>
 800e982:	3504      	adds	r5, #4
 800e984:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e986:	2d80      	cmp	r5, #128	; 0x80
 800e988:	68d9      	ldr	r1, [r3, #12]
 800e98a:	d1f8      	bne.n	800e97e <_reclaim_reent+0x8a>
 800e98c:	4620      	mov	r0, r4
 800e98e:	f000 f8a5 	bl	800eadc <_free_r>
 800e992:	e7ba      	b.n	800e90a <_reclaim_reent+0x16>
 800e994:	680e      	ldr	r6, [r1, #0]
 800e996:	4620      	mov	r0, r4
 800e998:	f000 f8a0 	bl	800eadc <_free_r>
 800e99c:	4631      	mov	r1, r6
 800e99e:	e7ef      	b.n	800e980 <_reclaim_reent+0x8c>
 800e9a0:	2500      	movs	r5, #0
 800e9a2:	e7ef      	b.n	800e984 <_reclaim_reent+0x90>
 800e9a4:	bd70      	pop	{r4, r5, r6, pc}
 800e9a6:	bf00      	nop
 800e9a8:	20000014 	.word	0x20000014

0800e9ac <_strtol_l.constprop.0>:
 800e9ac:	2b01      	cmp	r3, #1
 800e9ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e9b2:	d001      	beq.n	800e9b8 <_strtol_l.constprop.0+0xc>
 800e9b4:	2b24      	cmp	r3, #36	; 0x24
 800e9b6:	d906      	bls.n	800e9c6 <_strtol_l.constprop.0+0x1a>
 800e9b8:	f7ff ff4c 	bl	800e854 <__errno>
 800e9bc:	2316      	movs	r3, #22
 800e9be:	6003      	str	r3, [r0, #0]
 800e9c0:	2000      	movs	r0, #0
 800e9c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9c6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800eaac <_strtol_l.constprop.0+0x100>
 800e9ca:	460d      	mov	r5, r1
 800e9cc:	462e      	mov	r6, r5
 800e9ce:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e9d2:	f814 700c 	ldrb.w	r7, [r4, ip]
 800e9d6:	f017 0708 	ands.w	r7, r7, #8
 800e9da:	d1f7      	bne.n	800e9cc <_strtol_l.constprop.0+0x20>
 800e9dc:	2c2d      	cmp	r4, #45	; 0x2d
 800e9de:	d132      	bne.n	800ea46 <_strtol_l.constprop.0+0x9a>
 800e9e0:	782c      	ldrb	r4, [r5, #0]
 800e9e2:	2701      	movs	r7, #1
 800e9e4:	1cb5      	adds	r5, r6, #2
 800e9e6:	2b00      	cmp	r3, #0
 800e9e8:	d05b      	beq.n	800eaa2 <_strtol_l.constprop.0+0xf6>
 800e9ea:	2b10      	cmp	r3, #16
 800e9ec:	d109      	bne.n	800ea02 <_strtol_l.constprop.0+0x56>
 800e9ee:	2c30      	cmp	r4, #48	; 0x30
 800e9f0:	d107      	bne.n	800ea02 <_strtol_l.constprop.0+0x56>
 800e9f2:	782c      	ldrb	r4, [r5, #0]
 800e9f4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800e9f8:	2c58      	cmp	r4, #88	; 0x58
 800e9fa:	d14d      	bne.n	800ea98 <_strtol_l.constprop.0+0xec>
 800e9fc:	786c      	ldrb	r4, [r5, #1]
 800e9fe:	2310      	movs	r3, #16
 800ea00:	3502      	adds	r5, #2
 800ea02:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800ea06:	f108 38ff 	add.w	r8, r8, #4294967295
 800ea0a:	f04f 0c00 	mov.w	ip, #0
 800ea0e:	fbb8 f9f3 	udiv	r9, r8, r3
 800ea12:	4666      	mov	r6, ip
 800ea14:	fb03 8a19 	mls	sl, r3, r9, r8
 800ea18:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800ea1c:	f1be 0f09 	cmp.w	lr, #9
 800ea20:	d816      	bhi.n	800ea50 <_strtol_l.constprop.0+0xa4>
 800ea22:	4674      	mov	r4, lr
 800ea24:	42a3      	cmp	r3, r4
 800ea26:	dd24      	ble.n	800ea72 <_strtol_l.constprop.0+0xc6>
 800ea28:	f1bc 0f00 	cmp.w	ip, #0
 800ea2c:	db1e      	blt.n	800ea6c <_strtol_l.constprop.0+0xc0>
 800ea2e:	45b1      	cmp	r9, r6
 800ea30:	d31c      	bcc.n	800ea6c <_strtol_l.constprop.0+0xc0>
 800ea32:	d101      	bne.n	800ea38 <_strtol_l.constprop.0+0x8c>
 800ea34:	45a2      	cmp	sl, r4
 800ea36:	db19      	blt.n	800ea6c <_strtol_l.constprop.0+0xc0>
 800ea38:	fb06 4603 	mla	r6, r6, r3, r4
 800ea3c:	f04f 0c01 	mov.w	ip, #1
 800ea40:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ea44:	e7e8      	b.n	800ea18 <_strtol_l.constprop.0+0x6c>
 800ea46:	2c2b      	cmp	r4, #43	; 0x2b
 800ea48:	bf04      	itt	eq
 800ea4a:	782c      	ldrbeq	r4, [r5, #0]
 800ea4c:	1cb5      	addeq	r5, r6, #2
 800ea4e:	e7ca      	b.n	800e9e6 <_strtol_l.constprop.0+0x3a>
 800ea50:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800ea54:	f1be 0f19 	cmp.w	lr, #25
 800ea58:	d801      	bhi.n	800ea5e <_strtol_l.constprop.0+0xb2>
 800ea5a:	3c37      	subs	r4, #55	; 0x37
 800ea5c:	e7e2      	b.n	800ea24 <_strtol_l.constprop.0+0x78>
 800ea5e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800ea62:	f1be 0f19 	cmp.w	lr, #25
 800ea66:	d804      	bhi.n	800ea72 <_strtol_l.constprop.0+0xc6>
 800ea68:	3c57      	subs	r4, #87	; 0x57
 800ea6a:	e7db      	b.n	800ea24 <_strtol_l.constprop.0+0x78>
 800ea6c:	f04f 3cff 	mov.w	ip, #4294967295
 800ea70:	e7e6      	b.n	800ea40 <_strtol_l.constprop.0+0x94>
 800ea72:	f1bc 0f00 	cmp.w	ip, #0
 800ea76:	da05      	bge.n	800ea84 <_strtol_l.constprop.0+0xd8>
 800ea78:	2322      	movs	r3, #34	; 0x22
 800ea7a:	6003      	str	r3, [r0, #0]
 800ea7c:	4646      	mov	r6, r8
 800ea7e:	b942      	cbnz	r2, 800ea92 <_strtol_l.constprop.0+0xe6>
 800ea80:	4630      	mov	r0, r6
 800ea82:	e79e      	b.n	800e9c2 <_strtol_l.constprop.0+0x16>
 800ea84:	b107      	cbz	r7, 800ea88 <_strtol_l.constprop.0+0xdc>
 800ea86:	4276      	negs	r6, r6
 800ea88:	2a00      	cmp	r2, #0
 800ea8a:	d0f9      	beq.n	800ea80 <_strtol_l.constprop.0+0xd4>
 800ea8c:	f1bc 0f00 	cmp.w	ip, #0
 800ea90:	d000      	beq.n	800ea94 <_strtol_l.constprop.0+0xe8>
 800ea92:	1e69      	subs	r1, r5, #1
 800ea94:	6011      	str	r1, [r2, #0]
 800ea96:	e7f3      	b.n	800ea80 <_strtol_l.constprop.0+0xd4>
 800ea98:	2430      	movs	r4, #48	; 0x30
 800ea9a:	2b00      	cmp	r3, #0
 800ea9c:	d1b1      	bne.n	800ea02 <_strtol_l.constprop.0+0x56>
 800ea9e:	2308      	movs	r3, #8
 800eaa0:	e7af      	b.n	800ea02 <_strtol_l.constprop.0+0x56>
 800eaa2:	2c30      	cmp	r4, #48	; 0x30
 800eaa4:	d0a5      	beq.n	800e9f2 <_strtol_l.constprop.0+0x46>
 800eaa6:	230a      	movs	r3, #10
 800eaa8:	e7ab      	b.n	800ea02 <_strtol_l.constprop.0+0x56>
 800eaaa:	bf00      	nop
 800eaac:	0800f549 	.word	0x0800f549

0800eab0 <strtol>:
 800eab0:	4613      	mov	r3, r2
 800eab2:	460a      	mov	r2, r1
 800eab4:	4601      	mov	r1, r0
 800eab6:	4802      	ldr	r0, [pc, #8]	; (800eac0 <strtol+0x10>)
 800eab8:	6800      	ldr	r0, [r0, #0]
 800eaba:	f7ff bf77 	b.w	800e9ac <_strtol_l.constprop.0>
 800eabe:	bf00      	nop
 800eac0:	20000014 	.word	0x20000014

0800eac4 <__malloc_lock>:
 800eac4:	4801      	ldr	r0, [pc, #4]	; (800eacc <__malloc_lock+0x8>)
 800eac6:	f7ff beef 	b.w	800e8a8 <__retarget_lock_acquire_recursive>
 800eaca:	bf00      	nop
 800eacc:	200092c4 	.word	0x200092c4

0800ead0 <__malloc_unlock>:
 800ead0:	4801      	ldr	r0, [pc, #4]	; (800ead8 <__malloc_unlock+0x8>)
 800ead2:	f7ff beea 	b.w	800e8aa <__retarget_lock_release_recursive>
 800ead6:	bf00      	nop
 800ead8:	200092c4 	.word	0x200092c4

0800eadc <_free_r>:
 800eadc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800eade:	2900      	cmp	r1, #0
 800eae0:	d044      	beq.n	800eb6c <_free_r+0x90>
 800eae2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eae6:	9001      	str	r0, [sp, #4]
 800eae8:	2b00      	cmp	r3, #0
 800eaea:	f1a1 0404 	sub.w	r4, r1, #4
 800eaee:	bfb8      	it	lt
 800eaf0:	18e4      	addlt	r4, r4, r3
 800eaf2:	f7ff ffe7 	bl	800eac4 <__malloc_lock>
 800eaf6:	4a1e      	ldr	r2, [pc, #120]	; (800eb70 <_free_r+0x94>)
 800eaf8:	9801      	ldr	r0, [sp, #4]
 800eafa:	6813      	ldr	r3, [r2, #0]
 800eafc:	b933      	cbnz	r3, 800eb0c <_free_r+0x30>
 800eafe:	6063      	str	r3, [r4, #4]
 800eb00:	6014      	str	r4, [r2, #0]
 800eb02:	b003      	add	sp, #12
 800eb04:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800eb08:	f7ff bfe2 	b.w	800ead0 <__malloc_unlock>
 800eb0c:	42a3      	cmp	r3, r4
 800eb0e:	d908      	bls.n	800eb22 <_free_r+0x46>
 800eb10:	6825      	ldr	r5, [r4, #0]
 800eb12:	1961      	adds	r1, r4, r5
 800eb14:	428b      	cmp	r3, r1
 800eb16:	bf01      	itttt	eq
 800eb18:	6819      	ldreq	r1, [r3, #0]
 800eb1a:	685b      	ldreq	r3, [r3, #4]
 800eb1c:	1949      	addeq	r1, r1, r5
 800eb1e:	6021      	streq	r1, [r4, #0]
 800eb20:	e7ed      	b.n	800eafe <_free_r+0x22>
 800eb22:	461a      	mov	r2, r3
 800eb24:	685b      	ldr	r3, [r3, #4]
 800eb26:	b10b      	cbz	r3, 800eb2c <_free_r+0x50>
 800eb28:	42a3      	cmp	r3, r4
 800eb2a:	d9fa      	bls.n	800eb22 <_free_r+0x46>
 800eb2c:	6811      	ldr	r1, [r2, #0]
 800eb2e:	1855      	adds	r5, r2, r1
 800eb30:	42a5      	cmp	r5, r4
 800eb32:	d10b      	bne.n	800eb4c <_free_r+0x70>
 800eb34:	6824      	ldr	r4, [r4, #0]
 800eb36:	4421      	add	r1, r4
 800eb38:	1854      	adds	r4, r2, r1
 800eb3a:	42a3      	cmp	r3, r4
 800eb3c:	6011      	str	r1, [r2, #0]
 800eb3e:	d1e0      	bne.n	800eb02 <_free_r+0x26>
 800eb40:	681c      	ldr	r4, [r3, #0]
 800eb42:	685b      	ldr	r3, [r3, #4]
 800eb44:	6053      	str	r3, [r2, #4]
 800eb46:	4421      	add	r1, r4
 800eb48:	6011      	str	r1, [r2, #0]
 800eb4a:	e7da      	b.n	800eb02 <_free_r+0x26>
 800eb4c:	d902      	bls.n	800eb54 <_free_r+0x78>
 800eb4e:	230c      	movs	r3, #12
 800eb50:	6003      	str	r3, [r0, #0]
 800eb52:	e7d6      	b.n	800eb02 <_free_r+0x26>
 800eb54:	6825      	ldr	r5, [r4, #0]
 800eb56:	1961      	adds	r1, r4, r5
 800eb58:	428b      	cmp	r3, r1
 800eb5a:	bf04      	itt	eq
 800eb5c:	6819      	ldreq	r1, [r3, #0]
 800eb5e:	685b      	ldreq	r3, [r3, #4]
 800eb60:	6063      	str	r3, [r4, #4]
 800eb62:	bf04      	itt	eq
 800eb64:	1949      	addeq	r1, r1, r5
 800eb66:	6021      	streq	r1, [r4, #0]
 800eb68:	6054      	str	r4, [r2, #4]
 800eb6a:	e7ca      	b.n	800eb02 <_free_r+0x26>
 800eb6c:	b003      	add	sp, #12
 800eb6e:	bd30      	pop	{r4, r5, pc}
 800eb70:	200092c8 	.word	0x200092c8

0800eb74 <_init>:
 800eb74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb76:	bf00      	nop
 800eb78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eb7a:	bc08      	pop	{r3}
 800eb7c:	469e      	mov	lr, r3
 800eb7e:	4770      	bx	lr

0800eb80 <_fini>:
 800eb80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb82:	bf00      	nop
 800eb84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eb86:	bc08      	pop	{r3}
 800eb88:	469e      	mov	lr, r3
 800eb8a:	4770      	bx	lr
