ram_256x16.v,verilog,xil_defaultlib,../../../../jnu2023h.gen/sources_1/ip/ram_256x16/sim/ram_256x16.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
