Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Fri Jan  5 01:34:03 2018
| Host         : zhanghuimeng-ThinkPad-T430 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MIPS_CPU_timing_summary_routed.rpt -rpx MIPS_CPU_timing_summary_routed.rpx
| Design       : MIPS_CPU
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 521 register/latch pins with no clock driven by root clock pin: CLOCK/inst/mmcm_adv_inst/LOCKED (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/cause_o_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/cause_o_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/cause_o_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/status_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/status_o_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/status_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/status_o_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/status_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_0/cp0_reg_read_addr_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_0/cp0_reg_read_addr_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_0/cp0_reg_read_addr_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_0/cp0_reg_read_addr_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_0/cp0_reg_read_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[8]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[0]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[1]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[2]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[3]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/is_load_store_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/load_store_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/load_store_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_en_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[9]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[0]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[1]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[2]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[3]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[4]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[5]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[0]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[1]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[2]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_en_o_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: MEM_0/cp0_cause_reg[10]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[0]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[10]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[11]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[12]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[13]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[14]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[15]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[16]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[17]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[18]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[19]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[1]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[20]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[21]/Q (HIGH)

 There are 271 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[22]/Q (HIGH)

 There are 289 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[23]/Q (HIGH)

 There are 289 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[24]/Q (HIGH)

 There are 289 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[25]/Q (HIGH)

 There are 289 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[26]/Q (HIGH)

 There are 289 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[27]/Q (HIGH)

 There are 289 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[28]/Q (HIGH)

 There are 289 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[29]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[2]/Q (HIGH)

 There are 289 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[30]/Q (HIGH)

 There are 289 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[31]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[3]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[4]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[5]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[6]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[7]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[8]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[9]/Q (HIGH)

 There are 289 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/ce_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/state_reg[0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/state_reg[1]/Q (HIGH)

 There are 202 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/we_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_data_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_data_o_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_data_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_data_o_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_data_o_reg[9]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_we_o_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_0/en_o_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SERIAL_RECEIVER/RxD_data_ready_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 791 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 119 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     42.238        0.000                      0                 3261        0.059        0.000                      0                 3261        0.000        0.000                       0                  1141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clk_out2_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       97.204        0.000                      0                 3157        0.059        0.000                      0                 3157       13.360        0.000                       0                  1063  
  clk_out2_clk_wiz_0       95.883        0.000                      0                   72        0.294        0.000                      0                   72       49.500        0.000                       0                    74  
  clkfbout_clk_wiz_0                                                                                                                                                    0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0       43.873        0.000                      0                   34       49.587        0.000                      0                   34  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       42.238        0.000                      0                  104       49.199        0.000                      0                  104  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.204ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/TxD_start_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.932ns  (logic 0.489ns (25.314%)  route 1.443ns (74.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 199.013 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 99.457 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.372    99.457    SERIAL_CONTROLL_0/clk_out1
    SLICE_X29Y77         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.384    99.841 r  SERIAL_CONTROLL_0/TxD_start_reg/Q
                         net (fo=9, routed)           0.842   100.683    SERIAL_TRANSMITTER/TxD_start
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.105   100.788 r  SERIAL_TRANSMITTER/TxD_shift[5]_i_1/O
                         net (fo=5, routed)           0.601   101.388    SERIAL_TRANSMITTER/TxD_shift[5]_i_1_n_12
    SLICE_X33Y81         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   201.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   196.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   197.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   197.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.266   199.013    SERIAL_TRANSMITTER/clk_out1
    SLICE_X33Y81         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[1]/C
                         clock pessimism              0.405   199.418    
                         clock uncertainty           -0.473   198.944    
    SLICE_X33Y81         FDRE (Setup_fdre_C_R)       -0.352   198.592    SERIAL_TRANSMITTER/TxD_shift_reg[1]
  -------------------------------------------------------------------
                         required time                        198.592    
                         arrival time                        -101.388    
  -------------------------------------------------------------------
                         slack                                 97.204    

Slack (MET) :             97.204ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/TxD_start_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.932ns  (logic 0.489ns (25.314%)  route 1.443ns (74.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 199.013 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 99.457 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.372    99.457    SERIAL_CONTROLL_0/clk_out1
    SLICE_X29Y77         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.384    99.841 r  SERIAL_CONTROLL_0/TxD_start_reg/Q
                         net (fo=9, routed)           0.842   100.683    SERIAL_TRANSMITTER/TxD_start
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.105   100.788 r  SERIAL_TRANSMITTER/TxD_shift[5]_i_1/O
                         net (fo=5, routed)           0.601   101.388    SERIAL_TRANSMITTER/TxD_shift[5]_i_1_n_12
    SLICE_X33Y81         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   201.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   196.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   197.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   197.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.266   199.013    SERIAL_TRANSMITTER/clk_out1
    SLICE_X33Y81         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[2]/C
                         clock pessimism              0.405   199.418    
                         clock uncertainty           -0.473   198.944    
    SLICE_X33Y81         FDRE (Setup_fdre_C_R)       -0.352   198.592    SERIAL_TRANSMITTER/TxD_shift_reg[2]
  -------------------------------------------------------------------
                         required time                        198.592    
                         arrival time                        -101.388    
  -------------------------------------------------------------------
                         slack                                 97.204    

Slack (MET) :             97.204ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/TxD_start_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.932ns  (logic 0.489ns (25.314%)  route 1.443ns (74.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 199.013 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 99.457 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.372    99.457    SERIAL_CONTROLL_0/clk_out1
    SLICE_X29Y77         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.384    99.841 r  SERIAL_CONTROLL_0/TxD_start_reg/Q
                         net (fo=9, routed)           0.842   100.683    SERIAL_TRANSMITTER/TxD_start
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.105   100.788 r  SERIAL_TRANSMITTER/TxD_shift[5]_i_1/O
                         net (fo=5, routed)           0.601   101.388    SERIAL_TRANSMITTER/TxD_shift[5]_i_1_n_12
    SLICE_X33Y81         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   201.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   196.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   197.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   197.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.266   199.013    SERIAL_TRANSMITTER/clk_out1
    SLICE_X33Y81         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[3]/C
                         clock pessimism              0.405   199.418    
                         clock uncertainty           -0.473   198.944    
    SLICE_X33Y81         FDRE (Setup_fdre_C_R)       -0.352   198.592    SERIAL_TRANSMITTER/TxD_shift_reg[3]
  -------------------------------------------------------------------
                         required time                        198.592    
                         arrival time                        -101.388    
  -------------------------------------------------------------------
                         slack                                 97.204    

Slack (MET) :             97.204ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/TxD_start_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.932ns  (logic 0.489ns (25.314%)  route 1.443ns (74.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 199.013 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 99.457 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.372    99.457    SERIAL_CONTROLL_0/clk_out1
    SLICE_X29Y77         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.384    99.841 r  SERIAL_CONTROLL_0/TxD_start_reg/Q
                         net (fo=9, routed)           0.842   100.683    SERIAL_TRANSMITTER/TxD_start
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.105   100.788 r  SERIAL_TRANSMITTER/TxD_shift[5]_i_1/O
                         net (fo=5, routed)           0.601   101.388    SERIAL_TRANSMITTER/TxD_shift[5]_i_1_n_12
    SLICE_X33Y81         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   201.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   196.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   197.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   197.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.266   199.013    SERIAL_TRANSMITTER/clk_out1
    SLICE_X33Y81         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[4]/C
                         clock pessimism              0.405   199.418    
                         clock uncertainty           -0.473   198.944    
    SLICE_X33Y81         FDRE (Setup_fdre_C_R)       -0.352   198.592    SERIAL_TRANSMITTER/TxD_shift_reg[4]
  -------------------------------------------------------------------
                         required time                        198.592    
                         arrival time                        -101.388    
  -------------------------------------------------------------------
                         slack                                 97.204    

Slack (MET) :             97.204ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/TxD_start_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.932ns  (logic 0.489ns (25.314%)  route 1.443ns (74.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 199.013 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 99.457 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.372    99.457    SERIAL_CONTROLL_0/clk_out1
    SLICE_X29Y77         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.384    99.841 r  SERIAL_CONTROLL_0/TxD_start_reg/Q
                         net (fo=9, routed)           0.842   100.683    SERIAL_TRANSMITTER/TxD_start
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.105   100.788 r  SERIAL_TRANSMITTER/TxD_shift[5]_i_1/O
                         net (fo=5, routed)           0.601   101.388    SERIAL_TRANSMITTER/TxD_shift[5]_i_1_n_12
    SLICE_X33Y81         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   201.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   196.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   197.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   197.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.266   199.013    SERIAL_TRANSMITTER/clk_out1
    SLICE_X33Y81         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[5]/C
                         clock pessimism              0.405   199.418    
                         clock uncertainty           -0.473   198.944    
    SLICE_X33Y81         FDRE (Setup_fdre_C_R)       -0.352   198.592    SERIAL_TRANSMITTER/TxD_shift_reg[5]
  -------------------------------------------------------------------
                         required time                        198.592    
                         arrival time                        -101.388    
  -------------------------------------------------------------------
                         slack                                 97.204    

Slack (MET) :             97.421ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/TxD_start_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.899ns  (logic 0.489ns (25.753%)  route 1.410ns (74.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 199.013 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 99.457 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.372    99.457    SERIAL_CONTROLL_0/clk_out1
    SLICE_X29Y77         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.384    99.841 r  SERIAL_CONTROLL_0/TxD_start_reg/Q
                         net (fo=9, routed)           0.931   100.772    SERIAL_TRANSMITTER/tickgen/TxD_start
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.105   100.877 r  SERIAL_TRANSMITTER/tickgen/TxD_shift[5]_i_2/O
                         net (fo=7, routed)           0.478   101.355    SERIAL_TRANSMITTER/tickgen_n_12
    SLICE_X33Y81         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   201.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   196.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   197.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   197.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.266   199.013    SERIAL_TRANSMITTER/clk_out1
    SLICE_X33Y81         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[1]/C
                         clock pessimism              0.405   199.418    
                         clock uncertainty           -0.473   198.944    
    SLICE_X33Y81         FDRE (Setup_fdre_C_CE)      -0.168   198.776    SERIAL_TRANSMITTER/TxD_shift_reg[1]
  -------------------------------------------------------------------
                         required time                        198.776    
                         arrival time                        -101.355    
  -------------------------------------------------------------------
                         slack                                 97.421    

Slack (MET) :             97.421ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/TxD_start_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.899ns  (logic 0.489ns (25.753%)  route 1.410ns (74.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 199.013 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 99.457 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.372    99.457    SERIAL_CONTROLL_0/clk_out1
    SLICE_X29Y77         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.384    99.841 r  SERIAL_CONTROLL_0/TxD_start_reg/Q
                         net (fo=9, routed)           0.931   100.772    SERIAL_TRANSMITTER/tickgen/TxD_start
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.105   100.877 r  SERIAL_TRANSMITTER/tickgen/TxD_shift[5]_i_2/O
                         net (fo=7, routed)           0.478   101.355    SERIAL_TRANSMITTER/tickgen_n_12
    SLICE_X33Y81         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   201.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   196.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   197.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   197.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.266   199.013    SERIAL_TRANSMITTER/clk_out1
    SLICE_X33Y81         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[2]/C
                         clock pessimism              0.405   199.418    
                         clock uncertainty           -0.473   198.944    
    SLICE_X33Y81         FDRE (Setup_fdre_C_CE)      -0.168   198.776    SERIAL_TRANSMITTER/TxD_shift_reg[2]
  -------------------------------------------------------------------
                         required time                        198.776    
                         arrival time                        -101.355    
  -------------------------------------------------------------------
                         slack                                 97.421    

Slack (MET) :             97.421ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/TxD_start_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.899ns  (logic 0.489ns (25.753%)  route 1.410ns (74.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 199.013 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 99.457 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.372    99.457    SERIAL_CONTROLL_0/clk_out1
    SLICE_X29Y77         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.384    99.841 r  SERIAL_CONTROLL_0/TxD_start_reg/Q
                         net (fo=9, routed)           0.931   100.772    SERIAL_TRANSMITTER/tickgen/TxD_start
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.105   100.877 r  SERIAL_TRANSMITTER/tickgen/TxD_shift[5]_i_2/O
                         net (fo=7, routed)           0.478   101.355    SERIAL_TRANSMITTER/tickgen_n_12
    SLICE_X33Y81         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   201.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   196.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   197.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   197.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.266   199.013    SERIAL_TRANSMITTER/clk_out1
    SLICE_X33Y81         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[3]/C
                         clock pessimism              0.405   199.418    
                         clock uncertainty           -0.473   198.944    
    SLICE_X33Y81         FDRE (Setup_fdre_C_CE)      -0.168   198.776    SERIAL_TRANSMITTER/TxD_shift_reg[3]
  -------------------------------------------------------------------
                         required time                        198.776    
                         arrival time                        -101.355    
  -------------------------------------------------------------------
                         slack                                 97.421    

Slack (MET) :             97.421ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/TxD_start_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.899ns  (logic 0.489ns (25.753%)  route 1.410ns (74.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 199.013 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 99.457 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.372    99.457    SERIAL_CONTROLL_0/clk_out1
    SLICE_X29Y77         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.384    99.841 r  SERIAL_CONTROLL_0/TxD_start_reg/Q
                         net (fo=9, routed)           0.931   100.772    SERIAL_TRANSMITTER/tickgen/TxD_start
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.105   100.877 r  SERIAL_TRANSMITTER/tickgen/TxD_shift[5]_i_2/O
                         net (fo=7, routed)           0.478   101.355    SERIAL_TRANSMITTER/tickgen_n_12
    SLICE_X33Y81         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   201.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   196.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   197.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   197.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.266   199.013    SERIAL_TRANSMITTER/clk_out1
    SLICE_X33Y81         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[4]/C
                         clock pessimism              0.405   199.418    
                         clock uncertainty           -0.473   198.944    
    SLICE_X33Y81         FDRE (Setup_fdre_C_CE)      -0.168   198.776    SERIAL_TRANSMITTER/TxD_shift_reg[4]
  -------------------------------------------------------------------
                         required time                        198.776    
                         arrival time                        -101.355    
  -------------------------------------------------------------------
                         slack                                 97.421    

Slack (MET) :             97.421ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/TxD_start_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.899ns  (logic 0.489ns (25.753%)  route 1.410ns (74.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 199.013 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 99.457 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465   101.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    96.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    98.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    98.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.372    99.457    SERIAL_CONTROLL_0/clk_out1
    SLICE_X29Y77         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.384    99.841 r  SERIAL_CONTROLL_0/TxD_start_reg/Q
                         net (fo=9, routed)           0.931   100.772    SERIAL_TRANSMITTER/tickgen/TxD_start
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.105   100.877 r  SERIAL_TRANSMITTER/tickgen/TxD_shift[5]_i_2/O
                         net (fo=7, routed)           0.478   101.355    SERIAL_TRANSMITTER/tickgen_n_12
    SLICE_X33Y81         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   201.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   196.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   197.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   197.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.266   199.013    SERIAL_TRANSMITTER/clk_out1
    SLICE_X33Y81         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[5]/C
                         clock pessimism              0.405   199.418    
                         clock uncertainty           -0.473   198.944    
    SLICE_X33Y81         FDRE (Setup_fdre_C_CE)      -0.168   198.776    SERIAL_TRANSMITTER/TxD_shift_reg[5]
  -------------------------------------------------------------------
                         required time                        198.776    
                         arrival time                        -101.355    
  -------------------------------------------------------------------
                         slack                                 97.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 MEM_to_WB_0/reg_wt_data_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.254%)  route 0.078ns (35.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.566    -0.545    MEM_to_WB_0/clk_out1
    SLICE_X35Y63         FDRE                                         r  MEM_to_WB_0/reg_wt_data_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  MEM_to_WB_0/reg_wt_data_o_reg[12]/Q
                         net (fo=4, routed)           0.078    -0.326    REGISTERS_0/reg_array_reg_r1_0_31_12_17/DIA0
    SLICE_X34Y63         RAMD32                                       r  REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.836    -0.784    REGISTERS_0/reg_array_reg_r1_0_31_12_17/WCLK
    SLICE_X34Y63         RAMD32                                       r  REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism              0.252    -0.532    
    SLICE_X34Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.385    REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 MEM_to_WB_0/reg_wt_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.101%)  route 0.125ns (46.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.570    -0.541    MEM_to_WB_0/clk_out1
    SLICE_X33Y58         FDRE                                         r  MEM_to_WB_0/reg_wt_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  MEM_to_WB_0/reg_wt_data_o_reg[0]/Q
                         net (fo=4, routed)           0.125    -0.276    REGISTERS_0/reg_array_reg_r1_0_31_0_5/DIA0
    SLICE_X34Y58         RAMD32                                       r  REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.840    -0.780    REGISTERS_0/reg_array_reg_r1_0_31_0_5/WCLK
    SLICE_X34Y58         RAMD32                                       r  REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.275    -0.505    
    SLICE_X34Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.358    REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 MEM_to_WB_0/reg_wt_data_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            REGISTERS_0/reg_array_reg_r2_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.576%)  route 0.117ns (45.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.569    -0.542    MEM_to_WB_0/clk_out1
    SLICE_X31Y60         FDRE                                         r  MEM_to_WB_0/reg_wt_data_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  MEM_to_WB_0/reg_wt_data_o_reg[8]/Q
                         net (fo=4, routed)           0.117    -0.284    REGISTERS_0/reg_array_reg_r2_0_31_6_11/DIB0
    SLICE_X30Y59         RAMD32                                       r  REGISTERS_0/reg_array_reg_r2_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.841    -0.779    REGISTERS_0/reg_array_reg_r2_0_31_6_11/WCLK
    SLICE_X30Y59         RAMD32                                       r  REGISTERS_0/reg_array_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism              0.254    -0.525    
    SLICE_X30Y59         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.379    REGISTERS_0/reg_array_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 EX_to_MEM_0/lo_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_to_WB_0/lo_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.206ns (44.116%)  route 0.261ns (55.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.561    -0.550    EX_to_MEM_0/clk_out1
    SLICE_X50Y63         FDRE                                         r  EX_to_MEM_0/lo_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  EX_to_MEM_0/lo_o_reg[3]/Q
                         net (fo=2, routed)           0.261    -0.125    EX_to_MEM_0/lo_o[1]
    SLICE_X53Y64         LUT2 (Prop_lut2_I0_O)        0.042    -0.083 r  EX_to_MEM_0/lo_o[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.083    MEM_to_WB_0/lo_o_reg[31]_1[3]
    SLICE_X53Y64         FDRE                                         r  MEM_to_WB_0/lo_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.829    -0.791    MEM_to_WB_0/clk_out1
    SLICE_X53Y64         FDRE                                         r  MEM_to_WB_0/lo_o_reg[3]/C
                         clock pessimism              0.504    -0.287    
    SLICE_X53Y64         FDRE (Hold_fdre_C_D)         0.107    -0.180    MEM_to_WB_0/lo_o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 MEM_to_WB_0/reg_wt_data_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            REGISTERS_0/reg_array_reg_r2_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.973%)  route 0.130ns (48.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.566    -0.545    MEM_to_WB_0/clk_out1
    SLICE_X35Y63         FDRE                                         r  MEM_to_WB_0/reg_wt_data_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  MEM_to_WB_0/reg_wt_data_o_reg[12]/Q
                         net (fo=4, routed)           0.130    -0.274    REGISTERS_0/reg_array_reg_r2_0_31_12_17/DIA0
    SLICE_X34Y62         RAMD32                                       r  REGISTERS_0/reg_array_reg_r2_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.837    -0.783    REGISTERS_0/reg_array_reg_r2_0_31_12_17/WCLK
    SLICE_X34Y62         RAMD32                                       r  REGISTERS_0/reg_array_reg_r2_0_31_12_17/RAMA/CLK
                         clock pessimism              0.254    -0.529    
    SLICE_X34Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.382    REGISTERS_0/reg_array_reg_r2_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 MEM_to_WB_0/reg_wt_data_o_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            REGISTERS_0/reg_array_reg_r1_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.567    -0.544    MEM_to_WB_0/clk_out1
    SLICE_X35Y62         FDRE                                         r  MEM_to_WB_0/reg_wt_data_o_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  MEM_to_WB_0/reg_wt_data_o_reg[28]/Q
                         net (fo=4, routed)           0.126    -0.277    REGISTERS_0/reg_array_reg_r1_0_31_24_29/DIC0
    SLICE_X34Y64         RAMD32                                       r  REGISTERS_0/reg_array_reg_r1_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.836    -0.784    REGISTERS_0/reg_array_reg_r1_0_31_24_29/WCLK
    SLICE_X34Y64         RAMD32                                       r  REGISTERS_0/reg_array_reg_r1_0_31_24_29/RAMC/CLK
                         clock pessimism              0.254    -0.530    
    SLICE_X34Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.386    REGISTERS_0/reg_array_reg_r1_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 MEM_to_WB_0/reg_wt_data_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            REGISTERS_0/reg_array_reg_r1_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.940%)  route 0.125ns (47.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.569    -0.542    MEM_to_WB_0/clk_out1
    SLICE_X31Y60         FDRE                                         r  MEM_to_WB_0/reg_wt_data_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  MEM_to_WB_0/reg_wt_data_o_reg[10]/Q
                         net (fo=4, routed)           0.125    -0.276    REGISTERS_0/reg_array_reg_r1_0_31_6_11/DIC0
    SLICE_X30Y60         RAMD32                                       r  REGISTERS_0/reg_array_reg_r1_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.840    -0.780    REGISTERS_0/reg_array_reg_r1_0_31_6_11/WCLK
    SLICE_X30Y60         RAMD32                                       r  REGISTERS_0/reg_array_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism              0.251    -0.529    
    SLICE_X30Y60         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.385    REGISTERS_0/reg_array_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 MEM_to_WB_0/reg_wt_data_o_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            REGISTERS_0/reg_array_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.914%)  route 0.131ns (48.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.568    -0.543    MEM_to_WB_0/clk_out1
    SLICE_X33Y62         FDRE                                         r  MEM_to_WB_0/reg_wt_data_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  MEM_to_WB_0/reg_wt_data_o_reg[30]/Q
                         net (fo=4, routed)           0.131    -0.272    REGISTERS_0/reg_array_reg_r2_0_31_30_31/DIA0
    SLICE_X30Y62         RAMD32                                       r  REGISTERS_0/reg_array_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.838    -0.782    REGISTERS_0/reg_array_reg_r2_0_31_30_31/WCLK
    SLICE_X30Y62         RAMD32                                       r  REGISTERS_0/reg_array_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.254    -0.528    
    SLICE_X30Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.381    REGISTERS_0/reg_array_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 MEM_to_WB_0/reg_wt_data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            REGISTERS_0/reg_array_reg_r2_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.186%)  route 0.152ns (51.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.570    -0.541    MEM_to_WB_0/clk_out1
    SLICE_X32Y59         FDRE                                         r  MEM_to_WB_0/reg_wt_data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  MEM_to_WB_0/reg_wt_data_o_reg[18]/Q
                         net (fo=4, routed)           0.152    -0.249    REGISTERS_0/reg_array_reg_r2_0_31_18_23/DIA0
    SLICE_X34Y60         RAMD32                                       r  REGISTERS_0/reg_array_reg_r2_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.839    -0.781    REGISTERS_0/reg_array_reg_r2_0_31_18_23/WCLK
    SLICE_X34Y60         RAMD32                                       r  REGISTERS_0/reg_array_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism              0.275    -0.506    
    SLICE_X34Y60         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.359    REGISTERS_0/reg_array_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 MEM_to_WB_0/reg_wt_data_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            REGISTERS_0/reg_array_reg_r2_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.739%)  route 0.132ns (48.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.568    -0.543    MEM_to_WB_0/clk_out1
    SLICE_X37Y60         FDRE                                         r  MEM_to_WB_0/reg_wt_data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  MEM_to_WB_0/reg_wt_data_o_reg[22]/Q
                         net (fo=4, routed)           0.132    -0.271    REGISTERS_0/reg_array_reg_r2_0_31_18_23/DIC0
    SLICE_X34Y60         RAMD32                                       r  REGISTERS_0/reg_array_reg_r2_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.839    -0.781    REGISTERS_0/reg_array_reg_r2_0_31_18_23/WCLK
    SLICE_X34Y60         RAMD32                                       r  REGISTERS_0/reg_array_reg_r2_0_31_18_23/RAMC/CLK
                         clock pessimism              0.254    -0.527    
    SLICE_X34Y60         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.383    REGISTERS_0/reg_array_reg_r2_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         200.000     198.408    BUFGCTRL_X0Y16   CLOCK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X56Y71     CP0_REG_0/cause_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y70     CP0_REG_0/cause_o_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y71     CP0_REG_0/cause_o_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y75     CP0_REG_0/cause_o_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y75     CP0_REG_0/cause_o_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y75     CP0_REG_0/cause_o_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y75     CP0_REG_0/cause_o_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y70     CP0_REG_0/cause_o_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X34Y61     REGISTERS_0/reg_array_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X34Y61     REGISTERS_0/reg_array_reg_r1_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X34Y61     REGISTERS_0/reg_array_reg_r1_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X34Y61     REGISTERS_0/reg_array_reg_r1_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X34Y61     REGISTERS_0/reg_array_reg_r1_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X34Y61     REGISTERS_0/reg_array_reg_r1_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         100.000     98.870     SLICE_X34Y61     REGISTERS_0/reg_array_reg_r1_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         100.000     98.870     SLICE_X34Y61     REGISTERS_0/reg_array_reg_r1_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X34Y64     REGISTERS_0/reg_array_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X34Y64     REGISTERS_0/reg_array_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X34Y58     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X34Y58     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X34Y58     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X34Y58     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X34Y58     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X34Y58     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         100.000     98.870     SLICE_X34Y58     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         100.000     98.870     SLICE_X34Y58     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X34Y63     REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         100.000     98.870     SLICE_X34Y63     REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       95.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.883ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.728ns  (logic 0.700ns (18.776%)  route 3.028ns (81.224%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.992ns = ( 149.008 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 49.451 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.854ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.366    49.451    MEM_CONTROLL_0/CLK
    SLICE_X36Y76         FDRE                                         r  MEM_CONTROLL_0/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.353    49.804 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=15, routed)          1.164    50.968    MEM_CONTROLL_0/state_reg[0]_0[0]
    SLICE_X51Y78         LUT2 (Prop_lut2_I0_O)        0.242    51.210 f  MEM_CONTROLL_0/addr_o[31]_i_3/O
                         net (fo=30, routed)          1.864    53.074    EX_to_MEM_0/state_reg[0]_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.105    53.179 r  EX_to_MEM_0/addr_o[6]_i_1/O
                         net (fo=1, routed)           0.000    53.179    MEM_CONTROLL_0/pc_o_reg[31]_0[6]
    SLICE_X42Y69         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   151.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   152.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365   146.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633   147.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   147.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.261   149.008    MEM_CONTROLL_0/CLK
    SLICE_X42Y69         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.405   149.413    
                         clock uncertainty           -0.428   148.984    
    SLICE_X42Y69         FDRE (Setup_fdre_C_D)        0.078   149.062    MEM_CONTROLL_0/addr_o_reg[6]
  -------------------------------------------------------------------
                         required time                        149.062    
                         arrival time                         -53.179    
  -------------------------------------------------------------------
                         slack                                 95.883    

Slack (MET) :             96.132ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.434ns  (logic 0.700ns (20.387%)  route 2.734ns (79.613%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 149.006 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 49.451 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.854ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.366    49.451    MEM_CONTROLL_0/CLK
    SLICE_X36Y76         FDRE                                         r  MEM_CONTROLL_0/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.353    49.804 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=15, routed)          1.164    50.968    MEM_CONTROLL_0/state_reg[0]_0[0]
    SLICE_X51Y78         LUT2 (Prop_lut2_I0_O)        0.242    51.210 f  MEM_CONTROLL_0/addr_o[31]_i_3/O
                         net (fo=30, routed)          1.569    52.779    EX_to_MEM_0/state_reg[0]_0
    SLICE_X39Y77         LUT6 (Prop_lut6_I5_O)        0.105    52.884 r  EX_to_MEM_0/addr_o[26]_i_1/O
                         net (fo=1, routed)           0.000    52.884    MEM_CONTROLL_0/pc_o_reg[31]_0[26]
    SLICE_X39Y77         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   151.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   152.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365   146.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633   147.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   147.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.259   149.006    MEM_CONTROLL_0/CLK
    SLICE_X39Y77         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.405   149.411    
                         clock uncertainty           -0.428   148.982    
    SLICE_X39Y77         FDRE (Setup_fdre_C_D)        0.034   149.016    MEM_CONTROLL_0/addr_o_reg[26]
  -------------------------------------------------------------------
                         required time                        149.016    
                         arrival time                         -52.884    
  -------------------------------------------------------------------
                         slack                                 96.132    

Slack (MET) :             96.138ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.431ns  (logic 0.700ns (20.401%)  route 2.731ns (79.599%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 149.010 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 49.451 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.854ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.366    49.451    MEM_CONTROLL_0/CLK
    SLICE_X36Y76         FDRE                                         r  MEM_CONTROLL_0/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.353    49.804 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=15, routed)          1.164    50.968    MEM_CONTROLL_0/state_reg[0]_0[0]
    SLICE_X51Y78         LUT2 (Prop_lut2_I0_O)        0.242    51.210 f  MEM_CONTROLL_0/addr_o[31]_i_3/O
                         net (fo=30, routed)          1.567    52.777    EX_to_MEM_0/state_reg[0]_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.105    52.882 r  EX_to_MEM_0/addr_o[5]_i_1/O
                         net (fo=1, routed)           0.000    52.882    MEM_CONTROLL_0/pc_o_reg[31]_0[5]
    SLICE_X40Y68         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   151.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   152.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365   146.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633   147.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   147.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.263   149.010    MEM_CONTROLL_0/CLK
    SLICE_X40Y68         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.405   149.415    
                         clock uncertainty           -0.428   148.986    
    SLICE_X40Y68         FDRE (Setup_fdre_C_D)        0.034   149.020    MEM_CONTROLL_0/addr_o_reg[5]
  -------------------------------------------------------------------
                         required time                        149.020    
                         arrival time                         -52.882    
  -------------------------------------------------------------------
                         slack                                 96.138    

Slack (MET) :             96.142ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.423ns  (logic 0.700ns (20.449%)  route 2.723ns (79.551%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 149.006 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 49.451 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.854ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.366    49.451    MEM_CONTROLL_0/CLK
    SLICE_X36Y76         FDRE                                         r  MEM_CONTROLL_0/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.353    49.804 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=15, routed)          1.164    50.968    MEM_CONTROLL_0/state_reg[0]_0[0]
    SLICE_X51Y78         LUT2 (Prop_lut2_I0_O)        0.242    51.210 f  MEM_CONTROLL_0/addr_o[31]_i_3/O
                         net (fo=30, routed)          1.559    52.769    EX_to_MEM_0/state_reg[0]_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.105    52.874 r  EX_to_MEM_0/addr_o[10]_i_1/O
                         net (fo=1, routed)           0.000    52.874    MEM_CONTROLL_0/pc_o_reg[31]_0[10]
    SLICE_X39Y71         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   151.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   152.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365   146.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633   147.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   147.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.259   149.006    MEM_CONTROLL_0/CLK
    SLICE_X39Y71         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.405   149.411    
                         clock uncertainty           -0.428   148.982    
    SLICE_X39Y71         FDRE (Setup_fdre_C_D)        0.034   149.016    MEM_CONTROLL_0/addr_o_reg[10]
  -------------------------------------------------------------------
                         required time                        149.016    
                         arrival time                         -52.874    
  -------------------------------------------------------------------
                         slack                                 96.142    

Slack (MET) :             96.151ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.458ns  (logic 0.700ns (20.241%)  route 2.758ns (79.759%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.992ns = ( 149.008 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 49.451 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.854ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.366    49.451    MEM_CONTROLL_0/CLK
    SLICE_X36Y76         FDRE                                         r  MEM_CONTROLL_0/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.353    49.804 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=15, routed)          1.164    50.968    MEM_CONTROLL_0/state_reg[0]_0[0]
    SLICE_X51Y78         LUT2 (Prop_lut2_I0_O)        0.242    51.210 f  MEM_CONTROLL_0/addr_o[31]_i_3/O
                         net (fo=30, routed)          1.594    52.804    EX_to_MEM_0/state_reg[0]_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.105    52.909 r  EX_to_MEM_0/addr_o[2]_i_1/O
                         net (fo=1, routed)           0.000    52.909    MEM_CONTROLL_0/pc_o_reg[31]_0[2]
    SLICE_X42Y69         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   151.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   152.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365   146.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633   147.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   147.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.261   149.008    MEM_CONTROLL_0/CLK
    SLICE_X42Y69         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.405   149.413    
                         clock uncertainty           -0.428   148.984    
    SLICE_X42Y69         FDRE (Setup_fdre_C_D)        0.076   149.060    MEM_CONTROLL_0/addr_o_reg[2]
  -------------------------------------------------------------------
                         required time                        149.060    
                         arrival time                         -52.909    
  -------------------------------------------------------------------
                         slack                                 96.151    

Slack (MET) :             96.154ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.459ns  (logic 0.700ns (20.235%)  route 2.759ns (79.765%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.992ns = ( 149.008 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 49.451 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.854ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.366    49.451    MEM_CONTROLL_0/CLK
    SLICE_X36Y76         FDRE                                         r  MEM_CONTROLL_0/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.353    49.804 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=15, routed)          1.164    50.968    MEM_CONTROLL_0/state_reg[0]_0[0]
    SLICE_X51Y78         LUT2 (Prop_lut2_I0_O)        0.242    51.210 f  MEM_CONTROLL_0/addr_o[31]_i_3/O
                         net (fo=30, routed)          1.595    52.805    EX_to_MEM_0/state_reg[0]_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.105    52.910 r  EX_to_MEM_0/addr_o[4]_i_1/O
                         net (fo=1, routed)           0.000    52.910    MEM_CONTROLL_0/pc_o_reg[31]_0[4]
    SLICE_X42Y69         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   151.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   152.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365   146.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633   147.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   147.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.261   149.008    MEM_CONTROLL_0/CLK
    SLICE_X42Y69         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.405   149.413    
                         clock uncertainty           -0.428   148.984    
    SLICE_X42Y69         FDRE (Setup_fdre_C_D)        0.080   149.064    MEM_CONTROLL_0/addr_o_reg[4]
  -------------------------------------------------------------------
                         required time                        149.064    
                         arrival time                         -52.910    
  -------------------------------------------------------------------
                         slack                                 96.154    

Slack (MET) :             96.168ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.440ns  (logic 0.700ns (20.351%)  route 2.740ns (79.649%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 149.006 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 49.451 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.854ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.366    49.451    MEM_CONTROLL_0/CLK
    SLICE_X36Y76         FDRE                                         r  MEM_CONTROLL_0/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.353    49.804 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=15, routed)          1.164    50.968    MEM_CONTROLL_0/state_reg[0]_0[0]
    SLICE_X51Y78         LUT2 (Prop_lut2_I0_O)        0.242    51.210 f  MEM_CONTROLL_0/addr_o[31]_i_3/O
                         net (fo=30, routed)          1.575    52.785    EX_to_MEM_0/state_reg[0]_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.105    52.890 r  EX_to_MEM_0/addr_o[31]_i_1/O
                         net (fo=1, routed)           0.000    52.890    MEM_CONTROLL_0/pc_o_reg[31]_0[31]
    SLICE_X38Y77         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   151.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   152.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365   146.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633   147.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   147.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.259   149.006    MEM_CONTROLL_0/CLK
    SLICE_X38Y77         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.405   149.411    
                         clock uncertainty           -0.428   148.982    
    SLICE_X38Y77         FDRE (Setup_fdre_C_D)        0.076   149.058    MEM_CONTROLL_0/addr_o_reg[31]
  -------------------------------------------------------------------
                         required time                        149.058    
                         arrival time                         -52.890    
  -------------------------------------------------------------------
                         slack                                 96.168    

Slack (MET) :             96.184ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.428ns  (logic 0.700ns (20.419%)  route 2.728ns (79.581%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 149.011 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 49.451 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.854ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.366    49.451    MEM_CONTROLL_0/CLK
    SLICE_X36Y76         FDRE                                         r  MEM_CONTROLL_0/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.353    49.804 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=15, routed)          1.164    50.968    MEM_CONTROLL_0/state_reg[0]_0[0]
    SLICE_X51Y78         LUT2 (Prop_lut2_I0_O)        0.242    51.210 f  MEM_CONTROLL_0/addr_o[31]_i_3/O
                         net (fo=30, routed)          1.564    52.774    EX_to_MEM_0/state_reg[0]_0
    SLICE_X34Y69         LUT6 (Prop_lut6_I5_O)        0.105    52.879 r  EX_to_MEM_0/addr_o[7]_i_1/O
                         net (fo=1, routed)           0.000    52.879    MEM_CONTROLL_0/pc_o_reg[31]_0[7]
    SLICE_X34Y69         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   151.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   152.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365   146.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633   147.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   147.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.264   149.011    MEM_CONTROLL_0/CLK
    SLICE_X34Y69         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.405   149.416    
                         clock uncertainty           -0.428   148.987    
    SLICE_X34Y69         FDRE (Setup_fdre_C_D)        0.076   149.063    MEM_CONTROLL_0/addr_o_reg[7]
  -------------------------------------------------------------------
                         required time                        149.063    
                         arrival time                         -52.879    
  -------------------------------------------------------------------
                         slack                                 96.184    

Slack (MET) :             96.274ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.292ns  (logic 0.700ns (21.260%)  route 2.592ns (78.739%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.995ns = ( 149.005 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 49.451 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.854ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.366    49.451    MEM_CONTROLL_0/CLK
    SLICE_X36Y76         FDRE                                         r  MEM_CONTROLL_0/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.353    49.804 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=15, routed)          1.164    50.968    MEM_CONTROLL_0/state_reg[0]_0[0]
    SLICE_X51Y78         LUT2 (Prop_lut2_I0_O)        0.242    51.210 f  MEM_CONTROLL_0/addr_o[31]_i_3/O
                         net (fo=30, routed)          1.428    52.638    EX_to_MEM_0/state_reg[0]_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I5_O)        0.105    52.743 r  EX_to_MEM_0/addr_o[29]_i_1/O
                         net (fo=1, routed)           0.000    52.743    MEM_CONTROLL_0/pc_o_reg[31]_0[29]
    SLICE_X35Y74         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   151.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   152.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365   146.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633   147.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   147.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.258   149.005    MEM_CONTROLL_0/CLK
    SLICE_X35Y74         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.405   149.410    
                         clock uncertainty           -0.428   148.981    
    SLICE_X35Y74         FDRE (Setup_fdre_C_D)        0.036   149.017    MEM_CONTROLL_0/addr_o_reg[29]
  -------------------------------------------------------------------
                         required time                        149.017    
                         arrival time                         -52.743    
  -------------------------------------------------------------------
                         slack                                 96.274    

Slack (MET) :             96.279ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.304ns  (logic 0.700ns (21.184%)  route 2.604ns (78.816%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 149.006 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 49.451 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.854ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.366    49.451    MEM_CONTROLL_0/CLK
    SLICE_X36Y76         FDRE                                         r  MEM_CONTROLL_0/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.353    49.804 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=15, routed)          1.164    50.968    MEM_CONTROLL_0/state_reg[0]_0[0]
    SLICE_X51Y78         LUT2 (Prop_lut2_I0_O)        0.242    51.210 f  MEM_CONTROLL_0/addr_o[31]_i_3/O
                         net (fo=30, routed)          1.440    52.650    EX_to_MEM_0/state_reg[0]_0
    SLICE_X37Y76         LUT6 (Prop_lut6_I5_O)        0.105    52.755 r  EX_to_MEM_0/addr_o[30]_i_1/O
                         net (fo=1, routed)           0.000    52.755    MEM_CONTROLL_0/pc_o_reg[31]_0[30]
    SLICE_X37Y76         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   151.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   152.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365   146.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633   147.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   147.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.259   149.006    MEM_CONTROLL_0/CLK
    SLICE_X37Y76         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.421   149.427    
                         clock uncertainty           -0.428   148.998    
    SLICE_X37Y76         FDRE (Setup_fdre_C_D)        0.036   149.034    MEM_CONTROLL_0/addr_o_reg[30]
  -------------------------------------------------------------------
                         required time                        149.034    
                         arrival time                         -52.755    
  -------------------------------------------------------------------
                         slack                                 96.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/sel_o_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.405ns  (logic 0.191ns (47.206%)  route 0.214ns (52.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( 49.205 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.553ns = ( 49.447 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.558    49.447    MEM_CONTROLL_0/CLK
    SLICE_X36Y76         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.146    49.593 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          0.214    49.806    EX_to_MEM_0/state_reg[1][1]
    SLICE_X35Y75         LUT5 (Prop_lut5_I4_O)        0.045    49.851 r  EX_to_MEM_0/sel_o[3]_i_1/O
                         net (fo=1, routed)           0.000    49.851    MEM_CONTROLL_0/D[1]
    SLICE_X35Y75         FDRE                                         r  MEM_CONTROLL_0/sel_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.825    49.205    MEM_CONTROLL_0/CLK
    SLICE_X35Y75         FDRE                                         r  MEM_CONTROLL_0/sel_o_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.254    49.459    
    SLICE_X35Y75         FDRE (Hold_fdre_C_D)         0.099    49.558    MEM_CONTROLL_0/sel_o_reg[3]
  -------------------------------------------------------------------
                         required time                        -49.558    
                         arrival time                          49.851    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/sel_o_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.434ns  (logic 0.191ns (44.018%)  route 0.243ns (55.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 49.206 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.553ns = ( 49.447 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.558    49.447    MEM_CONTROLL_0/CLK
    SLICE_X36Y76         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.146    49.593 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          0.243    49.836    EX_to_MEM_0/state_reg[1][1]
    SLICE_X34Y76         LUT5 (Prop_lut5_I4_O)        0.045    49.881 r  EX_to_MEM_0/sel_o[1]_i_1/O
                         net (fo=1, routed)           0.000    49.881    MEM_CONTROLL_0/D[0]
    SLICE_X34Y76         FDRE                                         r  MEM_CONTROLL_0/sel_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.826    49.206    MEM_CONTROLL_0/CLK
    SLICE_X34Y76         FDRE                                         r  MEM_CONTROLL_0/sel_o_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.254    49.460    
    SLICE_X34Y76         FDRE (Hold_fdre_C_D)         0.124    49.584    MEM_CONTROLL_0/sel_o_reg[1]
  -------------------------------------------------------------------
                         required time                        -49.584    
                         arrival time                          49.881    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.446ns  (logic 0.190ns (42.562%)  route 0.256ns (57.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 49.206 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.553ns = ( 49.447 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.558    49.447    MEM_CONTROLL_0/CLK
    SLICE_X36Y76         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.146    49.593 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          0.256    49.849    MEM_CONTROLL_0/state_reg[0]_0[1]
    SLICE_X36Y76         LUT4 (Prop_lut4_I3_O)        0.044    49.893 r  MEM_CONTROLL_0/state[0]_i_1/O
                         net (fo=1, routed)           0.000    49.893    MEM_CONTROLL_0/state[0]_i_1_n_12
    SLICE_X36Y76         FDRE                                         r  MEM_CONTROLL_0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.826    49.206    MEM_CONTROLL_0/CLK
    SLICE_X36Y76         FDRE                                         r  MEM_CONTROLL_0/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.241    49.447    
    SLICE_X36Y76         FDRE (Hold_fdre_C_D)         0.114    49.561    MEM_CONTROLL_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                        -49.561    
                         arrival time                          49.893    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/ce_o_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.447ns  (logic 0.191ns (42.690%)  route 0.256ns (57.310%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 49.206 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.553ns = ( 49.447 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.558    49.447    MEM_CONTROLL_0/CLK
    SLICE_X36Y76         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.146    49.593 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          0.256    49.849    MEM_CONTROLL_0/state_reg[0]_0[1]
    SLICE_X36Y76         LUT4 (Prop_lut4_I2_O)        0.045    49.894 r  MEM_CONTROLL_0/ce_o_i_1/O
                         net (fo=1, routed)           0.000    49.894    MEM_CONTROLL_0/ce_o_i_1_n_12
    SLICE_X36Y76         FDRE                                         r  MEM_CONTROLL_0/ce_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.826    49.206    MEM_CONTROLL_0/CLK
    SLICE_X36Y76         FDRE                                         r  MEM_CONTROLL_0/ce_o_reg/C  (IS_INVERTED)
                         clock pessimism              0.241    49.447    
    SLICE_X36Y76         FDRE (Hold_fdre_C_D)         0.098    49.545    MEM_CONTROLL_0/ce_o_reg
  -------------------------------------------------------------------
                         required time                        -49.545    
                         arrival time                          49.894    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/we_o_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.584ns  (logic 0.191ns (32.701%)  route 0.393ns (67.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 49.207 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.553ns = ( 49.447 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.558    49.447    MEM_CONTROLL_0/CLK
    SLICE_X36Y76         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.146    49.593 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          0.393    49.986    EX_to_MEM_0/state_reg[1][1]
    SLICE_X32Y76         LUT6 (Prop_lut6_I5_O)        0.045    50.031 r  EX_to_MEM_0/we_o_i_1/O
                         net (fo=1, routed)           0.000    50.031    MEM_CONTROLL_0/state_reg[0]_1
    SLICE_X32Y76         FDRE                                         r  MEM_CONTROLL_0/we_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.827    49.207    MEM_CONTROLL_0/CLK
    SLICE_X32Y76         FDRE                                         r  MEM_CONTROLL_0/we_o_reg/C  (IS_INVERTED)
                         clock pessimism              0.275    49.482    
    SLICE_X32Y76         FDRE (Hold_fdre_C_D)         0.098    49.580    MEM_CONTROLL_0/we_o_reg
  -------------------------------------------------------------------
                         required time                        -49.580    
                         arrival time                          50.031    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/sel_o_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.588ns  (logic 0.195ns (33.150%)  route 0.393ns (66.851%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 49.207 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.553ns = ( 49.447 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.558    49.447    MEM_CONTROLL_0/CLK
    SLICE_X36Y76         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.146    49.593 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          0.272    49.864    MEM_CONTROLL_0/state_reg[0]_0[1]
    SLICE_X32Y76         LUT3 (Prop_lut3_I2_O)        0.049    49.913 r  MEM_CONTROLL_0/sel_o[0]_i_1/O
                         net (fo=1, routed)           0.122    50.035    MEM_CONTROLL_0/sel_o[0]_i_1_n_12
    SLICE_X32Y76         FDRE                                         r  MEM_CONTROLL_0/sel_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.827    49.207    MEM_CONTROLL_0/CLK
    SLICE_X32Y76         FDRE                                         r  MEM_CONTROLL_0/sel_o_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.275    49.482    
    SLICE_X32Y76         FDRE (Hold_fdre_C_D)         0.015    49.497    MEM_CONTROLL_0/sel_o_reg[0]
  -------------------------------------------------------------------
                         required time                        -49.497    
                         arrival time                          50.035    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/sel_o_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.636ns  (logic 0.229ns (36.023%)  route 0.407ns (63.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 49.207 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.553ns = ( 49.447 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.558    49.447    MEM_CONTROLL_0/CLK
    SLICE_X36Y76         FDRE                                         r  MEM_CONTROLL_0/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.133    49.580 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=15, routed)          0.238    49.817    MEM_CONTROLL_0/state_reg[0]_0[0]
    SLICE_X32Y76         LUT3 (Prop_lut3_I0_O)        0.096    49.913 r  MEM_CONTROLL_0/sel_o[2]_i_1/O
                         net (fo=1, routed)           0.169    50.082    MEM_CONTROLL_0/sel_o[2]_i_1_n_12
    SLICE_X32Y76         FDRE                                         r  MEM_CONTROLL_0/sel_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.827    49.207    MEM_CONTROLL_0/CLK
    SLICE_X32Y76         FDRE                                         r  MEM_CONTROLL_0/sel_o_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.275    49.482    
    SLICE_X32Y76         FDRE (Hold_fdre_C_D)         0.008    49.490    MEM_CONTROLL_0/sel_o_reg[2]
  -------------------------------------------------------------------
                         required time                        -49.490    
                         arrival time                          50.082    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.719ns  (logic 0.191ns (26.574%)  route 0.528ns (73.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 49.206 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.553ns = ( 49.447 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.558    49.447    MEM_CONTROLL_0/CLK
    SLICE_X36Y76         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.146    49.593 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          0.402    49.994    MEM_CONTROLL_0/state_reg[0]_0[1]
    SLICE_X36Y76         LUT3 (Prop_lut3_I2_O)        0.045    50.039 r  MEM_CONTROLL_0/data_o[31]_i_1/O
                         net (fo=33, routed)          0.126    50.166    MEM_CONTROLL_0/data_o[31]_i_1_n_12
    SLICE_X36Y76         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.826    49.206    MEM_CONTROLL_0/CLK
    SLICE_X36Y76         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.241    49.447    
    SLICE_X36Y76         FDRE (Hold_fdre_C_D)         0.073    49.520    MEM_CONTROLL_0/state_reg[1]
  -------------------------------------------------------------------
                         required time                        -49.520    
                         arrival time                          50.166    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.763ns  (logic 0.191ns (25.025%)  route 0.572ns (74.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( 49.205 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.553ns = ( 49.447 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.558    49.447    MEM_CONTROLL_0/CLK
    SLICE_X36Y76         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.146    49.593 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          0.572    50.165    PC_0/state_reg[1][1]
    SLICE_X36Y75         LUT6 (Prop_lut6_I4_O)        0.045    50.210 r  PC_0/addr_o[1]_i_1/O
                         net (fo=1, routed)           0.000    50.210    MEM_CONTROLL_0/pc_o_reg[31]_0[1]
    SLICE_X36Y75         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.825    49.205    MEM_CONTROLL_0/CLK
    SLICE_X36Y75         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.254    49.459    
    SLICE_X36Y75         FDRE (Hold_fdre_C_D)         0.099    49.558    MEM_CONTROLL_0/addr_o_reg[1]
  -------------------------------------------------------------------
                         required time                        -49.558    
                         arrival time                          50.210    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.772ns  (logic 0.191ns (24.739%)  route 0.581ns (75.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( 49.205 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.553ns = ( 49.447 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.558    49.447    MEM_CONTROLL_0/CLK
    SLICE_X36Y76         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.146    49.593 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          0.581    50.174    PC_0/state_reg[1][1]
    SLICE_X36Y75         LUT6 (Prop_lut6_I4_O)        0.045    50.219 r  PC_0/addr_o[0]_i_1/O
                         net (fo=1, routed)           0.000    50.219    MEM_CONTROLL_0/pc_o_reg[31]_0[0]
    SLICE_X36Y75         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.825    49.205    MEM_CONTROLL_0/CLK
    SLICE_X36Y75         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.254    49.459    
    SLICE_X36Y75         FDRE (Hold_fdre_C_D)         0.098    49.557    MEM_CONTROLL_0/addr_o_reg[0]
  -------------------------------------------------------------------
                         required time                        -49.557    
                         arrival time                          50.219    
  -------------------------------------------------------------------
                         slack                                  0.662    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y17   CLOCK/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y75     MEM_CONTROLL_0/addr_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y71     MEM_CONTROLL_0/addr_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y72     MEM_CONTROLL_0/addr_o_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y72     MEM_CONTROLL_0/addr_o_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y71     MEM_CONTROLL_0/addr_o_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y72     MEM_CONTROLL_0/addr_o_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y76     MEM_CONTROLL_0/addr_o_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y72     MEM_CONTROLL_0/addr_o_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y75     MEM_CONTROLL_0/addr_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y71     MEM_CONTROLL_0/addr_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y72     MEM_CONTROLL_0/addr_o_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y72     MEM_CONTROLL_0/addr_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y71     MEM_CONTROLL_0/addr_o_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y72     MEM_CONTROLL_0/addr_o_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y76     MEM_CONTROLL_0/addr_o_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y72     MEM_CONTROLL_0/addr_o_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y74     MEM_CONTROLL_0/addr_o_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y75     MEM_CONTROLL_0/addr_o_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y72     MEM_CONTROLL_0/addr_o_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y72     MEM_CONTROLL_0/addr_o_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y72     MEM_CONTROLL_0/addr_o_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y72     MEM_CONTROLL_0/addr_o_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y69     MEM_CONTROLL_0/addr_o_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y69     MEM_CONTROLL_0/addr_o_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y69     MEM_CONTROLL_0/addr_o_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y70     MEM_CONTROLL_0/addr_o_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y69     MEM_CONTROLL_0/data_o_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y69     MEM_CONTROLL_0/data_o_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         100.000     98.408     BUFGCTRL_X0Y18   CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       43.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       49.587ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.873ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        4.999ns  (logic 1.284ns (25.683%)  route 3.715ns (74.317%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 99.010 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 49.450 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.365    49.450    MEM_CONTROLL_0/CLK
    SLICE_X35Y74         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.384    49.834 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           0.673    50.506    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X36Y74         LUT4 (Prop_lut4_I3_O)        0.105    50.611 f  MEM_CONTROLL_0/data_o_reg[31]_i_13/O
                         net (fo=1, routed)           0.218    50.829    MEM_CONTROLL_0/data_o_reg[31]_i_13_n_12
    SLICE_X36Y74         LUT5 (Prop_lut5_I4_O)        0.105    50.934 f  MEM_CONTROLL_0/data_o_reg[31]_i_12/O
                         net (fo=1, routed)           0.482    51.416    MEM_CONTROLL_0/data_o_reg[31]_i_12_n_12
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.105    51.521 f  MEM_CONTROLL_0/data_o_reg[31]_i_6__0/O
                         net (fo=2, routed)           0.325    51.846    MEM_CONTROLL_0/data_o_reg[31]_i_6__0_n_12
    SLICE_X37Y76         LUT6 (Prop_lut6_I0_O)        0.105    51.951 r  MEM_CONTROLL_0/n_2_3314_BUFG_inst_i_2/O
                         net (fo=6, routed)           0.373    52.323    MEM_CONTROLL_0/n_2_3314_BUFG_inst_i_2_n_12
    SLICE_X33Y77         LUT6 (Prop_lut6_I5_O)        0.105    52.428 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.344    52.773    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2_n_12
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.108    52.881 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           0.478    53.358    MEM_CONTROLL_0/leds_OBUF[1]
    SLICE_X29Y78         LUT3 (Prop_lut3_I0_O)        0.267    53.625 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.824    54.449    SERIAL_CONTROLL_0/SR[0]
    SLICE_X28Y71         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.263    99.010    SERIAL_CONTROLL_0/clk_out1
    SLICE_X28Y71         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.253    99.263    
                         clock uncertainty           -0.593    98.670    
    SLICE_X28Y71         FDRE (Setup_fdre_C_R)       -0.348    98.322    SERIAL_CONTROLL_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         98.322    
                         arrival time                         -54.449    
  -------------------------------------------------------------------
                         slack                                 43.873    

Slack (MET) :             43.873ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        4.999ns  (logic 1.284ns (25.683%)  route 3.715ns (74.317%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 99.010 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 49.450 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.365    49.450    MEM_CONTROLL_0/CLK
    SLICE_X35Y74         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.384    49.834 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           0.673    50.506    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X36Y74         LUT4 (Prop_lut4_I3_O)        0.105    50.611 f  MEM_CONTROLL_0/data_o_reg[31]_i_13/O
                         net (fo=1, routed)           0.218    50.829    MEM_CONTROLL_0/data_o_reg[31]_i_13_n_12
    SLICE_X36Y74         LUT5 (Prop_lut5_I4_O)        0.105    50.934 f  MEM_CONTROLL_0/data_o_reg[31]_i_12/O
                         net (fo=1, routed)           0.482    51.416    MEM_CONTROLL_0/data_o_reg[31]_i_12_n_12
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.105    51.521 f  MEM_CONTROLL_0/data_o_reg[31]_i_6__0/O
                         net (fo=2, routed)           0.325    51.846    MEM_CONTROLL_0/data_o_reg[31]_i_6__0_n_12
    SLICE_X37Y76         LUT6 (Prop_lut6_I0_O)        0.105    51.951 r  MEM_CONTROLL_0/n_2_3314_BUFG_inst_i_2/O
                         net (fo=6, routed)           0.373    52.323    MEM_CONTROLL_0/n_2_3314_BUFG_inst_i_2_n_12
    SLICE_X33Y77         LUT6 (Prop_lut6_I5_O)        0.105    52.428 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.344    52.773    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2_n_12
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.108    52.881 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           0.478    53.358    MEM_CONTROLL_0/leds_OBUF[1]
    SLICE_X29Y78         LUT3 (Prop_lut3_I0_O)        0.267    53.625 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.824    54.449    SERIAL_CONTROLL_0/SR[0]
    SLICE_X28Y71         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.263    99.010    SERIAL_CONTROLL_0/clk_out1
    SLICE_X28Y71         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.253    99.263    
                         clock uncertainty           -0.593    98.670    
    SLICE_X28Y71         FDRE (Setup_fdre_C_R)       -0.348    98.322    SERIAL_CONTROLL_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         98.322    
                         arrival time                         -54.449    
  -------------------------------------------------------------------
                         slack                                 43.873    

Slack (MET) :             43.873ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        4.999ns  (logic 1.284ns (25.683%)  route 3.715ns (74.317%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 99.010 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 49.450 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.365    49.450    MEM_CONTROLL_0/CLK
    SLICE_X35Y74         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.384    49.834 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           0.673    50.506    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X36Y74         LUT4 (Prop_lut4_I3_O)        0.105    50.611 f  MEM_CONTROLL_0/data_o_reg[31]_i_13/O
                         net (fo=1, routed)           0.218    50.829    MEM_CONTROLL_0/data_o_reg[31]_i_13_n_12
    SLICE_X36Y74         LUT5 (Prop_lut5_I4_O)        0.105    50.934 f  MEM_CONTROLL_0/data_o_reg[31]_i_12/O
                         net (fo=1, routed)           0.482    51.416    MEM_CONTROLL_0/data_o_reg[31]_i_12_n_12
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.105    51.521 f  MEM_CONTROLL_0/data_o_reg[31]_i_6__0/O
                         net (fo=2, routed)           0.325    51.846    MEM_CONTROLL_0/data_o_reg[31]_i_6__0_n_12
    SLICE_X37Y76         LUT6 (Prop_lut6_I0_O)        0.105    51.951 r  MEM_CONTROLL_0/n_2_3314_BUFG_inst_i_2/O
                         net (fo=6, routed)           0.373    52.323    MEM_CONTROLL_0/n_2_3314_BUFG_inst_i_2_n_12
    SLICE_X33Y77         LUT6 (Prop_lut6_I5_O)        0.105    52.428 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.344    52.773    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2_n_12
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.108    52.881 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           0.478    53.358    MEM_CONTROLL_0/leds_OBUF[1]
    SLICE_X29Y78         LUT3 (Prop_lut3_I0_O)        0.267    53.625 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.824    54.449    SERIAL_CONTROLL_0/SR[0]
    SLICE_X28Y71         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.263    99.010    SERIAL_CONTROLL_0/clk_out1
    SLICE_X28Y71         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.253    99.263    
                         clock uncertainty           -0.593    98.670    
    SLICE_X28Y71         FDRE (Setup_fdre_C_R)       -0.348    98.322    SERIAL_CONTROLL_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         98.322    
                         arrival time                         -54.449    
  -------------------------------------------------------------------
                         slack                                 43.873    

Slack (MET) :             43.873ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        4.999ns  (logic 1.284ns (25.683%)  route 3.715ns (74.317%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 99.010 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 49.450 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.365    49.450    MEM_CONTROLL_0/CLK
    SLICE_X35Y74         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.384    49.834 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           0.673    50.506    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X36Y74         LUT4 (Prop_lut4_I3_O)        0.105    50.611 f  MEM_CONTROLL_0/data_o_reg[31]_i_13/O
                         net (fo=1, routed)           0.218    50.829    MEM_CONTROLL_0/data_o_reg[31]_i_13_n_12
    SLICE_X36Y74         LUT5 (Prop_lut5_I4_O)        0.105    50.934 f  MEM_CONTROLL_0/data_o_reg[31]_i_12/O
                         net (fo=1, routed)           0.482    51.416    MEM_CONTROLL_0/data_o_reg[31]_i_12_n_12
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.105    51.521 f  MEM_CONTROLL_0/data_o_reg[31]_i_6__0/O
                         net (fo=2, routed)           0.325    51.846    MEM_CONTROLL_0/data_o_reg[31]_i_6__0_n_12
    SLICE_X37Y76         LUT6 (Prop_lut6_I0_O)        0.105    51.951 r  MEM_CONTROLL_0/n_2_3314_BUFG_inst_i_2/O
                         net (fo=6, routed)           0.373    52.323    MEM_CONTROLL_0/n_2_3314_BUFG_inst_i_2_n_12
    SLICE_X33Y77         LUT6 (Prop_lut6_I5_O)        0.105    52.428 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.344    52.773    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2_n_12
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.108    52.881 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           0.478    53.358    MEM_CONTROLL_0/leds_OBUF[1]
    SLICE_X29Y78         LUT3 (Prop_lut3_I0_O)        0.267    53.625 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.824    54.449    SERIAL_CONTROLL_0/SR[0]
    SLICE_X28Y71         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.263    99.010    SERIAL_CONTROLL_0/clk_out1
    SLICE_X28Y71         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.253    99.263    
                         clock uncertainty           -0.593    98.670    
    SLICE_X28Y71         FDRE (Setup_fdre_C_R)       -0.348    98.322    SERIAL_CONTROLL_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         98.322    
                         arrival time                         -54.449    
  -------------------------------------------------------------------
                         slack                                 43.873    

Slack (MET) :             43.982ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        4.891ns  (logic 1.284ns (26.254%)  route 3.607ns (73.746%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 99.010 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 49.450 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.365    49.450    MEM_CONTROLL_0/CLK
    SLICE_X35Y74         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.384    49.834 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           0.673    50.506    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X36Y74         LUT4 (Prop_lut4_I3_O)        0.105    50.611 f  MEM_CONTROLL_0/data_o_reg[31]_i_13/O
                         net (fo=1, routed)           0.218    50.829    MEM_CONTROLL_0/data_o_reg[31]_i_13_n_12
    SLICE_X36Y74         LUT5 (Prop_lut5_I4_O)        0.105    50.934 f  MEM_CONTROLL_0/data_o_reg[31]_i_12/O
                         net (fo=1, routed)           0.482    51.416    MEM_CONTROLL_0/data_o_reg[31]_i_12_n_12
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.105    51.521 f  MEM_CONTROLL_0/data_o_reg[31]_i_6__0/O
                         net (fo=2, routed)           0.325    51.846    MEM_CONTROLL_0/data_o_reg[31]_i_6__0_n_12
    SLICE_X37Y76         LUT6 (Prop_lut6_I0_O)        0.105    51.951 r  MEM_CONTROLL_0/n_2_3314_BUFG_inst_i_2/O
                         net (fo=6, routed)           0.373    52.323    MEM_CONTROLL_0/n_2_3314_BUFG_inst_i_2_n_12
    SLICE_X33Y77         LUT6 (Prop_lut6_I5_O)        0.105    52.428 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.344    52.773    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2_n_12
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.108    52.881 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           0.478    53.358    MEM_CONTROLL_0/leds_OBUF[1]
    SLICE_X29Y78         LUT3 (Prop_lut3_I0_O)        0.267    53.625 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.715    54.340    SERIAL_CONTROLL_0/SR[0]
    SLICE_X28Y72         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.263    99.010    SERIAL_CONTROLL_0/clk_out1
    SLICE_X28Y72         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.253    99.263    
                         clock uncertainty           -0.593    98.670    
    SLICE_X28Y72         FDRE (Setup_fdre_C_R)       -0.348    98.322    SERIAL_CONTROLL_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         98.322    
                         arrival time                         -54.340    
  -------------------------------------------------------------------
                         slack                                 43.982    

Slack (MET) :             43.982ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        4.891ns  (logic 1.284ns (26.254%)  route 3.607ns (73.746%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 99.010 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 49.450 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.365    49.450    MEM_CONTROLL_0/CLK
    SLICE_X35Y74         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.384    49.834 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           0.673    50.506    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X36Y74         LUT4 (Prop_lut4_I3_O)        0.105    50.611 f  MEM_CONTROLL_0/data_o_reg[31]_i_13/O
                         net (fo=1, routed)           0.218    50.829    MEM_CONTROLL_0/data_o_reg[31]_i_13_n_12
    SLICE_X36Y74         LUT5 (Prop_lut5_I4_O)        0.105    50.934 f  MEM_CONTROLL_0/data_o_reg[31]_i_12/O
                         net (fo=1, routed)           0.482    51.416    MEM_CONTROLL_0/data_o_reg[31]_i_12_n_12
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.105    51.521 f  MEM_CONTROLL_0/data_o_reg[31]_i_6__0/O
                         net (fo=2, routed)           0.325    51.846    MEM_CONTROLL_0/data_o_reg[31]_i_6__0_n_12
    SLICE_X37Y76         LUT6 (Prop_lut6_I0_O)        0.105    51.951 r  MEM_CONTROLL_0/n_2_3314_BUFG_inst_i_2/O
                         net (fo=6, routed)           0.373    52.323    MEM_CONTROLL_0/n_2_3314_BUFG_inst_i_2_n_12
    SLICE_X33Y77         LUT6 (Prop_lut6_I5_O)        0.105    52.428 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.344    52.773    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2_n_12
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.108    52.881 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           0.478    53.358    MEM_CONTROLL_0/leds_OBUF[1]
    SLICE_X29Y78         LUT3 (Prop_lut3_I0_O)        0.267    53.625 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.715    54.340    SERIAL_CONTROLL_0/SR[0]
    SLICE_X28Y72         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.263    99.010    SERIAL_CONTROLL_0/clk_out1
    SLICE_X28Y72         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.253    99.263    
                         clock uncertainty           -0.593    98.670    
    SLICE_X28Y72         FDRE (Setup_fdre_C_R)       -0.348    98.322    SERIAL_CONTROLL_0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         98.322    
                         arrival time                         -54.340    
  -------------------------------------------------------------------
                         slack                                 43.982    

Slack (MET) :             43.982ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        4.891ns  (logic 1.284ns (26.254%)  route 3.607ns (73.746%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 99.010 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 49.450 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.365    49.450    MEM_CONTROLL_0/CLK
    SLICE_X35Y74         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.384    49.834 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           0.673    50.506    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X36Y74         LUT4 (Prop_lut4_I3_O)        0.105    50.611 f  MEM_CONTROLL_0/data_o_reg[31]_i_13/O
                         net (fo=1, routed)           0.218    50.829    MEM_CONTROLL_0/data_o_reg[31]_i_13_n_12
    SLICE_X36Y74         LUT5 (Prop_lut5_I4_O)        0.105    50.934 f  MEM_CONTROLL_0/data_o_reg[31]_i_12/O
                         net (fo=1, routed)           0.482    51.416    MEM_CONTROLL_0/data_o_reg[31]_i_12_n_12
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.105    51.521 f  MEM_CONTROLL_0/data_o_reg[31]_i_6__0/O
                         net (fo=2, routed)           0.325    51.846    MEM_CONTROLL_0/data_o_reg[31]_i_6__0_n_12
    SLICE_X37Y76         LUT6 (Prop_lut6_I0_O)        0.105    51.951 r  MEM_CONTROLL_0/n_2_3314_BUFG_inst_i_2/O
                         net (fo=6, routed)           0.373    52.323    MEM_CONTROLL_0/n_2_3314_BUFG_inst_i_2_n_12
    SLICE_X33Y77         LUT6 (Prop_lut6_I5_O)        0.105    52.428 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.344    52.773    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2_n_12
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.108    52.881 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           0.478    53.358    MEM_CONTROLL_0/leds_OBUF[1]
    SLICE_X29Y78         LUT3 (Prop_lut3_I0_O)        0.267    53.625 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.715    54.340    SERIAL_CONTROLL_0/SR[0]
    SLICE_X28Y72         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.263    99.010    SERIAL_CONTROLL_0/clk_out1
    SLICE_X28Y72         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.253    99.263    
                         clock uncertainty           -0.593    98.670    
    SLICE_X28Y72         FDRE (Setup_fdre_C_R)       -0.348    98.322    SERIAL_CONTROLL_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         98.322    
                         arrival time                         -54.340    
  -------------------------------------------------------------------
                         slack                                 43.982    

Slack (MET) :             43.982ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        4.891ns  (logic 1.284ns (26.254%)  route 3.607ns (73.746%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 99.010 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 49.450 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.365    49.450    MEM_CONTROLL_0/CLK
    SLICE_X35Y74         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.384    49.834 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           0.673    50.506    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X36Y74         LUT4 (Prop_lut4_I3_O)        0.105    50.611 f  MEM_CONTROLL_0/data_o_reg[31]_i_13/O
                         net (fo=1, routed)           0.218    50.829    MEM_CONTROLL_0/data_o_reg[31]_i_13_n_12
    SLICE_X36Y74         LUT5 (Prop_lut5_I4_O)        0.105    50.934 f  MEM_CONTROLL_0/data_o_reg[31]_i_12/O
                         net (fo=1, routed)           0.482    51.416    MEM_CONTROLL_0/data_o_reg[31]_i_12_n_12
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.105    51.521 f  MEM_CONTROLL_0/data_o_reg[31]_i_6__0/O
                         net (fo=2, routed)           0.325    51.846    MEM_CONTROLL_0/data_o_reg[31]_i_6__0_n_12
    SLICE_X37Y76         LUT6 (Prop_lut6_I0_O)        0.105    51.951 r  MEM_CONTROLL_0/n_2_3314_BUFG_inst_i_2/O
                         net (fo=6, routed)           0.373    52.323    MEM_CONTROLL_0/n_2_3314_BUFG_inst_i_2_n_12
    SLICE_X33Y77         LUT6 (Prop_lut6_I5_O)        0.105    52.428 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.344    52.773    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2_n_12
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.108    52.881 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           0.478    53.358    MEM_CONTROLL_0/leds_OBUF[1]
    SLICE_X29Y78         LUT3 (Prop_lut3_I0_O)        0.267    53.625 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.715    54.340    SERIAL_CONTROLL_0/SR[0]
    SLICE_X28Y72         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.263    99.010    SERIAL_CONTROLL_0/clk_out1
    SLICE_X28Y72         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.253    99.263    
                         clock uncertainty           -0.593    98.670    
    SLICE_X28Y72         FDRE (Setup_fdre_C_R)       -0.348    98.322    SERIAL_CONTROLL_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         98.322    
                         arrival time                         -54.340    
  -------------------------------------------------------------------
                         slack                                 43.982    

Slack (MET) :             44.004ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        4.866ns  (logic 1.284ns (26.387%)  route 3.582ns (73.613%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.992ns = ( 99.008 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 49.450 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.365    49.450    MEM_CONTROLL_0/CLK
    SLICE_X35Y74         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.384    49.834 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           0.673    50.506    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X36Y74         LUT4 (Prop_lut4_I3_O)        0.105    50.611 f  MEM_CONTROLL_0/data_o_reg[31]_i_13/O
                         net (fo=1, routed)           0.218    50.829    MEM_CONTROLL_0/data_o_reg[31]_i_13_n_12
    SLICE_X36Y74         LUT5 (Prop_lut5_I4_O)        0.105    50.934 f  MEM_CONTROLL_0/data_o_reg[31]_i_12/O
                         net (fo=1, routed)           0.482    51.416    MEM_CONTROLL_0/data_o_reg[31]_i_12_n_12
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.105    51.521 f  MEM_CONTROLL_0/data_o_reg[31]_i_6__0/O
                         net (fo=2, routed)           0.325    51.846    MEM_CONTROLL_0/data_o_reg[31]_i_6__0_n_12
    SLICE_X37Y76         LUT6 (Prop_lut6_I0_O)        0.105    51.951 r  MEM_CONTROLL_0/n_2_3314_BUFG_inst_i_2/O
                         net (fo=6, routed)           0.373    52.323    MEM_CONTROLL_0/n_2_3314_BUFG_inst_i_2_n_12
    SLICE_X33Y77         LUT6 (Prop_lut6_I5_O)        0.105    52.428 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.344    52.773    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2_n_12
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.108    52.881 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           0.478    53.358    MEM_CONTROLL_0/leds_OBUF[1]
    SLICE_X29Y78         LUT3 (Prop_lut3_I0_O)        0.267    53.625 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.690    54.316    SERIAL_CONTROLL_0/SR[0]
    SLICE_X28Y73         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.261    99.008    SERIAL_CONTROLL_0/clk_out1
    SLICE_X28Y73         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.253    99.261    
                         clock uncertainty           -0.593    98.668    
    SLICE_X28Y73         FDRE (Setup_fdre_C_R)       -0.348    98.320    SERIAL_CONTROLL_0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         98.320    
                         arrival time                         -54.316    
  -------------------------------------------------------------------
                         slack                                 44.004    

Slack (MET) :             44.004ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        4.866ns  (logic 1.284ns (26.387%)  route 3.582ns (73.613%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.992ns = ( 99.008 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 49.450 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.365    49.450    MEM_CONTROLL_0/CLK
    SLICE_X35Y74         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.384    49.834 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           0.673    50.506    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X36Y74         LUT4 (Prop_lut4_I3_O)        0.105    50.611 f  MEM_CONTROLL_0/data_o_reg[31]_i_13/O
                         net (fo=1, routed)           0.218    50.829    MEM_CONTROLL_0/data_o_reg[31]_i_13_n_12
    SLICE_X36Y74         LUT5 (Prop_lut5_I4_O)        0.105    50.934 f  MEM_CONTROLL_0/data_o_reg[31]_i_12/O
                         net (fo=1, routed)           0.482    51.416    MEM_CONTROLL_0/data_o_reg[31]_i_12_n_12
    SLICE_X36Y75         LUT6 (Prop_lut6_I5_O)        0.105    51.521 f  MEM_CONTROLL_0/data_o_reg[31]_i_6__0/O
                         net (fo=2, routed)           0.325    51.846    MEM_CONTROLL_0/data_o_reg[31]_i_6__0_n_12
    SLICE_X37Y76         LUT6 (Prop_lut6_I0_O)        0.105    51.951 r  MEM_CONTROLL_0/n_2_3314_BUFG_inst_i_2/O
                         net (fo=6, routed)           0.373    52.323    MEM_CONTROLL_0/n_2_3314_BUFG_inst_i_2_n_12
    SLICE_X33Y77         LUT6 (Prop_lut6_I5_O)        0.105    52.428 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.344    52.773    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2_n_12
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.108    52.881 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           0.478    53.358    MEM_CONTROLL_0/leds_OBUF[1]
    SLICE_X29Y78         LUT3 (Prop_lut3_I0_O)        0.267    53.625 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.690    54.316    SERIAL_CONTROLL_0/SR[0]
    SLICE_X28Y73         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.261    99.008    SERIAL_CONTROLL_0/clk_out1
    SLICE_X28Y73         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.253    99.261    
                         clock uncertainty           -0.593    98.668    
    SLICE_X28Y73         FDRE (Setup_fdre_C_R)       -0.348    98.320    SERIAL_CONTROLL_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         98.320    
                         arrival time                         -54.316    
  -------------------------------------------------------------------
                         slack                                 44.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.587ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out2_clk_wiz_0 fall@150.000ns)
  Data Path Delay:        0.620ns  (logic 0.190ns (30.621%)  route 0.430ns (69.379%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 99.209 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 149.448 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   150.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   150.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541   148.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662   148.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   148.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.559   149.448    MEM_CONTROLL_0/CLK
    SLICE_X32Y76         FDRE                                         r  MEM_CONTROLL_0/we_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.146   149.594 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=32, routed)          0.430   150.024    SERIAL_CONTROLL_0/we_from_mem_controll
    SLICE_X29Y77         LUT4 (Prop_lut4_I3_O)        0.044   150.068 r  SERIAL_CONTROLL_0/count[0]_i_1/O
                         net (fo=1, routed)           0.000   150.068    SERIAL_CONTROLL_0/count[0]_i_1_n_12
    SLICE_X29Y77         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   100.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    97.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    98.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.829    99.209    SERIAL_CONTROLL_0/clk_out1
    SLICE_X29Y77         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.565    99.774    
                         clock uncertainty            0.593   100.367    
    SLICE_X29Y77         FDRE (Hold_fdre_C_D)         0.114   100.481    SERIAL_CONTROLL_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                       -100.481    
                         arrival time                         150.068    
  -------------------------------------------------------------------
                         slack                                 49.587    

Slack (MET) :             49.604ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/TxD_start_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out2_clk_wiz_0 fall@150.000ns)
  Data Path Delay:        0.621ns  (logic 0.191ns (30.732%)  route 0.430ns (69.268%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 99.209 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 149.448 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   150.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   150.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541   148.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662   148.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   148.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.559   149.448    MEM_CONTROLL_0/CLK
    SLICE_X32Y76         FDRE                                         r  MEM_CONTROLL_0/we_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.146   149.594 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=32, routed)          0.430   150.024    SERIAL_CONTROLL_0/we_from_mem_controll
    SLICE_X29Y77         LUT4 (Prop_lut4_I3_O)        0.045   150.069 r  SERIAL_CONTROLL_0/TxD_start_i_1/O
                         net (fo=1, routed)           0.000   150.069    SERIAL_CONTROLL_0/TxD_start_i_1_n_12
    SLICE_X29Y77         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   100.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    97.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    98.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.829    99.209    SERIAL_CONTROLL_0/clk_out1
    SLICE_X29Y77         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/C  (IS_INVERTED)
                         clock pessimism              0.565    99.774    
                         clock uncertainty            0.593   100.367    
    SLICE_X29Y77         FDRE (Hold_fdre_C_D)         0.098   100.465    SERIAL_CONTROLL_0/TxD_start_reg
  -------------------------------------------------------------------
                         required time                       -100.465    
                         arrival time                         150.069    
  -------------------------------------------------------------------
                         slack                                 49.604    

Slack (MET) :             49.727ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_RECEIVER/RxD_data_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.774ns  (logic 0.191ns (24.667%)  route 0.583ns (75.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.552ns = ( 49.448 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.559    49.448    MEM_CONTROLL_0/CLK
    SLICE_X32Y76         FDRE                                         r  MEM_CONTROLL_0/we_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.146    49.594 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=32, routed)          0.583    50.177    SERIAL_RECEIVER/tickgen/we_from_mem_controll
    SLICE_X14Y81         LUT5 (Prop_lut5_I3_O)        0.045    50.222 r  SERIAL_RECEIVER/tickgen/RxD_data_ready_i_1/O
                         net (fo=1, routed)           0.000    50.222    SERIAL_RECEIVER/tickgen_n_23
    SLICE_X14Y81         FDRE                                         r  SERIAL_RECEIVER/RxD_data_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.837    -0.783    SERIAL_RECEIVER/clk_out1
    SLICE_X14Y81         FDRE                                         r  SERIAL_RECEIVER/RxD_data_ready_reg/C
                         clock pessimism              0.565    -0.218    
                         clock uncertainty            0.593     0.375    
    SLICE_X14Y81         FDRE (Hold_fdre_C_D)         0.120     0.495    SERIAL_RECEIVER/RxD_data_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                          50.222    
  -------------------------------------------------------------------
                         slack                                 49.727    

Slack (MET) :             49.954ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[29]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out2_clk_wiz_0 fall@150.000ns)
  Data Path Delay:        0.863ns  (logic 0.191ns (22.130%)  route 0.672ns (77.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 99.210 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 149.448 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   150.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   150.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541   148.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662   148.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   148.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.559   149.448    MEM_CONTROLL_0/CLK
    SLICE_X32Y76         FDRE                                         r  MEM_CONTROLL_0/we_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.146   149.594 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=32, routed)          0.480   150.074    MEM_CONTROLL_0/we_from_mem_controll
    SLICE_X29Y78         LUT3 (Prop_lut3_I1_O)        0.045   150.119 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.192   150.311    SERIAL_CONTROLL_0/SR[0]
    SLICE_X28Y78         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   100.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    97.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    98.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.830    99.210    SERIAL_CONTROLL_0/clk_out1
    SLICE_X28Y78         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.565    99.775    
                         clock uncertainty            0.593   100.368    
    SLICE_X28Y78         FDRE (Hold_fdre_C_R)        -0.011   100.357    SERIAL_CONTROLL_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                       -100.357    
                         arrival time                         150.311    
  -------------------------------------------------------------------
                         slack                                 49.954    

Slack (MET) :             49.954ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[30]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out2_clk_wiz_0 fall@150.000ns)
  Data Path Delay:        0.863ns  (logic 0.191ns (22.130%)  route 0.672ns (77.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 99.210 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 149.448 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   150.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   150.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541   148.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662   148.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   148.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.559   149.448    MEM_CONTROLL_0/CLK
    SLICE_X32Y76         FDRE                                         r  MEM_CONTROLL_0/we_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.146   149.594 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=32, routed)          0.480   150.074    MEM_CONTROLL_0/we_from_mem_controll
    SLICE_X29Y78         LUT3 (Prop_lut3_I1_O)        0.045   150.119 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.192   150.311    SERIAL_CONTROLL_0/SR[0]
    SLICE_X28Y78         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   100.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    97.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    98.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.830    99.210    SERIAL_CONTROLL_0/clk_out1
    SLICE_X28Y78         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.565    99.775    
                         clock uncertainty            0.593   100.368    
    SLICE_X28Y78         FDRE (Hold_fdre_C_R)        -0.011   100.357    SERIAL_CONTROLL_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                       -100.357    
                         arrival time                         150.311    
  -------------------------------------------------------------------
                         slack                                 49.954    

Slack (MET) :             49.954ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[31]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out2_clk_wiz_0 fall@150.000ns)
  Data Path Delay:        0.863ns  (logic 0.191ns (22.130%)  route 0.672ns (77.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 99.210 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 149.448 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   150.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   150.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541   148.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662   148.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   148.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.559   149.448    MEM_CONTROLL_0/CLK
    SLICE_X32Y76         FDRE                                         r  MEM_CONTROLL_0/we_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.146   149.594 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=32, routed)          0.480   150.074    MEM_CONTROLL_0/we_from_mem_controll
    SLICE_X29Y78         LUT3 (Prop_lut3_I1_O)        0.045   150.119 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.192   150.311    SERIAL_CONTROLL_0/SR[0]
    SLICE_X28Y78         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   100.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    97.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    98.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.830    99.210    SERIAL_CONTROLL_0/clk_out1
    SLICE_X28Y78         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.565    99.775    
                         clock uncertainty            0.593   100.368    
    SLICE_X28Y78         FDRE (Hold_fdre_C_R)        -0.011   100.357    SERIAL_CONTROLL_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                       -100.357    
                         arrival time                         150.311    
  -------------------------------------------------------------------
                         slack                                 49.954    

Slack (MET) :             49.962ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[25]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out2_clk_wiz_0 fall@150.000ns)
  Data Path Delay:        0.870ns  (logic 0.191ns (21.957%)  route 0.679ns (78.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 99.209 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 149.448 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   150.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   150.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541   148.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662   148.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   148.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.559   149.448    MEM_CONTROLL_0/CLK
    SLICE_X32Y76         FDRE                                         r  MEM_CONTROLL_0/we_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.146   149.594 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=32, routed)          0.480   150.074    MEM_CONTROLL_0/we_from_mem_controll
    SLICE_X29Y78         LUT3 (Prop_lut3_I1_O)        0.045   150.119 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.198   150.318    SERIAL_CONTROLL_0/SR[0]
    SLICE_X28Y77         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   100.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    97.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    98.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.829    99.209    SERIAL_CONTROLL_0/clk_out1
    SLICE_X28Y77         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.565    99.774    
                         clock uncertainty            0.593   100.367    
    SLICE_X28Y77         FDRE (Hold_fdre_C_R)        -0.011   100.356    SERIAL_CONTROLL_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                       -100.356    
                         arrival time                         150.318    
  -------------------------------------------------------------------
                         slack                                 49.962    

Slack (MET) :             49.962ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[26]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out2_clk_wiz_0 fall@150.000ns)
  Data Path Delay:        0.870ns  (logic 0.191ns (21.957%)  route 0.679ns (78.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 99.209 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 149.448 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   150.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   150.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541   148.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662   148.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   148.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.559   149.448    MEM_CONTROLL_0/CLK
    SLICE_X32Y76         FDRE                                         r  MEM_CONTROLL_0/we_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.146   149.594 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=32, routed)          0.480   150.074    MEM_CONTROLL_0/we_from_mem_controll
    SLICE_X29Y78         LUT3 (Prop_lut3_I1_O)        0.045   150.119 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.198   150.318    SERIAL_CONTROLL_0/SR[0]
    SLICE_X28Y77         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   100.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    97.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    98.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.829    99.209    SERIAL_CONTROLL_0/clk_out1
    SLICE_X28Y77         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.565    99.774    
                         clock uncertainty            0.593   100.367    
    SLICE_X28Y77         FDRE (Hold_fdre_C_R)        -0.011   100.356    SERIAL_CONTROLL_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                       -100.356    
                         arrival time                         150.318    
  -------------------------------------------------------------------
                         slack                                 49.962    

Slack (MET) :             49.962ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[27]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out2_clk_wiz_0 fall@150.000ns)
  Data Path Delay:        0.870ns  (logic 0.191ns (21.957%)  route 0.679ns (78.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 99.209 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 149.448 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   150.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   150.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541   148.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662   148.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   148.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.559   149.448    MEM_CONTROLL_0/CLK
    SLICE_X32Y76         FDRE                                         r  MEM_CONTROLL_0/we_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.146   149.594 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=32, routed)          0.480   150.074    MEM_CONTROLL_0/we_from_mem_controll
    SLICE_X29Y78         LUT3 (Prop_lut3_I1_O)        0.045   150.119 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.198   150.318    SERIAL_CONTROLL_0/SR[0]
    SLICE_X28Y77         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   100.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    97.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    98.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.829    99.209    SERIAL_CONTROLL_0/clk_out1
    SLICE_X28Y77         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.565    99.774    
                         clock uncertainty            0.593   100.367    
    SLICE_X28Y77         FDRE (Hold_fdre_C_R)        -0.011   100.356    SERIAL_CONTROLL_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                       -100.356    
                         arrival time                         150.318    
  -------------------------------------------------------------------
                         slack                                 49.962    

Slack (MET) :             49.962ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[28]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out2_clk_wiz_0 fall@150.000ns)
  Data Path Delay:        0.870ns  (logic 0.191ns (21.957%)  route 0.679ns (78.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 99.209 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 149.448 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   150.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   150.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541   148.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662   148.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   148.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.559   149.448    MEM_CONTROLL_0/CLK
    SLICE_X32Y76         FDRE                                         r  MEM_CONTROLL_0/we_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.146   149.594 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=32, routed)          0.480   150.074    MEM_CONTROLL_0/we_from_mem_controll
    SLICE_X29Y78         LUT3 (Prop_lut3_I1_O)        0.045   150.119 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.198   150.318    SERIAL_CONTROLL_0/SR[0]
    SLICE_X28Y77         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    D18                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   100.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    97.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    98.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.829    99.209    SERIAL_CONTROLL_0/clk_out1
    SLICE_X28Y77         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.565    99.774    
                         clock uncertainty            0.593   100.367    
    SLICE_X28Y77         FDRE (Hold_fdre_C_R)        -0.011   100.356    SERIAL_CONTROLL_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                       -100.356    
                         arrival time                         150.318    
  -------------------------------------------------------------------
                         slack                                 49.962    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       42.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       49.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.238ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/sel_o_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 1.169ns (17.572%)  route 5.483ns (82.428%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 49.007 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.369    -0.546    MEM_to_WB_0/clk_out1
    SLICE_X50Y65         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.398    -0.148 r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/Q
                         net (fo=10, routed)          1.111     0.962    MEM_to_WB_0/wb_cp0_reg_we_from_wb
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.232     1.194 r  MEM_to_WB_0/cause_o[5]_i_19/O
                         net (fo=4, routed)           0.580     1.774    MEM_to_WB_0/cause_o[5]_i_19_n_12
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.105     1.879 r  MEM_to_WB_0/cause_o[5]_i_13/O
                         net (fo=1, routed)           0.841     2.720    MEM_to_WB_0/cause_o[5]_i_13_n_12
    SLICE_X54Y71         LUT4 (Prop_lut4_I3_O)        0.105     2.825 f  MEM_to_WB_0/cause_o[5]_i_7/O
                         net (fo=5, routed)           1.087     3.912    EX_to_MEM_0/cause_o_reg[10]
    SLICE_X42Y73         LUT6 (Prop_lut6_I1_O)        0.105     4.017 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=42, routed)          1.051     5.068    EX_to_MEM_0/en_from_mem
    SLICE_X32Y76         LUT6 (Prop_lut6_I4_O)        0.105     5.173 r  EX_to_MEM_0/sel_o[0]_i_2/O
                         net (fo=1, routed)           0.546     5.719    MEM_CONTROLL_0/en_o_reg_0
    SLICE_X32Y76         LUT3 (Prop_lut3_I1_O)        0.119     5.838 r  MEM_CONTROLL_0/sel_o[0]_i_1/O
                         net (fo=1, routed)           0.268     6.106    MEM_CONTROLL_0/sel_o[0]_i_1_n_12
    SLICE_X32Y76         FDRE                                         r  MEM_CONTROLL_0/sel_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.260    49.007    MEM_CONTROLL_0/CLK
    SLICE_X32Y76         FDRE                                         r  MEM_CONTROLL_0/sel_o_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.128    49.135    
                         clock uncertainty           -0.593    48.542    
    SLICE_X32Y76         FDRE (Setup_fdre_C_D)       -0.198    48.344    MEM_CONTROLL_0/sel_o_reg[0]
  -------------------------------------------------------------------
                         required time                         48.344    
                         arrival time                          -6.106    
  -------------------------------------------------------------------
                         slack                                 42.238    

Slack (MET) :             42.373ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 1.050ns (16.012%)  route 5.508ns (83.988%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.986ns = ( 49.014 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.369    -0.546    MEM_to_WB_0/clk_out1
    SLICE_X50Y65         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.398    -0.148 r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/Q
                         net (fo=10, routed)          1.111     0.962    MEM_to_WB_0/wb_cp0_reg_we_from_wb
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.232     1.194 r  MEM_to_WB_0/cause_o[5]_i_19/O
                         net (fo=4, routed)           0.580     1.774    MEM_to_WB_0/cause_o[5]_i_19_n_12
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.105     1.879 r  MEM_to_WB_0/cause_o[5]_i_13/O
                         net (fo=1, routed)           0.841     2.720    MEM_to_WB_0/cause_o[5]_i_13_n_12
    SLICE_X54Y71         LUT4 (Prop_lut4_I3_O)        0.105     2.825 f  MEM_to_WB_0/cause_o[5]_i_7/O
                         net (fo=5, routed)           1.087     3.912    EX_to_MEM_0/cause_o_reg[10]
    SLICE_X42Y73         LUT6 (Prop_lut6_I1_O)        0.105     4.017 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=42, routed)          1.014     5.031    MEM_CONTROLL_0/en_from_mem
    SLICE_X36Y76         LUT3 (Prop_lut3_I1_O)        0.105     5.136 r  MEM_CONTROLL_0/data_o[31]_i_1/O
                         net (fo=33, routed)          0.875     6.011    MEM_CONTROLL_0/data_o[31]_i_1_n_12
    SLICE_X28Y68         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.267    49.014    MEM_CONTROLL_0/CLK
    SLICE_X28Y68         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.128    49.142    
                         clock uncertainty           -0.593    48.549    
    SLICE_X28Y68         FDRE (Setup_fdre_C_CE)      -0.164    48.385    MEM_CONTROLL_0/data_o_reg[10]
  -------------------------------------------------------------------
                         required time                         48.385    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                 42.373    

Slack (MET) :             42.373ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 1.050ns (16.012%)  route 5.508ns (83.988%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.986ns = ( 49.014 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.369    -0.546    MEM_to_WB_0/clk_out1
    SLICE_X50Y65         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.398    -0.148 r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/Q
                         net (fo=10, routed)          1.111     0.962    MEM_to_WB_0/wb_cp0_reg_we_from_wb
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.232     1.194 r  MEM_to_WB_0/cause_o[5]_i_19/O
                         net (fo=4, routed)           0.580     1.774    MEM_to_WB_0/cause_o[5]_i_19_n_12
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.105     1.879 r  MEM_to_WB_0/cause_o[5]_i_13/O
                         net (fo=1, routed)           0.841     2.720    MEM_to_WB_0/cause_o[5]_i_13_n_12
    SLICE_X54Y71         LUT4 (Prop_lut4_I3_O)        0.105     2.825 f  MEM_to_WB_0/cause_o[5]_i_7/O
                         net (fo=5, routed)           1.087     3.912    EX_to_MEM_0/cause_o_reg[10]
    SLICE_X42Y73         LUT6 (Prop_lut6_I1_O)        0.105     4.017 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=42, routed)          1.014     5.031    MEM_CONTROLL_0/en_from_mem
    SLICE_X36Y76         LUT3 (Prop_lut3_I1_O)        0.105     5.136 r  MEM_CONTROLL_0/data_o[31]_i_1/O
                         net (fo=33, routed)          0.875     6.011    MEM_CONTROLL_0/data_o[31]_i_1_n_12
    SLICE_X28Y68         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.267    49.014    MEM_CONTROLL_0/CLK
    SLICE_X28Y68         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.128    49.142    
                         clock uncertainty           -0.593    48.549    
    SLICE_X28Y68         FDRE (Setup_fdre_C_CE)      -0.164    48.385    MEM_CONTROLL_0/data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         48.385    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                 42.373    

Slack (MET) :             42.373ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[26]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 1.050ns (16.012%)  route 5.508ns (83.988%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.986ns = ( 49.014 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.369    -0.546    MEM_to_WB_0/clk_out1
    SLICE_X50Y65         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.398    -0.148 r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/Q
                         net (fo=10, routed)          1.111     0.962    MEM_to_WB_0/wb_cp0_reg_we_from_wb
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.232     1.194 r  MEM_to_WB_0/cause_o[5]_i_19/O
                         net (fo=4, routed)           0.580     1.774    MEM_to_WB_0/cause_o[5]_i_19_n_12
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.105     1.879 r  MEM_to_WB_0/cause_o[5]_i_13/O
                         net (fo=1, routed)           0.841     2.720    MEM_to_WB_0/cause_o[5]_i_13_n_12
    SLICE_X54Y71         LUT4 (Prop_lut4_I3_O)        0.105     2.825 f  MEM_to_WB_0/cause_o[5]_i_7/O
                         net (fo=5, routed)           1.087     3.912    EX_to_MEM_0/cause_o_reg[10]
    SLICE_X42Y73         LUT6 (Prop_lut6_I1_O)        0.105     4.017 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=42, routed)          1.014     5.031    MEM_CONTROLL_0/en_from_mem
    SLICE_X36Y76         LUT3 (Prop_lut3_I1_O)        0.105     5.136 r  MEM_CONTROLL_0/data_o[31]_i_1/O
                         net (fo=33, routed)          0.875     6.011    MEM_CONTROLL_0/data_o[31]_i_1_n_12
    SLICE_X28Y68         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.267    49.014    MEM_CONTROLL_0/CLK
    SLICE_X28Y68         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.128    49.142    
                         clock uncertainty           -0.593    48.549    
    SLICE_X28Y68         FDRE (Setup_fdre_C_CE)      -0.164    48.385    MEM_CONTROLL_0/data_o_reg[26]
  -------------------------------------------------------------------
                         required time                         48.385    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                 42.373    

Slack (MET) :             42.373ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[27]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 1.050ns (16.012%)  route 5.508ns (83.988%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.986ns = ( 49.014 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.369    -0.546    MEM_to_WB_0/clk_out1
    SLICE_X50Y65         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.398    -0.148 r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/Q
                         net (fo=10, routed)          1.111     0.962    MEM_to_WB_0/wb_cp0_reg_we_from_wb
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.232     1.194 r  MEM_to_WB_0/cause_o[5]_i_19/O
                         net (fo=4, routed)           0.580     1.774    MEM_to_WB_0/cause_o[5]_i_19_n_12
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.105     1.879 r  MEM_to_WB_0/cause_o[5]_i_13/O
                         net (fo=1, routed)           0.841     2.720    MEM_to_WB_0/cause_o[5]_i_13_n_12
    SLICE_X54Y71         LUT4 (Prop_lut4_I3_O)        0.105     2.825 f  MEM_to_WB_0/cause_o[5]_i_7/O
                         net (fo=5, routed)           1.087     3.912    EX_to_MEM_0/cause_o_reg[10]
    SLICE_X42Y73         LUT6 (Prop_lut6_I1_O)        0.105     4.017 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=42, routed)          1.014     5.031    MEM_CONTROLL_0/en_from_mem
    SLICE_X36Y76         LUT3 (Prop_lut3_I1_O)        0.105     5.136 r  MEM_CONTROLL_0/data_o[31]_i_1/O
                         net (fo=33, routed)          0.875     6.011    MEM_CONTROLL_0/data_o[31]_i_1_n_12
    SLICE_X28Y68         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.267    49.014    MEM_CONTROLL_0/CLK
    SLICE_X28Y68         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.128    49.142    
                         clock uncertainty           -0.593    48.549    
    SLICE_X28Y68         FDRE (Setup_fdre_C_CE)      -0.164    48.385    MEM_CONTROLL_0/data_o_reg[27]
  -------------------------------------------------------------------
                         required time                         48.385    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                 42.373    

Slack (MET) :             42.375ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[16]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.555ns  (logic 1.050ns (16.017%)  route 5.505ns (83.983%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 49.013 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.369    -0.546    MEM_to_WB_0/clk_out1
    SLICE_X50Y65         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.398    -0.148 r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/Q
                         net (fo=10, routed)          1.111     0.962    MEM_to_WB_0/wb_cp0_reg_we_from_wb
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.232     1.194 r  MEM_to_WB_0/cause_o[5]_i_19/O
                         net (fo=4, routed)           0.580     1.774    MEM_to_WB_0/cause_o[5]_i_19_n_12
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.105     1.879 r  MEM_to_WB_0/cause_o[5]_i_13/O
                         net (fo=1, routed)           0.841     2.720    MEM_to_WB_0/cause_o[5]_i_13_n_12
    SLICE_X54Y71         LUT4 (Prop_lut4_I3_O)        0.105     2.825 f  MEM_to_WB_0/cause_o[5]_i_7/O
                         net (fo=5, routed)           1.087     3.912    EX_to_MEM_0/cause_o_reg[10]
    SLICE_X42Y73         LUT6 (Prop_lut6_I1_O)        0.105     4.017 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=42, routed)          1.014     5.031    MEM_CONTROLL_0/en_from_mem
    SLICE_X36Y76         LUT3 (Prop_lut3_I1_O)        0.105     5.136 r  MEM_CONTROLL_0/data_o[31]_i_1/O
                         net (fo=33, routed)          0.873     6.009    MEM_CONTROLL_0/data_o[31]_i_1_n_12
    SLICE_X28Y69         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.266    49.013    MEM_CONTROLL_0/CLK
    SLICE_X28Y69         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.128    49.141    
                         clock uncertainty           -0.593    48.548    
    SLICE_X28Y69         FDRE (Setup_fdre_C_CE)      -0.164    48.384    MEM_CONTROLL_0/data_o_reg[16]
  -------------------------------------------------------------------
                         required time                         48.384    
                         arrival time                          -6.009    
  -------------------------------------------------------------------
                         slack                                 42.375    

Slack (MET) :             42.375ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[25]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.555ns  (logic 1.050ns (16.017%)  route 5.505ns (83.983%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 49.013 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.369    -0.546    MEM_to_WB_0/clk_out1
    SLICE_X50Y65         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.398    -0.148 r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/Q
                         net (fo=10, routed)          1.111     0.962    MEM_to_WB_0/wb_cp0_reg_we_from_wb
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.232     1.194 r  MEM_to_WB_0/cause_o[5]_i_19/O
                         net (fo=4, routed)           0.580     1.774    MEM_to_WB_0/cause_o[5]_i_19_n_12
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.105     1.879 r  MEM_to_WB_0/cause_o[5]_i_13/O
                         net (fo=1, routed)           0.841     2.720    MEM_to_WB_0/cause_o[5]_i_13_n_12
    SLICE_X54Y71         LUT4 (Prop_lut4_I3_O)        0.105     2.825 f  MEM_to_WB_0/cause_o[5]_i_7/O
                         net (fo=5, routed)           1.087     3.912    EX_to_MEM_0/cause_o_reg[10]
    SLICE_X42Y73         LUT6 (Prop_lut6_I1_O)        0.105     4.017 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=42, routed)          1.014     5.031    MEM_CONTROLL_0/en_from_mem
    SLICE_X36Y76         LUT3 (Prop_lut3_I1_O)        0.105     5.136 r  MEM_CONTROLL_0/data_o[31]_i_1/O
                         net (fo=33, routed)          0.873     6.009    MEM_CONTROLL_0/data_o[31]_i_1_n_12
    SLICE_X28Y69         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.266    49.013    MEM_CONTROLL_0/CLK
    SLICE_X28Y69         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.128    49.141    
                         clock uncertainty           -0.593    48.548    
    SLICE_X28Y69         FDRE (Setup_fdre_C_CE)      -0.164    48.384    MEM_CONTROLL_0/data_o_reg[25]
  -------------------------------------------------------------------
                         required time                         48.384    
                         arrival time                          -6.009    
  -------------------------------------------------------------------
                         slack                                 42.375    

Slack (MET) :             42.375ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.555ns  (logic 1.050ns (16.017%)  route 5.505ns (83.983%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 49.013 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.369    -0.546    MEM_to_WB_0/clk_out1
    SLICE_X50Y65         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.398    -0.148 r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/Q
                         net (fo=10, routed)          1.111     0.962    MEM_to_WB_0/wb_cp0_reg_we_from_wb
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.232     1.194 r  MEM_to_WB_0/cause_o[5]_i_19/O
                         net (fo=4, routed)           0.580     1.774    MEM_to_WB_0/cause_o[5]_i_19_n_12
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.105     1.879 r  MEM_to_WB_0/cause_o[5]_i_13/O
                         net (fo=1, routed)           0.841     2.720    MEM_to_WB_0/cause_o[5]_i_13_n_12
    SLICE_X54Y71         LUT4 (Prop_lut4_I3_O)        0.105     2.825 f  MEM_to_WB_0/cause_o[5]_i_7/O
                         net (fo=5, routed)           1.087     3.912    EX_to_MEM_0/cause_o_reg[10]
    SLICE_X42Y73         LUT6 (Prop_lut6_I1_O)        0.105     4.017 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=42, routed)          1.014     5.031    MEM_CONTROLL_0/en_from_mem
    SLICE_X36Y76         LUT3 (Prop_lut3_I1_O)        0.105     5.136 r  MEM_CONTROLL_0/data_o[31]_i_1/O
                         net (fo=33, routed)          0.873     6.009    MEM_CONTROLL_0/data_o[31]_i_1_n_12
    SLICE_X28Y69         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.266    49.013    MEM_CONTROLL_0/CLK
    SLICE_X28Y69         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.128    49.141    
                         clock uncertainty           -0.593    48.548    
    SLICE_X28Y69         FDRE (Setup_fdre_C_CE)      -0.164    48.384    MEM_CONTROLL_0/data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         48.384    
                         arrival time                          -6.009    
  -------------------------------------------------------------------
                         slack                                 42.375    

Slack (MET) :             42.434ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/sel_o_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 1.178ns (18.302%)  route 5.259ns (81.698%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 49.007 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.369    -0.546    MEM_to_WB_0/clk_out1
    SLICE_X50Y65         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.398    -0.148 r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/Q
                         net (fo=10, routed)          1.111     0.962    MEM_to_WB_0/wb_cp0_reg_we_from_wb
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.232     1.194 r  MEM_to_WB_0/cause_o[5]_i_19/O
                         net (fo=4, routed)           0.580     1.774    MEM_to_WB_0/cause_o[5]_i_19_n_12
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.105     1.879 r  MEM_to_WB_0/cause_o[5]_i_13/O
                         net (fo=1, routed)           0.841     2.720    MEM_to_WB_0/cause_o[5]_i_13_n_12
    SLICE_X54Y71         LUT4 (Prop_lut4_I3_O)        0.105     2.825 f  MEM_to_WB_0/cause_o[5]_i_7/O
                         net (fo=5, routed)           1.087     3.912    EX_to_MEM_0/cause_o_reg[10]
    SLICE_X42Y73         LUT6 (Prop_lut6_I1_O)        0.105     4.017 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=42, routed)          0.781     4.798    EX_to_MEM_0/en_from_mem
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.105     4.903 r  EX_to_MEM_0/sel_o[2]_i_2/O
                         net (fo=1, routed)           0.460     5.363    MEM_CONTROLL_0/en_o_reg
    SLICE_X32Y76         LUT3 (Prop_lut3_I1_O)        0.128     5.491 r  MEM_CONTROLL_0/sel_o[2]_i_1/O
                         net (fo=1, routed)           0.399     5.890    MEM_CONTROLL_0/sel_o[2]_i_1_n_12
    SLICE_X32Y76         FDRE                                         r  MEM_CONTROLL_0/sel_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.260    49.007    MEM_CONTROLL_0/CLK
    SLICE_X32Y76         FDRE                                         r  MEM_CONTROLL_0/sel_o_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.128    49.135    
                         clock uncertainty           -0.593    48.542    
    SLICE_X32Y76         FDRE (Setup_fdre_C_D)       -0.218    48.324    MEM_CONTROLL_0/sel_o_reg[2]
  -------------------------------------------------------------------
                         required time                         48.324    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                 42.434    

Slack (MET) :             42.491ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 1.050ns (16.308%)  route 5.389ns (83.692%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.988ns = ( 49.012 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.369    -0.546    MEM_to_WB_0/clk_out1
    SLICE_X50Y65         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.398    -0.148 r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/Q
                         net (fo=10, routed)          1.111     0.962    MEM_to_WB_0/wb_cp0_reg_we_from_wb
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.232     1.194 r  MEM_to_WB_0/cause_o[5]_i_19/O
                         net (fo=4, routed)           0.580     1.774    MEM_to_WB_0/cause_o[5]_i_19_n_12
    SLICE_X51Y74         LUT5 (Prop_lut5_I2_O)        0.105     1.879 r  MEM_to_WB_0/cause_o[5]_i_13/O
                         net (fo=1, routed)           0.841     2.720    MEM_to_WB_0/cause_o[5]_i_13_n_12
    SLICE_X54Y71         LUT4 (Prop_lut4_I3_O)        0.105     2.825 f  MEM_to_WB_0/cause_o[5]_i_7/O
                         net (fo=5, routed)           1.087     3.912    EX_to_MEM_0/cause_o_reg[10]
    SLICE_X42Y73         LUT6 (Prop_lut6_I1_O)        0.105     4.017 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=42, routed)          1.014     5.031    MEM_CONTROLL_0/en_from_mem
    SLICE_X36Y76         LUT3 (Prop_lut3_I1_O)        0.105     5.136 r  MEM_CONTROLL_0/data_o[31]_i_1/O
                         net (fo=33, routed)          0.756     5.892    MEM_CONTROLL_0/data_o[31]_i_1_n_12
    SLICE_X28Y70         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.265    49.012    MEM_CONTROLL_0/CLK
    SLICE_X28Y70         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.128    49.140    
                         clock uncertainty           -0.593    48.547    
    SLICE_X28Y70         FDRE (Setup_fdre_C_CE)      -0.164    48.383    MEM_CONTROLL_0/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         48.383    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                 42.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.199ns  (arrival time - required time)
  Source:                 EX_to_MEM_0/load_store_addr_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out1_clk_wiz_0 rise@200.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.036%)  route 0.055ns (22.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 149.211 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 199.451 - 200.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   200.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   200.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541   198.201 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662   198.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   198.889 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.562   199.451    EX_to_MEM_0/clk_out1
    SLICE_X35Y69         FDRE                                         r  EX_to_MEM_0/load_store_addr_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.141   199.592 r  EX_to_MEM_0/load_store_addr_o_reg[7]/Q
                         net (fo=1, routed)           0.055   199.647    EX_to_MEM_0/load_store_addr_to_mem[7]
    SLICE_X34Y69         LUT6 (Prop_lut6_I4_O)        0.045   199.692 r  EX_to_MEM_0/addr_o[7]_i_1/O
                         net (fo=1, routed)           0.000   199.692    MEM_CONTROLL_0/pc_o_reg[31]_0[7]
    SLICE_X34Y69         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   150.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   150.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334   147.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716   148.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   148.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.831   149.211    MEM_CONTROLL_0/CLK
    SLICE_X34Y69         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.565   149.776    
                         clock uncertainty            0.593   150.369    
    SLICE_X34Y69         FDRE (Hold_fdre_C_D)         0.124   150.493    MEM_CONTROLL_0/addr_o_reg[7]
  -------------------------------------------------------------------
                         required time                       -150.493    
                         arrival time                         199.692    
  -------------------------------------------------------------------
                         slack                                 49.199    

Slack (MET) :             49.277ns  (arrival time - required time)
  Source:                 EX_to_MEM_0/store_data_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out1_clk_wiz_0 rise@200.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.447%)  route 0.107ns (36.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 149.213 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.546ns = ( 199.454 - 200.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   200.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   200.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541   198.201 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662   198.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   198.889 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.565   199.454    EX_to_MEM_0/clk_out1
    SLICE_X29Y68         FDRE                                         r  EX_to_MEM_0/store_data_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141   199.595 r  EX_to_MEM_0/store_data_o_reg[10]/Q
                         net (fo=2, routed)           0.107   199.702    EX_to_MEM_0/store_data_to_mem[10]
    SLICE_X28Y68         LUT6 (Prop_lut6_I5_O)        0.045   199.747 r  EX_to_MEM_0/data_o[26]_i_1/O
                         net (fo=1, routed)           0.000   199.747    MEM_CONTROLL_0/store_data_o_reg[31][26]
    SLICE_X28Y68         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   150.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   150.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334   147.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716   148.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   148.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.833   149.213    MEM_CONTROLL_0/CLK
    SLICE_X28Y68         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.565   149.778    
                         clock uncertainty            0.593   150.371    
    SLICE_X28Y68         FDRE (Hold_fdre_C_D)         0.099   150.470    MEM_CONTROLL_0/data_o_reg[26]
  -------------------------------------------------------------------
                         required time                       -150.470    
                         arrival time                         199.747    
  -------------------------------------------------------------------
                         slack                                 49.277    

Slack (MET) :             49.307ns  (arrival time - required time)
  Source:                 EX_to_MEM_0/load_store_addr_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out1_clk_wiz_0 rise@200.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.484%)  route 0.138ns (42.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 149.208 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.551ns = ( 199.449 - 200.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   200.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   200.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541   198.201 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662   198.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   198.889 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.560   199.449    EX_to_MEM_0/clk_out1
    SLICE_X37Y71         FDRE                                         r  EX_to_MEM_0/load_store_addr_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141   199.590 r  EX_to_MEM_0/load_store_addr_o_reg[12]/Q
                         net (fo=1, routed)           0.138   199.727    EX_to_MEM_0/load_store_addr_to_mem[12]
    SLICE_X37Y72         LUT6 (Prop_lut6_I4_O)        0.045   199.772 r  EX_to_MEM_0/addr_o[12]_i_1/O
                         net (fo=1, routed)           0.000   199.772    MEM_CONTROLL_0/pc_o_reg[31]_0[12]
    SLICE_X37Y72         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   150.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   150.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334   147.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716   148.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   148.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.828   149.208    MEM_CONTROLL_0/CLK
    SLICE_X37Y72         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.565   149.773    
                         clock uncertainty            0.593   150.366    
    SLICE_X37Y72         FDRE (Hold_fdre_C_D)         0.099   150.465    MEM_CONTROLL_0/addr_o_reg[12]
  -------------------------------------------------------------------
                         required time                       -150.465    
                         arrival time                         199.772    
  -------------------------------------------------------------------
                         slack                                 49.307    

Slack (MET) :             49.319ns  (arrival time - required time)
  Source:                 PC_0/pc_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out1_clk_wiz_0 rise@200.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.711%)  route 0.153ns (42.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 149.208 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 199.448 - 200.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   200.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   200.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541   198.201 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662   198.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   198.889 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.559   199.448    PC_0/clk_out1
    SLICE_X42Y70         FDRE                                         r  PC_0/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.164   199.612 r  PC_0/pc_o_reg[6]/Q
                         net (fo=3, routed)           0.153   199.765    EX_to_MEM_0/pc_o_reg[31]_6[4]
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.045   199.810 r  EX_to_MEM_0/addr_o[6]_i_1/O
                         net (fo=1, routed)           0.000   199.810    MEM_CONTROLL_0/pc_o_reg[31]_0[6]
    SLICE_X42Y69         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   150.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   150.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334   147.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716   148.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   148.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.828   149.208    MEM_CONTROLL_0/CLK
    SLICE_X42Y69         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.565   149.773    
                         clock uncertainty            0.593   150.366    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.125   150.491    MEM_CONTROLL_0/addr_o_reg[6]
  -------------------------------------------------------------------
                         required time                       -150.491    
                         arrival time                         199.810    
  -------------------------------------------------------------------
                         slack                                 49.319    

Slack (MET) :             49.328ns  (arrival time - required time)
  Source:                 PC_0/pc_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out1_clk_wiz_0 rise@200.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.786%)  route 0.160ns (46.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 149.207 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.555ns = ( 199.445 - 200.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   200.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   200.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541   198.201 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662   198.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   198.889 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.556   199.445    PC_0/clk_out1
    SLICE_X39Y76         FDRE                                         r  PC_0/pc_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141   199.586 r  PC_0/pc_o_reg[26]/Q
                         net (fo=3, routed)           0.160   199.746    EX_to_MEM_0/pc_o_reg[31]_6[24]
    SLICE_X39Y77         LUT6 (Prop_lut6_I0_O)        0.045   199.791 r  EX_to_MEM_0/addr_o[26]_i_1/O
                         net (fo=1, routed)           0.000   199.791    MEM_CONTROLL_0/pc_o_reg[31]_0[26]
    SLICE_X39Y77         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   150.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   150.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334   147.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716   148.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   148.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.827   149.207    MEM_CONTROLL_0/CLK
    SLICE_X39Y77         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.565   149.772    
                         clock uncertainty            0.593   150.365    
    SLICE_X39Y77         FDRE (Hold_fdre_C_D)         0.098   150.463    MEM_CONTROLL_0/addr_o_reg[26]
  -------------------------------------------------------------------
                         required time                       -150.463    
                         arrival time                         199.791    
  -------------------------------------------------------------------
                         slack                                 49.328    

Slack (MET) :             49.329ns  (arrival time - required time)
  Source:                 EX_to_MEM_0/store_data_o_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out1_clk_wiz_0 rise@200.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.035%)  route 0.186ns (49.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 149.207 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 199.448 - 200.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   200.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   200.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541   198.201 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662   198.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   198.889 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.559   199.448    EX_to_MEM_0/clk_out1
    SLICE_X33Y73         FDRE                                         r  EX_to_MEM_0/store_data_o_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.141   199.589 r  EX_to_MEM_0/store_data_o_reg[31]/Q
                         net (fo=1, routed)           0.186   199.775    EX_to_MEM_0/store_data_to_mem[31]
    SLICE_X30Y73         LUT6 (Prop_lut6_I1_O)        0.045   199.820 r  EX_to_MEM_0/data_o[31]_i_2/O
                         net (fo=1, routed)           0.000   199.820    MEM_CONTROLL_0/store_data_o_reg[31][31]
    SLICE_X30Y73         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   150.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   150.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334   147.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716   148.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   148.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.827   149.207    MEM_CONTROLL_0/CLK
    SLICE_X30Y73         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.565   149.772    
                         clock uncertainty            0.593   150.365    
    SLICE_X30Y73         FDRE (Hold_fdre_C_D)         0.125   150.490    MEM_CONTROLL_0/data_o_reg[31]
  -------------------------------------------------------------------
                         required time                       -150.490    
                         arrival time                         199.819    
  -------------------------------------------------------------------
                         slack                                 49.329    

Slack (MET) :             49.330ns  (arrival time - required time)
  Source:                 EX_to_MEM_0/store_data_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out1_clk_wiz_0 rise@200.000ns)
  Data Path Delay:        0.346ns  (logic 0.226ns (65.386%)  route 0.120ns (34.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 149.212 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.546ns = ( 199.454 - 200.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   200.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   200.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541   198.201 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662   198.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   198.889 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.565   199.454    EX_to_MEM_0/clk_out1
    SLICE_X29Y68         FDRE                                         r  EX_to_MEM_0/store_data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.128   199.582 r  EX_to_MEM_0/store_data_o_reg[9]/Q
                         net (fo=2, routed)           0.120   199.701    EX_to_MEM_0/store_data_to_mem[9]
    SLICE_X28Y69         LUT5 (Prop_lut5_I1_O)        0.098   199.799 r  EX_to_MEM_0/data_o[9]_i_1/O
                         net (fo=1, routed)           0.000   199.799    MEM_CONTROLL_0/store_data_o_reg[31][9]
    SLICE_X28Y69         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   150.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   150.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334   147.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716   148.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   148.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.832   149.212    MEM_CONTROLL_0/CLK
    SLICE_X28Y69         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.565   149.777    
                         clock uncertainty            0.593   150.370    
    SLICE_X28Y69         FDRE (Hold_fdre_C_D)         0.099   150.469    MEM_CONTROLL_0/data_o_reg[9]
  -------------------------------------------------------------------
                         required time                       -150.469    
                         arrival time                         199.799    
  -------------------------------------------------------------------
                         slack                                 49.330    

Slack (MET) :             49.333ns  (arrival time - required time)
  Source:                 PC_0/pc_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out1_clk_wiz_0 rise@200.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.951%)  route 0.165ns (47.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( 149.205 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 199.444 - 200.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   200.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   200.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541   198.201 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662   198.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   198.889 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.555   199.444    PC_0/clk_out1
    SLICE_X39Y75         FDRE                                         r  PC_0/pc_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.141   199.585 r  PC_0/pc_o_reg[27]/Q
                         net (fo=3, routed)           0.165   199.750    EX_to_MEM_0/pc_o_reg[31]_6[25]
    SLICE_X37Y74         LUT6 (Prop_lut6_I0_O)        0.045   199.795 r  EX_to_MEM_0/addr_o[27]_i_1/O
                         net (fo=1, routed)           0.000   199.795    MEM_CONTROLL_0/pc_o_reg[31]_0[27]
    SLICE_X37Y74         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   150.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   150.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334   147.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716   148.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   148.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.825   149.205    MEM_CONTROLL_0/CLK
    SLICE_X37Y74         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.565   149.770    
                         clock uncertainty            0.593   150.363    
    SLICE_X37Y74         FDRE (Hold_fdre_C_D)         0.099   150.462    MEM_CONTROLL_0/addr_o_reg[27]
  -------------------------------------------------------------------
                         required time                       -150.462    
                         arrival time                         199.795    
  -------------------------------------------------------------------
                         slack                                 49.333    

Slack (MET) :             49.338ns  (arrival time - required time)
  Source:                 PC_0/pc_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out1_clk_wiz_0 rise@200.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.889%)  route 0.194ns (51.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 149.204 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.555ns = ( 199.445 - 200.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   200.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   200.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541   198.201 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662   198.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   198.889 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.556   199.445    PC_0/clk_out1
    SLICE_X41Y73         FDRE                                         r  PC_0/pc_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141   199.586 r  PC_0/pc_o_reg[19]/Q
                         net (fo=3, routed)           0.194   199.780    EX_to_MEM_0/pc_o_reg[31]_6[17]
    SLICE_X38Y74         LUT6 (Prop_lut6_I0_O)        0.045   199.825 r  EX_to_MEM_0/addr_o[19]_i_1/O
                         net (fo=1, routed)           0.000   199.825    MEM_CONTROLL_0/pc_o_reg[31]_0[19]
    SLICE_X38Y74         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   150.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   150.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334   147.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716   148.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   148.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.824   149.204    MEM_CONTROLL_0/CLK
    SLICE_X38Y74         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.565   149.769    
                         clock uncertainty            0.593   150.362    
    SLICE_X38Y74         FDRE (Hold_fdre_C_D)         0.125   150.487    MEM_CONTROLL_0/addr_o_reg[19]
  -------------------------------------------------------------------
                         required time                       -150.487    
                         arrival time                         199.825    
  -------------------------------------------------------------------
                         slack                                 49.338    

Slack (MET) :             49.356ns  (arrival time - required time)
  Source:                 EX_to_MEM_0/store_data_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out1_clk_wiz_0 rise@200.000ns)
  Data Path Delay:        0.398ns  (logic 0.246ns (61.856%)  route 0.152ns (38.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 149.212 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.546ns = ( 199.454 - 200.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    D18                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   200.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   200.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541   198.201 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662   198.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   198.889 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.565   199.454    EX_to_MEM_0/clk_out1
    SLICE_X30Y67         FDRE                                         r  EX_to_MEM_0/store_data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.148   199.602 r  EX_to_MEM_0/store_data_o_reg[22]/Q
                         net (fo=1, routed)           0.152   199.753    EX_to_MEM_0/store_data_to_mem[22]
    SLICE_X30Y69         LUT5 (Prop_lut5_I3_O)        0.098   199.851 r  EX_to_MEM_0/data_o[22]_i_1/O
                         net (fo=1, routed)           0.000   199.851    MEM_CONTROLL_0/store_data_o_reg[31][22]
    SLICE_X30Y69         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    D18                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489   150.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   150.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334   147.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716   148.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   148.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.832   149.212    MEM_CONTROLL_0/CLK
    SLICE_X30Y69         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.565   149.777    
                         clock uncertainty            0.593   150.370    
    SLICE_X30Y69         FDRE (Hold_fdre_C_D)         0.125   150.495    MEM_CONTROLL_0/data_o_reg[22]
  -------------------------------------------------------------------
                         required time                       -150.495    
                         arrival time                         199.851    
  -------------------------------------------------------------------
                         slack                                 49.356    





