module registerfile#(parameter n=32)(
input logic[4:0]rd,rs1,rs2,
input logic reset,
logic rw,
logic [n-1:0] wrdata,
out put logic[4:0] rdata1,rdata2);
logic [31:0]rf[31:0];
assign rdata1=reset?0:rf[rs1];
assign rdata2=reset?0:rf[rs2];

always@(rw) begin
    rf[rd]=wrdata;
end

endmodule