# vlsi2
RISCV with 5 stage pipeline for my VLSI2 course
This is a project me and my project partner Elif B. Erkan did throughout a semester for VLSI2 course.
