
*** Running vivado
    with args -log demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_amp_dds_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_amp_dds_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_amp_dds_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1111.938 ; gain = 180.086 ; free physical = 1177 ; free virtual = 8724
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_amp_dds_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/ip/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_amp_dds_0/synth/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_amp_dds_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlslice' (1#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_amp_dds_0' (2#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/ip/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_amp_dds_0/synth/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_amp_dds_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1152.406 ; gain = 220.555 ; free physical = 1029 ; free virtual = 8577
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1152.406 ; gain = 220.555 ; free physical = 1004 ; free virtual = 8565
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1398.859 ; gain = 1.000 ; free physical = 485 ; free virtual = 8049
Finished Constraint Validation : Time (s): cpu = 00:00:58 ; elapsed = 00:01:06 . Memory (MB): peak = 1398.859 ; gain = 467.008 ; free physical = 408 ; free virtual = 7980
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:58 ; elapsed = 00:01:06 . Memory (MB): peak = 1398.859 ; gain = 467.008 ; free physical = 408 ; free virtual = 7980
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:06 . Memory (MB): peak = 1398.859 ; gain = 467.008 ; free physical = 408 ; free virtual = 7980
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:06 . Memory (MB): peak = 1398.859 ; gain = 467.008 ; free physical = 408 ; free virtual = 7980
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:07 . Memory (MB): peak = 1398.859 ; gain = 467.008 ; free physical = 397 ; free virtual = 7969
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 1437.859 ; gain = 506.008 ; free physical = 176 ; free virtual = 7755
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 1437.859 ; gain = 506.008 ; free physical = 175 ; free virtual = 7754
Finished Technology Mapping : Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 1446.875 ; gain = 515.023 ; free physical = 165 ; free virtual = 7745
Finished IO Insertion : Time (s): cpu = 00:01:27 ; elapsed = 00:01:37 . Memory (MB): peak = 1446.875 ; gain = 515.023 ; free physical = 119 ; free virtual = 7616
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:01:37 . Memory (MB): peak = 1446.875 ; gain = 515.023 ; free physical = 118 ; free virtual = 7611
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:01:37 . Memory (MB): peak = 1446.875 ; gain = 515.023 ; free physical = 118 ; free virtual = 7606
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:01:37 . Memory (MB): peak = 1446.875 ; gain = 515.023 ; free physical = 117 ; free virtual = 7601
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:37 . Memory (MB): peak = 1446.875 ; gain = 515.023 ; free physical = 117 ; free virtual = 7600
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:37 . Memory (MB): peak = 1446.875 ; gain = 515.023 ; free physical = 117 ; free virtual = 7600

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:37 . Memory (MB): peak = 1446.875 ; gain = 515.023 ; free physical = 117 ; free virtual = 7600
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 1451.875 ; gain = 420.520 ; free physical = 130 ; free virtual = 7579
