{
  "module_name": "hantro_g2_regs.h",
  "hash_id": "aee03f0bc6f64379f1d4cd15ff8479bf1f0663b8ab45b205d492e9c2b0f78733",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/verisilicon/hantro_g2_regs.h",
  "human_readable_source": " \n \n\n#ifndef HANTRO_G2_REGS_H_\n#define HANTRO_G2_REGS_H_\n\n#include \"hantro.h\"\n\n#define G2_SWREG(nr)\t((nr) * 4)\n\n#define G2_DEC_REG(b, s, m) \\\n\t((const struct hantro_reg) { \\\n\t\t.base = G2_SWREG(b), \\\n\t\t.shift = s, \\\n\t\t.mask = m, \\\n\t})\n\n#define G2_REG_VERSION\t\t\tG2_SWREG(0)\n\n#define G2_REG_INTERRUPT\t\tG2_SWREG(1)\n#define G2_REG_INTERRUPT_DEC_RDY_INT\tBIT(12)\n#define G2_REG_INTERRUPT_DEC_ABORT_E\tBIT(5)\n#define G2_REG_INTERRUPT_DEC_IRQ_DIS\tBIT(4)\n#define G2_REG_INTERRUPT_DEC_E\t\tBIT(0)\n\n#define HEVC_DEC_MODE\t\t\t0xc\n#define VP9_DEC_MODE\t\t\t0xd\n\n#define BUS_WIDTH_32\t\t\t0\n#define BUS_WIDTH_64\t\t\t1\n#define BUS_WIDTH_128\t\t\t2\n#define BUS_WIDTH_256\t\t\t3\n\n#define g2_strm_swap\t\tG2_DEC_REG(2, 28, 0xf)\n#define g2_strm_swap_old\tG2_DEC_REG(2, 27, 0x1f)\n#define g2_pic_swap\t\tG2_DEC_REG(2, 22, 0x1f)\n#define g2_dirmv_swap\t\tG2_DEC_REG(2, 20, 0xf)\n#define g2_dirmv_swap_old\tG2_DEC_REG(2, 17, 0x1f)\n#define g2_tab0_swap_old\tG2_DEC_REG(2, 12, 0x1f)\n#define g2_tab1_swap_old\tG2_DEC_REG(2, 7, 0x1f)\n#define g2_tab2_swap_old\tG2_DEC_REG(2, 2, 0x1f)\n\n#define g2_mode\t\t\tG2_DEC_REG(3, 27, 0x1f)\n#define g2_compress_swap\tG2_DEC_REG(3, 20, 0xf)\n#define g2_ref_compress_bypass\tG2_DEC_REG(3, 17, 0x1)\n#define g2_out_rs_e\t\tG2_DEC_REG(3, 16, 0x1)\n#define g2_out_dis\t\tG2_DEC_REG(3, 15, 0x1)\n#define g2_out_filtering_dis\tG2_DEC_REG(3, 14, 0x1)\n#define g2_write_mvs_e\t\tG2_DEC_REG(3, 12, 0x1)\n#define g2_tab3_swap_old\tG2_DEC_REG(3, 7, 0x1f)\n#define g2_rscan_swap\t\tG2_DEC_REG(3, 2, 0x1f)\n\n#define g2_pic_width_in_cbs\tG2_DEC_REG(4, 19, 0x1fff)\n#define g2_pic_height_in_cbs\tG2_DEC_REG(4, 6,  0x1fff)\n#define g2_num_ref_frames\tG2_DEC_REG(4, 0,  0x1f)\n\n#define g2_start_bit\t\tG2_DEC_REG(5, 25, 0x7f)\n#define g2_scaling_list_e\tG2_DEC_REG(5, 24, 0x1)\n#define g2_cb_qp_offset\t\tG2_DEC_REG(5, 19, 0x1f)\n#define g2_cr_qp_offset\t\tG2_DEC_REG(5, 14, 0x1f)\n#define g2_sign_data_hide\tG2_DEC_REG(5, 12, 0x1)\n#define g2_tempor_mvp_e\t\tG2_DEC_REG(5, 11, 0x1)\n#define g2_max_cu_qpd_depth\tG2_DEC_REG(5, 5,  0x3f)\n#define g2_cu_qpd_e\t\tG2_DEC_REG(5, 4,  0x1)\n#define g2_pix_shift\t\tG2_DEC_REG(5, 0,  0xf)\n\n#define g2_stream_len\t\tG2_DEC_REG(6, 0,  0xffffffff)\n\n#define g2_cabac_init_present\tG2_DEC_REG(7, 31, 0x1)\n#define g2_weight_pred_e\tG2_DEC_REG(7, 28, 0x1)\n#define g2_weight_bipr_idc\tG2_DEC_REG(7, 26, 0x3)\n#define g2_filter_over_slices\tG2_DEC_REG(7, 25, 0x1)\n#define g2_filter_over_tiles\tG2_DEC_REG(7, 24, 0x1)\n#define g2_asym_pred_e\t\tG2_DEC_REG(7, 23, 0x1)\n#define g2_sao_e\t\tG2_DEC_REG(7, 22, 0x1)\n#define g2_pcm_filt_d\t\tG2_DEC_REG(7, 21, 0x1)\n#define g2_slice_chqp_present\tG2_DEC_REG(7, 20, 0x1)\n#define g2_dependent_slice\tG2_DEC_REG(7, 19, 0x1)\n#define g2_filter_override\tG2_DEC_REG(7, 18, 0x1)\n#define g2_strong_smooth_e\tG2_DEC_REG(7, 17, 0x1)\n#define g2_filt_offset_beta\tG2_DEC_REG(7, 12, 0x1f)\n#define g2_filt_offset_tc\tG2_DEC_REG(7, 7,  0x1f)\n#define g2_slice_hdr_ext_e\tG2_DEC_REG(7, 6,  0x1)\n#define g2_slice_hdr_ext_bits\tG2_DEC_REG(7, 3,  0x7)\n\n#define g2_const_intra_e\tG2_DEC_REG(8, 31, 0x1)\n#define g2_filt_ctrl_pres\tG2_DEC_REG(8, 30, 0x1)\n#define g2_bit_depth_y\t\tG2_DEC_REG(8, 21, 0xf)\n#define g2_bit_depth_c\t\tG2_DEC_REG(8, 17, 0xf)\n#define g2_idr_pic_e\t\tG2_DEC_REG(8, 16, 0x1)\n#define g2_bit_depth_pcm_y\tG2_DEC_REG(8, 12, 0xf)\n#define g2_bit_depth_pcm_c\tG2_DEC_REG(8, 8,  0xf)\n#define g2_bit_depth_y_minus8\tG2_DEC_REG(8, 6,  0x3)\n#define g2_bit_depth_c_minus8\tG2_DEC_REG(8, 4,  0x3)\n#define g2_rs_out_bit_depth\tG2_DEC_REG(8, 4,  0xf)\n#define g2_output_8_bits\tG2_DEC_REG(8, 3,  0x1)\n#define g2_output_format\tG2_DEC_REG(8, 0,  0x7)\n#define g2_pp_pix_shift\t\tG2_DEC_REG(8, 0,  0xf)\n\n#define g2_refidx1_active\tG2_DEC_REG(9, 19, 0x1f)\n#define g2_refidx0_active\tG2_DEC_REG(9, 14, 0x1f)\n#define g2_hdr_skip_length\tG2_DEC_REG(9, 0,  0x3fff)\n\n#define g2_start_code_e\t\tG2_DEC_REG(10, 31, 0x1)\n#define g2_init_qp_old\t\tG2_DEC_REG(10, 25, 0x3f)\n#define g2_init_qp\t\tG2_DEC_REG(10, 24, 0x7f)\n#define g2_num_tile_cols_old\tG2_DEC_REG(10, 20, 0x1f)\n#define g2_num_tile_cols\tG2_DEC_REG(10, 19, 0x1f)\n#define g2_num_tile_rows_old\tG2_DEC_REG(10, 15, 0x1f)\n#define g2_num_tile_rows\tG2_DEC_REG(10, 14, 0x1f)\n#define g2_tile_e\t\tG2_DEC_REG(10, 1,  0x1)\n#define g2_entropy_sync_e\tG2_DEC_REG(10, 0,  0x1)\n\n#define vp9_transform_mode\tG2_DEC_REG(11, 27, 0x7)\n#define vp9_filt_sharpness\tG2_DEC_REG(11, 21, 0x7)\n#define vp9_mcomp_filt_type\tG2_DEC_REG(11,  8, 0x7)\n#define vp9_high_prec_mv_e\tG2_DEC_REG(11,  7, 0x1)\n#define vp9_comp_pred_mode\tG2_DEC_REG(11,  4, 0x3)\n#define vp9_gref_sign_bias\tG2_DEC_REG(11,  2, 0x1)\n#define vp9_aref_sign_bias\tG2_DEC_REG(11,  0, 0x1)\n\n#define g2_refer_lterm_e\tG2_DEC_REG(12, 16, 0xffff)\n#define g2_min_cb_size\t\tG2_DEC_REG(12, 13, 0x7)\n#define g2_max_cb_size\t\tG2_DEC_REG(12, 10, 0x7)\n#define g2_min_pcm_size\t\tG2_DEC_REG(12, 7,  0x7)\n#define g2_max_pcm_size\t\tG2_DEC_REG(12, 4,  0x7)\n#define g2_pcm_e\t\tG2_DEC_REG(12, 3,  0x1)\n#define g2_transform_skip\tG2_DEC_REG(12, 2,  0x1)\n#define g2_transq_bypass\tG2_DEC_REG(12, 1,  0x1)\n#define g2_list_mod_e\t\tG2_DEC_REG(12, 0,  0x1)\n\n#define hevc_min_trb_size\t\tG2_DEC_REG(13, 13, 0x7)\n#define hevc_max_trb_size\t\tG2_DEC_REG(13, 10, 0x7)\n#define hevc_max_intra_hierdepth\tG2_DEC_REG(13, 7,  0x7)\n#define hevc_max_inter_hierdepth\tG2_DEC_REG(13, 4,  0x7)\n#define hevc_parallel_merge\t\tG2_DEC_REG(13, 0,  0xf)\n\n#define hevc_rlist_f0\t\tG2_DEC_REG(14, 0,  0x1f)\n#define hevc_rlist_f1\t\tG2_DEC_REG(14, 10, 0x1f)\n#define hevc_rlist_f2\t\tG2_DEC_REG(14, 20, 0x1f)\n#define hevc_rlist_b0\t\tG2_DEC_REG(14, 5,  0x1f)\n#define hevc_rlist_b1\t\tG2_DEC_REG(14, 15, 0x1f)\n#define hevc_rlist_b2\t\tG2_DEC_REG(14, 25, 0x1f)\n\n#define hevc_rlist_f3\t\tG2_DEC_REG(15, 0,  0x1f)\n#define hevc_rlist_f4\t\tG2_DEC_REG(15, 10, 0x1f)\n#define hevc_rlist_f5\t\tG2_DEC_REG(15, 20, 0x1f)\n#define hevc_rlist_b3\t\tG2_DEC_REG(15, 5,  0x1f)\n#define hevc_rlist_b4\t\tG2_DEC_REG(15, 15, 0x1f)\n#define hevc_rlist_b5\t\tG2_DEC_REG(15, 25, 0x1f)\n\n#define hevc_rlist_f6\t\tG2_DEC_REG(16, 0,  0x1f)\n#define hevc_rlist_f7\t\tG2_DEC_REG(16, 10, 0x1f)\n#define hevc_rlist_f8\t\tG2_DEC_REG(16, 20, 0x1f)\n#define hevc_rlist_b6\t\tG2_DEC_REG(16, 5,  0x1f)\n#define hevc_rlist_b7\t\tG2_DEC_REG(16, 15, 0x1f)\n#define hevc_rlist_b8\t\tG2_DEC_REG(16, 25, 0x1f)\n\n#define hevc_rlist_f9\t\tG2_DEC_REG(17, 0,  0x1f)\n#define hevc_rlist_f10\t\tG2_DEC_REG(17, 10, 0x1f)\n#define hevc_rlist_f11\t\tG2_DEC_REG(17, 20, 0x1f)\n#define hevc_rlist_b9\t\tG2_DEC_REG(17, 5,  0x1f)\n#define hevc_rlist_b10\t\tG2_DEC_REG(17, 15, 0x1f)\n#define hevc_rlist_b11\t\tG2_DEC_REG(17, 25, 0x1f)\n\n#define hevc_rlist_f12\t\tG2_DEC_REG(18, 0,  0x1f)\n#define hevc_rlist_f13\t\tG2_DEC_REG(18, 10, 0x1f)\n#define hevc_rlist_f14\t\tG2_DEC_REG(18, 20, 0x1f)\n#define hevc_rlist_b12\t\tG2_DEC_REG(18, 5,  0x1f)\n#define hevc_rlist_b13\t\tG2_DEC_REG(18, 15, 0x1f)\n#define hevc_rlist_b14\t\tG2_DEC_REG(18, 25, 0x1f)\n\n#define hevc_rlist_f15\t\tG2_DEC_REG(19, 0,  0x1f)\n#define hevc_rlist_b15\t\tG2_DEC_REG(19, 5,  0x1f)\n\n#define g2_partial_ctb_x\tG2_DEC_REG(20, 31, 0x1)\n#define g2_partial_ctb_y\tG2_DEC_REG(20, 30, 0x1)\n#define g2_pic_width_4x4\tG2_DEC_REG(20, 16, 0xfff)\n#define g2_pic_height_4x4\tG2_DEC_REG(20, 0,  0xfff)\n\n#define vp9_qp_delta_y_dc\tG2_DEC_REG(13, 23, 0x3f)\n#define vp9_qp_delta_ch_dc\tG2_DEC_REG(13, 17, 0x3f)\n#define vp9_qp_delta_ch_ac\tG2_DEC_REG(13, 11, 0x3f)\n#define vp9_last_sign_bias\tG2_DEC_REG(13, 10, 0x1)\n#define vp9_lossless_e\t\tG2_DEC_REG(13,  9, 0x1)\n#define vp9_comp_pred_var_ref1\tG2_DEC_REG(13,  7, 0x3)\n#define vp9_comp_pred_var_ref0\tG2_DEC_REG(13,  5, 0x3)\n#define vp9_comp_pred_fixed_ref\tG2_DEC_REG(13,  3, 0x3)\n#define vp9_segment_temp_upd_e\tG2_DEC_REG(13,  2, 0x1)\n#define vp9_segment_upd_e\tG2_DEC_REG(13,  1, 0x1)\n#define vp9_segment_e\t\tG2_DEC_REG(13,  0, 0x1)\n\n#define vp9_filt_level\t\tG2_DEC_REG(14, 18, 0x3f)\n#define vp9_refpic_seg0\t\tG2_DEC_REG(14, 15, 0x7)\n#define vp9_skip_seg0\t\tG2_DEC_REG(14, 14, 0x1)\n#define vp9_filt_level_seg0\tG2_DEC_REG(14,  8, 0x3f)\n#define vp9_quant_seg0\t\tG2_DEC_REG(14,  0, 0xff)\n\n#define vp9_refpic_seg1\t\tG2_DEC_REG(15, 15, 0x7)\n#define vp9_skip_seg1\t\tG2_DEC_REG(15, 14, 0x1)\n#define vp9_filt_level_seg1\tG2_DEC_REG(15,  8, 0x3f)\n#define vp9_quant_seg1\t\tG2_DEC_REG(15,  0, 0xff)\n\n#define vp9_refpic_seg2\t\tG2_DEC_REG(16, 15, 0x7)\n#define vp9_skip_seg2\t\tG2_DEC_REG(16, 14, 0x1)\n#define vp9_filt_level_seg2\tG2_DEC_REG(16,  8, 0x3f)\n#define vp9_quant_seg2\t\tG2_DEC_REG(16,  0, 0xff)\n\n#define vp9_refpic_seg3\t\tG2_DEC_REG(17, 15, 0x7)\n#define vp9_skip_seg3\t\tG2_DEC_REG(17, 14, 0x1)\n#define vp9_filt_level_seg3\tG2_DEC_REG(17,  8, 0x3f)\n#define vp9_quant_seg3\t\tG2_DEC_REG(17,  0, 0xff)\n\n#define vp9_refpic_seg4\t\tG2_DEC_REG(18, 15, 0x7)\n#define vp9_skip_seg4\t\tG2_DEC_REG(18, 14, 0x1)\n#define vp9_filt_level_seg4\tG2_DEC_REG(18,  8, 0x3f)\n#define vp9_quant_seg4\t\tG2_DEC_REG(18,  0, 0xff)\n\n#define vp9_refpic_seg5\t\tG2_DEC_REG(19, 15, 0x7)\n#define vp9_skip_seg5\t\tG2_DEC_REG(19, 14, 0x1)\n#define vp9_filt_level_seg5\tG2_DEC_REG(19,  8, 0x3f)\n#define vp9_quant_seg5\t\tG2_DEC_REG(19,  0, 0xff)\n\n#define hevc_cur_poc_00\t\tG2_DEC_REG(46, 24, 0xff)\n#define hevc_cur_poc_01\t\tG2_DEC_REG(46, 16, 0xff)\n#define hevc_cur_poc_02\t\tG2_DEC_REG(46, 8,  0xff)\n#define hevc_cur_poc_03\t\tG2_DEC_REG(46, 0,  0xff)\n\n#define hevc_cur_poc_04\t\tG2_DEC_REG(47, 24, 0xff)\n#define hevc_cur_poc_05\t\tG2_DEC_REG(47, 16, 0xff)\n#define hevc_cur_poc_06\t\tG2_DEC_REG(47, 8,  0xff)\n#define hevc_cur_poc_07\t\tG2_DEC_REG(47, 0,  0xff)\n\n#define hevc_cur_poc_08\t\tG2_DEC_REG(48, 24, 0xff)\n#define hevc_cur_poc_09\t\tG2_DEC_REG(48, 16, 0xff)\n#define hevc_cur_poc_10\t\tG2_DEC_REG(48, 8,  0xff)\n#define hevc_cur_poc_11\t\tG2_DEC_REG(48, 0,  0xff)\n\n#define hevc_cur_poc_12\t\tG2_DEC_REG(49, 24, 0xff)\n#define hevc_cur_poc_13\t\tG2_DEC_REG(49, 16, 0xff)\n#define hevc_cur_poc_14\t\tG2_DEC_REG(49, 8,  0xff)\n#define hevc_cur_poc_15\t\tG2_DEC_REG(49, 0,  0xff)\n\n#define vp9_refpic_seg6\t\tG2_DEC_REG(31, 15, 0x7)\n#define vp9_skip_seg6\t\tG2_DEC_REG(31, 14, 0x1)\n#define vp9_filt_level_seg6\tG2_DEC_REG(31,  8, 0x3f)\n#define vp9_quant_seg6\t\tG2_DEC_REG(31,  0, 0xff)\n\n#define vp9_refpic_seg7\t\tG2_DEC_REG(32, 15, 0x7)\n#define vp9_skip_seg7\t\tG2_DEC_REG(32, 14, 0x1)\n#define vp9_filt_level_seg7\tG2_DEC_REG(32,  8, 0x3f)\n#define vp9_quant_seg7\t\tG2_DEC_REG(32,  0, 0xff)\n\n#define vp9_lref_width\t\tG2_DEC_REG(33, 16, 0xffff)\n#define vp9_lref_height\t\tG2_DEC_REG(33,  0, 0xffff)\n\n#define vp9_gref_width\t\tG2_DEC_REG(34, 16, 0xffff)\n#define vp9_gref_height\t\tG2_DEC_REG(34,  0, 0xffff)\n\n#define vp9_aref_width\t\tG2_DEC_REG(35, 16, 0xffff)\n#define vp9_aref_height\t\tG2_DEC_REG(35,  0, 0xffff)\n\n#define vp9_lref_hor_scale\tG2_DEC_REG(36, 16, 0xffff)\n#define vp9_lref_ver_scale\tG2_DEC_REG(36,  0, 0xffff)\n\n#define vp9_gref_hor_scale\tG2_DEC_REG(37, 16, 0xffff)\n#define vp9_gref_ver_scale\tG2_DEC_REG(37,  0, 0xffff)\n\n#define vp9_aref_hor_scale\tG2_DEC_REG(38, 16, 0xffff)\n#define vp9_aref_ver_scale\tG2_DEC_REG(38,  0, 0xffff)\n\n#define vp9_filt_ref_adj_0\tG2_DEC_REG(46, 24, 0x7f)\n#define vp9_filt_ref_adj_1\tG2_DEC_REG(46, 16, 0x7f)\n#define vp9_filt_ref_adj_2\tG2_DEC_REG(46,  8, 0x7f)\n#define vp9_filt_ref_adj_3\tG2_DEC_REG(46,  0, 0x7f)\n\n#define vp9_filt_mb_adj_0\tG2_DEC_REG(47, 24, 0x7f)\n#define vp9_filt_mb_adj_1\tG2_DEC_REG(47, 16, 0x7f)\n#define vp9_filt_mb_adj_2\tG2_DEC_REG(47,  8, 0x7f)\n#define vp9_filt_mb_adj_3\tG2_DEC_REG(47,  0, 0x7f)\n\n#define g2_apf_threshold\tG2_DEC_REG(55, 0, 0xffff)\n\n#define g2_clk_gate_e\t\tG2_DEC_REG(58, 16, 0x1)\n#define g2_double_buffer_e\tG2_DEC_REG(58, 15, 0x1)\n#define g2_buswidth\t\tG2_DEC_REG(58, 8,  0x7)\n#define g2_max_burst\t\tG2_DEC_REG(58, 0,  0xff)\n\n#define g2_down_scale_e\t\tG2_DEC_REG(184, 7, 0x1)\n#define g2_down_scale_y\t\tG2_DEC_REG(184, 2, 0x3)\n#define g2_down_scale_x\t\tG2_DEC_REG(184, 0, 0x3)\n\n#define G2_REG_CONFIG\t\t\t\tG2_SWREG(58)\n#define G2_REG_CONFIG_DEC_CLK_GATE_E\t\tBIT(16)\n#define G2_REG_CONFIG_DEC_CLK_GATE_IDLE_E\tBIT(17)\n\n#define G2_OUT_LUMA_ADDR\t\t(G2_SWREG(65))\n#define G2_REF_LUMA_ADDR(i)\t\t(G2_SWREG(67)  + ((i) * 0x8))\n#define G2_VP9_SEGMENT_WRITE_ADDR\t(G2_SWREG(79))\n#define G2_VP9_SEGMENT_READ_ADDR\t(G2_SWREG(81))\n#define G2_OUT_CHROMA_ADDR\t\t(G2_SWREG(99))\n#define G2_REF_CHROMA_ADDR(i)\t\t(G2_SWREG(101) + ((i) * 0x8))\n#define G2_OUT_MV_ADDR\t\t\t(G2_SWREG(133))\n#define G2_REF_MV_ADDR(i)\t\t(G2_SWREG(135) + ((i) * 0x8))\n#define G2_TILE_SIZES_ADDR\t\t(G2_SWREG(167))\n#define G2_STREAM_ADDR\t\t\t(G2_SWREG(169))\n#define G2_HEVC_SCALING_LIST_ADDR\t(G2_SWREG(171))\n#define G2_VP9_CTX_COUNT_ADDR\t\t(G2_SWREG(171))\n#define G2_VP9_PROBS_ADDR\t\t(G2_SWREG(173))\n#define G2_RS_OUT_LUMA_ADDR\t\t(G2_SWREG(175))\n#define G2_RS_OUT_CHROMA_ADDR\t\t(G2_SWREG(177))\n#define G2_TILE_FILTER_ADDR\t\t(G2_SWREG(179))\n#define G2_TILE_SAO_ADDR\t\t(G2_SWREG(181))\n#define G2_TILE_BSD_ADDR\t\t(G2_SWREG(183))\n#define G2_DS_DST\t\t\t(G2_SWREG(186))\n#define G2_DS_DST_CHR\t\t\t(G2_SWREG(188))\n\n#define g2_strm_buffer_len\tG2_DEC_REG(258, 0, 0xffffffff)\n#define g2_strm_start_offset\tG2_DEC_REG(259, 0, 0xffffffff)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}