# Design and Analysis of CMOS Inverter: Schematic Design, Layout Design and LVS Validation using SKY130 PDK

## Contents
- [1. Introduction](#1-Introduction)
  - [1.1. Objective](#11-Objective)

- [2. Tools and PDK](#2-Tools-and-PDK)
  - [2.1 SKY130PDK](#21-SKY130PDK)
  - [2.2 Icarus Verilog](#22-Icarus-Verilog)
  - [2.3 GTK Wave](#23-GTK-Wave)
  - [2.4 Yosys](#24-Yosys)
  - [2.5 Xschem](#25-Xschem)
  - [2.6 Ngspice](#26-Ngspice)
  - [2.7 Magi VLSI](#27-Magi-VLSI)
  - [2.8 Netgen](#28-Netgen)

- [3. Schematic Analysis](#3-Schematic-Analysis)
  - [3.1 Schematic Circuit](#31-Schematic-Circuit)
  - [3.2 Voltage Transfer Characteristics](#32-Voltage-Transfer-Characteristics)
  - [3.3 Noise Analysis](#33-Noise-Analysis])
  - [3.4 Delay Analysis](#34-Delay-Analysis)
  - [3.5 Power Analysis](#35-Power-Analysis)

- [4. Layout Design](#4-Layout-Design)
  - [4.1 Inverter Layout Design](#41-Inverter-Layout-Design)
  - [4.2 Magic VLSI SPICE file](#42-Magic-VLSI-SPICE-file)

- [5. Behavioural Description](#5-Behavioural-Descriptio)
  - [5.1 Verilog Inverter Design](#41-Verilog-Inverter-Design)
  - [5.2 GTK Wave](#42-GTK-Wave)
 
- [6. Verilog RTL Synthesis](#6-Verilog-RTL-Synthesis)
  - [6.1 Yosys Synthesis](#61-Yosys-Synthesis)
  - [6.2 NetlistSVG](#62-NetlistSVG)
  - [6.3 GraphViz](#62-GraphViz)
 
- [7. Layout Versus Schematic](#7-Layout-Versus-Schematic)
  - [7.1 LVS SPICE](#71-LVS-SPICE)
  - [7.2 LVS Ngspice Simulation](#72-LVS-Ngspice-Simulation)
 

- [8. Conclusion](#8-Conclusion)

## 1. Introduction

### 1.1. Objective

## 2. Tools and PDK

### 2.1 SKY130PDK

### 2.2 Icarus Verilog

### 2.3 GTK Wave

### 2.4 Yosys

### 2.5 Xschem

### 2.6 Ngspice

### 2.7 Magi VLSI

### 2.8 Netgen



## 3. Schematic Analysis

### 3.1 Schematic Circuit 

### 3.2 Voltage Transfer Characteristics

### 3.3 Noise Analysis

### 3.4 Delay Analysis

### 3.5 Power Analysis

## 4. Layout Design

### 4.1 Inverter Layout Design

### 4.2 Magic VLSI SPICE file

## 5. Behavioural Description

### 5.1 Verilog Inverter Design

### 5.2 GTK Wave

## 6. Verilog RTL Synthesis

### 6.1 Yosys Synthesis

### 6.2 NetlistSVG

### 6.3 GraphViz

## 7. Layout Versus Schematic

### 7.1 LVS SPICE

### 7.2 LVS Ngspice Simulation

## 8. Conclusion

