# Single_cycle
Single Cycle Risc-V using verilog
