--------------------------------------------------------------------------------
Release 12.4 Trace  (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.4/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml stack.twx stack.ncd -o stack.twr stack.pcf

Design file:              stack.ncd
Physical constraint file: stack.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
pop         |    7.222(R)|      SLOW  |   -0.736(R)|      FAST  |clk_BUFGP         |   0.000|
push        |   12.294(R)|      SLOW  |   -0.589(R)|      FAST  |clk_BUFGP         |   0.000|
rst         |    3.908(R)|      SLOW  |   -0.371(R)|      FAST  |clk_BUFGP         |   0.000|
value_in<0> |    6.689(R)|      SLOW  |   -1.216(R)|      FAST  |clk_BUFGP         |   0.000|
value_in<1> |    6.939(R)|      SLOW  |   -0.946(R)|      FAST  |clk_BUFGP         |   0.000|
value_in<2> |    6.926(R)|      SLOW  |   -1.203(R)|      FAST  |clk_BUFGP         |   0.000|
value_in<3> |    6.239(R)|      SLOW  |   -1.221(R)|      FAST  |clk_BUFGP         |   0.000|
value_in<4> |    8.955(R)|      SLOW  |   -0.934(R)|      FAST  |clk_BUFGP         |   0.000|
value_in<5> |    8.620(R)|      SLOW  |   -0.768(R)|      FAST  |clk_BUFGP         |   0.000|
value_in<6> |    7.309(R)|      SLOW  |   -0.868(R)|      FAST  |clk_BUFGP         |   0.000|
value_in<7> |    6.029(R)|      SLOW  |   -0.725(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
top<0>      |         8.763(R)|      SLOW  |         3.432(R)|      FAST  |clk_BUFGP         |   0.000|
top<1>      |         9.113(R)|      SLOW  |         3.611(R)|      FAST  |clk_BUFGP         |   0.000|
top<2>      |         9.045(R)|      SLOW  |         3.575(R)|      FAST  |clk_BUFGP         |   0.000|
top<3>      |         8.810(R)|      SLOW  |         3.441(R)|      FAST  |clk_BUFGP         |   0.000|
top<4>      |         9.283(R)|      SLOW  |         3.743(R)|      FAST  |clk_BUFGP         |   0.000|
top<5>      |         9.154(R)|      SLOW  |         3.730(R)|      FAST  |clk_BUFGP         |   0.000|
top<6>      |         9.371(R)|      SLOW  |         3.852(R)|      FAST  |clk_BUFGP         |   0.000|
top<7>      |         8.761(R)|      SLOW  |         3.467(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.946|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Sep 12 17:34:21 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 133 MB



