

================================================================
== Vitis HLS Report for 'dct_Pipeline_WR_Loop_Row_WR_Loop_Col'
================================================================
* Date:           Wed Jul 23 16:03:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_hls_solution
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       69|       69|  0.690 us|  0.690 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row_WR_Loop_Col  |       67|       67|         5|          1|          1|    64|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [dct.cpp:81->dct.cpp:107]   --->   Operation 8 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [dct.cpp:81->dct.cpp:107]   --->   Operation 9 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten20"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln81 = store i4 0, i4 %r" [dct.cpp:81->dct.cpp:107]   --->   Operation 14 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln81 = store i4 0, i4 %c" [dct.cpp:81->dct.cpp:107]   --->   Operation 15 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i9"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i7 %indvar_flatten20" [dct.cpp:84->dct.cpp:107]   --->   Operation 17 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.87ns)   --->   "%icmp_ln84 = icmp_eq  i7 %indvar_flatten20_load, i7 64" [dct.cpp:84->dct.cpp:107]   --->   Operation 18 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.87ns)   --->   "%add_ln84_1 = add i7 %indvar_flatten20_load, i7 1" [dct.cpp:84->dct.cpp:107]   --->   Operation 19 'add' 'add_ln84_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %for.inc8.i12, void %_Z10write_dataPA8_sPs.exit.exitStub" [dct.cpp:84->dct.cpp:107]   --->   Operation 20 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln84 = store i7 %add_ln84_1, i7 %indvar_flatten20" [dct.cpp:84->dct.cpp:107]   --->   Operation 21 'store' 'store_ln84' <Predicate = (!icmp_ln84)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.08>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%c_load = load i4 %c" [dct.cpp:86->dct.cpp:107]   --->   Operation 22 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%r_load = load i4 %r" [dct.cpp:84->dct.cpp:107]   --->   Operation 23 'load' 'r_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.73ns)   --->   "%add_ln84 = add i4 %r_load, i4 1" [dct.cpp:84->dct.cpp:107]   --->   Operation 24 'add' 'add_ln84' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%icmp_ln86 = icmp_eq  i4 %c_load, i4 8" [dct.cpp:86->dct.cpp:107]   --->   Operation 25 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.02ns)   --->   "%select_ln81 = select i1 %icmp_ln86, i4 0, i4 %c_load" [dct.cpp:81->dct.cpp:107]   --->   Operation 26 'select' 'select_ln81' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.02ns)   --->   "%select_ln84 = select i1 %icmp_ln86, i4 %add_ln84, i4 %r_load" [dct.cpp:84->dct.cpp:107]   --->   Operation 27 'select' 'select_ln84' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i4 %select_ln84" [dct.cpp:88->dct.cpp:107]   --->   Operation 28 'trunc' 'trunc_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln88, i3 0" [dct.cpp:88->dct.cpp:107]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i4 %select_ln81" [dct.cpp:88->dct.cpp:107]   --->   Operation 30 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.82ns)   --->   "%add_ln88 = add i6 %tmp_s, i6 %zext_ln88" [dct.cpp:88->dct.cpp:107]   --->   Operation 31 'add' 'add_ln88' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln86 = add i4 %select_ln81, i4 1" [dct.cpp:86->dct.cpp:107]   --->   Operation 32 'add' 'add_ln86' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln81 = store i4 %select_ln84, i4 %r" [dct.cpp:81->dct.cpp:107]   --->   Operation 33 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln81 = store i4 %add_ln86, i4 %c" [dct.cpp:81->dct.cpp:107]   --->   Operation 34 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i6 %add_ln88" [dct.cpp:88->dct.cpp:107]   --->   Operation 35 'zext' 'zext_ln88_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%buf_2d_out_addr = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln88_1" [dct.cpp:88->dct.cpp:107]   --->   Operation 36 'getelementptr' 'buf_2d_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (3.25ns)   --->   "%buf_2d_out_load = load i6 %buf_2d_out_addr" [dct.cpp:88->dct.cpp:107]   --->   Operation 37 'load' 'buf_2d_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 38 [1/2] ( I:3.25ns O:3.25ns )   --->   "%buf_2d_out_load = load i6 %buf_2d_out_addr" [dct.cpp:88->dct.cpp:107]   --->   Operation 38 'load' 'buf_2d_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln88_1" [dct.cpp:88->dct.cpp:107]   --->   Operation 39 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (3.25ns)   --->   "%store_ln88 = store i16 %buf_2d_out_load, i6 %output_r_addr" [dct.cpp:88->dct.cpp:107]   --->   Operation 40 'store' 'store_ln88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 46 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln84)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WR_Loop_Row_WR_Loop_Col_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln87 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [dct.cpp:87->dct.cpp:107]   --->   Operation 43 'specpipeline' 'specpipeline_ln87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/2] ( I:3.25ns O:3.25ns )   --->   "%store_ln88 = store i16 %buf_2d_out_load, i6 %output_r_addr" [dct.cpp:88->dct.cpp:107]   --->   Operation 44 'store' 'store_ln88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln86 = br void %for.inc.i9" [dct.cpp:86->dct.cpp:107]   --->   Operation 45 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_2d_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                     (alloca           ) [ 011000]
r                     (alloca           ) [ 011000]
indvar_flatten20      (alloca           ) [ 010000]
specmemcore_ln0       (specmemcore      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln81            (store            ) [ 000000]
store_ln81            (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
indvar_flatten20_load (load             ) [ 000000]
icmp_ln84             (icmp             ) [ 011110]
add_ln84_1            (add              ) [ 000000]
br_ln84               (br               ) [ 000000]
store_ln84            (store            ) [ 000000]
c_load                (load             ) [ 000000]
r_load                (load             ) [ 000000]
add_ln84              (add              ) [ 000000]
icmp_ln86             (icmp             ) [ 000000]
select_ln81           (select           ) [ 000000]
select_ln84           (select           ) [ 000000]
trunc_ln88            (trunc            ) [ 000000]
tmp_s                 (bitconcatenate   ) [ 000000]
zext_ln88             (zext             ) [ 000000]
add_ln88              (add              ) [ 010100]
add_ln86              (add              ) [ 000000]
store_ln81            (store            ) [ 000000]
store_ln81            (store            ) [ 000000]
zext_ln88_1           (zext             ) [ 010010]
buf_2d_out_addr       (getelementptr    ) [ 010010]
buf_2d_out_load       (load             ) [ 010001]
output_r_addr         (getelementptr    ) [ 010001]
specloopname_ln0      (specloopname     ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
specpipeline_ln87     (specpipeline     ) [ 000000]
store_ln88            (store            ) [ 000000]
br_ln86               (br               ) [ 000000]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_2d_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WR_Loop_Row_WR_Loop_Col_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="c_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="r_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="indvar_flatten20_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten20/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="buf_2d_out_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="6" slack="0"/>
<pin id="68" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="6" slack="0"/>
<pin id="73" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_out_load/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="output_r_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="16" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="6" slack="1"/>
<pin id="81" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln0_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="7" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln81_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln81_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="4" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten20_load_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten20_load/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln84_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="0"/>
<pin id="111" dir="0" index="1" bw="7" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="add_ln84_1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_1/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln84_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="7" slack="0"/>
<pin id="123" dir="0" index="1" bw="7" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="c_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="1"/>
<pin id="128" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="r_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="1"/>
<pin id="131" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln84_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln86_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="4" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="select_ln81_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="4" slack="0"/>
<pin id="148" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="select_ln84_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="4" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln88_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln88/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_s_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln88_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln88_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="0" index="1" bw="4" slack="0"/>
<pin id="179" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln86_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln81_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="1"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln81_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="1"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln88_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="1"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88_1/3 "/>
</bind>
</comp>

<comp id="202" class="1005" name="c_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="209" class="1005" name="r_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="216" class="1005" name="indvar_flatten20_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten20 "/>
</bind>
</comp>

<comp id="223" class="1005" name="icmp_ln84_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="3"/>
<pin id="225" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln84 "/>
</bind>
</comp>

<comp id="227" class="1005" name="add_ln88_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="1"/>
<pin id="229" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln88 "/>
</bind>
</comp>

<comp id="232" class="1005" name="zext_ln88_1_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="1"/>
<pin id="234" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln88_1 "/>
</bind>
</comp>

<comp id="237" class="1005" name="buf_2d_out_addr_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="1"/>
<pin id="239" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr "/>
</bind>
</comp>

<comp id="242" class="1005" name="buf_2d_out_load_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="1"/>
<pin id="244" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_load "/>
</bind>
</comp>

<comp id="247" class="1005" name="output_r_addr_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="6" slack="1"/>
<pin id="249" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_r_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="40" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="40" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="71" pin="3"/><net_sink comp="84" pin=1"/></net>

<net id="90"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="113"><net_src comp="106" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="106" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="115" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="126" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="126" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="138" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="132" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="129" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="152" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="38" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="144" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="164" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="172" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="144" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="152" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="182" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="198" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="205"><net_src comp="52" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="208"><net_src comp="202" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="212"><net_src comp="56" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="219"><net_src comp="60" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="226"><net_src comp="109" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="176" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="235"><net_src comp="198" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="240"><net_src comp="64" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="245"><net_src comp="71" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="250"><net_src comp="77" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="84" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {4 5 }
 - Input state : 
	Port: dct_Pipeline_WR_Loop_Row_WR_Loop_Col : buf_2d_out | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln81 : 1
		store_ln81 : 1
		indvar_flatten20_load : 1
		icmp_ln84 : 2
		add_ln84_1 : 2
		br_ln84 : 3
		store_ln84 : 3
	State 2
		add_ln84 : 1
		icmp_ln86 : 1
		select_ln81 : 2
		select_ln84 : 2
		trunc_ln88 : 3
		tmp_s : 4
		zext_ln88 : 3
		add_ln88 : 5
		add_ln86 : 3
		store_ln81 : 3
		store_ln81 : 4
	State 3
		buf_2d_out_addr : 1
		buf_2d_out_load : 2
	State 4
		store_ln88 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |  add_ln84_1_fu_115 |    0    |    14   |
|    add   |   add_ln84_fu_132  |    0    |    13   |
|          |   add_ln88_fu_176  |    0    |    14   |
|          |   add_ln86_fu_182  |    0    |    13   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln84_fu_109  |    0    |    14   |
|          |  icmp_ln86_fu_138  |    0    |    13   |
|----------|--------------------|---------|---------|
|  select  | select_ln81_fu_144 |    0    |    4    |
|          | select_ln84_fu_152 |    0    |    4    |
|----------|--------------------|---------|---------|
|   trunc  |  trunc_ln88_fu_160 |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|    tmp_s_fu_164    |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln88_fu_172  |    0    |    0    |
|          | zext_ln88_1_fu_198 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    89   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln88_reg_227    |    6   |
| buf_2d_out_addr_reg_237|    6   |
| buf_2d_out_load_reg_242|   16   |
|        c_reg_202       |    4   |
|    icmp_ln84_reg_223   |    1   |
|indvar_flatten20_reg_216|    7   |
|  output_r_addr_reg_247 |    6   |
|        r_reg_209       |    4   |
|   zext_ln88_1_reg_232  |   64   |
+------------------------+--------+
|          Total         |   114  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_84 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_84 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   56   ||  4.764  ||    0    ||    27   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   89   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    0   |   27   |
|  Register |    -   |   114  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   114  |   116  |
+-----------+--------+--------+--------+
