
#define DCCR    4
#define DCDR    5

#define RW_SH   5
#define RD      0
#define WR      (1 << RW_SH)

