/* SPDX-License-Identifier: GPL-2.0-only */

#ifndef _VI_REG_H_INCLUDED_
#define _VI_REG_H_INCLUDED_

#define VI_FC_reg                    0x9812b000

#define VI_FC                        0x000
#define VI_FC_reg_addr               "0x9812b000"
#define VI_FC_mac1_dma_entry_sw_rst_shift              (17)
#define VI_FC_mac1_dma_entry_sw_rst_mask               (0x20000)
#define VI_FC_mac1_dma_entry_sw_rst(data)              (0x20000&((data)<<17))
#define VI_FC_mac1_dma_entry_sw_rst_src(data)          ((0x20000&(data))>>17)
#define VI_FC_get_mac1_dma_entry_sw_rst(data)          ((0x20000&(data))>>17)
//this->default: VI_FC_mac1_dma_entry_sw_rst           0x0
#define VI_FC_mac0_dma_entry_sw_rst_shift              (16)
#define VI_FC_mac0_dma_entry_sw_rst_mask               (0x10000)
#define VI_FC_mac0_dma_entry_sw_rst(data)              (0x10000&((data)<<16))
#define VI_FC_mac0_dma_entry_sw_rst_src(data)          ((0x10000&(data))>>16)
#define VI_FC_get_mac0_dma_entry_sw_rst(data)          ((0x10000&(data))>>16)
//this->default: VI_FC_mac0_dma_entry_sw_rst           0x0
#define VI_FC_mac1_go_shift              (2)
#define VI_FC_mac1_go_mask               (0x4)
#define VI_FC_mac1_go(data)              (0x4&((data)<<2))
#define VI_FC_mac1_go_src(data)          ((0x4&(data))>>2)
#define VI_FC_get_mac1_go(data)          ((0x4&(data))>>2)
//this->default: VI_FC_mac1_go           0x0
#define VI_FC_mac0_go_shift              (1)
#define VI_FC_mac0_go_mask               (0x2)
#define VI_FC_mac0_go(data)              (0x2&((data)<<1))
#define VI_FC_mac0_go_src(data)          ((0x2&(data))>>1)
#define VI_FC_get_mac0_go(data)          ((0x2&(data))>>1)
//this->default: VI_FC_mac0_go           0x0
#define VI_FC_cascade_go_shift              (0)
#define VI_FC_cascade_go_mask               (0x1)
#define VI_FC_cascade_go(data)              (0x1&((data)<<0))
#define VI_FC_cascade_go_src(data)          ((0x1&(data))>>0)
#define VI_FC_get_cascade_go(data)          ((0x1&(data))>>0)
//this->default: VI_FC_cascade_go           0x0

#define VI_DLC_0                        0x004
#define VI_DLC_0_reg_addr               "0x9812b004"
#define VI_DLC_0_ck_out_edge_shift              (8)
#define VI_DLC_0_ck_out_edge_mask               (0x100)
#define VI_DLC_0_ck_out_edge(data)              (0x100&((data)<<8))
#define VI_DLC_0_ck_out_edge_src(data)          ((0x100&(data))>>8)
#define VI_DLC_0_get_ck_out_edge(data)          ((0x100&(data))>>8)
//this->default: VI_DLC_0_ck_out_edge           0x0
#define VI_DLC_0_phase_shift              (2)
#define VI_DLC_0_phase_mask               (0xfc)
#define VI_DLC_0_phase(data)              (0xfc&((data)<<2))
#define VI_DLC_0_phase_src(data)          ((0xfc&(data))>>2)
#define VI_DLC_0_get_phase(data)          ((0xfc&(data))>>2)
//this->default: VI_DLC_0_phase           0x0
#define VI_DLC_0_en_shift              (1)
#define VI_DLC_0_en_mask               (0x2)
#define VI_DLC_0_en(data)              (0x2&((data)<<1))
#define VI_DLC_0_en_src(data)          ((0x2&(data))>>1)
#define VI_DLC_0_get_en(data)          ((0x2&(data))>>1)
//this->default: VI_DLC_0_en           0x0
#define VI_DLC_0_write_data_shift              (0)
#define VI_DLC_0_write_data_mask               (0x1)
#define VI_DLC_0_write_data(data)              (0x1&((data)<<0))
#define VI_DLC_0_write_data_src(data)          ((0x1&(data))>>0)
#define VI_DLC_0_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_DLC_0_write_data           0x0

#define VI_DLC_1                        0x008
#define VI_DLC_1_reg_addr               "0x9812b008"
#define VI_DLC_1_ck_out_edge_shift              (8)
#define VI_DLC_1_ck_out_edge_mask               (0x100)
#define VI_DLC_1_ck_out_edge(data)              (0x100&((data)<<8))
#define VI_DLC_1_ck_out_edge_src(data)          ((0x100&(data))>>8)
#define VI_DLC_1_get_ck_out_edge(data)          ((0x100&(data))>>8)
//this->default: VI_DLC_1_ck_out_edge           0x0
#define VI_DLC_1_phase_shift              (2)
#define VI_DLC_1_phase_mask               (0xfc)
#define VI_DLC_1_phase(data)              (0xfc&((data)<<2))
#define VI_DLC_1_phase_src(data)          ((0xfc&(data))>>2)
#define VI_DLC_1_get_phase(data)          ((0xfc&(data))>>2)
//this->default: VI_DLC_1_phase           0x0
#define VI_DLC_1_en_shift              (1)
#define VI_DLC_1_en_mask               (0x2)
#define VI_DLC_1_en(data)              (0x2&((data)<<1))
#define VI_DLC_1_en_src(data)          ((0x2&(data))>>1)
#define VI_DLC_1_get_en(data)          ((0x2&(data))>>1)
//this->default: VI_DLC_1_en           0x0
#define VI_DLC_1_write_data_shift              (0)
#define VI_DLC_1_write_data_mask               (0x1)
#define VI_DLC_1_write_data(data)              (0x1&((data)<<0))
#define VI_DLC_1_write_data_src(data)          ((0x1&(data))>>0)
#define VI_DLC_1_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_DLC_1_write_data           0x0

#define VI_CASCADE                        0x00c
#define VI_CASCADE_reg_addr               "0x9812b00c"
#define VI_CASCADE_din_sel_shift              (17)
#define VI_CASCADE_din_sel_mask               (0x20000)
#define VI_CASCADE_din_sel(data)              (0x20000&((data)<<17))
#define VI_CASCADE_din_sel_src(data)          ((0x20000&(data))>>17)
#define VI_CASCADE_get_din_sel(data)          ((0x20000&(data))>>17)
//this->default: VI_CASCADE_din_sel           0x0
#define VI_CASCADE_data_rate_shift              (16)
#define VI_CASCADE_data_rate_mask               (0x10000)
#define VI_CASCADE_data_rate(data)              (0x10000&((data)<<16))
#define VI_CASCADE_data_rate_src(data)          ((0x10000&(data))>>16)
#define VI_CASCADE_get_data_rate(data)          ((0x10000&(data))>>16)
//this->default: VI_CASCADE_data_rate           0x0
#define VI_CASCADE_ch2_id_shift              (12)
#define VI_CASCADE_ch2_id_mask               (0xf000)
#define VI_CASCADE_ch2_id(data)              (0xf000&((data)<<12))
#define VI_CASCADE_ch2_id_src(data)          ((0xf000&(data))>>12)
#define VI_CASCADE_get_ch2_id(data)          ((0xf000&(data))>>12)
//this->default: VI_CASCADE_ch2_id           0x0
#define VI_CASCADE_ch1_id_shift              (8)
#define VI_CASCADE_ch1_id_mask               (0xf00)
#define VI_CASCADE_ch1_id(data)              (0xf00&((data)<<8))
#define VI_CASCADE_ch1_id_src(data)          ((0xf00&(data))>>8)
#define VI_CASCADE_get_ch1_id(data)          ((0xf00&(data))>>8)
//this->default: VI_CASCADE_ch1_id           0x0
#define VI_CASCADE_en_shift              (7)
#define VI_CASCADE_en_mask               (0x80)
#define VI_CASCADE_en(data)              (0x80&((data)<<7))
#define VI_CASCADE_en_src(data)          ((0x80&(data))>>7)
#define VI_CASCADE_get_en(data)          ((0x80&(data))>>7)
//this->default: VI_CASCADE_en           0x0
#define VI_CASCADE_write_data_shift              (0)
#define VI_CASCADE_write_data_mask               (0x1)
#define VI_CASCADE_write_data(data)              (0x1&((data)<<0))
#define VI_CASCADE_write_data_src(data)          ((0x1&(data))>>0)
#define VI_CASCADE_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_CASCADE_write_data           0x0

#define VI_DECODER                        0x010
#define VI_DECODER_reg_addr               "0x9812b010"
#define VI_DECODER_pad_data_cfg_16bit_shift              (10)
#define VI_DECODER_pad_data_cfg_16bit_mask               (0x400)
#define VI_DECODER_pad_data_cfg_16bit(data)              (0x400&((data)<<10))
#define VI_DECODER_pad_data_cfg_16bit_src(data)          ((0x400&(data))>>10)
#define VI_DECODER_get_pad_data_cfg_16bit(data)          ((0x400&(data))>>10)
//this->default: VI_DECODER_pad_data_cfg_16bit           0x0
#define VI_DECODER_pad_data_cfg_8bit_shift              (8)
#define VI_DECODER_pad_data_cfg_8bit_mask               (0x300)
#define VI_DECODER_pad_data_cfg_8bit(data)              (0x300&((data)<<8))
#define VI_DECODER_pad_data_cfg_8bit_src(data)          ((0x300&(data))>>8)
#define VI_DECODER_get_pad_data_cfg_8bit(data)          ((0x300&(data))>>8)
//this->default: VI_DECODER_pad_data_cfg_8bit           0x0
#define VI_DECODER_sync_code_system_shift              (7)
#define VI_DECODER_sync_code_system_mask               (0x80)
#define VI_DECODER_sync_code_system(data)              (0x80&((data)<<7))
#define VI_DECODER_sync_code_system_src(data)          ((0x80&(data))>>7)
#define VI_DECODER_get_sync_code_system(data)          ((0x80&(data))>>7)
//this->default: VI_DECODER_sync_code_system           0x0
#define VI_DECODER_input_fmt_shift              (6)
#define VI_DECODER_input_fmt_mask               (0x40)
#define VI_DECODER_input_fmt(data)              (0x40&((data)<<6))
#define VI_DECODER_input_fmt_src(data)          ((0x40&(data))>>6)
#define VI_DECODER_get_input_fmt(data)          ((0x40&(data))>>6)
//this->default: VI_DECODER_input_fmt           0x0
#define VI_DECODER_fmt_seperate_shift              (5)
#define VI_DECODER_fmt_seperate_mask               (0x20)
#define VI_DECODER_fmt_seperate(data)              (0x20&((data)<<5))
#define VI_DECODER_fmt_seperate_src(data)          ((0x20&(data))>>5)
#define VI_DECODER_get_fmt_seperate(data)          ((0x20&(data))>>5)
//this->default: VI_DECODER_fmt_seperate           0x0
#define VI_DECODER_preamble_mode_shift              (4)
#define VI_DECODER_preamble_mode_mask               (0x10)
#define VI_DECODER_preamble_mode(data)              (0x10&((data)<<4))
#define VI_DECODER_preamble_mode_src(data)          ((0x10&(data))>>4)
#define VI_DECODER_get_preamble_mode(data)          ((0x10&(data))>>4)
//this->default: VI_DECODER_preamble_mode           0x0
#define VI_DECODER_ecc_en_shift              (3)
#define VI_DECODER_ecc_en_mask               (0x8)
#define VI_DECODER_ecc_en(data)              (0x8&((data)<<3))
#define VI_DECODER_ecc_en_src(data)          ((0x8&(data))>>3)
#define VI_DECODER_get_ecc_en(data)          ((0x8&(data))>>3)
//this->default: VI_DECODER_ecc_en           0x0
#define VI_DECODER_mode_shift              (1)
#define VI_DECODER_mode_mask               (0x6)
#define VI_DECODER_mode(data)              (0x6&((data)<<1))
#define VI_DECODER_mode_src(data)          ((0x6&(data))>>1)
#define VI_DECODER_get_mode(data)          ((0x6&(data))>>1)
//this->default: VI_DECODER_mode           0x0
#define VI_DECODER_write_data_shift              (0)
#define VI_DECODER_write_data_mask               (0x1)
#define VI_DECODER_write_data(data)              (0x1&((data)<<0))
#define VI_DECODER_write_data_src(data)          ((0x1&(data))>>0)
#define VI_DECODER_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_DECODER_write_data           0x0

#define VI_IMG                        0x014
#define VI_IMG_reg_addr               "0x9812b014"
#define VI_IMG_vsize_shift              (16)
#define VI_IMG_vsize_mask               (0x7ff0000)
#define VI_IMG_vsize(data)              (0x7ff0000&((data)<<16))
#define VI_IMG_vsize_src(data)          ((0x7ff0000&(data))>>16)
#define VI_IMG_get_vsize(data)          ((0x7ff0000&(data))>>16)
//this->default: VI_IMG_vsize           0x1e0
#define VI_IMG_hsize_shift              (0)
#define VI_IMG_hsize_mask               (0xfff)
#define VI_IMG_hsize(data)              (0xfff&((data)<<0))
#define VI_IMG_hsize_src(data)          ((0xfff&(data))>>0)
#define VI_IMG_get_hsize(data)          ((0xfff&(data))>>0)
//this->default: VI_IMG_hsize           0x2d0

#define VI_IMG_I                        0x018
#define VI_IMG_I_reg_addr               "0x9812b018"
#define VI_IMG_I_vsize_bottom_shift              (16)
#define VI_IMG_I_vsize_bottom_mask               (0x7ff0000)
#define VI_IMG_I_vsize_bottom(data)              (0x7ff0000&((data)<<16))
#define VI_IMG_I_vsize_bottom_src(data)          ((0x7ff0000&(data))>>16)
#define VI_IMG_I_get_vsize_bottom(data)          ((0x7ff0000&(data))>>16)
//this->default: VI_IMG_I_vsize_bottom           0xf3
#define VI_IMG_I_vsize_top_shift              (0)
#define VI_IMG_I_vsize_top_mask               (0x7ff)
#define VI_IMG_I_vsize_top(data)              (0x7ff&((data)<<0))
#define VI_IMG_I_vsize_top_src(data)          ((0x7ff&(data))>>0)
#define VI_IMG_I_get_vsize_top(data)          ((0x7ff&(data))>>0)
//this->default: VI_IMG_I_vsize_top           0xf4

#define VI_RAWDATA                        0x01c
#define VI_RAWDATA_reg_addr               "0x9812b01c"
#define VI_RAWDATA_field_polar_shift              (4)
#define VI_RAWDATA_field_polar_mask               (0x10)
#define VI_RAWDATA_field_polar(data)              (0x10&((data)<<4))
#define VI_RAWDATA_field_polar_src(data)          ((0x10&(data))>>4)
#define VI_RAWDATA_get_field_polar(data)          ((0x10&(data))>>4)
//this->default: VI_RAWDATA_field_polar           0x0
#define VI_RAWDATA_hsync_polar_shift              (3)
#define VI_RAWDATA_hsync_polar_mask               (0x8)
#define VI_RAWDATA_hsync_polar(data)              (0x8&((data)<<3))
#define VI_RAWDATA_hsync_polar_src(data)          ((0x8&(data))>>3)
#define VI_RAWDATA_get_hsync_polar(data)          ((0x8&(data))>>3)
//this->default: VI_RAWDATA_hsync_polar           0x0
#define VI_RAWDATA_vsync_polar_shift              (2)
#define VI_RAWDATA_vsync_polar_mask               (0x4)
#define VI_RAWDATA_vsync_polar(data)              (0x4&((data)<<2))
#define VI_RAWDATA_vsync_polar_src(data)          ((0x4&(data))>>2)
#define VI_RAWDATA_get_vsync_polar(data)          ((0x4&(data))>>2)
//this->default: VI_RAWDATA_vsync_polar           0x0
#define VI_RAWDATA_dv_polar_shift              (1)
#define VI_RAWDATA_dv_polar_mask               (0x2)
#define VI_RAWDATA_dv_polar(data)              (0x2&((data)<<1))
#define VI_RAWDATA_dv_polar_src(data)          ((0x2&(data))>>1)
#define VI_RAWDATA_get_dv_polar(data)          ((0x2&(data))>>1)
//this->default: VI_RAWDATA_dv_polar           0x0
#define VI_RAWDATA_write_data_shift              (0)
#define VI_RAWDATA_write_data_mask               (0x1)
#define VI_RAWDATA_write_data(data)              (0x1&((data)<<0))
#define VI_RAWDATA_write_data_src(data)          ((0x1&(data))>>0)
#define VI_RAWDATA_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_RAWDATA_write_data           0x0

#define VI_VANC                        0x020
#define VI_VANC_reg_addr               "0x9812b020"
#define VI_VANC_en_shift              (1)
#define VI_VANC_en_mask               (0x2)
#define VI_VANC_en(data)              (0x2&((data)<<1))
#define VI_VANC_en_src(data)          ((0x2&(data))>>1)
#define VI_VANC_get_en(data)          ((0x2&(data))>>1)
//this->default: VI_VANC_en           0x0
#define VI_VANC_write_data_shift              (0)
#define VI_VANC_write_data_mask               (0x1)
#define VI_VANC_write_data(data)              (0x1&((data)<<0))
#define VI_VANC_write_data_src(data)          ((0x1&(data))>>0)
#define VI_VANC_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_VANC_write_data           0x0

#define VI_VANC_P                        0x024
#define VI_VANC_P_reg_addr               "0x9812b024"
#define VI_VANC_P_vsize_shift              (0)
#define VI_VANC_P_vsize_mask               (0x7ff)
#define VI_VANC_P_vsize(data)              (0x7ff&((data)<<0))
#define VI_VANC_P_vsize_src(data)          ((0x7ff&(data))>>0)
#define VI_VANC_P_get_vsize(data)          ((0x7ff&(data))>>0)
//this->default: VI_VANC_P_vsize           0x2d

#define VI_VANC_I                        0x028
#define VI_VANC_I_reg_addr               "0x9812b028"
#define VI_VANC_I_vsize_bottom_shift              (16)
#define VI_VANC_I_vsize_bottom_mask               (0x7ff0000)
#define VI_VANC_I_vsize_bottom(data)              (0x7ff0000&((data)<<16))
#define VI_VANC_I_vsize_bottom_src(data)          ((0x7ff0000&(data))>>16)
#define VI_VANC_I_get_vsize_bottom(data)          ((0x7ff0000&(data))>>16)
//this->default: VI_VANC_I_vsize_bottom           0x13
#define VI_VANC_I_vsize_top_shift              (0)
#define VI_VANC_I_vsize_top_mask               (0x7ff)
#define VI_VANC_I_vsize_top(data)              (0x7ff&((data)<<0))
#define VI_VANC_I_vsize_top_src(data)          ((0x7ff&(data))>>0)
#define VI_VANC_I_get_vsize_top(data)          ((0x7ff&(data))>>0)
//this->default: VI_VANC_I_vsize_top           0x13

#define VI_VANC_SEQ_PITCH                        0x02c
#define VI_VANC_SEQ_PITCH_reg_addr               "0x9812b02c"
#define VI_VANC_SEQ_PITCH_p_shift              (0)
#define VI_VANC_SEQ_PITCH_p_mask               (0xffff)
#define VI_VANC_SEQ_PITCH_p(data)              (0xffff&((data)<<0))
#define VI_VANC_SEQ_PITCH_p_src(data)          ((0xffff&(data))>>0)
#define VI_VANC_SEQ_PITCH_get_p(data)          ((0xffff&(data))>>0)
//this->default: VI_VANC_SEQ_PITCH_p           0x0

#define VI_ISP_CFG                        0x030
#define VI_ISP_CFG_reg_addr               "0x9812b030"
#define VI_ISP_CFG_wb_f420_shift              (7)
#define VI_ISP_CFG_wb_f420_mask               (0x80)
#define VI_ISP_CFG_wb_f420(data)              (0x80&((data)<<7))
#define VI_ISP_CFG_wb_f420_src(data)          ((0x80&(data))>>7)
#define VI_ISP_CFG_get_wb_f420(data)          ((0x80&(data))>>7)
//this->default: VI_ISP_CFG_wb_f420           0x1
#define VI_ISP_CFG_gating_en_shift              (6)
#define VI_ISP_CFG_gating_en_mask               (0x40)
#define VI_ISP_CFG_gating_en(data)              (0x40&((data)<<6))
#define VI_ISP_CFG_gating_en_src(data)          ((0x40&(data))>>6)
#define VI_ISP_CFG_get_gating_en(data)          ((0x40&(data))>>6)
//this->default: VI_ISP_CFG_gating_en           0x1
#define VI_ISP_CFG_vs_yodd_shift              (5)
#define VI_ISP_CFG_vs_yodd_mask               (0x20)
#define VI_ISP_CFG_vs_yodd(data)              (0x20&((data)<<5))
#define VI_ISP_CFG_vs_yodd_src(data)          ((0x20&(data))>>5)
#define VI_ISP_CFG_get_vs_yodd(data)          ((0x20&(data))>>5)
//this->default: VI_ISP_CFG_vs_yodd           0x0
#define VI_ISP_CFG_vs_codd_shift              (4)
#define VI_ISP_CFG_vs_codd_mask               (0x10)
#define VI_ISP_CFG_vs_codd(data)              (0x10&((data)<<4))
#define VI_ISP_CFG_vs_codd_src(data)          ((0x10&(data))>>4)
#define VI_ISP_CFG_get_vs_codd(data)          ((0x10&(data))>>4)
//this->default: VI_ISP_CFG_vs_codd           0x0
#define VI_ISP_CFG_hs_yodd_shift              (2)
#define VI_ISP_CFG_hs_yodd_mask               (0x4)
#define VI_ISP_CFG_hs_yodd(data)              (0x4&((data)<<2))
#define VI_ISP_CFG_hs_yodd_src(data)          ((0x4&(data))>>2)
#define VI_ISP_CFG_get_hs_yodd(data)          ((0x4&(data))>>2)
//this->default: VI_ISP_CFG_hs_yodd           0x0
#define VI_ISP_CFG_hs_codd_shift              (1)
#define VI_ISP_CFG_hs_codd_mask               (0x2)
#define VI_ISP_CFG_hs_codd(data)              (0x2&((data)<<1))
#define VI_ISP_CFG_hs_codd_src(data)          ((0x2&(data))>>1)
#define VI_ISP_CFG_get_hs_codd(data)          ((0x2&(data))>>1)
//this->default: VI_ISP_CFG_hs_codd           0x0
#define VI_ISP_CFG_write_data_shift              (0)
#define VI_ISP_CFG_write_data_mask               (0x1)
#define VI_ISP_CFG_write_data(data)              (0x1&((data)<<0))
#define VI_ISP_CFG_write_data_src(data)          ((0x1&(data))>>0)
#define VI_ISP_CFG_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_ISP_CFG_write_data           0x0

#define VI_ISP_SEL                        0x034
#define VI_ISP_SEL_reg_addr               "0x9812b034"
#define VI_ISP_SEL_hs_opt_shift              (8)
#define VI_ISP_SEL_hs_opt_mask               (0x100)
#define VI_ISP_SEL_hs_opt(data)              (0x100&((data)<<8))
#define VI_ISP_SEL_hs_opt_src(data)          ((0x100&(data))>>8)
#define VI_ISP_SEL_get_hs_opt(data)          ((0x100&(data))>>8)
//this->default: VI_ISP_SEL_hs_opt           0x1
#define VI_ISP_SEL_hs_en_shift              (4)
#define VI_ISP_SEL_hs_en_mask               (0x10)
#define VI_ISP_SEL_hs_en(data)              (0x10&((data)<<4))
#define VI_ISP_SEL_hs_en_src(data)          ((0x10&(data))>>4)
#define VI_ISP_SEL_get_hs_en(data)          ((0x10&(data))>>4)
//this->default: VI_ISP_SEL_hs_en           0x0
#define VI_ISP_SEL_vs_en_shift              (1)
#define VI_ISP_SEL_vs_en_mask               (0x2)
#define VI_ISP_SEL_vs_en(data)              (0x2&((data)<<1))
#define VI_ISP_SEL_vs_en_src(data)          ((0x2&(data))>>1)
#define VI_ISP_SEL_get_vs_en(data)          ((0x2&(data))>>1)
//this->default: VI_ISP_SEL_vs_en           0x0
#define VI_ISP_SEL_write_data_shift              (0)
#define VI_ISP_SEL_write_data_mask               (0x1)
#define VI_ISP_SEL_write_data(data)              (0x1&((data)<<0))
#define VI_ISP_SEL_write_data_src(data)          ((0x1&(data))>>0)
#define VI_ISP_SEL_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_ISP_SEL_write_data           0x0

#define VI_ISP_SEQ_PITCH_Y                        0x038
#define VI_ISP_SEQ_PITCH_Y_reg_addr               "0x9812b038"
#define VI_ISP_SEQ_PITCH_Y_p_shift              (0)
#define VI_ISP_SEQ_PITCH_Y_p_mask               (0xffff)
#define VI_ISP_SEQ_PITCH_Y_p(data)              (0xffff&((data)<<0))
#define VI_ISP_SEQ_PITCH_Y_p_src(data)          ((0xffff&(data))>>0)
#define VI_ISP_SEQ_PITCH_Y_get_p(data)          ((0xffff&(data))>>0)
//this->default: VI_ISP_SEQ_PITCH_Y_p           0x0

#define VI_ISP_SEQ_PITCH_C                        0x03c
#define VI_ISP_SEQ_PITCH_C_reg_addr               "0x9812b03c"
#define VI_ISP_SEQ_PITCH_C_p_shift              (0)
#define VI_ISP_SEQ_PITCH_C_p_mask               (0xffff)
#define VI_ISP_SEQ_PITCH_C_p(data)              (0xffff&((data)<<0))
#define VI_ISP_SEQ_PITCH_C_p_src(data)          ((0xffff&(data))>>0)
#define VI_ISP_SEQ_PITCH_C_get_p(data)          ((0xffff&(data))>>0)
//this->default: VI_ISP_SEQ_PITCH_C_p           0x0

#define VI_ISP_VSI                        0x040
#define VI_ISP_VSI_reg_addr               "0x9812b040"
#define VI_ISP_VSI_phase_shift              (0)
#define VI_ISP_VSI_phase_mask               (0xffff)
#define VI_ISP_VSI_phase(data)              (0xffff&((data)<<0))
#define VI_ISP_VSI_phase_src(data)          ((0xffff&(data))>>0)
#define VI_ISP_VSI_get_phase(data)          ((0xffff&(data))>>0)
//this->default: VI_ISP_VSI_phase           0x0

#define VI_ISP_VSD                        0x044
#define VI_ISP_VSD_reg_addr               "0x9812b044"
#define VI_ISP_VSD_delta_shift              (0)
#define VI_ISP_VSD_delta_mask               (0x1fffff)
#define VI_ISP_VSD_delta(data)              (0x1fffff&((data)<<0))
#define VI_ISP_VSD_delta_src(data)          ((0x1fffff&(data))>>0)
#define VI_ISP_VSD_get_delta(data)          ((0x1fffff&(data))>>0)
//this->default: VI_ISP_VSD_delta           0x0

#define VI_ISP_VSD_H                        0x048
#define VI_ISP_VSD_H_reg_addr               "0x9812b048"
#define VI_ISP_VSD_H_out_shift              (0)
#define VI_ISP_VSD_H_out_mask               (0xfff)
#define VI_ISP_VSD_H_out(data)              (0xfff&((data)<<0))
#define VI_ISP_VSD_H_out_src(data)          ((0xfff&(data))>>0)
#define VI_ISP_VSD_H_get_out(data)          ((0xfff&(data))>>0)
//this->default: VI_ISP_VSD_H_out           0x0

#define VI_ISP_VSD_TF                        0x04c
#define VI_ISP_VSD_TF_reg_addr               "0x9812b04c"
#define VI_ISP_VSD_TF_delta_shift              (0)
#define VI_ISP_VSD_TF_delta_mask               (0x1fffff)
#define VI_ISP_VSD_TF_delta(data)              (0x1fffff&((data)<<0))
#define VI_ISP_VSD_TF_delta_src(data)          ((0x1fffff&(data))>>0)
#define VI_ISP_VSD_TF_get_delta(data)          ((0x1fffff&(data))>>0)
//this->default: VI_ISP_VSD_TF_delta           0x0

#define VI_ISP_VSD_H_TF                        0x050
#define VI_ISP_VSD_H_TF_reg_addr               "0x9812b050"
#define VI_ISP_VSD_H_TF_out_shift              (0)
#define VI_ISP_VSD_H_TF_out_mask               (0xfff)
#define VI_ISP_VSD_H_TF_out(data)              (0xfff&((data)<<0))
#define VI_ISP_VSD_H_TF_out_src(data)          ((0xfff&(data))>>0)
#define VI_ISP_VSD_H_TF_get_out(data)          ((0xfff&(data))>>0)
//this->default: VI_ISP_VSD_H_TF_out           0x0

#define VI_ISP_VSD_BF                        0x054
#define VI_ISP_VSD_BF_reg_addr               "0x9812b054"
#define VI_ISP_VSD_BF_delta_shift              (0)
#define VI_ISP_VSD_BF_delta_mask               (0x1fffff)
#define VI_ISP_VSD_BF_delta(data)              (0x1fffff&((data)<<0))
#define VI_ISP_VSD_BF_delta_src(data)          ((0x1fffff&(data))>>0)
#define VI_ISP_VSD_BF_get_delta(data)          ((0x1fffff&(data))>>0)
//this->default: VI_ISP_VSD_BF_delta           0x0

#define VI_ISP_VSD_H_BF                        0x058
#define VI_ISP_VSD_H_BF_reg_addr               "0x9812b058"
#define VI_ISP_VSD_H_BF_out_shift              (0)
#define VI_ISP_VSD_H_BF_out_mask               (0xfff)
#define VI_ISP_VSD_H_BF_out(data)              (0xfff&((data)<<0))
#define VI_ISP_VSD_H_BF_out_src(data)          ((0xfff&(data))>>0)
#define VI_ISP_VSD_H_BF_get_out(data)          ((0xfff&(data))>>0)
//this->default: VI_ISP_VSD_H_BF_out           0x0

#define VI_ISP_VSYC_0                        0x05c
#define VI_ISP_VSYC_1                        0x060
#define VI_ISP_VSYC_2                        0x064
#define VI_ISP_VSYC_3                        0x068
#define VI_ISP_VSYC_4                        0x06c
#define VI_ISP_VSYC_5                        0x070
#define VI_ISP_VSYC_6                        0x074
#define VI_ISP_VSYC_7                        0x078
#define VI_ISP_VSYC_0_reg_addr               "0x9812b05c"
#define VI_ISP_VSYC_1_reg_addr               "0x9812b060"
#define VI_ISP_VSYC_2_reg_addr               "0x9812b064"
#define VI_ISP_VSYC_3_reg_addr               "0x9812b068"
#define VI_ISP_VSYC_4_reg_addr               "0x9812b06c"
#define VI_ISP_VSYC_5_reg_addr               "0x9812b070"
#define VI_ISP_VSYC_6_reg_addr               "0x9812b074"
#define VI_ISP_VSYC_7_reg_addr               "0x9812b078"
#define VI_ISP_VSYC_c1_shift              (16)
#define VI_ISP_VSYC_c1_mask               (0x3fff0000)
#define VI_ISP_VSYC_c1(data)              (0x3fff0000&((data)<<16))
#define VI_ISP_VSYC_c1_src(data)          ((0x3fff0000&(data))>>16)
#define VI_ISP_VSYC_get_c1(data)          ((0x3fff0000&(data))>>16)
//this->default: VI_ISP_VSYC_c1           0x0
#define VI_ISP_VSYC_c0_shift              (0)
#define VI_ISP_VSYC_c0_mask               (0x3fff)
#define VI_ISP_VSYC_c0(data)              (0x3fff&((data)<<0))
#define VI_ISP_VSYC_c0_src(data)          ((0x3fff&(data))>>0)
#define VI_ISP_VSYC_get_c0(data)          ((0x3fff&(data))>>0)
//this->default: VI_ISP_VSYC_c0           0x0

#define VI_ISP_VSCC_0                        0x07c
#define VI_ISP_VSCC_1                        0x080
#define VI_ISP_VSCC_2                        0x084
#define VI_ISP_VSCC_3                        0x088
#define VI_ISP_VSCC_4                        0x08c
#define VI_ISP_VSCC_5                        0x090
#define VI_ISP_VSCC_6                        0x094
#define VI_ISP_VSCC_7                        0x098
#define VI_ISP_VSCC_0_reg_addr               "0x9812b07c"
#define VI_ISP_VSCC_1_reg_addr               "0x9812b080"
#define VI_ISP_VSCC_2_reg_addr               "0x9812b084"
#define VI_ISP_VSCC_3_reg_addr               "0x9812b088"
#define VI_ISP_VSCC_4_reg_addr               "0x9812b08c"
#define VI_ISP_VSCC_5_reg_addr               "0x9812b090"
#define VI_ISP_VSCC_6_reg_addr               "0x9812b094"
#define VI_ISP_VSCC_7_reg_addr               "0x9812b098"
#define VI_ISP_VSCC_c1_shift              (16)
#define VI_ISP_VSCC_c1_mask               (0x3fff0000)
#define VI_ISP_VSCC_c1(data)              (0x3fff0000&((data)<<16))
#define VI_ISP_VSCC_c1_src(data)          ((0x3fff0000&(data))>>16)
#define VI_ISP_VSCC_get_c1(data)          ((0x3fff0000&(data))>>16)
//this->default: VI_ISP_VSCC_c1           0x0
#define VI_ISP_VSCC_c0_shift              (0)
#define VI_ISP_VSCC_c0_mask               (0x3fff)
#define VI_ISP_VSCC_c0(data)              (0x3fff&((data)<<0))
#define VI_ISP_VSCC_c0_src(data)          ((0x3fff&(data))>>0)
#define VI_ISP_VSCC_get_c0(data)          ((0x3fff&(data))>>0)
//this->default: VI_ISP_VSCC_c0           0x0

#define VI_ISP_HSI                        0x09c
#define VI_ISP_HSI_reg_addr               "0x9812b09c"
#define VI_ISP_HSI_phase_shift              (0)
#define VI_ISP_HSI_phase_mask               (0xffff)
#define VI_ISP_HSI_phase(data)              (0xffff&((data)<<0))
#define VI_ISP_HSI_phase_src(data)          ((0xffff&(data))>>0)
#define VI_ISP_HSI_get_phase(data)          ((0xffff&(data))>>0)
//this->default: VI_ISP_HSI_phase           0x0

#define VI_ISP_HSD                        0x0a0
#define VI_ISP_HSD_reg_addr               "0x9812b0a0"
#define VI_ISP_HSD_delta_shift              (0)
#define VI_ISP_HSD_delta_mask               (0x1fffff)
#define VI_ISP_HSD_delta(data)              (0x1fffff&((data)<<0))
#define VI_ISP_HSD_delta_src(data)          ((0x1fffff&(data))>>0)
#define VI_ISP_HSD_get_delta(data)          ((0x1fffff&(data))>>0)
//this->default: VI_ISP_HSD_delta           0x0

#define VI_ISP_HSD_W                        0x0a4
#define VI_ISP_HSD_W_reg_addr               "0x9812b0a4"
#define VI_ISP_HSD_W_out_shift              (0)
#define VI_ISP_HSD_W_out_mask               (0x1fff)
#define VI_ISP_HSD_W_out(data)              (0x1fff&((data)<<0))
#define VI_ISP_HSD_W_out_src(data)          ((0x1fff&(data))>>0)
#define VI_ISP_HSD_W_get_out(data)          ((0x1fff&(data))>>0)
//this->default: VI_ISP_HSD_W_out           0x0

#define VI_ISP_HSYC_0                        0x0a8
#define VI_ISP_HSYC_1                        0x0ac
#define VI_ISP_HSYC_2                        0x0b0
#define VI_ISP_HSYC_3                        0x0b4
#define VI_ISP_HSYC_4                        0x0b8
#define VI_ISP_HSYC_5                        0x0bc
#define VI_ISP_HSYC_6                        0x0c0
#define VI_ISP_HSYC_7                        0x0c4
#define VI_ISP_HSYC_8                        0x0c8
#define VI_ISP_HSYC_9                        0x0cc
#define VI_ISP_HSYC_10                        0x0d0
#define VI_ISP_HSYC_11                        0x0d4
#define VI_ISP_HSYC_12                        0x0d8
#define VI_ISP_HSYC_13                        0x0dc
#define VI_ISP_HSYC_14                        0x0e0
#define VI_ISP_HSYC_15                        0x0e4
#define VI_ISP_HSYC_0_reg_addr               "0x9812b0a8"
#define VI_ISP_HSYC_1_reg_addr               "0x9812b0ac"
#define VI_ISP_HSYC_2_reg_addr               "0x9812b0b0"
#define VI_ISP_HSYC_3_reg_addr               "0x9812b0b4"
#define VI_ISP_HSYC_4_reg_addr               "0x9812b0b8"
#define VI_ISP_HSYC_5_reg_addr               "0x9812b0bc"
#define VI_ISP_HSYC_6_reg_addr               "0x9812b0c0"
#define VI_ISP_HSYC_7_reg_addr               "0x9812b0c4"
#define VI_ISP_HSYC_8_reg_addr               "0x9812b0c8"
#define VI_ISP_HSYC_9_reg_addr               "0x9812b0cc"
#define VI_ISP_HSYC_10_reg_addr               "0x9812b0d0"
#define VI_ISP_HSYC_11_reg_addr               "0x9812b0d4"
#define VI_ISP_HSYC_12_reg_addr               "0x9812b0d8"
#define VI_ISP_HSYC_13_reg_addr               "0x9812b0dc"
#define VI_ISP_HSYC_14_reg_addr               "0x9812b0e0"
#define VI_ISP_HSYC_15_reg_addr               "0x9812b0e4"
#define VI_ISP_HSYC_c1_shift              (16)
#define VI_ISP_HSYC_c1_mask               (0x3fff0000)
#define VI_ISP_HSYC_c1(data)              (0x3fff0000&((data)<<16))
#define VI_ISP_HSYC_c1_src(data)          ((0x3fff0000&(data))>>16)
#define VI_ISP_HSYC_get_c1(data)          ((0x3fff0000&(data))>>16)
//this->default: VI_ISP_HSYC_c1           0x0
#define VI_ISP_HSYC_c0_shift              (0)
#define VI_ISP_HSYC_c0_mask               (0x3fff)
#define VI_ISP_HSYC_c0(data)              (0x3fff&((data)<<0))
#define VI_ISP_HSYC_c0_src(data)          ((0x3fff&(data))>>0)
#define VI_ISP_HSYC_get_c0(data)          ((0x3fff&(data))>>0)
//this->default: VI_ISP_HSYC_c0           0x0

#define VI_ISP_HSCC_0                        0x0e8
#define VI_ISP_HSCC_1                        0x0ec
#define VI_ISP_HSCC_2                        0x0f0
#define VI_ISP_HSCC_3                        0x0f4
#define VI_ISP_HSCC_4                        0x0f8
#define VI_ISP_HSCC_5                        0x0fc
#define VI_ISP_HSCC_6                        0x100
#define VI_ISP_HSCC_7                        0x104
#define VI_ISP_HSCC_0_reg_addr               "0x9812b0e8"
#define VI_ISP_HSCC_1_reg_addr               "0x9812b0ec"
#define VI_ISP_HSCC_2_reg_addr               "0x9812b0f0"
#define VI_ISP_HSCC_3_reg_addr               "0x9812b0f4"
#define VI_ISP_HSCC_4_reg_addr               "0x9812b0f8"
#define VI_ISP_HSCC_5_reg_addr               "0x9812b0fc"
#define VI_ISP_HSCC_6_reg_addr               "0x9812b100"
#define VI_ISP_HSCC_7_reg_addr               "0x9812b104"
#define VI_ISP_HSCC_c1_shift              (16)
#define VI_ISP_HSCC_c1_mask               (0x3fff0000)
#define VI_ISP_HSCC_c1(data)              (0x3fff0000&((data)<<16))
#define VI_ISP_HSCC_c1_src(data)          ((0x3fff0000&(data))>>16)
#define VI_ISP_HSCC_get_c1(data)          ((0x3fff0000&(data))>>16)
//this->default: VI_ISP_HSCC_c1           0x0
#define VI_ISP_HSCC_c0_shift              (0)
#define VI_ISP_HSCC_c0_mask               (0x3fff)
#define VI_ISP_HSCC_c0(data)              (0x3fff&((data)<<0))
#define VI_ISP_HSCC_c0_src(data)          ((0x3fff&(data))>>0)
#define VI_ISP_HSCC_get_c0(data)          ((0x3fff&(data))>>0)
//this->default: VI_ISP_HSCC_c0           0x0

#define VI_BT_PDI_FC                        0x108
#define VI_BT_PDI_FC_reg_addr               "0x9812b108"
#define VI_BT_PDI_FC_det_go_shift              (1)
#define VI_BT_PDI_FC_det_go_mask               (0x2)
#define VI_BT_PDI_FC_det_go(data)              (0x2&((data)<<1))
#define VI_BT_PDI_FC_det_go_src(data)          ((0x2&(data))>>1)
#define VI_BT_PDI_FC_get_det_go(data)          ((0x2&(data))>>1)
//this->default: VI_BT_PDI_FC_det_go           0x0
#define VI_BT_PDI_FC_write_data_shift              (0)
#define VI_BT_PDI_FC_write_data_mask               (0x1)
#define VI_BT_PDI_FC_write_data(data)              (0x1&((data)<<0))
#define VI_BT_PDI_FC_write_data_src(data)          ((0x1&(data))>>0)
#define VI_BT_PDI_FC_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_BT_PDI_FC_write_data           0x0

#define VI_BT_PDI                        0x10c
#define VI_BT_PDI_reg_addr               "0x9812b10c"
#define VI_BT_PDI_en_shift              (1)
#define VI_BT_PDI_en_mask               (0x2)
#define VI_BT_PDI_en(data)              (0x2&((data)<<1))
#define VI_BT_PDI_en_src(data)          ((0x2&(data))>>1)
#define VI_BT_PDI_get_en(data)          ((0x2&(data))>>1)
//this->default: VI_BT_PDI_en           0x0
#define VI_BT_PDI_write_data_shift              (0)
#define VI_BT_PDI_write_data_mask               (0x1)
#define VI_BT_PDI_write_data(data)              (0x1&((data)<<0))
#define VI_BT_PDI_write_data_src(data)          ((0x1&(data))>>0)
#define VI_BT_PDI_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_BT_PDI_write_data           0x0

#define VI_BT_VANC_I                        0x110
#define VI_BT_VANC_I_reg_addr               "0x9812b110"
#define VI_BT_VANC_I_tf_vsize_shift              (16)
#define VI_BT_VANC_I_tf_vsize_mask               (0x7ff0000)
#define VI_BT_VANC_I_tf_vsize(data)              (0x7ff0000&((data)<<16))
#define VI_BT_VANC_I_tf_vsize_src(data)          ((0x7ff0000&(data))>>16)
#define VI_BT_VANC_I_get_tf_vsize(data)          ((0x7ff0000&(data))>>16)
//this->default: VI_BT_VANC_I_tf_vsize           0x0
#define VI_BT_VANC_I_bf_vsize_shift              (1)
#define VI_BT_VANC_I_bf_vsize_mask               (0xffe)
#define VI_BT_VANC_I_bf_vsize(data)              (0xffe&((data)<<1))
#define VI_BT_VANC_I_bf_vsize_src(data)          ((0xffe&(data))>>1)
#define VI_BT_VANC_I_get_bf_vsize(data)          ((0xffe&(data))>>1)
//this->default: VI_BT_VANC_I_bf_vsize           0x0
#define VI_BT_VANC_I_write_data_shift              (0)
#define VI_BT_VANC_I_write_data_mask               (0x1)
#define VI_BT_VANC_I_write_data(data)              (0x1&((data)<<0))
#define VI_BT_VANC_I_write_data_src(data)          ((0x1&(data))>>0)
#define VI_BT_VANC_I_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_BT_VANC_I_write_data           0x0

#define VI_BT_TF_IMG                        0x114
#define VI_BT_TF_IMG_reg_addr               "0x9812b114"
#define VI_BT_TF_IMG_hsize_shift              (16)
#define VI_BT_TF_IMG_hsize_mask               (0x1fff0000)
#define VI_BT_TF_IMG_hsize(data)              (0x1fff0000&((data)<<16))
#define VI_BT_TF_IMG_hsize_src(data)          ((0x1fff0000&(data))>>16)
#define VI_BT_TF_IMG_get_hsize(data)          ((0x1fff0000&(data))>>16)
//this->default: VI_BT_TF_IMG_hsize           0x0
#define VI_BT_TF_IMG_vsize_shift              (1)
#define VI_BT_TF_IMG_vsize_mask               (0xffe)
#define VI_BT_TF_IMG_vsize(data)              (0xffe&((data)<<1))
#define VI_BT_TF_IMG_vsize_src(data)          ((0xffe&(data))>>1)
#define VI_BT_TF_IMG_get_vsize(data)          ((0xffe&(data))>>1)
//this->default: VI_BT_TF_IMG_vsize           0x0
#define VI_BT_TF_IMG_write_data_shift              (0)
#define VI_BT_TF_IMG_write_data_mask               (0x1)
#define VI_BT_TF_IMG_write_data(data)              (0x1&((data)<<0))
#define VI_BT_TF_IMG_write_data_src(data)          ((0x1&(data))>>0)
#define VI_BT_TF_IMG_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_BT_TF_IMG_write_data           0x0

#define VI_BT_BF_IMG                        0x118
#define VI_BT_BF_IMG_reg_addr               "0x9812b118"
#define VI_BT_BF_IMG_hsize_shift              (16)
#define VI_BT_BF_IMG_hsize_mask               (0x1fff0000)
#define VI_BT_BF_IMG_hsize(data)              (0x1fff0000&((data)<<16))
#define VI_BT_BF_IMG_hsize_src(data)          ((0x1fff0000&(data))>>16)
#define VI_BT_BF_IMG_get_hsize(data)          ((0x1fff0000&(data))>>16)
//this->default: VI_BT_BF_IMG_hsize           0x0
#define VI_BT_BF_IMG_vsize_shift              (1)
#define VI_BT_BF_IMG_vsize_mask               (0xffe)
#define VI_BT_BF_IMG_vsize(data)              (0xffe&((data)<<1))
#define VI_BT_BF_IMG_vsize_src(data)          ((0xffe&(data))>>1)
#define VI_BT_BF_IMG_get_vsize(data)          ((0xffe&(data))>>1)
//this->default: VI_BT_BF_IMG_vsize           0x0
#define VI_BT_BF_IMG_write_data_shift              (0)
#define VI_BT_BF_IMG_write_data_mask               (0x1)
#define VI_BT_BF_IMG_write_data(data)              (0x1&((data)<<0))
#define VI_BT_BF_IMG_write_data_src(data)          ((0x1&(data))>>0)
#define VI_BT_BF_IMG_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_BT_BF_IMG_write_data           0x0

#define VI_BT_VANC_P                        0x11c
#define VI_BT_VANC_P_reg_addr               "0x9812b11c"
#define VI_BT_VANC_P_vsize_shift              (1)
#define VI_BT_VANC_P_vsize_mask               (0xffe)
#define VI_BT_VANC_P_vsize(data)              (0xffe&((data)<<1))
#define VI_BT_VANC_P_vsize_src(data)          ((0xffe&(data))>>1)
#define VI_BT_VANC_P_get_vsize(data)          ((0xffe&(data))>>1)
//this->default: VI_BT_VANC_P_vsize           0x0
#define VI_BT_VANC_P_write_data_shift              (0)
#define VI_BT_VANC_P_write_data_mask               (0x1)
#define VI_BT_VANC_P_write_data(data)              (0x1&((data)<<0))
#define VI_BT_VANC_P_write_data_src(data)          ((0x1&(data))>>0)
#define VI_BT_VANC_P_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_BT_VANC_P_write_data           0x0

#define VI_BT_P_IMG                        0x120
#define VI_BT_P_IMG_reg_addr               "0x9812b120"
#define VI_BT_P_IMG_hsize_shift              (16)
#define VI_BT_P_IMG_hsize_mask               (0x1fff0000)
#define VI_BT_P_IMG_hsize(data)              (0x1fff0000&((data)<<16))
#define VI_BT_P_IMG_hsize_src(data)          ((0x1fff0000&(data))>>16)
#define VI_BT_P_IMG_get_hsize(data)          ((0x1fff0000&(data))>>16)
//this->default: VI_BT_P_IMG_hsize           0x0
#define VI_BT_P_IMG_vsize_shift              (1)
#define VI_BT_P_IMG_vsize_mask               (0xffe)
#define VI_BT_P_IMG_vsize(data)              (0xffe&((data)<<1))
#define VI_BT_P_IMG_vsize_src(data)          ((0xffe&(data))>>1)
#define VI_BT_P_IMG_get_vsize(data)          ((0xffe&(data))>>1)
//this->default: VI_BT_P_IMG_vsize           0x0
#define VI_BT_P_IMG_write_data_shift              (0)
#define VI_BT_P_IMG_write_data_mask               (0x1)
#define VI_BT_P_IMG_write_data(data)              (0x1&((data)<<0))
#define VI_BT_P_IMG_write_data_src(data)          ((0x1&(data))>>0)
#define VI_BT_P_IMG_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_BT_P_IMG_write_data           0x0

#define VI_ADR_ENTRY0_Y_SA                        0x124
#define VI_ADR_ENTRY0_Y_SA_reg_addr               "0x9812b124"
#define VI_ADR_ENTRY0_Y_SA_a_shift              (0)
#define VI_ADR_ENTRY0_Y_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY0_Y_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY0_Y_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY0_Y_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY0_Y_SA_a           0x0

#define VI_ADR_ENTRY0_Y_EA                        0x128
#define VI_ADR_ENTRY0_Y_EA_reg_addr               "0x9812b128"
#define VI_ADR_ENTRY0_Y_EA_a_shift              (0)
#define VI_ADR_ENTRY0_Y_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY0_Y_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY0_Y_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY0_Y_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY0_Y_EA_a           0x0

#define VI_ADR_ENTRY0_C_SA                        0x12c
#define VI_ADR_ENTRY0_C_SA_reg_addr               "0x9812b12c"
#define VI_ADR_ENTRY0_C_SA_a_shift              (0)
#define VI_ADR_ENTRY0_C_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY0_C_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY0_C_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY0_C_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY0_C_SA_a           0x0

#define VI_ADR_ENTRY0_C_EA                        0x130
#define VI_ADR_ENTRY0_C_EA_reg_addr               "0x9812b130"
#define VI_ADR_ENTRY0_C_EA_a_shift              (0)
#define VI_ADR_ENTRY0_C_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY0_C_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY0_C_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY0_C_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY0_C_EA_a           0x0

#define VI_ADR_ENTRY0_VANC_SA                        0x134
#define VI_ADR_ENTRY0_VANC_SA_reg_addr               "0x9812b134"
#define VI_ADR_ENTRY0_VANC_SA_a_shift              (0)
#define VI_ADR_ENTRY0_VANC_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY0_VANC_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY0_VANC_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY0_VANC_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY0_VANC_SA_a           0x0

#define VI_ADR_ENTRY0_VANC_EA                        0x138
#define VI_ADR_ENTRY0_VANC_EA_reg_addr               "0x9812b138"
#define VI_ADR_ENTRY0_VANC_EA_a_shift              (0)
#define VI_ADR_ENTRY0_VANC_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY0_VANC_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY0_VANC_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY0_VANC_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY0_VANC_EA_a           0x0

#define VI_ADR_ENTRY0_TF_Y_SA                        0x13c
#define VI_ADR_ENTRY0_TF_Y_SA_reg_addr               "0x9812b13c"
#define VI_ADR_ENTRY0_TF_Y_SA_a_shift              (0)
#define VI_ADR_ENTRY0_TF_Y_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY0_TF_Y_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY0_TF_Y_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY0_TF_Y_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY0_TF_Y_SA_a           0x0

#define VI_ADR_ENTRY0_TF_Y_EA                        0x140
#define VI_ADR_ENTRY0_TF_Y_EA_reg_addr               "0x9812b140"
#define VI_ADR_ENTRY0_TF_Y_EA_a_shift              (0)
#define VI_ADR_ENTRY0_TF_Y_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY0_TF_Y_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY0_TF_Y_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY0_TF_Y_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY0_TF_Y_EA_a           0x0

#define VI_ADR_ENTRY0_TF_C_SA                        0x144
#define VI_ADR_ENTRY0_TF_C_SA_reg_addr               "0x9812b144"
#define VI_ADR_ENTRY0_TF_C_SA_a_shift              (0)
#define VI_ADR_ENTRY0_TF_C_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY0_TF_C_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY0_TF_C_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY0_TF_C_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY0_TF_C_SA_a           0x0

#define VI_ADR_ENTRY0_TF_C_EA                        0x148
#define VI_ADR_ENTRY0_TF_C_EA_reg_addr               "0x9812b148"
#define VI_ADR_ENTRY0_TF_C_EA_a_shift              (0)
#define VI_ADR_ENTRY0_TF_C_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY0_TF_C_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY0_TF_C_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY0_TF_C_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY0_TF_C_EA_a           0x0

#define VI_ADR_ENTRY0_TF_VANC_SA                        0x14c
#define VI_ADR_ENTRY0_TF_VANC_SA_reg_addr               "0x9812b14c"
#define VI_ADR_ENTRY0_TF_VANC_SA_a_shift              (0)
#define VI_ADR_ENTRY0_TF_VANC_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY0_TF_VANC_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY0_TF_VANC_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY0_TF_VANC_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY0_TF_VANC_SA_a           0x0

#define VI_ADR_ENTRY0_TF_VANC_EA                        0x150
#define VI_ADR_ENTRY0_TF_VANC_EA_reg_addr               "0x9812b150"
#define VI_ADR_ENTRY0_TF_VANC_EA_a_shift              (0)
#define VI_ADR_ENTRY0_TF_VANC_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY0_TF_VANC_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY0_TF_VANC_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY0_TF_VANC_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY0_TF_VANC_EA_a           0x0

#define VI_ADR_ENTRY0_BF_Y_SA                        0x154
#define VI_ADR_ENTRY0_BF_Y_SA_reg_addr               "0x9812b154"
#define VI_ADR_ENTRY0_BF_Y_SA_a_shift              (0)
#define VI_ADR_ENTRY0_BF_Y_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY0_BF_Y_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY0_BF_Y_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY0_BF_Y_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY0_BF_Y_SA_a           0x0

#define VI_ADR_ENTRY0_BF_Y_EA                        0x158
#define VI_ADR_ENTRY0_BF_Y_EA_reg_addr               "0x9812b158"
#define VI_ADR_ENTRY0_BF_Y_EA_a_shift              (0)
#define VI_ADR_ENTRY0_BF_Y_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY0_BF_Y_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY0_BF_Y_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY0_BF_Y_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY0_BF_Y_EA_a           0x0

#define VI_ADR_ENTRY0_BF_C_SA                        0x15c
#define VI_ADR_ENTRY0_BF_C_SA_reg_addr               "0x9812b15c"
#define VI_ADR_ENTRY0_BF_C_SA_a_shift              (0)
#define VI_ADR_ENTRY0_BF_C_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY0_BF_C_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY0_BF_C_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY0_BF_C_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY0_BF_C_SA_a           0x0

#define VI_ADR_ENTRY0_BF_C_EA                        0x160
#define VI_ADR_ENTRY0_BF_C_EA_reg_addr               "0x9812b160"
#define VI_ADR_ENTRY0_BF_C_EA_a_shift              (0)
#define VI_ADR_ENTRY0_BF_C_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY0_BF_C_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY0_BF_C_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY0_BF_C_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY0_BF_C_EA_a           0x0

#define VI_ADR_ENTRY0_BF_VANC_SA                        0x164
#define VI_ADR_ENTRY0_BF_VANC_SA_reg_addr               "0x9812b164"
#define VI_ADR_ENTRY0_BF_VANC_SA_a_shift              (0)
#define VI_ADR_ENTRY0_BF_VANC_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY0_BF_VANC_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY0_BF_VANC_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY0_BF_VANC_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY0_BF_VANC_SA_a           0x0

#define VI_ADR_ENTRY0_BF_VANC_EA                        0x168
#define VI_ADR_ENTRY0_BF_VANC_EA_reg_addr               "0x9812b168"
#define VI_ADR_ENTRY0_BF_VANC_EA_a_shift              (0)
#define VI_ADR_ENTRY0_BF_VANC_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY0_BF_VANC_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY0_BF_VANC_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY0_BF_VANC_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY0_BF_VANC_EA_a           0x0

#define VI_ADR_ENTRY0_ST                        0x16c
#define VI_ADR_ENTRY0_ST_reg_addr               "0x9812b16c"
#define VI_ADR_ENTRY0_ST_write_en6_shift              (18)
#define VI_ADR_ENTRY0_ST_write_en6_mask               (0x40000)
#define VI_ADR_ENTRY0_ST_write_en6(data)              (0x40000&((data)<<18))
#define VI_ADR_ENTRY0_ST_write_en6_src(data)          ((0x40000&(data))>>18)
#define VI_ADR_ENTRY0_ST_get_write_en6(data)          ((0x40000&(data))>>18)
//this->default: VI_ADR_ENTRY0_ST_write_en6           0x0
#define VI_ADR_ENTRY0_ST_size_mismatch_shift              (16)
#define VI_ADR_ENTRY0_ST_size_mismatch_mask               (0x30000)
#define VI_ADR_ENTRY0_ST_size_mismatch(data)              (0x30000&((data)<<16))
#define VI_ADR_ENTRY0_ST_size_mismatch_src(data)          ((0x30000&(data))>>16)
#define VI_ADR_ENTRY0_ST_get_size_mismatch(data)          ((0x30000&(data))>>16)
//this->default: VI_ADR_ENTRY0_ST_size_mismatch           0x0
#define VI_ADR_ENTRY0_ST_write_en5_shift              (15)
#define VI_ADR_ENTRY0_ST_write_en5_mask               (0x8000)
#define VI_ADR_ENTRY0_ST_write_en5(data)              (0x8000&((data)<<15))
#define VI_ADR_ENTRY0_ST_write_en5_src(data)          ((0x8000&(data))>>15)
#define VI_ADR_ENTRY0_ST_get_write_en5(data)          ((0x8000&(data))>>15)
//this->default: VI_ADR_ENTRY0_ST_write_en5           0x0
#define VI_ADR_ENTRY0_ST_ov_range_shift              (6)
#define VI_ADR_ENTRY0_ST_ov_range_mask               (0x7fc0)
#define VI_ADR_ENTRY0_ST_ov_range(data)              (0x7fc0&((data)<<6))
#define VI_ADR_ENTRY0_ST_ov_range_src(data)          ((0x7fc0&(data))>>6)
#define VI_ADR_ENTRY0_ST_get_ov_range(data)          ((0x7fc0&(data))>>6)
//this->default: VI_ADR_ENTRY0_ST_ov_range           0x0
#define VI_ADR_ENTRY0_ST_write_en3_shift              (5)
#define VI_ADR_ENTRY0_ST_write_en3_mask               (0x20)
#define VI_ADR_ENTRY0_ST_write_en3(data)              (0x20&((data)<<5))
#define VI_ADR_ENTRY0_ST_write_en3_src(data)          ((0x20&(data))>>5)
#define VI_ADR_ENTRY0_ST_get_write_en3(data)          ((0x20&(data))>>5)
//this->default: VI_ADR_ENTRY0_ST_write_en3           0x0
#define VI_ADR_ENTRY0_ST_done_shift              (4)
#define VI_ADR_ENTRY0_ST_done_mask               (0x10)
#define VI_ADR_ENTRY0_ST_done(data)              (0x10&((data)<<4))
#define VI_ADR_ENTRY0_ST_done_src(data)          ((0x10&(data))>>4)
#define VI_ADR_ENTRY0_ST_get_done(data)          ((0x10&(data))>>4)
//this->default: VI_ADR_ENTRY0_ST_done           0x0
#define VI_ADR_ENTRY0_ST_write_en2_shift              (3)
#define VI_ADR_ENTRY0_ST_write_en2_mask               (0x8)
#define VI_ADR_ENTRY0_ST_write_en2(data)              (0x8&((data)<<3))
#define VI_ADR_ENTRY0_ST_write_en2_src(data)          ((0x8&(data))>>3)
#define VI_ADR_ENTRY0_ST_get_write_en2(data)          ((0x8&(data))>>3)
//this->default: VI_ADR_ENTRY0_ST_write_en2           0x0
#define VI_ADR_ENTRY0_ST_ovf_shift              (2)
#define VI_ADR_ENTRY0_ST_ovf_mask               (0x4)
#define VI_ADR_ENTRY0_ST_ovf(data)              (0x4&((data)<<2))
#define VI_ADR_ENTRY0_ST_ovf_src(data)          ((0x4&(data))>>2)
#define VI_ADR_ENTRY0_ST_get_ovf(data)          ((0x4&(data))>>2)
//this->default: VI_ADR_ENTRY0_ST_ovf           0x0
#define VI_ADR_ENTRY0_ST_write_en1_shift              (1)
#define VI_ADR_ENTRY0_ST_write_en1_mask               (0x2)
#define VI_ADR_ENTRY0_ST_write_en1(data)              (0x2&((data)<<1))
#define VI_ADR_ENTRY0_ST_write_en1_src(data)          ((0x2&(data))>>1)
#define VI_ADR_ENTRY0_ST_get_write_en1(data)          ((0x2&(data))>>1)
//this->default: VI_ADR_ENTRY0_ST_write_en1           0x0
#define VI_ADR_ENTRY0_ST_valid_shift              (0)
#define VI_ADR_ENTRY0_ST_valid_mask               (0x1)
#define VI_ADR_ENTRY0_ST_valid(data)              (0x1&((data)<<0))
#define VI_ADR_ENTRY0_ST_valid_src(data)          ((0x1&(data))>>0)
#define VI_ADR_ENTRY0_ST_get_valid(data)          ((0x1&(data))>>0)
//this->default: VI_ADR_ENTRY0_ST_valid           0x0

#define VI_ADR_ENTRY1_Y_SA                        0x170
#define VI_ADR_ENTRY1_Y_SA_reg_addr               "0x9812b170"
#define VI_ADR_ENTRY1_Y_SA_a_shift              (0)
#define VI_ADR_ENTRY1_Y_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY1_Y_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY1_Y_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY1_Y_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY1_Y_SA_a           0x0

#define VI_ADR_ENTRY1_Y_EA                        0x174
#define VI_ADR_ENTRY1_Y_EA_reg_addr               "0x9812b174"
#define VI_ADR_ENTRY1_Y_EA_a_shift              (0)
#define VI_ADR_ENTRY1_Y_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY1_Y_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY1_Y_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY1_Y_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY1_Y_EA_a           0x0

#define VI_ADR_ENTRY1_C_SA                        0x178
#define VI_ADR_ENTRY1_C_SA_reg_addr               "0x9812b178"
#define VI_ADR_ENTRY1_C_SA_a_shift              (0)
#define VI_ADR_ENTRY1_C_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY1_C_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY1_C_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY1_C_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY1_C_SA_a           0x0

#define VI_ADR_ENTRY1_C_EA                        0x17c
#define VI_ADR_ENTRY1_C_EA_reg_addr               "0x9812b17c"
#define VI_ADR_ENTRY1_C_EA_a_shift              (0)
#define VI_ADR_ENTRY1_C_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY1_C_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY1_C_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY1_C_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY1_C_EA_a           0x0

#define VI_ADR_ENTRY1_VANC_SA                        0x180
#define VI_ADR_ENTRY1_VANC_SA_reg_addr               "0x9812b180"
#define VI_ADR_ENTRY1_VANC_SA_a_shift              (0)
#define VI_ADR_ENTRY1_VANC_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY1_VANC_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY1_VANC_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY1_VANC_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY1_VANC_SA_a           0x0

#define VI_ADR_ENTRY1_VANC_EA                        0x184
#define VI_ADR_ENTRY1_VANC_EA_reg_addr               "0x9812b184"
#define VI_ADR_ENTRY1_VANC_EA_a_shift              (0)
#define VI_ADR_ENTRY1_VANC_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY1_VANC_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY1_VANC_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY1_VANC_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY1_VANC_EA_a           0x0

#define VI_ADR_ENTRY1_TF_Y_SA                        0x188
#define VI_ADR_ENTRY1_TF_Y_SA_reg_addr               "0x9812b188"
#define VI_ADR_ENTRY1_TF_Y_SA_a_shift              (0)
#define VI_ADR_ENTRY1_TF_Y_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY1_TF_Y_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY1_TF_Y_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY1_TF_Y_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY1_TF_Y_SA_a           0x0

#define VI_ADR_ENTRY1_TF_Y_EA                        0x18c
#define VI_ADR_ENTRY1_TF_Y_EA_reg_addr               "0x9812b18c"
#define VI_ADR_ENTRY1_TF_Y_EA_a_shift              (0)
#define VI_ADR_ENTRY1_TF_Y_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY1_TF_Y_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY1_TF_Y_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY1_TF_Y_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY1_TF_Y_EA_a           0x0

#define VI_ADR_ENTRY1_TF_C_SA                        0x190
#define VI_ADR_ENTRY1_TF_C_SA_reg_addr               "0x9812b190"
#define VI_ADR_ENTRY1_TF_C_SA_a_shift              (0)
#define VI_ADR_ENTRY1_TF_C_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY1_TF_C_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY1_TF_C_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY1_TF_C_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY1_TF_C_SA_a           0x0

#define VI_ADR_ENTRY1_TF_C_EA                        0x194
#define VI_ADR_ENTRY1_TF_C_EA_reg_addr               "0x9812b194"
#define VI_ADR_ENTRY1_TF_C_EA_a_shift              (0)
#define VI_ADR_ENTRY1_TF_C_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY1_TF_C_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY1_TF_C_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY1_TF_C_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY1_TF_C_EA_a           0x0

#define VI_ADR_ENTRY1_TF_VANC_SA                        0x198
#define VI_ADR_ENTRY1_TF_VANC_SA_reg_addr               "0x9812b198"
#define VI_ADR_ENTRY1_TF_VANC_SA_a_shift              (0)
#define VI_ADR_ENTRY1_TF_VANC_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY1_TF_VANC_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY1_TF_VANC_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY1_TF_VANC_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY1_TF_VANC_SA_a           0x0

#define VI_ADR_ENTRY1_TF_VANC_EA                        0x19c
#define VI_ADR_ENTRY1_TF_VANC_EA_reg_addr               "0x9812b19c"
#define VI_ADR_ENTRY1_TF_VANC_EA_a_shift              (0)
#define VI_ADR_ENTRY1_TF_VANC_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY1_TF_VANC_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY1_TF_VANC_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY1_TF_VANC_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY1_TF_VANC_EA_a           0x0

#define VI_ADR_ENTRY1_BF_Y_SA                        0x1a0
#define VI_ADR_ENTRY1_BF_Y_SA_reg_addr               "0x9812b1a0"
#define VI_ADR_ENTRY1_BF_Y_SA_a_shift              (0)
#define VI_ADR_ENTRY1_BF_Y_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY1_BF_Y_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY1_BF_Y_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY1_BF_Y_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY1_BF_Y_SA_a           0x0

#define VI_ADR_ENTRY1_BF_Y_EA                        0x1a4
#define VI_ADR_ENTRY1_BF_Y_EA_reg_addr               "0x9812b1a4"
#define VI_ADR_ENTRY1_BF_Y_EA_a_shift              (0)
#define VI_ADR_ENTRY1_BF_Y_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY1_BF_Y_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY1_BF_Y_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY1_BF_Y_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY1_BF_Y_EA_a           0x0

#define VI_ADR_ENTRY1_BF_C_SA                        0x1a8
#define VI_ADR_ENTRY1_BF_C_SA_reg_addr               "0x9812b1a8"
#define VI_ADR_ENTRY1_BF_C_SA_a_shift              (0)
#define VI_ADR_ENTRY1_BF_C_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY1_BF_C_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY1_BF_C_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY1_BF_C_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY1_BF_C_SA_a           0x0

#define VI_ADR_ENTRY1_BF_C_EA                        0x1ac
#define VI_ADR_ENTRY1_BF_C_EA_reg_addr               "0x9812b1ac"
#define VI_ADR_ENTRY1_BF_C_EA_a_shift              (0)
#define VI_ADR_ENTRY1_BF_C_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY1_BF_C_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY1_BF_C_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY1_BF_C_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY1_BF_C_EA_a           0x0

#define VI_ADR_ENTRY1_BF_VANC_SA                        0x1b0
#define VI_ADR_ENTRY1_BF_VANC_SA_reg_addr               "0x9812b1b0"
#define VI_ADR_ENTRY1_BF_VANC_SA_a_shift              (0)
#define VI_ADR_ENTRY1_BF_VANC_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY1_BF_VANC_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY1_BF_VANC_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY1_BF_VANC_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY1_BF_VANC_SA_a           0x0

#define VI_ADR_ENTRY1_BF_VANC_EA                        0x1b4
#define VI_ADR_ENTRY1_BF_VANC_EA_reg_addr               "0x9812b1b4"
#define VI_ADR_ENTRY1_BF_VANC_EA_a_shift              (0)
#define VI_ADR_ENTRY1_BF_VANC_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY1_BF_VANC_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY1_BF_VANC_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY1_BF_VANC_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY1_BF_VANC_EA_a           0x0

#define VI_ADR_ENTRY1_ST                        0x1b8
#define VI_ADR_ENTRY1_ST_reg_addr               "0x9812b1b8"
#define VI_ADR_ENTRY1_ST_write_en6_shift              (18)
#define VI_ADR_ENTRY1_ST_write_en6_mask               (0x40000)
#define VI_ADR_ENTRY1_ST_write_en6(data)              (0x40000&((data)<<18))
#define VI_ADR_ENTRY1_ST_write_en6_src(data)          ((0x40000&(data))>>18)
#define VI_ADR_ENTRY1_ST_get_write_en6(data)          ((0x40000&(data))>>18)
//this->default: VI_ADR_ENTRY1_ST_write_en6           0x0
#define VI_ADR_ENTRY1_ST_size_mismatch_shift              (16)
#define VI_ADR_ENTRY1_ST_size_mismatch_mask               (0x30000)
#define VI_ADR_ENTRY1_ST_size_mismatch(data)              (0x30000&((data)<<16))
#define VI_ADR_ENTRY1_ST_size_mismatch_src(data)          ((0x30000&(data))>>16)
#define VI_ADR_ENTRY1_ST_get_size_mismatch(data)          ((0x30000&(data))>>16)
//this->default: VI_ADR_ENTRY1_ST_size_mismatch           0x0
#define VI_ADR_ENTRY1_ST_write_en5_shift              (15)
#define VI_ADR_ENTRY1_ST_write_en5_mask               (0x8000)
#define VI_ADR_ENTRY1_ST_write_en5(data)              (0x8000&((data)<<15))
#define VI_ADR_ENTRY1_ST_write_en5_src(data)          ((0x8000&(data))>>15)
#define VI_ADR_ENTRY1_ST_get_write_en5(data)          ((0x8000&(data))>>15)
//this->default: VI_ADR_ENTRY1_ST_write_en5           0x0
#define VI_ADR_ENTRY1_ST_ov_range_shift              (6)
#define VI_ADR_ENTRY1_ST_ov_range_mask               (0x7fc0)
#define VI_ADR_ENTRY1_ST_ov_range(data)              (0x7fc0&((data)<<6))
#define VI_ADR_ENTRY1_ST_ov_range_src(data)          ((0x7fc0&(data))>>6)
#define VI_ADR_ENTRY1_ST_get_ov_range(data)          ((0x7fc0&(data))>>6)
//this->default: VI_ADR_ENTRY1_ST_ov_range           0x0
#define VI_ADR_ENTRY1_ST_write_en3_shift              (5)
#define VI_ADR_ENTRY1_ST_write_en3_mask               (0x20)
#define VI_ADR_ENTRY1_ST_write_en3(data)              (0x20&((data)<<5))
#define VI_ADR_ENTRY1_ST_write_en3_src(data)          ((0x20&(data))>>5)
#define VI_ADR_ENTRY1_ST_get_write_en3(data)          ((0x20&(data))>>5)
//this->default: VI_ADR_ENTRY1_ST_write_en3           0x0
#define VI_ADR_ENTRY1_ST_done_shift              (4)
#define VI_ADR_ENTRY1_ST_done_mask               (0x10)
#define VI_ADR_ENTRY1_ST_done(data)              (0x10&((data)<<4))
#define VI_ADR_ENTRY1_ST_done_src(data)          ((0x10&(data))>>4)
#define VI_ADR_ENTRY1_ST_get_done(data)          ((0x10&(data))>>4)
//this->default: VI_ADR_ENTRY1_ST_done           0x0
#define VI_ADR_ENTRY1_ST_write_en2_shift              (3)
#define VI_ADR_ENTRY1_ST_write_en2_mask               (0x8)
#define VI_ADR_ENTRY1_ST_write_en2(data)              (0x8&((data)<<3))
#define VI_ADR_ENTRY1_ST_write_en2_src(data)          ((0x8&(data))>>3)
#define VI_ADR_ENTRY1_ST_get_write_en2(data)          ((0x8&(data))>>3)
//this->default: VI_ADR_ENTRY1_ST_write_en2           0x0
#define VI_ADR_ENTRY1_ST_ovf_shift              (2)
#define VI_ADR_ENTRY1_ST_ovf_mask               (0x4)
#define VI_ADR_ENTRY1_ST_ovf(data)              (0x4&((data)<<2))
#define VI_ADR_ENTRY1_ST_ovf_src(data)          ((0x4&(data))>>2)
#define VI_ADR_ENTRY1_ST_get_ovf(data)          ((0x4&(data))>>2)
//this->default: VI_ADR_ENTRY1_ST_ovf           0x0
#define VI_ADR_ENTRY1_ST_write_en1_shift              (1)
#define VI_ADR_ENTRY1_ST_write_en1_mask               (0x2)
#define VI_ADR_ENTRY1_ST_write_en1(data)              (0x2&((data)<<1))
#define VI_ADR_ENTRY1_ST_write_en1_src(data)          ((0x2&(data))>>1)
#define VI_ADR_ENTRY1_ST_get_write_en1(data)          ((0x2&(data))>>1)
//this->default: VI_ADR_ENTRY1_ST_write_en1           0x0
#define VI_ADR_ENTRY1_ST_valid_shift              (0)
#define VI_ADR_ENTRY1_ST_valid_mask               (0x1)
#define VI_ADR_ENTRY1_ST_valid(data)              (0x1&((data)<<0))
#define VI_ADR_ENTRY1_ST_valid_src(data)          ((0x1&(data))>>0)
#define VI_ADR_ENTRY1_ST_get_valid(data)          ((0x1&(data))>>0)
//this->default: VI_ADR_ENTRY1_ST_valid           0x0

#define VI_ADR_ENTRY2_Y_SA                        0x1bc
#define VI_ADR_ENTRY2_Y_SA_reg_addr               "0x9812b1bc"
#define VI_ADR_ENTRY2_Y_SA_a_shift              (0)
#define VI_ADR_ENTRY2_Y_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY2_Y_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY2_Y_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY2_Y_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY2_Y_SA_a           0x0

#define VI_ADR_ENTRY2_Y_EA                        0x1c0
#define VI_ADR_ENTRY2_Y_EA_reg_addr               "0x9812b1c0"
#define VI_ADR_ENTRY2_Y_EA_a_shift              (0)
#define VI_ADR_ENTRY2_Y_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY2_Y_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY2_Y_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY2_Y_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY2_Y_EA_a           0x0

#define VI_ADR_ENTRY2_C_SA                        0x1c4
#define VI_ADR_ENTRY2_C_SA_reg_addr               "0x9812b1c4"
#define VI_ADR_ENTRY2_C_SA_a_shift              (0)
#define VI_ADR_ENTRY2_C_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY2_C_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY2_C_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY2_C_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY2_C_SA_a           0x0

#define VI_ADR_ENTRY2_C_EA                        0x1c8
#define VI_ADR_ENTRY2_C_EA_reg_addr               "0x9812b1c8"
#define VI_ADR_ENTRY2_C_EA_a_shift              (0)
#define VI_ADR_ENTRY2_C_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY2_C_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY2_C_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY2_C_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY2_C_EA_a           0x0

#define VI_ADR_ENTRY2_VANC_SA                        0x1cc
#define VI_ADR_ENTRY2_VANC_SA_reg_addr               "0x9812b1cc"
#define VI_ADR_ENTRY2_VANC_SA_a_shift              (0)
#define VI_ADR_ENTRY2_VANC_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY2_VANC_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY2_VANC_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY2_VANC_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY2_VANC_SA_a           0x0

#define VI_ADR_ENTRY2_VANC_EA                        0x1d0
#define VI_ADR_ENTRY2_VANC_EA_reg_addr               "0x9812b1d0"
#define VI_ADR_ENTRY2_VANC_EA_a_shift              (0)
#define VI_ADR_ENTRY2_VANC_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY2_VANC_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY2_VANC_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY2_VANC_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY2_VANC_EA_a           0x0

#define VI_ADR_ENTRY2_TF_Y_SA                        0x1d4
#define VI_ADR_ENTRY2_TF_Y_SA_reg_addr               "0x9812b1d4"
#define VI_ADR_ENTRY2_TF_Y_SA_a_shift              (0)
#define VI_ADR_ENTRY2_TF_Y_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY2_TF_Y_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY2_TF_Y_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY2_TF_Y_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY2_TF_Y_SA_a           0x0

#define VI_ADR_ENTRY2_TF_Y_EA                        0x1d8
#define VI_ADR_ENTRY2_TF_Y_EA_reg_addr               "0x9812b1d8"
#define VI_ADR_ENTRY2_TF_Y_EA_a_shift              (0)
#define VI_ADR_ENTRY2_TF_Y_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY2_TF_Y_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY2_TF_Y_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY2_TF_Y_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY2_TF_Y_EA_a           0x0

#define VI_ADR_ENTRY2_TF_C_SA                        0x1dc
#define VI_ADR_ENTRY2_TF_C_SA_reg_addr               "0x9812b1dc"
#define VI_ADR_ENTRY2_TF_C_SA_a_shift              (0)
#define VI_ADR_ENTRY2_TF_C_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY2_TF_C_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY2_TF_C_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY2_TF_C_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY2_TF_C_SA_a           0x0

#define VI_ADR_ENTRY2_TF_C_EA                        0x1e0
#define VI_ADR_ENTRY2_TF_C_EA_reg_addr               "0x9812b1e0"
#define VI_ADR_ENTRY2_TF_C_EA_a_shift              (0)
#define VI_ADR_ENTRY2_TF_C_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY2_TF_C_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY2_TF_C_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY2_TF_C_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY2_TF_C_EA_a           0x0

#define VI_ADR_ENTRY2_TF_VANC_SA                        0x1e4
#define VI_ADR_ENTRY2_TF_VANC_SA_reg_addr               "0x9812b1e4"
#define VI_ADR_ENTRY2_TF_VANC_SA_a_shift              (0)
#define VI_ADR_ENTRY2_TF_VANC_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY2_TF_VANC_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY2_TF_VANC_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY2_TF_VANC_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY2_TF_VANC_SA_a           0x0

#define VI_ADR_ENTRY2_TF_VANC_EA                        0x1e8
#define VI_ADR_ENTRY2_TF_VANC_EA_reg_addr               "0x9812b1e8"
#define VI_ADR_ENTRY2_TF_VANC_EA_a_shift              (0)
#define VI_ADR_ENTRY2_TF_VANC_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY2_TF_VANC_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY2_TF_VANC_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY2_TF_VANC_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY2_TF_VANC_EA_a           0x0

#define VI_ADR_ENTRY2_BF_Y_SA                        0x1ec
#define VI_ADR_ENTRY2_BF_Y_SA_reg_addr               "0x9812b1ec"
#define VI_ADR_ENTRY2_BF_Y_SA_a_shift              (0)
#define VI_ADR_ENTRY2_BF_Y_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY2_BF_Y_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY2_BF_Y_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY2_BF_Y_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY2_BF_Y_SA_a           0x0

#define VI_ADR_ENTRY2_BF_Y_EA                        0x1f0
#define VI_ADR_ENTRY2_BF_Y_EA_reg_addr               "0x9812b1f0"
#define VI_ADR_ENTRY2_BF_Y_EA_a_shift              (0)
#define VI_ADR_ENTRY2_BF_Y_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY2_BF_Y_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY2_BF_Y_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY2_BF_Y_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY2_BF_Y_EA_a           0x0

#define VI_ADR_ENTRY2_BF_C_SA                        0x1f4
#define VI_ADR_ENTRY2_BF_C_SA_reg_addr               "0x9812b1f4"
#define VI_ADR_ENTRY2_BF_C_SA_a_shift              (0)
#define VI_ADR_ENTRY2_BF_C_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY2_BF_C_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY2_BF_C_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY2_BF_C_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY2_BF_C_SA_a           0x0

#define VI_ADR_ENTRY2_BF_C_EA                        0x1f8
#define VI_ADR_ENTRY2_BF_C_EA_reg_addr               "0x9812b1f8"
#define VI_ADR_ENTRY2_BF_C_EA_a_shift              (0)
#define VI_ADR_ENTRY2_BF_C_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY2_BF_C_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY2_BF_C_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY2_BF_C_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY2_BF_C_EA_a           0x0

#define VI_ADR_ENTRY2_BF_VANC_SA                        0x1fc
#define VI_ADR_ENTRY2_BF_VANC_SA_reg_addr               "0x9812b1fc"
#define VI_ADR_ENTRY2_BF_VANC_SA_a_shift              (0)
#define VI_ADR_ENTRY2_BF_VANC_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY2_BF_VANC_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY2_BF_VANC_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY2_BF_VANC_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY2_BF_VANC_SA_a           0x0

#define VI_ADR_ENTRY2_BF_VANC_EA                        0x200
#define VI_ADR_ENTRY2_BF_VANC_EA_reg_addr               "0x9812b200"
#define VI_ADR_ENTRY2_BF_VANC_EA_a_shift              (0)
#define VI_ADR_ENTRY2_BF_VANC_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY2_BF_VANC_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY2_BF_VANC_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY2_BF_VANC_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY2_BF_VANC_EA_a           0x0

#define VI_ADR_ENTRY2_ST                        0x204
#define VI_ADR_ENTRY2_ST_reg_addr               "0x9812b204"
#define VI_ADR_ENTRY2_ST_write_en6_shift              (18)
#define VI_ADR_ENTRY2_ST_write_en6_mask               (0x40000)
#define VI_ADR_ENTRY2_ST_write_en6(data)              (0x40000&((data)<<18))
#define VI_ADR_ENTRY2_ST_write_en6_src(data)          ((0x40000&(data))>>18)
#define VI_ADR_ENTRY2_ST_get_write_en6(data)          ((0x40000&(data))>>18)
//this->default: VI_ADR_ENTRY2_ST_write_en6           0x0
#define VI_ADR_ENTRY2_ST_size_mismatch_shift              (16)
#define VI_ADR_ENTRY2_ST_size_mismatch_mask               (0x30000)
#define VI_ADR_ENTRY2_ST_size_mismatch(data)              (0x30000&((data)<<16))
#define VI_ADR_ENTRY2_ST_size_mismatch_src(data)          ((0x30000&(data))>>16)
#define VI_ADR_ENTRY2_ST_get_size_mismatch(data)          ((0x30000&(data))>>16)
//this->default: VI_ADR_ENTRY2_ST_size_mismatch           0x0
#define VI_ADR_ENTRY2_ST_write_en5_shift              (15)
#define VI_ADR_ENTRY2_ST_write_en5_mask               (0x8000)
#define VI_ADR_ENTRY2_ST_write_en5(data)              (0x8000&((data)<<15))
#define VI_ADR_ENTRY2_ST_write_en5_src(data)          ((0x8000&(data))>>15)
#define VI_ADR_ENTRY2_ST_get_write_en5(data)          ((0x8000&(data))>>15)
//this->default: VI_ADR_ENTRY2_ST_write_en5           0x0
#define VI_ADR_ENTRY2_ST_ov_range_shift              (6)
#define VI_ADR_ENTRY2_ST_ov_range_mask               (0x7fc0)
#define VI_ADR_ENTRY2_ST_ov_range(data)              (0x7fc0&((data)<<6))
#define VI_ADR_ENTRY2_ST_ov_range_src(data)          ((0x7fc0&(data))>>6)
#define VI_ADR_ENTRY2_ST_get_ov_range(data)          ((0x7fc0&(data))>>6)
//this->default: VI_ADR_ENTRY2_ST_ov_range           0x0
#define VI_ADR_ENTRY2_ST_write_en3_shift              (5)
#define VI_ADR_ENTRY2_ST_write_en3_mask               (0x20)
#define VI_ADR_ENTRY2_ST_write_en3(data)              (0x20&((data)<<5))
#define VI_ADR_ENTRY2_ST_write_en3_src(data)          ((0x20&(data))>>5)
#define VI_ADR_ENTRY2_ST_get_write_en3(data)          ((0x20&(data))>>5)
//this->default: VI_ADR_ENTRY2_ST_write_en3           0x0
#define VI_ADR_ENTRY2_ST_done_shift              (4)
#define VI_ADR_ENTRY2_ST_done_mask               (0x10)
#define VI_ADR_ENTRY2_ST_done(data)              (0x10&((data)<<4))
#define VI_ADR_ENTRY2_ST_done_src(data)          ((0x10&(data))>>4)
#define VI_ADR_ENTRY2_ST_get_done(data)          ((0x10&(data))>>4)
//this->default: VI_ADR_ENTRY2_ST_done           0x0
#define VI_ADR_ENTRY2_ST_write_en2_shift              (3)
#define VI_ADR_ENTRY2_ST_write_en2_mask               (0x8)
#define VI_ADR_ENTRY2_ST_write_en2(data)              (0x8&((data)<<3))
#define VI_ADR_ENTRY2_ST_write_en2_src(data)          ((0x8&(data))>>3)
#define VI_ADR_ENTRY2_ST_get_write_en2(data)          ((0x8&(data))>>3)
//this->default: VI_ADR_ENTRY2_ST_write_en2           0x0
#define VI_ADR_ENTRY2_ST_ovf_shift              (2)
#define VI_ADR_ENTRY2_ST_ovf_mask               (0x4)
#define VI_ADR_ENTRY2_ST_ovf(data)              (0x4&((data)<<2))
#define VI_ADR_ENTRY2_ST_ovf_src(data)          ((0x4&(data))>>2)
#define VI_ADR_ENTRY2_ST_get_ovf(data)          ((0x4&(data))>>2)
//this->default: VI_ADR_ENTRY2_ST_ovf           0x0
#define VI_ADR_ENTRY2_ST_write_en1_shift              (1)
#define VI_ADR_ENTRY2_ST_write_en1_mask               (0x2)
#define VI_ADR_ENTRY2_ST_write_en1(data)              (0x2&((data)<<1))
#define VI_ADR_ENTRY2_ST_write_en1_src(data)          ((0x2&(data))>>1)
#define VI_ADR_ENTRY2_ST_get_write_en1(data)          ((0x2&(data))>>1)
//this->default: VI_ADR_ENTRY2_ST_write_en1           0x0
#define VI_ADR_ENTRY2_ST_valid_shift              (0)
#define VI_ADR_ENTRY2_ST_valid_mask               (0x1)
#define VI_ADR_ENTRY2_ST_valid(data)              (0x1&((data)<<0))
#define VI_ADR_ENTRY2_ST_valid_src(data)          ((0x1&(data))>>0)
#define VI_ADR_ENTRY2_ST_get_valid(data)          ((0x1&(data))>>0)
//this->default: VI_ADR_ENTRY2_ST_valid           0x0

#define VI_ADR_ENTRY3_Y_SA                        0x208
#define VI_ADR_ENTRY3_Y_SA_reg_addr               "0x9812b208"
#define VI_ADR_ENTRY3_Y_SA_a_shift              (0)
#define VI_ADR_ENTRY3_Y_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY3_Y_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY3_Y_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY3_Y_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY3_Y_SA_a           0x0

#define VI_ADR_ENTRY3_Y_EA                        0x20c
#define VI_ADR_ENTRY3_Y_EA_reg_addr               "0x9812b20c"
#define VI_ADR_ENTRY3_Y_EA_a_shift              (0)
#define VI_ADR_ENTRY3_Y_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY3_Y_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY3_Y_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY3_Y_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY3_Y_EA_a           0x0

#define VI_ADR_ENTRY3_C_SA                        0x210
#define VI_ADR_ENTRY3_C_SA_reg_addr               "0x9812b210"
#define VI_ADR_ENTRY3_C_SA_a_shift              (0)
#define VI_ADR_ENTRY3_C_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY3_C_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY3_C_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY3_C_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY3_C_SA_a           0x0

#define VI_ADR_ENTRY3_C_EA                        0x214
#define VI_ADR_ENTRY3_C_EA_reg_addr               "0x9812b214"
#define VI_ADR_ENTRY3_C_EA_a_shift              (0)
#define VI_ADR_ENTRY3_C_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY3_C_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY3_C_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY3_C_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY3_C_EA_a           0x0

#define VI_ADR_ENTRY3_VANC_SA                        0x218
#define VI_ADR_ENTRY3_VANC_SA_reg_addr               "0x9812b218"
#define VI_ADR_ENTRY3_VANC_SA_a_shift              (0)
#define VI_ADR_ENTRY3_VANC_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY3_VANC_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY3_VANC_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY3_VANC_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY3_VANC_SA_a           0x0

#define VI_ADR_ENTRY3_VANC_EA                        0x21c
#define VI_ADR_ENTRY3_VANC_EA_reg_addr               "0x9812b21c"
#define VI_ADR_ENTRY3_VANC_EA_a_shift              (0)
#define VI_ADR_ENTRY3_VANC_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY3_VANC_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY3_VANC_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY3_VANC_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY3_VANC_EA_a           0x0

#define VI_ADR_ENTRY3_TF_Y_SA                        0x220
#define VI_ADR_ENTRY3_TF_Y_SA_reg_addr               "0x9812b220"
#define VI_ADR_ENTRY3_TF_Y_SA_a_shift              (0)
#define VI_ADR_ENTRY3_TF_Y_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY3_TF_Y_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY3_TF_Y_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY3_TF_Y_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY3_TF_Y_SA_a           0x0

#define VI_ADR_ENTRY3_TF_Y_EA                        0x224
#define VI_ADR_ENTRY3_TF_Y_EA_reg_addr               "0x9812b224"
#define VI_ADR_ENTRY3_TF_Y_EA_a_shift              (0)
#define VI_ADR_ENTRY3_TF_Y_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY3_TF_Y_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY3_TF_Y_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY3_TF_Y_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY3_TF_Y_EA_a           0x0

#define VI_ADR_ENTRY3_TF_C_SA                        0x228
#define VI_ADR_ENTRY3_TF_C_SA_reg_addr               "0x9812b228"
#define VI_ADR_ENTRY3_TF_C_SA_a_shift              (0)
#define VI_ADR_ENTRY3_TF_C_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY3_TF_C_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY3_TF_C_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY3_TF_C_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY3_TF_C_SA_a           0x0

#define VI_ADR_ENTRY3_TF_C_EA                        0x22c
#define VI_ADR_ENTRY3_TF_C_EA_reg_addr               "0x9812b22c"
#define VI_ADR_ENTRY3_TF_C_EA_a_shift              (0)
#define VI_ADR_ENTRY3_TF_C_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY3_TF_C_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY3_TF_C_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY3_TF_C_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY3_TF_C_EA_a           0x0

#define VI_ADR_ENTRY3_TF_VANC_SA                        0x230
#define VI_ADR_ENTRY3_TF_VANC_SA_reg_addr               "0x9812b230"
#define VI_ADR_ENTRY3_TF_VANC_SA_a_shift              (0)
#define VI_ADR_ENTRY3_TF_VANC_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY3_TF_VANC_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY3_TF_VANC_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY3_TF_VANC_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY3_TF_VANC_SA_a           0x0

#define VI_ADR_ENTRY3_TF_VANC_EA                        0x234
#define VI_ADR_ENTRY3_TF_VANC_EA_reg_addr               "0x9812b234"
#define VI_ADR_ENTRY3_TF_VANC_EA_a_shift              (0)
#define VI_ADR_ENTRY3_TF_VANC_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY3_TF_VANC_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY3_TF_VANC_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY3_TF_VANC_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY3_TF_VANC_EA_a           0x0

#define VI_ADR_ENTRY3_BF_Y_SA                        0x238
#define VI_ADR_ENTRY3_BF_Y_SA_reg_addr               "0x9812b238"
#define VI_ADR_ENTRY3_BF_Y_SA_a_shift              (0)
#define VI_ADR_ENTRY3_BF_Y_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY3_BF_Y_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY3_BF_Y_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY3_BF_Y_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY3_BF_Y_SA_a           0x0

#define VI_ADR_ENTRY3_BF_Y_EA                        0x23c
#define VI_ADR_ENTRY3_BF_Y_EA_reg_addr               "0x9812b23c"
#define VI_ADR_ENTRY3_BF_Y_EA_a_shift              (0)
#define VI_ADR_ENTRY3_BF_Y_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY3_BF_Y_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY3_BF_Y_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY3_BF_Y_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY3_BF_Y_EA_a           0x0

#define VI_ADR_ENTRY3_BF_C_SA                        0x240
#define VI_ADR_ENTRY3_BF_C_SA_reg_addr               "0x9812b240"
#define VI_ADR_ENTRY3_BF_C_SA_a_shift              (0)
#define VI_ADR_ENTRY3_BF_C_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY3_BF_C_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY3_BF_C_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY3_BF_C_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY3_BF_C_SA_a           0x0

#define VI_ADR_ENTRY3_BF_C_EA                        0x244
#define VI_ADR_ENTRY3_BF_C_EA_reg_addr               "0x9812b244"
#define VI_ADR_ENTRY3_BF_C_EA_a_shift              (0)
#define VI_ADR_ENTRY3_BF_C_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY3_BF_C_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY3_BF_C_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY3_BF_C_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY3_BF_C_EA_a           0x0

#define VI_ADR_ENTRY3_BF_VANC_SA                        0x248
#define VI_ADR_ENTRY3_BF_VANC_SA_reg_addr               "0x9812b248"
#define VI_ADR_ENTRY3_BF_VANC_SA_a_shift              (0)
#define VI_ADR_ENTRY3_BF_VANC_SA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY3_BF_VANC_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY3_BF_VANC_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY3_BF_VANC_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY3_BF_VANC_SA_a           0x0

#define VI_ADR_ENTRY3_BF_VANC_EA                        0x24c
#define VI_ADR_ENTRY3_BF_VANC_EA_reg_addr               "0x9812b24c"
#define VI_ADR_ENTRY3_BF_VANC_EA_a_shift              (0)
#define VI_ADR_ENTRY3_BF_VANC_EA_a_mask               (0xffffffff)
#define VI_ADR_ENTRY3_BF_VANC_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_ENTRY3_BF_VANC_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_ENTRY3_BF_VANC_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_ENTRY3_BF_VANC_EA_a           0x0

#define VI_ADR_ENTRY3_ST                        0x250
#define VI_ADR_ENTRY3_ST_reg_addr               "0x9812b250"
#define VI_ADR_ENTRY3_ST_write_en6_shift              (18)
#define VI_ADR_ENTRY3_ST_write_en6_mask               (0x40000)
#define VI_ADR_ENTRY3_ST_write_en6(data)              (0x40000&((data)<<18))
#define VI_ADR_ENTRY3_ST_write_en6_src(data)          ((0x40000&(data))>>18)
#define VI_ADR_ENTRY3_ST_get_write_en6(data)          ((0x40000&(data))>>18)
//this->default: VI_ADR_ENTRY3_ST_write_en6           0x0
#define VI_ADR_ENTRY3_ST_size_mismatch_shift              (16)
#define VI_ADR_ENTRY3_ST_size_mismatch_mask               (0x30000)
#define VI_ADR_ENTRY3_ST_size_mismatch(data)              (0x30000&((data)<<16))
#define VI_ADR_ENTRY3_ST_size_mismatch_src(data)          ((0x30000&(data))>>16)
#define VI_ADR_ENTRY3_ST_get_size_mismatch(data)          ((0x30000&(data))>>16)
//this->default: VI_ADR_ENTRY3_ST_size_mismatch           0x0
#define VI_ADR_ENTRY3_ST_write_en5_shift              (15)
#define VI_ADR_ENTRY3_ST_write_en5_mask               (0x8000)
#define VI_ADR_ENTRY3_ST_write_en5(data)              (0x8000&((data)<<15))
#define VI_ADR_ENTRY3_ST_write_en5_src(data)          ((0x8000&(data))>>15)
#define VI_ADR_ENTRY3_ST_get_write_en5(data)          ((0x8000&(data))>>15)
//this->default: VI_ADR_ENTRY3_ST_write_en5           0x0
#define VI_ADR_ENTRY3_ST_ov_range_shift              (6)
#define VI_ADR_ENTRY3_ST_ov_range_mask               (0x7fc0)
#define VI_ADR_ENTRY3_ST_ov_range(data)              (0x7fc0&((data)<<6))
#define VI_ADR_ENTRY3_ST_ov_range_src(data)          ((0x7fc0&(data))>>6)
#define VI_ADR_ENTRY3_ST_get_ov_range(data)          ((0x7fc0&(data))>>6)
//this->default: VI_ADR_ENTRY3_ST_ov_range           0x0
#define VI_ADR_ENTRY3_ST_write_en3_shift              (5)
#define VI_ADR_ENTRY3_ST_write_en3_mask               (0x20)
#define VI_ADR_ENTRY3_ST_write_en3(data)              (0x20&((data)<<5))
#define VI_ADR_ENTRY3_ST_write_en3_src(data)          ((0x20&(data))>>5)
#define VI_ADR_ENTRY3_ST_get_write_en3(data)          ((0x20&(data))>>5)
//this->default: VI_ADR_ENTRY3_ST_write_en3           0x0
#define VI_ADR_ENTRY3_ST_done_shift              (4)
#define VI_ADR_ENTRY3_ST_done_mask               (0x10)
#define VI_ADR_ENTRY3_ST_done(data)              (0x10&((data)<<4))
#define VI_ADR_ENTRY3_ST_done_src(data)          ((0x10&(data))>>4)
#define VI_ADR_ENTRY3_ST_get_done(data)          ((0x10&(data))>>4)
//this->default: VI_ADR_ENTRY3_ST_done           0x0
#define VI_ADR_ENTRY3_ST_write_en2_shift              (3)
#define VI_ADR_ENTRY3_ST_write_en2_mask               (0x8)
#define VI_ADR_ENTRY3_ST_write_en2(data)              (0x8&((data)<<3))
#define VI_ADR_ENTRY3_ST_write_en2_src(data)          ((0x8&(data))>>3)
#define VI_ADR_ENTRY3_ST_get_write_en2(data)          ((0x8&(data))>>3)
//this->default: VI_ADR_ENTRY3_ST_write_en2           0x0
#define VI_ADR_ENTRY3_ST_ovf_shift              (2)
#define VI_ADR_ENTRY3_ST_ovf_mask               (0x4)
#define VI_ADR_ENTRY3_ST_ovf(data)              (0x4&((data)<<2))
#define VI_ADR_ENTRY3_ST_ovf_src(data)          ((0x4&(data))>>2)
#define VI_ADR_ENTRY3_ST_get_ovf(data)          ((0x4&(data))>>2)
//this->default: VI_ADR_ENTRY3_ST_ovf           0x0
#define VI_ADR_ENTRY3_ST_write_en1_shift              (1)
#define VI_ADR_ENTRY3_ST_write_en1_mask               (0x2)
#define VI_ADR_ENTRY3_ST_write_en1(data)              (0x2&((data)<<1))
#define VI_ADR_ENTRY3_ST_write_en1_src(data)          ((0x2&(data))>>1)
#define VI_ADR_ENTRY3_ST_get_write_en1(data)          ((0x2&(data))>>1)
//this->default: VI_ADR_ENTRY3_ST_write_en1           0x0
#define VI_ADR_ENTRY3_ST_valid_shift              (0)
#define VI_ADR_ENTRY3_ST_valid_mask               (0x1)
#define VI_ADR_ENTRY3_ST_valid(data)              (0x1&((data)<<0))
#define VI_ADR_ENTRY3_ST_valid_src(data)          ((0x1&(data))>>0)
#define VI_ADR_ENTRY3_ST_get_valid(data)          ((0x1&(data))>>0)
//this->default: VI_ADR_ENTRY3_ST_valid           0x0

#define VI_DECODER_1                        0x254
#define VI_DECODER_1_reg_addr               "0x9812b254"
#define VI_DECODER_1_pad_data_cfg_8bit_shift              (8)
#define VI_DECODER_1_pad_data_cfg_8bit_mask               (0x300)
#define VI_DECODER_1_pad_data_cfg_8bit(data)              (0x300&((data)<<8))
#define VI_DECODER_1_pad_data_cfg_8bit_src(data)          ((0x300&(data))>>8)
#define VI_DECODER_1_get_pad_data_cfg_8bit(data)          ((0x300&(data))>>8)
//this->default: VI_DECODER_1_pad_data_cfg_8bit           0x0
#define VI_DECODER_1_sync_code_system_shift              (7)
#define VI_DECODER_1_sync_code_system_mask               (0x80)
#define VI_DECODER_1_sync_code_system(data)              (0x80&((data)<<7))
#define VI_DECODER_1_sync_code_system_src(data)          ((0x80&(data))>>7)
#define VI_DECODER_1_get_sync_code_system(data)          ((0x80&(data))>>7)
//this->default: VI_DECODER_1_sync_code_system           0x0
#define VI_DECODER_1_input_fmt_shift              (6)
#define VI_DECODER_1_input_fmt_mask               (0x40)
#define VI_DECODER_1_input_fmt(data)              (0x40&((data)<<6))
#define VI_DECODER_1_input_fmt_src(data)          ((0x40&(data))>>6)
#define VI_DECODER_1_get_input_fmt(data)          ((0x40&(data))>>6)
//this->default: VI_DECODER_1_input_fmt           0x0
#define VI_DECODER_1_fmt_seperate_shift              (5)
#define VI_DECODER_1_fmt_seperate_mask               (0x20)
#define VI_DECODER_1_fmt_seperate(data)              (0x20&((data)<<5))
#define VI_DECODER_1_fmt_seperate_src(data)          ((0x20&(data))>>5)
#define VI_DECODER_1_get_fmt_seperate(data)          ((0x20&(data))>>5)
//this->default: VI_DECODER_1_fmt_seperate           0x0
#define VI_DECODER_1_preamble_mode_shift              (4)
#define VI_DECODER_1_preamble_mode_mask               (0x10)
#define VI_DECODER_1_preamble_mode(data)              (0x10&((data)<<4))
#define VI_DECODER_1_preamble_mode_src(data)          ((0x10&(data))>>4)
#define VI_DECODER_1_get_preamble_mode(data)          ((0x10&(data))>>4)
//this->default: VI_DECODER_1_preamble_mode           0x0
#define VI_DECODER_1_ecc_en_shift              (3)
#define VI_DECODER_1_ecc_en_mask               (0x8)
#define VI_DECODER_1_ecc_en(data)              (0x8&((data)<<3))
#define VI_DECODER_1_ecc_en_src(data)          ((0x8&(data))>>3)
#define VI_DECODER_1_get_ecc_en(data)          ((0x8&(data))>>3)
//this->default: VI_DECODER_1_ecc_en           0x0
#define VI_DECODER_1_mode_shift              (1)
#define VI_DECODER_1_mode_mask               (0x6)
#define VI_DECODER_1_mode(data)              (0x6&((data)<<1))
#define VI_DECODER_1_mode_src(data)          ((0x6&(data))>>1)
#define VI_DECODER_1_get_mode(data)          ((0x6&(data))>>1)
//this->default: VI_DECODER_1_mode           0x0
#define VI_DECODER_1_write_data_shift              (0)
#define VI_DECODER_1_write_data_mask               (0x1)
#define VI_DECODER_1_write_data(data)              (0x1&((data)<<0))
#define VI_DECODER_1_write_data_src(data)          ((0x1&(data))>>0)
#define VI_DECODER_1_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_DECODER_1_write_data           0x0

#define VI_IMG_1                        0x258
#define VI_IMG_1_reg_addr               "0x9812b258"
#define VI_IMG_1_vsize_shift              (16)
#define VI_IMG_1_vsize_mask               (0x7ff0000)
#define VI_IMG_1_vsize(data)              (0x7ff0000&((data)<<16))
#define VI_IMG_1_vsize_src(data)          ((0x7ff0000&(data))>>16)
#define VI_IMG_1_get_vsize(data)          ((0x7ff0000&(data))>>16)
//this->default: VI_IMG_1_vsize           0x1e0
#define VI_IMG_1_hsize_shift              (0)
#define VI_IMG_1_hsize_mask               (0xfff)
#define VI_IMG_1_hsize(data)              (0xfff&((data)<<0))
#define VI_IMG_1_hsize_src(data)          ((0xfff&(data))>>0)
#define VI_IMG_1_get_hsize(data)          ((0xfff&(data))>>0)
//this->default: VI_IMG_1_hsize           0x2d0

#define VI_IMG_1_I                        0x25c
#define VI_IMG_1_I_reg_addr               "0x9812b25c"
#define VI_IMG_1_I_vsize_bottom_shift              (16)
#define VI_IMG_1_I_vsize_bottom_mask               (0x7ff0000)
#define VI_IMG_1_I_vsize_bottom(data)              (0x7ff0000&((data)<<16))
#define VI_IMG_1_I_vsize_bottom_src(data)          ((0x7ff0000&(data))>>16)
#define VI_IMG_1_I_get_vsize_bottom(data)          ((0x7ff0000&(data))>>16)
//this->default: VI_IMG_1_I_vsize_bottom           0xf3
#define VI_IMG_1_I_vsize_top_shift              (0)
#define VI_IMG_1_I_vsize_top_mask               (0x7ff)
#define VI_IMG_1_I_vsize_top(data)              (0x7ff&((data)<<0))
#define VI_IMG_1_I_vsize_top_src(data)          ((0x7ff&(data))>>0)
#define VI_IMG_1_I_get_vsize_top(data)          ((0x7ff&(data))>>0)
//this->default: VI_IMG_1_I_vsize_top           0xf4

#define VI_RAWDATA_1                        0x260
#define VI_RAWDATA_1_reg_addr               "0x9812b260"
#define VI_RAWDATA_1_field_polar_shift              (4)
#define VI_RAWDATA_1_field_polar_mask               (0x10)
#define VI_RAWDATA_1_field_polar(data)              (0x10&((data)<<4))
#define VI_RAWDATA_1_field_polar_src(data)          ((0x10&(data))>>4)
#define VI_RAWDATA_1_get_field_polar(data)          ((0x10&(data))>>4)
//this->default: VI_RAWDATA_1_field_polar           0x0
#define VI_RAWDATA_1_hsync_polar_shift              (3)
#define VI_RAWDATA_1_hsync_polar_mask               (0x8)
#define VI_RAWDATA_1_hsync_polar(data)              (0x8&((data)<<3))
#define VI_RAWDATA_1_hsync_polar_src(data)          ((0x8&(data))>>3)
#define VI_RAWDATA_1_get_hsync_polar(data)          ((0x8&(data))>>3)
//this->default: VI_RAWDATA_1_hsync_polar           0x0
#define VI_RAWDATA_1_vsync_polar_shift              (2)
#define VI_RAWDATA_1_vsync_polar_mask               (0x4)
#define VI_RAWDATA_1_vsync_polar(data)              (0x4&((data)<<2))
#define VI_RAWDATA_1_vsync_polar_src(data)          ((0x4&(data))>>2)
#define VI_RAWDATA_1_get_vsync_polar(data)          ((0x4&(data))>>2)
//this->default: VI_RAWDATA_1_vsync_polar           0x0
#define VI_RAWDATA_1_dv_polar_shift              (1)
#define VI_RAWDATA_1_dv_polar_mask               (0x2)
#define VI_RAWDATA_1_dv_polar(data)              (0x2&((data)<<1))
#define VI_RAWDATA_1_dv_polar_src(data)          ((0x2&(data))>>1)
#define VI_RAWDATA_1_get_dv_polar(data)          ((0x2&(data))>>1)
//this->default: VI_RAWDATA_1_dv_polar           0x0
#define VI_RAWDATA_1_write_data_shift              (0)
#define VI_RAWDATA_1_write_data_mask               (0x1)
#define VI_RAWDATA_1_write_data(data)              (0x1&((data)<<0))
#define VI_RAWDATA_1_write_data_src(data)          ((0x1&(data))>>0)
#define VI_RAWDATA_1_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_RAWDATA_1_write_data           0x0

#define VI_VANC_1                        0x264
#define VI_VANC_1_reg_addr               "0x9812b264"
#define VI_VANC_1_en_shift              (1)
#define VI_VANC_1_en_mask               (0x2)
#define VI_VANC_1_en(data)              (0x2&((data)<<1))
#define VI_VANC_1_en_src(data)          ((0x2&(data))>>1)
#define VI_VANC_1_get_en(data)          ((0x2&(data))>>1)
//this->default: VI_VANC_1_en           0x0
#define VI_VANC_1_write_data_shift              (0)
#define VI_VANC_1_write_data_mask               (0x1)
#define VI_VANC_1_write_data(data)              (0x1&((data)<<0))
#define VI_VANC_1_write_data_src(data)          ((0x1&(data))>>0)
#define VI_VANC_1_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_VANC_1_write_data           0x0

#define VI_VANC_1_P                        0x268
#define VI_VANC_1_P_reg_addr               "0x9812b268"
#define VI_VANC_1_P_vsize_shift              (0)
#define VI_VANC_1_P_vsize_mask               (0x7ff)
#define VI_VANC_1_P_vsize(data)              (0x7ff&((data)<<0))
#define VI_VANC_1_P_vsize_src(data)          ((0x7ff&(data))>>0)
#define VI_VANC_1_P_get_vsize(data)          ((0x7ff&(data))>>0)
//this->default: VI_VANC_1_P_vsize           0x2d

#define VI_VANC_1_I                        0x26c
#define VI_VANC_1_I_reg_addr               "0x9812b26c"
#define VI_VANC_1_I_vsize_bottom_shift              (16)
#define VI_VANC_1_I_vsize_bottom_mask               (0x7ff0000)
#define VI_VANC_1_I_vsize_bottom(data)              (0x7ff0000&((data)<<16))
#define VI_VANC_1_I_vsize_bottom_src(data)          ((0x7ff0000&(data))>>16)
#define VI_VANC_1_I_get_vsize_bottom(data)          ((0x7ff0000&(data))>>16)
//this->default: VI_VANC_1_I_vsize_bottom           0x13
#define VI_VANC_1_I_vsize_top_shift              (0)
#define VI_VANC_1_I_vsize_top_mask               (0x7ff)
#define VI_VANC_1_I_vsize_top(data)              (0x7ff&((data)<<0))
#define VI_VANC_1_I_vsize_top_src(data)          ((0x7ff&(data))>>0)
#define VI_VANC_1_I_get_vsize_top(data)          ((0x7ff&(data))>>0)
//this->default: VI_VANC_1_I_vsize_top           0x13

#define VI_VANC_1_SEQ_PITCH                        0x270
#define VI_VANC_1_SEQ_PITCH_reg_addr               "0x9812b270"
#define VI_VANC_1_SEQ_PITCH_p_shift              (0)
#define VI_VANC_1_SEQ_PITCH_p_mask               (0xffff)
#define VI_VANC_1_SEQ_PITCH_p(data)              (0xffff&((data)<<0))
#define VI_VANC_1_SEQ_PITCH_p_src(data)          ((0xffff&(data))>>0)
#define VI_VANC_1_SEQ_PITCH_get_p(data)          ((0xffff&(data))>>0)
//this->default: VI_VANC_1_SEQ_PITCH_p           0x0

#define VI_ISP_1_CFG                        0x274
#define VI_ISP_1_CFG_reg_addr               "0x9812b274"
#define VI_ISP_1_CFG_wb_f420_shift              (7)
#define VI_ISP_1_CFG_wb_f420_mask               (0x80)
#define VI_ISP_1_CFG_wb_f420(data)              (0x80&((data)<<7))
#define VI_ISP_1_CFG_wb_f420_src(data)          ((0x80&(data))>>7)
#define VI_ISP_1_CFG_get_wb_f420(data)          ((0x80&(data))>>7)
//this->default: VI_ISP_1_CFG_wb_f420           0x1
#define VI_ISP_1_CFG_gating_en_shift              (6)
#define VI_ISP_1_CFG_gating_en_mask               (0x40)
#define VI_ISP_1_CFG_gating_en(data)              (0x40&((data)<<6))
#define VI_ISP_1_CFG_gating_en_src(data)          ((0x40&(data))>>6)
#define VI_ISP_1_CFG_get_gating_en(data)          ((0x40&(data))>>6)
//this->default: VI_ISP_1_CFG_gating_en           0x1
#define VI_ISP_1_CFG_vs_yodd_shift              (5)
#define VI_ISP_1_CFG_vs_yodd_mask               (0x20)
#define VI_ISP_1_CFG_vs_yodd(data)              (0x20&((data)<<5))
#define VI_ISP_1_CFG_vs_yodd_src(data)          ((0x20&(data))>>5)
#define VI_ISP_1_CFG_get_vs_yodd(data)          ((0x20&(data))>>5)
//this->default: VI_ISP_1_CFG_vs_yodd           0x0
#define VI_ISP_1_CFG_vs_codd_shift              (4)
#define VI_ISP_1_CFG_vs_codd_mask               (0x10)
#define VI_ISP_1_CFG_vs_codd(data)              (0x10&((data)<<4))
#define VI_ISP_1_CFG_vs_codd_src(data)          ((0x10&(data))>>4)
#define VI_ISP_1_CFG_get_vs_codd(data)          ((0x10&(data))>>4)
//this->default: VI_ISP_1_CFG_vs_codd           0x0
#define VI_ISP_1_CFG_hs_yodd_shift              (2)
#define VI_ISP_1_CFG_hs_yodd_mask               (0x4)
#define VI_ISP_1_CFG_hs_yodd(data)              (0x4&((data)<<2))
#define VI_ISP_1_CFG_hs_yodd_src(data)          ((0x4&(data))>>2)
#define VI_ISP_1_CFG_get_hs_yodd(data)          ((0x4&(data))>>2)
//this->default: VI_ISP_1_CFG_hs_yodd           0x0
#define VI_ISP_1_CFG_hs_codd_shift              (1)
#define VI_ISP_1_CFG_hs_codd_mask               (0x2)
#define VI_ISP_1_CFG_hs_codd(data)              (0x2&((data)<<1))
#define VI_ISP_1_CFG_hs_codd_src(data)          ((0x2&(data))>>1)
#define VI_ISP_1_CFG_get_hs_codd(data)          ((0x2&(data))>>1)
//this->default: VI_ISP_1_CFG_hs_codd           0x0
#define VI_ISP_1_CFG_write_data_shift              (0)
#define VI_ISP_1_CFG_write_data_mask               (0x1)
#define VI_ISP_1_CFG_write_data(data)              (0x1&((data)<<0))
#define VI_ISP_1_CFG_write_data_src(data)          ((0x1&(data))>>0)
#define VI_ISP_1_CFG_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_ISP_1_CFG_write_data           0x0

#define VI_ISP_1_SEL                        0x278
#define VI_ISP_1_SEL_reg_addr               "0x9812b278"
#define VI_ISP_1_SEL_hs_opt_shift              (8)
#define VI_ISP_1_SEL_hs_opt_mask               (0x100)
#define VI_ISP_1_SEL_hs_opt(data)              (0x100&((data)<<8))
#define VI_ISP_1_SEL_hs_opt_src(data)          ((0x100&(data))>>8)
#define VI_ISP_1_SEL_get_hs_opt(data)          ((0x100&(data))>>8)
//this->default: VI_ISP_1_SEL_hs_opt           0x1
#define VI_ISP_1_SEL_hs_en_shift              (4)
#define VI_ISP_1_SEL_hs_en_mask               (0x10)
#define VI_ISP_1_SEL_hs_en(data)              (0x10&((data)<<4))
#define VI_ISP_1_SEL_hs_en_src(data)          ((0x10&(data))>>4)
#define VI_ISP_1_SEL_get_hs_en(data)          ((0x10&(data))>>4)
//this->default: VI_ISP_1_SEL_hs_en           0x0
#define VI_ISP_1_SEL_vs_en_shift              (1)
#define VI_ISP_1_SEL_vs_en_mask               (0x2)
#define VI_ISP_1_SEL_vs_en(data)              (0x2&((data)<<1))
#define VI_ISP_1_SEL_vs_en_src(data)          ((0x2&(data))>>1)
#define VI_ISP_1_SEL_get_vs_en(data)          ((0x2&(data))>>1)
//this->default: VI_ISP_1_SEL_vs_en           0x0
#define VI_ISP_1_SEL_write_data_shift              (0)
#define VI_ISP_1_SEL_write_data_mask               (0x1)
#define VI_ISP_1_SEL_write_data(data)              (0x1&((data)<<0))
#define VI_ISP_1_SEL_write_data_src(data)          ((0x1&(data))>>0)
#define VI_ISP_1_SEL_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_ISP_1_SEL_write_data           0x0

#define VI_ISP_1_SEQ_PITCH_Y                        0x27c
#define VI_ISP_1_SEQ_PITCH_Y_reg_addr               "0x9812b27c"
#define VI_ISP_1_SEQ_PITCH_Y_p_shift              (0)
#define VI_ISP_1_SEQ_PITCH_Y_p_mask               (0xffff)
#define VI_ISP_1_SEQ_PITCH_Y_p(data)              (0xffff&((data)<<0))
#define VI_ISP_1_SEQ_PITCH_Y_p_src(data)          ((0xffff&(data))>>0)
#define VI_ISP_1_SEQ_PITCH_Y_get_p(data)          ((0xffff&(data))>>0)
//this->default: VI_ISP_1_SEQ_PITCH_Y_p           0x0

#define VI_ISP_1_SEQ_PITCH_C                        0x280
#define VI_ISP_1_SEQ_PITCH_C_reg_addr               "0x9812b280"
#define VI_ISP_1_SEQ_PITCH_C_p_shift              (0)
#define VI_ISP_1_SEQ_PITCH_C_p_mask               (0xffff)
#define VI_ISP_1_SEQ_PITCH_C_p(data)              (0xffff&((data)<<0))
#define VI_ISP_1_SEQ_PITCH_C_p_src(data)          ((0xffff&(data))>>0)
#define VI_ISP_1_SEQ_PITCH_C_get_p(data)          ((0xffff&(data))>>0)
//this->default: VI_ISP_1_SEQ_PITCH_C_p           0x0

#define VI_ISP_1_VSI                        0x284
#define VI_ISP_1_VSI_reg_addr               "0x9812b284"
#define VI_ISP_1_VSI_phase_shift              (0)
#define VI_ISP_1_VSI_phase_mask               (0xffff)
#define VI_ISP_1_VSI_phase(data)              (0xffff&((data)<<0))
#define VI_ISP_1_VSI_phase_src(data)          ((0xffff&(data))>>0)
#define VI_ISP_1_VSI_get_phase(data)          ((0xffff&(data))>>0)
//this->default: VI_ISP_1_VSI_phase           0x0

#define VI_ISP_1_VSD                        0x288
#define VI_ISP_1_VSD_reg_addr               "0x9812b288"
#define VI_ISP_1_VSD_delta_shift              (0)
#define VI_ISP_1_VSD_delta_mask               (0x1fffff)
#define VI_ISP_1_VSD_delta(data)              (0x1fffff&((data)<<0))
#define VI_ISP_1_VSD_delta_src(data)          ((0x1fffff&(data))>>0)
#define VI_ISP_1_VSD_get_delta(data)          ((0x1fffff&(data))>>0)
//this->default: VI_ISP_1_VSD_delta           0x0

#define VI_ISP_1_VSD_H                        0x28c
#define VI_ISP_1_VSD_H_reg_addr               "0x9812b28c"
#define VI_ISP_1_VSD_H_out_shift              (0)
#define VI_ISP_1_VSD_H_out_mask               (0xfff)
#define VI_ISP_1_VSD_H_out(data)              (0xfff&((data)<<0))
#define VI_ISP_1_VSD_H_out_src(data)          ((0xfff&(data))>>0)
#define VI_ISP_1_VSD_H_get_out(data)          ((0xfff&(data))>>0)
//this->default: VI_ISP_1_VSD_H_out           0x0

#define VI_ISP_1_VSYC_0                        0x290
#define VI_ISP_1_VSYC_1                        0x294
#define VI_ISP_1_VSYC_2                        0x298
#define VI_ISP_1_VSYC_3                        0x29c
#define VI_ISP_1_VSYC_4                        0x2a0
#define VI_ISP_1_VSYC_5                        0x2a4
#define VI_ISP_1_VSYC_6                        0x2a8
#define VI_ISP_1_VSYC_7                        0x2ac
#define VI_ISP_1_VSYC_0_reg_addr               "0x9812b290"
#define VI_ISP_1_VSYC_1_reg_addr               "0x9812b294"
#define VI_ISP_1_VSYC_2_reg_addr               "0x9812b298"
#define VI_ISP_1_VSYC_3_reg_addr               "0x9812b29c"
#define VI_ISP_1_VSYC_4_reg_addr               "0x9812b2a0"
#define VI_ISP_1_VSYC_5_reg_addr               "0x9812b2a4"
#define VI_ISP_1_VSYC_6_reg_addr               "0x9812b2a8"
#define VI_ISP_1_VSYC_7_reg_addr               "0x9812b2ac"
#define VI_ISP_1_VSYC_c1_shift              (16)
#define VI_ISP_1_VSYC_c1_mask               (0x3fff0000)
#define VI_ISP_1_VSYC_c1(data)              (0x3fff0000&((data)<<16))
#define VI_ISP_1_VSYC_c1_src(data)          ((0x3fff0000&(data))>>16)
#define VI_ISP_1_VSYC_get_c1(data)          ((0x3fff0000&(data))>>16)
//this->default: VI_ISP_1_VSYC_c1           0x0
#define VI_ISP_1_VSYC_c0_shift              (0)
#define VI_ISP_1_VSYC_c0_mask               (0x3fff)
#define VI_ISP_1_VSYC_c0(data)              (0x3fff&((data)<<0))
#define VI_ISP_1_VSYC_c0_src(data)          ((0x3fff&(data))>>0)
#define VI_ISP_1_VSYC_get_c0(data)          ((0x3fff&(data))>>0)
//this->default: VI_ISP_1_VSYC_c0           0x0

#define VI_ISP_1_VSD_TF                        0x2b0
#define VI_ISP_1_VSD_TF_reg_addr               "0x9812b2b0"
#define VI_ISP_1_VSD_TF_delta_shift              (0)
#define VI_ISP_1_VSD_TF_delta_mask               (0x1fffff)
#define VI_ISP_1_VSD_TF_delta(data)              (0x1fffff&((data)<<0))
#define VI_ISP_1_VSD_TF_delta_src(data)          ((0x1fffff&(data))>>0)
#define VI_ISP_1_VSD_TF_get_delta(data)          ((0x1fffff&(data))>>0)
//this->default: VI_ISP_1_VSD_TF_delta           0x0

#define VI_ISP_1_VSD_H_TF                        0x2b4
#define VI_ISP_1_VSD_H_TF_reg_addr               "0x9812b2b4"
#define VI_ISP_1_VSD_H_TF_out_shift              (0)
#define VI_ISP_1_VSD_H_TF_out_mask               (0xfff)
#define VI_ISP_1_VSD_H_TF_out(data)              (0xfff&((data)<<0))
#define VI_ISP_1_VSD_H_TF_out_src(data)          ((0xfff&(data))>>0)
#define VI_ISP_1_VSD_H_TF_get_out(data)          ((0xfff&(data))>>0)
//this->default: VI_ISP_1_VSD_H_TF_out           0x0

#define VI_ISP_1_VSD_BF                        0x2b8
#define VI_ISP_1_VSD_BF_reg_addr               "0x9812b2b8"
#define VI_ISP_1_VSD_BF_delta_shift              (0)
#define VI_ISP_1_VSD_BF_delta_mask               (0x1fffff)
#define VI_ISP_1_VSD_BF_delta(data)              (0x1fffff&((data)<<0))
#define VI_ISP_1_VSD_BF_delta_src(data)          ((0x1fffff&(data))>>0)
#define VI_ISP_1_VSD_BF_get_delta(data)          ((0x1fffff&(data))>>0)
//this->default: VI_ISP_1_VSD_BF_delta           0x0

#define VI_ISP_1_VSD_H_BF                        0x2bc
#define VI_ISP_1_VSD_H_BF_reg_addr               "0x9812b2bc"
#define VI_ISP_1_VSD_H_BF_out_shift              (0)
#define VI_ISP_1_VSD_H_BF_out_mask               (0xfff)
#define VI_ISP_1_VSD_H_BF_out(data)              (0xfff&((data)<<0))
#define VI_ISP_1_VSD_H_BF_out_src(data)          ((0xfff&(data))>>0)
#define VI_ISP_1_VSD_H_BF_get_out(data)          ((0xfff&(data))>>0)
//this->default: VI_ISP_1_VSD_H_BF_out           0x0

#define VI_ISP_1_VSCC_0                        0x2c0
#define VI_ISP_1_VSCC_1                        0x2c4
#define VI_ISP_1_VSCC_2                        0x2c8
#define VI_ISP_1_VSCC_3                        0x2cc
#define VI_ISP_1_VSCC_4                        0x2d0
#define VI_ISP_1_VSCC_5                        0x2d4
#define VI_ISP_1_VSCC_6                        0x2d8
#define VI_ISP_1_VSCC_7                        0x2dc
#define VI_ISP_1_VSCC_0_reg_addr               "0x9812b2c0"
#define VI_ISP_1_VSCC_1_reg_addr               "0x9812b2c4"
#define VI_ISP_1_VSCC_2_reg_addr               "0x9812b2c8"
#define VI_ISP_1_VSCC_3_reg_addr               "0x9812b2cc"
#define VI_ISP_1_VSCC_4_reg_addr               "0x9812b2d0"
#define VI_ISP_1_VSCC_5_reg_addr               "0x9812b2d4"
#define VI_ISP_1_VSCC_6_reg_addr               "0x9812b2d8"
#define VI_ISP_1_VSCC_7_reg_addr               "0x9812b2dc"
#define VI_ISP_1_VSCC_c1_shift              (16)
#define VI_ISP_1_VSCC_c1_mask               (0x3fff0000)
#define VI_ISP_1_VSCC_c1(data)              (0x3fff0000&((data)<<16))
#define VI_ISP_1_VSCC_c1_src(data)          ((0x3fff0000&(data))>>16)
#define VI_ISP_1_VSCC_get_c1(data)          ((0x3fff0000&(data))>>16)
//this->default: VI_ISP_1_VSCC_c1           0x0
#define VI_ISP_1_VSCC_c0_shift              (0)
#define VI_ISP_1_VSCC_c0_mask               (0x3fff)
#define VI_ISP_1_VSCC_c0(data)              (0x3fff&((data)<<0))
#define VI_ISP_1_VSCC_c0_src(data)          ((0x3fff&(data))>>0)
#define VI_ISP_1_VSCC_get_c0(data)          ((0x3fff&(data))>>0)
//this->default: VI_ISP_1_VSCC_c0           0x0

#define VI_ISP_1_HSI                        0x2e0
#define VI_ISP_1_HSI_reg_addr               "0x9812b2e0"
#define VI_ISP_1_HSI_phase_shift              (0)
#define VI_ISP_1_HSI_phase_mask               (0xffff)
#define VI_ISP_1_HSI_phase(data)              (0xffff&((data)<<0))
#define VI_ISP_1_HSI_phase_src(data)          ((0xffff&(data))>>0)
#define VI_ISP_1_HSI_get_phase(data)          ((0xffff&(data))>>0)
//this->default: VI_ISP_1_HSI_phase           0x0

#define VI_ISP_1_HSD                        0x2e4
#define VI_ISP_1_HSD_reg_addr               "0x9812b2e4"
#define VI_ISP_1_HSD_delta_shift              (0)
#define VI_ISP_1_HSD_delta_mask               (0x1fffff)
#define VI_ISP_1_HSD_delta(data)              (0x1fffff&((data)<<0))
#define VI_ISP_1_HSD_delta_src(data)          ((0x1fffff&(data))>>0)
#define VI_ISP_1_HSD_get_delta(data)          ((0x1fffff&(data))>>0)
//this->default: VI_ISP_1_HSD_delta           0x0

#define VI_ISP_1_HSD_W                        0x2e8
#define VI_ISP_1_HSD_W_reg_addr               "0x9812b2e8"
#define VI_ISP_1_HSD_W_out_shift              (0)
#define VI_ISP_1_HSD_W_out_mask               (0x1fff)
#define VI_ISP_1_HSD_W_out(data)              (0x1fff&((data)<<0))
#define VI_ISP_1_HSD_W_out_src(data)          ((0x1fff&(data))>>0)
#define VI_ISP_1_HSD_W_get_out(data)          ((0x1fff&(data))>>0)
//this->default: VI_ISP_1_HSD_W_out           0x0

#define VI_ISP_1_HSYC_0                        0x2ec
#define VI_ISP_1_HSYC_1                        0x2f0
#define VI_ISP_1_HSYC_2                        0x2f4
#define VI_ISP_1_HSYC_3                        0x2f8
#define VI_ISP_1_HSYC_4                        0x2fc
#define VI_ISP_1_HSYC_5                        0x300
#define VI_ISP_1_HSYC_6                        0x304
#define VI_ISP_1_HSYC_7                        0x308
#define VI_ISP_1_HSYC_8                        0x30c
#define VI_ISP_1_HSYC_9                        0x310
#define VI_ISP_1_HSYC_10                        0x314
#define VI_ISP_1_HSYC_11                        0x318
#define VI_ISP_1_HSYC_12                        0x31c
#define VI_ISP_1_HSYC_13                        0x320
#define VI_ISP_1_HSYC_14                        0x324
#define VI_ISP_1_HSYC_15                        0x328
#define VI_ISP_1_HSYC_0_reg_addr               "0x9812b2ec"
#define VI_ISP_1_HSYC_1_reg_addr               "0x9812b2f0"
#define VI_ISP_1_HSYC_2_reg_addr               "0x9812b2f4"
#define VI_ISP_1_HSYC_3_reg_addr               "0x9812b2f8"
#define VI_ISP_1_HSYC_4_reg_addr               "0x9812b2fc"
#define VI_ISP_1_HSYC_5_reg_addr               "0x9812b300"
#define VI_ISP_1_HSYC_6_reg_addr               "0x9812b304"
#define VI_ISP_1_HSYC_7_reg_addr               "0x9812b308"
#define VI_ISP_1_HSYC_8_reg_addr               "0x9812b30c"
#define VI_ISP_1_HSYC_9_reg_addr               "0x9812b310"
#define VI_ISP_1_HSYC_10_reg_addr               "0x9812b314"
#define VI_ISP_1_HSYC_11_reg_addr               "0x9812b318"
#define VI_ISP_1_HSYC_12_reg_addr               "0x9812b31c"
#define VI_ISP_1_HSYC_13_reg_addr               "0x9812b320"
#define VI_ISP_1_HSYC_14_reg_addr               "0x9812b324"
#define VI_ISP_1_HSYC_15_reg_addr               "0x9812b328"
#define VI_ISP_1_HSYC_c1_shift              (16)
#define VI_ISP_1_HSYC_c1_mask               (0x3fff0000)
#define VI_ISP_1_HSYC_c1(data)              (0x3fff0000&((data)<<16))
#define VI_ISP_1_HSYC_c1_src(data)          ((0x3fff0000&(data))>>16)
#define VI_ISP_1_HSYC_get_c1(data)          ((0x3fff0000&(data))>>16)
//this->default: VI_ISP_1_HSYC_c1           0x0
#define VI_ISP_1_HSYC_c0_shift              (0)
#define VI_ISP_1_HSYC_c0_mask               (0x3fff)
#define VI_ISP_1_HSYC_c0(data)              (0x3fff&((data)<<0))
#define VI_ISP_1_HSYC_c0_src(data)          ((0x3fff&(data))>>0)
#define VI_ISP_1_HSYC_get_c0(data)          ((0x3fff&(data))>>0)
//this->default: VI_ISP_1_HSYC_c0           0x0

#define VI_ISP_1_HSCC_0                        0x32c
#define VI_ISP_1_HSCC_1                        0x330
#define VI_ISP_1_HSCC_2                        0x334
#define VI_ISP_1_HSCC_3                        0x338
#define VI_ISP_1_HSCC_4                        0x33c
#define VI_ISP_1_HSCC_5                        0x340
#define VI_ISP_1_HSCC_6                        0x344
#define VI_ISP_1_HSCC_7                        0x348
#define VI_ISP_1_HSCC_0_reg_addr               "0x9812b32c"
#define VI_ISP_1_HSCC_1_reg_addr               "0x9812b330"
#define VI_ISP_1_HSCC_2_reg_addr               "0x9812b334"
#define VI_ISP_1_HSCC_3_reg_addr               "0x9812b338"
#define VI_ISP_1_HSCC_4_reg_addr               "0x9812b33c"
#define VI_ISP_1_HSCC_5_reg_addr               "0x9812b340"
#define VI_ISP_1_HSCC_6_reg_addr               "0x9812b344"
#define VI_ISP_1_HSCC_7_reg_addr               "0x9812b348"
#define VI_ISP_1_HSCC_c1_shift              (16)
#define VI_ISP_1_HSCC_c1_mask               (0x3fff0000)
#define VI_ISP_1_HSCC_c1(data)              (0x3fff0000&((data)<<16))
#define VI_ISP_1_HSCC_c1_src(data)          ((0x3fff0000&(data))>>16)
#define VI_ISP_1_HSCC_get_c1(data)          ((0x3fff0000&(data))>>16)
//this->default: VI_ISP_1_HSCC_c1           0x0
#define VI_ISP_1_HSCC_c0_shift              (0)
#define VI_ISP_1_HSCC_c0_mask               (0x3fff)
#define VI_ISP_1_HSCC_c0(data)              (0x3fff&((data)<<0))
#define VI_ISP_1_HSCC_c0_src(data)          ((0x3fff&(data))>>0)
#define VI_ISP_1_HSCC_get_c0(data)          ((0x3fff&(data))>>0)
//this->default: VI_ISP_1_HSCC_c0           0x0

#define VI_BT_1_PDI_FC                        0x34c
#define VI_BT_1_PDI_FC_reg_addr               "0x9812b34c"
#define VI_BT_1_PDI_FC_det_go_shift              (1)
#define VI_BT_1_PDI_FC_det_go_mask               (0x2)
#define VI_BT_1_PDI_FC_det_go(data)              (0x2&((data)<<1))
#define VI_BT_1_PDI_FC_det_go_src(data)          ((0x2&(data))>>1)
#define VI_BT_1_PDI_FC_get_det_go(data)          ((0x2&(data))>>1)
//this->default: VI_BT_1_PDI_FC_det_go           0x0
#define VI_BT_1_PDI_FC_write_data_shift              (0)
#define VI_BT_1_PDI_FC_write_data_mask               (0x1)
#define VI_BT_1_PDI_FC_write_data(data)              (0x1&((data)<<0))
#define VI_BT_1_PDI_FC_write_data_src(data)          ((0x1&(data))>>0)
#define VI_BT_1_PDI_FC_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_BT_1_PDI_FC_write_data           0x0

#define VI_BT_1_PDI                        0x350
#define VI_BT_1_PDI_reg_addr               "0x9812b350"
#define VI_BT_1_PDI_en_shift              (1)
#define VI_BT_1_PDI_en_mask               (0x2)
#define VI_BT_1_PDI_en(data)              (0x2&((data)<<1))
#define VI_BT_1_PDI_en_src(data)          ((0x2&(data))>>1)
#define VI_BT_1_PDI_get_en(data)          ((0x2&(data))>>1)
//this->default: VI_BT_1_PDI_en           0x0
#define VI_BT_1_PDI_write_data_shift              (0)
#define VI_BT_1_PDI_write_data_mask               (0x1)
#define VI_BT_1_PDI_write_data(data)              (0x1&((data)<<0))
#define VI_BT_1_PDI_write_data_src(data)          ((0x1&(data))>>0)
#define VI_BT_1_PDI_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_BT_1_PDI_write_data           0x0

#define VI_BT_1_VANC_I                        0x354
#define VI_BT_1_VANC_I_reg_addr               "0x9812b354"
#define VI_BT_1_VANC_I_tf_vsize_shift              (16)
#define VI_BT_1_VANC_I_tf_vsize_mask               (0x7ff0000)
#define VI_BT_1_VANC_I_tf_vsize(data)              (0x7ff0000&((data)<<16))
#define VI_BT_1_VANC_I_tf_vsize_src(data)          ((0x7ff0000&(data))>>16)
#define VI_BT_1_VANC_I_get_tf_vsize(data)          ((0x7ff0000&(data))>>16)
//this->default: VI_BT_1_VANC_I_tf_vsize           0x0
#define VI_BT_1_VANC_I_bf_vsize_shift              (1)
#define VI_BT_1_VANC_I_bf_vsize_mask               (0xffe)
#define VI_BT_1_VANC_I_bf_vsize(data)              (0xffe&((data)<<1))
#define VI_BT_1_VANC_I_bf_vsize_src(data)          ((0xffe&(data))>>1)
#define VI_BT_1_VANC_I_get_bf_vsize(data)          ((0xffe&(data))>>1)
//this->default: VI_BT_1_VANC_I_bf_vsize           0x0
#define VI_BT_1_VANC_I_write_data_shift              (0)
#define VI_BT_1_VANC_I_write_data_mask               (0x1)
#define VI_BT_1_VANC_I_write_data(data)              (0x1&((data)<<0))
#define VI_BT_1_VANC_I_write_data_src(data)          ((0x1&(data))>>0)
#define VI_BT_1_VANC_I_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_BT_1_VANC_I_write_data           0x0

#define VI_BT_1_TF_IMG                        0x358
#define VI_BT_1_TF_IMG_reg_addr               "0x9812b358"
#define VI_BT_1_TF_IMG_hsize_shift              (16)
#define VI_BT_1_TF_IMG_hsize_mask               (0x1fff0000)
#define VI_BT_1_TF_IMG_hsize(data)              (0x1fff0000&((data)<<16))
#define VI_BT_1_TF_IMG_hsize_src(data)          ((0x1fff0000&(data))>>16)
#define VI_BT_1_TF_IMG_get_hsize(data)          ((0x1fff0000&(data))>>16)
//this->default: VI_BT_1_TF_IMG_hsize           0x0
#define VI_BT_1_TF_IMG_vsize_shift              (1)
#define VI_BT_1_TF_IMG_vsize_mask               (0xffe)
#define VI_BT_1_TF_IMG_vsize(data)              (0xffe&((data)<<1))
#define VI_BT_1_TF_IMG_vsize_src(data)          ((0xffe&(data))>>1)
#define VI_BT_1_TF_IMG_get_vsize(data)          ((0xffe&(data))>>1)
//this->default: VI_BT_1_TF_IMG_vsize           0x0
#define VI_BT_1_TF_IMG_write_data_shift              (0)
#define VI_BT_1_TF_IMG_write_data_mask               (0x1)
#define VI_BT_1_TF_IMG_write_data(data)              (0x1&((data)<<0))
#define VI_BT_1_TF_IMG_write_data_src(data)          ((0x1&(data))>>0)
#define VI_BT_1_TF_IMG_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_BT_1_TF_IMG_write_data           0x0

#define VI_BT_1_BF_IMG                        0x35c
#define VI_BT_1_BF_IMG_reg_addr               "0x9812b35c"
#define VI_BT_1_BF_IMG_hsize_shift              (16)
#define VI_BT_1_BF_IMG_hsize_mask               (0x1fff0000)
#define VI_BT_1_BF_IMG_hsize(data)              (0x1fff0000&((data)<<16))
#define VI_BT_1_BF_IMG_hsize_src(data)          ((0x1fff0000&(data))>>16)
#define VI_BT_1_BF_IMG_get_hsize(data)          ((0x1fff0000&(data))>>16)
//this->default: VI_BT_1_BF_IMG_hsize           0x0
#define VI_BT_1_BF_IMG_vsize_shift              (1)
#define VI_BT_1_BF_IMG_vsize_mask               (0xffe)
#define VI_BT_1_BF_IMG_vsize(data)              (0xffe&((data)<<1))
#define VI_BT_1_BF_IMG_vsize_src(data)          ((0xffe&(data))>>1)
#define VI_BT_1_BF_IMG_get_vsize(data)          ((0xffe&(data))>>1)
//this->default: VI_BT_1_BF_IMG_vsize           0x0
#define VI_BT_1_BF_IMG_write_data_shift              (0)
#define VI_BT_1_BF_IMG_write_data_mask               (0x1)
#define VI_BT_1_BF_IMG_write_data(data)              (0x1&((data)<<0))
#define VI_BT_1_BF_IMG_write_data_src(data)          ((0x1&(data))>>0)
#define VI_BT_1_BF_IMG_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_BT_1_BF_IMG_write_data           0x0

#define VI_BT_1_VANC_P                        0x360
#define VI_BT_1_VANC_P_reg_addr               "0x9812b360"
#define VI_BT_1_VANC_P_vsize_shift              (1)
#define VI_BT_1_VANC_P_vsize_mask               (0xffe)
#define VI_BT_1_VANC_P_vsize(data)              (0xffe&((data)<<1))
#define VI_BT_1_VANC_P_vsize_src(data)          ((0xffe&(data))>>1)
#define VI_BT_1_VANC_P_get_vsize(data)          ((0xffe&(data))>>1)
//this->default: VI_BT_1_VANC_P_vsize           0x0
#define VI_BT_1_VANC_P_write_data_shift              (0)
#define VI_BT_1_VANC_P_write_data_mask               (0x1)
#define VI_BT_1_VANC_P_write_data(data)              (0x1&((data)<<0))
#define VI_BT_1_VANC_P_write_data_src(data)          ((0x1&(data))>>0)
#define VI_BT_1_VANC_P_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_BT_1_VANC_P_write_data           0x0

#define VI_BT_1_P_IMG                        0x364
#define VI_BT_1_P_IMG_reg_addr               "0x9812b364"
#define VI_BT_1_P_IMG_hsize_shift              (16)
#define VI_BT_1_P_IMG_hsize_mask               (0x1fff0000)
#define VI_BT_1_P_IMG_hsize(data)              (0x1fff0000&((data)<<16))
#define VI_BT_1_P_IMG_hsize_src(data)          ((0x1fff0000&(data))>>16)
#define VI_BT_1_P_IMG_get_hsize(data)          ((0x1fff0000&(data))>>16)
//this->default: VI_BT_1_P_IMG_hsize           0x0
#define VI_BT_1_P_IMG_vsize_shift              (1)
#define VI_BT_1_P_IMG_vsize_mask               (0xffe)
#define VI_BT_1_P_IMG_vsize(data)              (0xffe&((data)<<1))
#define VI_BT_1_P_IMG_vsize_src(data)          ((0xffe&(data))>>1)
#define VI_BT_1_P_IMG_get_vsize(data)          ((0xffe&(data))>>1)
//this->default: VI_BT_1_P_IMG_vsize           0x0
#define VI_BT_1_P_IMG_write_data_shift              (0)
#define VI_BT_1_P_IMG_write_data_mask               (0x1)
#define VI_BT_1_P_IMG_write_data(data)              (0x1&((data)<<0))
#define VI_BT_1_P_IMG_write_data_src(data)          ((0x1&(data))>>0)
#define VI_BT_1_P_IMG_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_BT_1_P_IMG_write_data           0x0

#define VI_ADR_1_ENTRY0_Y_SA                        0x368
#define VI_ADR_1_ENTRY0_Y_SA_reg_addr               "0x9812b368"
#define VI_ADR_1_ENTRY0_Y_SA_a_shift              (0)
#define VI_ADR_1_ENTRY0_Y_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY0_Y_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY0_Y_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY0_Y_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY0_Y_SA_a           0x0

#define VI_ADR_1_ENTRY0_Y_EA                        0x36c
#define VI_ADR_1_ENTRY0_Y_EA_reg_addr               "0x9812b36c"
#define VI_ADR_1_ENTRY0_Y_EA_a_shift              (0)
#define VI_ADR_1_ENTRY0_Y_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY0_Y_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY0_Y_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY0_Y_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY0_Y_EA_a           0x0

#define VI_ADR_1_ENTRY0_C_SA                        0x370
#define VI_ADR_1_ENTRY0_C_SA_reg_addr               "0x9812b370"
#define VI_ADR_1_ENTRY0_C_SA_a_shift              (0)
#define VI_ADR_1_ENTRY0_C_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY0_C_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY0_C_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY0_C_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY0_C_SA_a           0x0

#define VI_ADR_1_ENTRY0_C_EA                        0x374
#define VI_ADR_1_ENTRY0_C_EA_reg_addr               "0x9812b374"
#define VI_ADR_1_ENTRY0_C_EA_a_shift              (0)
#define VI_ADR_1_ENTRY0_C_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY0_C_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY0_C_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY0_C_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY0_C_EA_a           0x0

#define VI_ADR_1_ENTRY0_VANC_SA                        0x378
#define VI_ADR_1_ENTRY0_VANC_SA_reg_addr               "0x9812b378"
#define VI_ADR_1_ENTRY0_VANC_SA_a_shift              (0)
#define VI_ADR_1_ENTRY0_VANC_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY0_VANC_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY0_VANC_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY0_VANC_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY0_VANC_SA_a           0x0

#define VI_ADR_1_ENTRY0_VANC_EA                        0x37c
#define VI_ADR_1_ENTRY0_VANC_EA_reg_addr               "0x9812b37c"
#define VI_ADR_1_ENTRY0_VANC_EA_a_shift              (0)
#define VI_ADR_1_ENTRY0_VANC_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY0_VANC_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY0_VANC_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY0_VANC_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY0_VANC_EA_a           0x0

#define VI_ADR_1_ENTRY0_TF_Y_SA                        0x380
#define VI_ADR_1_ENTRY0_TF_Y_SA_reg_addr               "0x9812b380"
#define VI_ADR_1_ENTRY0_TF_Y_SA_a_shift              (0)
#define VI_ADR_1_ENTRY0_TF_Y_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY0_TF_Y_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY0_TF_Y_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY0_TF_Y_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY0_TF_Y_SA_a           0x0

#define VI_ADR_1_ENTRY0_TF_Y_EA                        0x384
#define VI_ADR_1_ENTRY0_TF_Y_EA_reg_addr               "0x9812b384"
#define VI_ADR_1_ENTRY0_TF_Y_EA_a_shift              (0)
#define VI_ADR_1_ENTRY0_TF_Y_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY0_TF_Y_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY0_TF_Y_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY0_TF_Y_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY0_TF_Y_EA_a           0x0

#define VI_ADR_1_ENTRY0_TF_C_SA                        0x388
#define VI_ADR_1_ENTRY0_TF_C_SA_reg_addr               "0x9812b388"
#define VI_ADR_1_ENTRY0_TF_C_SA_a_shift              (0)
#define VI_ADR_1_ENTRY0_TF_C_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY0_TF_C_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY0_TF_C_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY0_TF_C_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY0_TF_C_SA_a           0x0

#define VI_ADR_1_ENTRY0_TF_C_EA                        0x38c
#define VI_ADR_1_ENTRY0_TF_C_EA_reg_addr               "0x9812b38c"
#define VI_ADR_1_ENTRY0_TF_C_EA_a_shift              (0)
#define VI_ADR_1_ENTRY0_TF_C_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY0_TF_C_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY0_TF_C_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY0_TF_C_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY0_TF_C_EA_a           0x0

#define VI_ADR_1_ENTRY0_TF_VANC_SA                        0x390
#define VI_ADR_1_ENTRY0_TF_VANC_SA_reg_addr               "0x9812b390"
#define VI_ADR_1_ENTRY0_TF_VANC_SA_a_shift              (0)
#define VI_ADR_1_ENTRY0_TF_VANC_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY0_TF_VANC_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY0_TF_VANC_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY0_TF_VANC_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY0_TF_VANC_SA_a           0x0

#define VI_ADR_1_ENTRY0_TF_VANC_EA                        0x394
#define VI_ADR_1_ENTRY0_TF_VANC_EA_reg_addr               "0x9812b394"
#define VI_ADR_1_ENTRY0_TF_VANC_EA_a_shift              (0)
#define VI_ADR_1_ENTRY0_TF_VANC_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY0_TF_VANC_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY0_TF_VANC_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY0_TF_VANC_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY0_TF_VANC_EA_a           0x0

#define VI_ADR_1_ENTRY0_BF_Y_SA                        0x398
#define VI_ADR_1_ENTRY0_BF_Y_SA_reg_addr               "0x9812b398"
#define VI_ADR_1_ENTRY0_BF_Y_SA_a_shift              (0)
#define VI_ADR_1_ENTRY0_BF_Y_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY0_BF_Y_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY0_BF_Y_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY0_BF_Y_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY0_BF_Y_SA_a           0x0

#define VI_ADR_1_ENTRY0_BF_Y_EA                        0x39c
#define VI_ADR_1_ENTRY0_BF_Y_EA_reg_addr               "0x9812b39c"
#define VI_ADR_1_ENTRY0_BF_Y_EA_a_shift              (0)
#define VI_ADR_1_ENTRY0_BF_Y_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY0_BF_Y_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY0_BF_Y_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY0_BF_Y_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY0_BF_Y_EA_a           0x0

#define VI_ADR_1_ENTRY0_BF_C_SA                        0x3a0
#define VI_ADR_1_ENTRY0_BF_C_SA_reg_addr               "0x9812b3a0"
#define VI_ADR_1_ENTRY0_BF_C_SA_a_shift              (0)
#define VI_ADR_1_ENTRY0_BF_C_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY0_BF_C_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY0_BF_C_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY0_BF_C_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY0_BF_C_SA_a           0x0

#define VI_ADR_1_ENTRY0_BF_C_EA                        0x3a4
#define VI_ADR_1_ENTRY0_BF_C_EA_reg_addr               "0x9812b3a4"
#define VI_ADR_1_ENTRY0_BF_C_EA_a_shift              (0)
#define VI_ADR_1_ENTRY0_BF_C_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY0_BF_C_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY0_BF_C_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY0_BF_C_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY0_BF_C_EA_a           0x0

#define VI_ADR_1_ENTRY0_BF_VANC_SA                        0x3a8
#define VI_ADR_1_ENTRY0_BF_VANC_SA_reg_addr               "0x9812b3a8"
#define VI_ADR_1_ENTRY0_BF_VANC_SA_a_shift              (0)
#define VI_ADR_1_ENTRY0_BF_VANC_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY0_BF_VANC_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY0_BF_VANC_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY0_BF_VANC_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY0_BF_VANC_SA_a           0x0

#define VI_ADR_1_ENTRY0_BF_VANC_EA                        0x3ac
#define VI_ADR_1_ENTRY0_BF_VANC_EA_reg_addr               "0x9812b3ac"
#define VI_ADR_1_ENTRY0_BF_VANC_EA_a_shift              (0)
#define VI_ADR_1_ENTRY0_BF_VANC_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY0_BF_VANC_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY0_BF_VANC_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY0_BF_VANC_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY0_BF_VANC_EA_a           0x0

#define VI_ADR_1_ENTRY0_ST                        0x3b0
#define VI_ADR_1_ENTRY0_ST_reg_addr               "0x9812b3b0"
#define VI_ADR_1_ENTRY0_ST_write_en6_shift              (18)
#define VI_ADR_1_ENTRY0_ST_write_en6_mask               (0x40000)
#define VI_ADR_1_ENTRY0_ST_write_en6(data)              (0x40000&((data)<<18))
#define VI_ADR_1_ENTRY0_ST_write_en6_src(data)          ((0x40000&(data))>>18)
#define VI_ADR_1_ENTRY0_ST_get_write_en6(data)          ((0x40000&(data))>>18)
//this->default: VI_ADR_1_ENTRY0_ST_write_en6           0x0
#define VI_ADR_1_ENTRY0_ST_size_mismatch_shift              (16)
#define VI_ADR_1_ENTRY0_ST_size_mismatch_mask               (0x30000)
#define VI_ADR_1_ENTRY0_ST_size_mismatch(data)              (0x30000&((data)<<16))
#define VI_ADR_1_ENTRY0_ST_size_mismatch_src(data)          ((0x30000&(data))>>16)
#define VI_ADR_1_ENTRY0_ST_get_size_mismatch(data)          ((0x30000&(data))>>16)
//this->default: VI_ADR_1_ENTRY0_ST_size_mismatch           0x0
#define VI_ADR_1_ENTRY0_ST_write_en5_shift              (15)
#define VI_ADR_1_ENTRY0_ST_write_en5_mask               (0x8000)
#define VI_ADR_1_ENTRY0_ST_write_en5(data)              (0x8000&((data)<<15))
#define VI_ADR_1_ENTRY0_ST_write_en5_src(data)          ((0x8000&(data))>>15)
#define VI_ADR_1_ENTRY0_ST_get_write_en5(data)          ((0x8000&(data))>>15)
//this->default: VI_ADR_1_ENTRY0_ST_write_en5           0x0
#define VI_ADR_1_ENTRY0_ST_ov_range_shift              (6)
#define VI_ADR_1_ENTRY0_ST_ov_range_mask               (0x7fc0)
#define VI_ADR_1_ENTRY0_ST_ov_range(data)              (0x7fc0&((data)<<6))
#define VI_ADR_1_ENTRY0_ST_ov_range_src(data)          ((0x7fc0&(data))>>6)
#define VI_ADR_1_ENTRY0_ST_get_ov_range(data)          ((0x7fc0&(data))>>6)
//this->default: VI_ADR_1_ENTRY0_ST_ov_range           0x0
#define VI_ADR_1_ENTRY0_ST_write_en3_shift              (5)
#define VI_ADR_1_ENTRY0_ST_write_en3_mask               (0x20)
#define VI_ADR_1_ENTRY0_ST_write_en3(data)              (0x20&((data)<<5))
#define VI_ADR_1_ENTRY0_ST_write_en3_src(data)          ((0x20&(data))>>5)
#define VI_ADR_1_ENTRY0_ST_get_write_en3(data)          ((0x20&(data))>>5)
//this->default: VI_ADR_1_ENTRY0_ST_write_en3           0x0
#define VI_ADR_1_ENTRY0_ST_done_shift              (4)
#define VI_ADR_1_ENTRY0_ST_done_mask               (0x10)
#define VI_ADR_1_ENTRY0_ST_done(data)              (0x10&((data)<<4))
#define VI_ADR_1_ENTRY0_ST_done_src(data)          ((0x10&(data))>>4)
#define VI_ADR_1_ENTRY0_ST_get_done(data)          ((0x10&(data))>>4)
//this->default: VI_ADR_1_ENTRY0_ST_done           0x0
#define VI_ADR_1_ENTRY0_ST_write_en2_shift              (3)
#define VI_ADR_1_ENTRY0_ST_write_en2_mask               (0x8)
#define VI_ADR_1_ENTRY0_ST_write_en2(data)              (0x8&((data)<<3))
#define VI_ADR_1_ENTRY0_ST_write_en2_src(data)          ((0x8&(data))>>3)
#define VI_ADR_1_ENTRY0_ST_get_write_en2(data)          ((0x8&(data))>>3)
//this->default: VI_ADR_1_ENTRY0_ST_write_en2           0x0
#define VI_ADR_1_ENTRY0_ST_ovf_shift              (2)
#define VI_ADR_1_ENTRY0_ST_ovf_mask               (0x4)
#define VI_ADR_1_ENTRY0_ST_ovf(data)              (0x4&((data)<<2))
#define VI_ADR_1_ENTRY0_ST_ovf_src(data)          ((0x4&(data))>>2)
#define VI_ADR_1_ENTRY0_ST_get_ovf(data)          ((0x4&(data))>>2)
//this->default: VI_ADR_1_ENTRY0_ST_ovf           0x0
#define VI_ADR_1_ENTRY0_ST_write_en1_shift              (1)
#define VI_ADR_1_ENTRY0_ST_write_en1_mask               (0x2)
#define VI_ADR_1_ENTRY0_ST_write_en1(data)              (0x2&((data)<<1))
#define VI_ADR_1_ENTRY0_ST_write_en1_src(data)          ((0x2&(data))>>1)
#define VI_ADR_1_ENTRY0_ST_get_write_en1(data)          ((0x2&(data))>>1)
//this->default: VI_ADR_1_ENTRY0_ST_write_en1           0x0
#define VI_ADR_1_ENTRY0_ST_valid_shift              (0)
#define VI_ADR_1_ENTRY0_ST_valid_mask               (0x1)
#define VI_ADR_1_ENTRY0_ST_valid(data)              (0x1&((data)<<0))
#define VI_ADR_1_ENTRY0_ST_valid_src(data)          ((0x1&(data))>>0)
#define VI_ADR_1_ENTRY0_ST_get_valid(data)          ((0x1&(data))>>0)
//this->default: VI_ADR_1_ENTRY0_ST_valid           0x0

#define VI_ADR_1_ENTRY1_Y_SA                        0x3b4
#define VI_ADR_1_ENTRY1_Y_SA_reg_addr               "0x9812b3b4"
#define VI_ADR_1_ENTRY1_Y_SA_a_shift              (0)
#define VI_ADR_1_ENTRY1_Y_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY1_Y_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY1_Y_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY1_Y_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY1_Y_SA_a           0x0

#define VI_ADR_1_ENTRY1_Y_EA                        0x3b8
#define VI_ADR_1_ENTRY1_Y_EA_reg_addr               "0x9812b3b8"
#define VI_ADR_1_ENTRY1_Y_EA_a_shift              (0)
#define VI_ADR_1_ENTRY1_Y_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY1_Y_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY1_Y_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY1_Y_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY1_Y_EA_a           0x0

#define VI_ADR_1_ENTRY1_C_SA                        0x3bc
#define VI_ADR_1_ENTRY1_C_SA_reg_addr               "0x9812b3bc"
#define VI_ADR_1_ENTRY1_C_SA_a_shift              (0)
#define VI_ADR_1_ENTRY1_C_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY1_C_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY1_C_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY1_C_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY1_C_SA_a           0x0

#define VI_ADR_1_ENTRY1_C_EA                        0x3c0
#define VI_ADR_1_ENTRY1_C_EA_reg_addr               "0x9812b3c0"
#define VI_ADR_1_ENTRY1_C_EA_a_shift              (0)
#define VI_ADR_1_ENTRY1_C_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY1_C_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY1_C_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY1_C_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY1_C_EA_a           0x0

#define VI_ADR_1_ENTRY1_VANC_SA                        0x3c4
#define VI_ADR_1_ENTRY1_VANC_SA_reg_addr               "0x9812b3c4"
#define VI_ADR_1_ENTRY1_VANC_SA_a_shift              (0)
#define VI_ADR_1_ENTRY1_VANC_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY1_VANC_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY1_VANC_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY1_VANC_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY1_VANC_SA_a           0x0

#define VI_ADR_1_ENTRY1_VANC_EA                        0x3c8
#define VI_ADR_1_ENTRY1_VANC_EA_reg_addr               "0x9812b3c8"
#define VI_ADR_1_ENTRY1_VANC_EA_a_shift              (0)
#define VI_ADR_1_ENTRY1_VANC_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY1_VANC_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY1_VANC_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY1_VANC_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY1_VANC_EA_a           0x0

#define VI_ADR_1_ENTRY1_TF_Y_SA                        0x3cc
#define VI_ADR_1_ENTRY1_TF_Y_SA_reg_addr               "0x9812b3cc"
#define VI_ADR_1_ENTRY1_TF_Y_SA_a_shift              (0)
#define VI_ADR_1_ENTRY1_TF_Y_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY1_TF_Y_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY1_TF_Y_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY1_TF_Y_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY1_TF_Y_SA_a           0x0

#define VI_ADR_1_ENTRY1_TF_Y_EA                        0x3d0
#define VI_ADR_1_ENTRY1_TF_Y_EA_reg_addr               "0x9812b3d0"
#define VI_ADR_1_ENTRY1_TF_Y_EA_a_shift              (0)
#define VI_ADR_1_ENTRY1_TF_Y_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY1_TF_Y_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY1_TF_Y_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY1_TF_Y_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY1_TF_Y_EA_a           0x0

#define VI_ADR_1_ENTRY1_TF_C_SA                        0x3d4
#define VI_ADR_1_ENTRY1_TF_C_SA_reg_addr               "0x9812b3d4"
#define VI_ADR_1_ENTRY1_TF_C_SA_a_shift              (0)
#define VI_ADR_1_ENTRY1_TF_C_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY1_TF_C_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY1_TF_C_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY1_TF_C_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY1_TF_C_SA_a           0x0

#define VI_ADR_1_ENTRY1_TF_C_EA                        0x3d8
#define VI_ADR_1_ENTRY1_TF_C_EA_reg_addr               "0x9812b3d8"
#define VI_ADR_1_ENTRY1_TF_C_EA_a_shift              (0)
#define VI_ADR_1_ENTRY1_TF_C_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY1_TF_C_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY1_TF_C_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY1_TF_C_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY1_TF_C_EA_a           0x0

#define VI_ADR_1_ENTRY1_TF_VANC_SA                        0x3dc
#define VI_ADR_1_ENTRY1_TF_VANC_SA_reg_addr               "0x9812b3dc"
#define VI_ADR_1_ENTRY1_TF_VANC_SA_a_shift              (0)
#define VI_ADR_1_ENTRY1_TF_VANC_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY1_TF_VANC_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY1_TF_VANC_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY1_TF_VANC_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY1_TF_VANC_SA_a           0x0

#define VI_ADR_1_ENTRY1_TF_VANC_EA                        0x3e0
#define VI_ADR_1_ENTRY1_TF_VANC_EA_reg_addr               "0x9812b3e0"
#define VI_ADR_1_ENTRY1_TF_VANC_EA_a_shift              (0)
#define VI_ADR_1_ENTRY1_TF_VANC_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY1_TF_VANC_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY1_TF_VANC_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY1_TF_VANC_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY1_TF_VANC_EA_a           0x0

#define VI_ADR_1_ENTRY1_BF_Y_SA                        0x3e4
#define VI_ADR_1_ENTRY1_BF_Y_SA_reg_addr               "0x9812b3e4"
#define VI_ADR_1_ENTRY1_BF_Y_SA_a_shift              (0)
#define VI_ADR_1_ENTRY1_BF_Y_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY1_BF_Y_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY1_BF_Y_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY1_BF_Y_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY1_BF_Y_SA_a           0x0

#define VI_ADR_1_ENTRY1_BF_Y_EA                        0x3e8
#define VI_ADR_1_ENTRY1_BF_Y_EA_reg_addr               "0x9812b3e8"
#define VI_ADR_1_ENTRY1_BF_Y_EA_a_shift              (0)
#define VI_ADR_1_ENTRY1_BF_Y_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY1_BF_Y_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY1_BF_Y_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY1_BF_Y_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY1_BF_Y_EA_a           0x0

#define VI_ADR_1_ENTRY1_BF_C_SA                        0x3ec
#define VI_ADR_1_ENTRY1_BF_C_SA_reg_addr               "0x9812b3ec"
#define VI_ADR_1_ENTRY1_BF_C_SA_a_shift              (0)
#define VI_ADR_1_ENTRY1_BF_C_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY1_BF_C_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY1_BF_C_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY1_BF_C_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY1_BF_C_SA_a           0x0

#define VI_ADR_1_ENTRY1_BF_C_EA                        0x3f0
#define VI_ADR_1_ENTRY1_BF_C_EA_reg_addr               "0x9812b3f0"
#define VI_ADR_1_ENTRY1_BF_C_EA_a_shift              (0)
#define VI_ADR_1_ENTRY1_BF_C_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY1_BF_C_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY1_BF_C_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY1_BF_C_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY1_BF_C_EA_a           0x0

#define VI_ADR_1_ENTRY1_BF_VANC_SA                        0x3f4
#define VI_ADR_1_ENTRY1_BF_VANC_SA_reg_addr               "0x9812b3f4"
#define VI_ADR_1_ENTRY1_BF_VANC_SA_a_shift              (0)
#define VI_ADR_1_ENTRY1_BF_VANC_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY1_BF_VANC_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY1_BF_VANC_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY1_BF_VANC_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY1_BF_VANC_SA_a           0x0

#define VI_ADR_1_ENTRY1_BF_VANC_EA                        0x3f8
#define VI_ADR_1_ENTRY1_BF_VANC_EA_reg_addr               "0x9812b3f8"
#define VI_ADR_1_ENTRY1_BF_VANC_EA_a_shift              (0)
#define VI_ADR_1_ENTRY1_BF_VANC_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY1_BF_VANC_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY1_BF_VANC_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY1_BF_VANC_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY1_BF_VANC_EA_a           0x0

#define VI_ADR_1_ENTRY1_ST                        0x3fc
#define VI_ADR_1_ENTRY1_ST_reg_addr               "0x9812b3fc"
#define VI_ADR_1_ENTRY1_ST_write_en6_shift              (18)
#define VI_ADR_1_ENTRY1_ST_write_en6_mask               (0x40000)
#define VI_ADR_1_ENTRY1_ST_write_en6(data)              (0x40000&((data)<<18))
#define VI_ADR_1_ENTRY1_ST_write_en6_src(data)          ((0x40000&(data))>>18)
#define VI_ADR_1_ENTRY1_ST_get_write_en6(data)          ((0x40000&(data))>>18)
//this->default: VI_ADR_1_ENTRY1_ST_write_en6           0x0
#define VI_ADR_1_ENTRY1_ST_size_mismatch_shift              (16)
#define VI_ADR_1_ENTRY1_ST_size_mismatch_mask               (0x30000)
#define VI_ADR_1_ENTRY1_ST_size_mismatch(data)              (0x30000&((data)<<16))
#define VI_ADR_1_ENTRY1_ST_size_mismatch_src(data)          ((0x30000&(data))>>16)
#define VI_ADR_1_ENTRY1_ST_get_size_mismatch(data)          ((0x30000&(data))>>16)
//this->default: VI_ADR_1_ENTRY1_ST_size_mismatch           0x0
#define VI_ADR_1_ENTRY1_ST_write_en5_shift              (15)
#define VI_ADR_1_ENTRY1_ST_write_en5_mask               (0x8000)
#define VI_ADR_1_ENTRY1_ST_write_en5(data)              (0x8000&((data)<<15))
#define VI_ADR_1_ENTRY1_ST_write_en5_src(data)          ((0x8000&(data))>>15)
#define VI_ADR_1_ENTRY1_ST_get_write_en5(data)          ((0x8000&(data))>>15)
//this->default: VI_ADR_1_ENTRY1_ST_write_en5           0x0
#define VI_ADR_1_ENTRY1_ST_ov_range_shift              (6)
#define VI_ADR_1_ENTRY1_ST_ov_range_mask               (0x7fc0)
#define VI_ADR_1_ENTRY1_ST_ov_range(data)              (0x7fc0&((data)<<6))
#define VI_ADR_1_ENTRY1_ST_ov_range_src(data)          ((0x7fc0&(data))>>6)
#define VI_ADR_1_ENTRY1_ST_get_ov_range(data)          ((0x7fc0&(data))>>6)
//this->default: VI_ADR_1_ENTRY1_ST_ov_range           0x0
#define VI_ADR_1_ENTRY1_ST_write_en3_shift              (5)
#define VI_ADR_1_ENTRY1_ST_write_en3_mask               (0x20)
#define VI_ADR_1_ENTRY1_ST_write_en3(data)              (0x20&((data)<<5))
#define VI_ADR_1_ENTRY1_ST_write_en3_src(data)          ((0x20&(data))>>5)
#define VI_ADR_1_ENTRY1_ST_get_write_en3(data)          ((0x20&(data))>>5)
//this->default: VI_ADR_1_ENTRY1_ST_write_en3           0x0
#define VI_ADR_1_ENTRY1_ST_done_shift              (4)
#define VI_ADR_1_ENTRY1_ST_done_mask               (0x10)
#define VI_ADR_1_ENTRY1_ST_done(data)              (0x10&((data)<<4))
#define VI_ADR_1_ENTRY1_ST_done_src(data)          ((0x10&(data))>>4)
#define VI_ADR_1_ENTRY1_ST_get_done(data)          ((0x10&(data))>>4)
//this->default: VI_ADR_1_ENTRY1_ST_done           0x0
#define VI_ADR_1_ENTRY1_ST_write_en2_shift              (3)
#define VI_ADR_1_ENTRY1_ST_write_en2_mask               (0x8)
#define VI_ADR_1_ENTRY1_ST_write_en2(data)              (0x8&((data)<<3))
#define VI_ADR_1_ENTRY1_ST_write_en2_src(data)          ((0x8&(data))>>3)
#define VI_ADR_1_ENTRY1_ST_get_write_en2(data)          ((0x8&(data))>>3)
//this->default: VI_ADR_1_ENTRY1_ST_write_en2           0x0
#define VI_ADR_1_ENTRY1_ST_ovf_shift              (2)
#define VI_ADR_1_ENTRY1_ST_ovf_mask               (0x4)
#define VI_ADR_1_ENTRY1_ST_ovf(data)              (0x4&((data)<<2))
#define VI_ADR_1_ENTRY1_ST_ovf_src(data)          ((0x4&(data))>>2)
#define VI_ADR_1_ENTRY1_ST_get_ovf(data)          ((0x4&(data))>>2)
//this->default: VI_ADR_1_ENTRY1_ST_ovf           0x0
#define VI_ADR_1_ENTRY1_ST_write_en1_shift              (1)
#define VI_ADR_1_ENTRY1_ST_write_en1_mask               (0x2)
#define VI_ADR_1_ENTRY1_ST_write_en1(data)              (0x2&((data)<<1))
#define VI_ADR_1_ENTRY1_ST_write_en1_src(data)          ((0x2&(data))>>1)
#define VI_ADR_1_ENTRY1_ST_get_write_en1(data)          ((0x2&(data))>>1)
//this->default: VI_ADR_1_ENTRY1_ST_write_en1           0x0
#define VI_ADR_1_ENTRY1_ST_valid_shift              (0)
#define VI_ADR_1_ENTRY1_ST_valid_mask               (0x1)
#define VI_ADR_1_ENTRY1_ST_valid(data)              (0x1&((data)<<0))
#define VI_ADR_1_ENTRY1_ST_valid_src(data)          ((0x1&(data))>>0)
#define VI_ADR_1_ENTRY1_ST_get_valid(data)          ((0x1&(data))>>0)
//this->default: VI_ADR_1_ENTRY1_ST_valid           0x0

#define VI_ADR_1_ENTRY2_Y_SA                        0x400
#define VI_ADR_1_ENTRY2_Y_SA_reg_addr               "0x9812b400"
#define VI_ADR_1_ENTRY2_Y_SA_a_shift              (0)
#define VI_ADR_1_ENTRY2_Y_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY2_Y_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY2_Y_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY2_Y_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY2_Y_SA_a           0x0

#define VI_ADR_1_ENTRY2_Y_EA                        0x404
#define VI_ADR_1_ENTRY2_Y_EA_reg_addr               "0x9812b404"
#define VI_ADR_1_ENTRY2_Y_EA_a_shift              (0)
#define VI_ADR_1_ENTRY2_Y_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY2_Y_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY2_Y_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY2_Y_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY2_Y_EA_a           0x0

#define VI_ADR_1_ENTRY2_C_SA                        0x408
#define VI_ADR_1_ENTRY2_C_SA_reg_addr               "0x9812b408"
#define VI_ADR_1_ENTRY2_C_SA_a_shift              (0)
#define VI_ADR_1_ENTRY2_C_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY2_C_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY2_C_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY2_C_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY2_C_SA_a           0x0

#define VI_ADR_1_ENTRY2_C_EA                        0x40c
#define VI_ADR_1_ENTRY2_C_EA_reg_addr               "0x9812b40c"
#define VI_ADR_1_ENTRY2_C_EA_a_shift              (0)
#define VI_ADR_1_ENTRY2_C_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY2_C_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY2_C_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY2_C_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY2_C_EA_a           0x0

#define VI_ADR_1_ENTRY2_VANC_SA                        0x410
#define VI_ADR_1_ENTRY2_VANC_SA_reg_addr               "0x9812b410"
#define VI_ADR_1_ENTRY2_VANC_SA_a_shift              (0)
#define VI_ADR_1_ENTRY2_VANC_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY2_VANC_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY2_VANC_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY2_VANC_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY2_VANC_SA_a           0x0

#define VI_ADR_1_ENTRY2_VANC_EA                        0x414
#define VI_ADR_1_ENTRY2_VANC_EA_reg_addr               "0x9812b414"
#define VI_ADR_1_ENTRY2_VANC_EA_a_shift              (0)
#define VI_ADR_1_ENTRY2_VANC_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY2_VANC_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY2_VANC_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY2_VANC_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY2_VANC_EA_a           0x0

#define VI_ADR_1_ENTRY2_TF_Y_SA                        0x418
#define VI_ADR_1_ENTRY2_TF_Y_SA_reg_addr               "0x9812b418"
#define VI_ADR_1_ENTRY2_TF_Y_SA_a_shift              (0)
#define VI_ADR_1_ENTRY2_TF_Y_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY2_TF_Y_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY2_TF_Y_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY2_TF_Y_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY2_TF_Y_SA_a           0x0

#define VI_ADR_1_ENTRY2_TF_Y_EA                        0x41c
#define VI_ADR_1_ENTRY2_TF_Y_EA_reg_addr               "0x9812b41c"
#define VI_ADR_1_ENTRY2_TF_Y_EA_a_shift              (0)
#define VI_ADR_1_ENTRY2_TF_Y_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY2_TF_Y_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY2_TF_Y_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY2_TF_Y_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY2_TF_Y_EA_a           0x0

#define VI_ADR_1_ENTRY2_TF_C_SA                        0x420
#define VI_ADR_1_ENTRY2_TF_C_SA_reg_addr               "0x9812b420"
#define VI_ADR_1_ENTRY2_TF_C_SA_a_shift              (0)
#define VI_ADR_1_ENTRY2_TF_C_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY2_TF_C_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY2_TF_C_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY2_TF_C_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY2_TF_C_SA_a           0x0

#define VI_ADR_1_ENTRY2_TF_C_EA                        0x424
#define VI_ADR_1_ENTRY2_TF_C_EA_reg_addr               "0x9812b424"
#define VI_ADR_1_ENTRY2_TF_C_EA_a_shift              (0)
#define VI_ADR_1_ENTRY2_TF_C_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY2_TF_C_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY2_TF_C_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY2_TF_C_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY2_TF_C_EA_a           0x0

#define VI_ADR_1_ENTRY2_TF_VANC_SA                        0x428
#define VI_ADR_1_ENTRY2_TF_VANC_SA_reg_addr               "0x9812b428"
#define VI_ADR_1_ENTRY2_TF_VANC_SA_a_shift              (0)
#define VI_ADR_1_ENTRY2_TF_VANC_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY2_TF_VANC_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY2_TF_VANC_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY2_TF_VANC_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY2_TF_VANC_SA_a           0x0

#define VI_ADR_1_ENTRY2_TF_VANC_EA                        0x42c
#define VI_ADR_1_ENTRY2_TF_VANC_EA_reg_addr               "0x9812b42c"
#define VI_ADR_1_ENTRY2_TF_VANC_EA_a_shift              (0)
#define VI_ADR_1_ENTRY2_TF_VANC_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY2_TF_VANC_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY2_TF_VANC_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY2_TF_VANC_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY2_TF_VANC_EA_a           0x0

#define VI_ADR_1_ENTRY2_BF_Y_SA                        0x430
#define VI_ADR_1_ENTRY2_BF_Y_SA_reg_addr               "0x9812b430"
#define VI_ADR_1_ENTRY2_BF_Y_SA_a_shift              (0)
#define VI_ADR_1_ENTRY2_BF_Y_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY2_BF_Y_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY2_BF_Y_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY2_BF_Y_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY2_BF_Y_SA_a           0x0

#define VI_ADR_1_ENTRY2_BF_Y_EA                        0x434
#define VI_ADR_1_ENTRY2_BF_Y_EA_reg_addr               "0x9812b434"
#define VI_ADR_1_ENTRY2_BF_Y_EA_a_shift              (0)
#define VI_ADR_1_ENTRY2_BF_Y_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY2_BF_Y_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY2_BF_Y_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY2_BF_Y_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY2_BF_Y_EA_a           0x0

#define VI_ADR_1_ENTRY2_BF_C_SA                        0x438
#define VI_ADR_1_ENTRY2_BF_C_SA_reg_addr               "0x9812b438"
#define VI_ADR_1_ENTRY2_BF_C_SA_a_shift              (0)
#define VI_ADR_1_ENTRY2_BF_C_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY2_BF_C_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY2_BF_C_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY2_BF_C_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY2_BF_C_SA_a           0x0

#define VI_ADR_1_ENTRY2_BF_C_EA                        0x43c
#define VI_ADR_1_ENTRY2_BF_C_EA_reg_addr               "0x9812b43c"
#define VI_ADR_1_ENTRY2_BF_C_EA_a_shift              (0)
#define VI_ADR_1_ENTRY2_BF_C_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY2_BF_C_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY2_BF_C_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY2_BF_C_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY2_BF_C_EA_a           0x0

#define VI_ADR_1_ENTRY2_BF_VANC_SA                        0x440
#define VI_ADR_1_ENTRY2_BF_VANC_SA_reg_addr               "0x9812b440"
#define VI_ADR_1_ENTRY2_BF_VANC_SA_a_shift              (0)
#define VI_ADR_1_ENTRY2_BF_VANC_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY2_BF_VANC_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY2_BF_VANC_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY2_BF_VANC_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY2_BF_VANC_SA_a           0x0

#define VI_ADR_1_ENTRY2_BF_VANC_EA                        0x444
#define VI_ADR_1_ENTRY2_BF_VANC_EA_reg_addr               "0x9812b444"
#define VI_ADR_1_ENTRY2_BF_VANC_EA_a_shift              (0)
#define VI_ADR_1_ENTRY2_BF_VANC_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY2_BF_VANC_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY2_BF_VANC_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY2_BF_VANC_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY2_BF_VANC_EA_a           0x0

#define VI_ADR_1_ENTRY2_ST                        0x448
#define VI_ADR_1_ENTRY2_ST_reg_addr               "0x9812b448"
#define VI_ADR_1_ENTRY2_ST_write_en6_shift              (18)
#define VI_ADR_1_ENTRY2_ST_write_en6_mask               (0x40000)
#define VI_ADR_1_ENTRY2_ST_write_en6(data)              (0x40000&((data)<<18))
#define VI_ADR_1_ENTRY2_ST_write_en6_src(data)          ((0x40000&(data))>>18)
#define VI_ADR_1_ENTRY2_ST_get_write_en6(data)          ((0x40000&(data))>>18)
//this->default: VI_ADR_1_ENTRY2_ST_write_en6           0x0
#define VI_ADR_1_ENTRY2_ST_size_mismatch_shift              (16)
#define VI_ADR_1_ENTRY2_ST_size_mismatch_mask               (0x30000)
#define VI_ADR_1_ENTRY2_ST_size_mismatch(data)              (0x30000&((data)<<16))
#define VI_ADR_1_ENTRY2_ST_size_mismatch_src(data)          ((0x30000&(data))>>16)
#define VI_ADR_1_ENTRY2_ST_get_size_mismatch(data)          ((0x30000&(data))>>16)
//this->default: VI_ADR_1_ENTRY2_ST_size_mismatch           0x0
#define VI_ADR_1_ENTRY2_ST_write_en5_shift              (15)
#define VI_ADR_1_ENTRY2_ST_write_en5_mask               (0x8000)
#define VI_ADR_1_ENTRY2_ST_write_en5(data)              (0x8000&((data)<<15))
#define VI_ADR_1_ENTRY2_ST_write_en5_src(data)          ((0x8000&(data))>>15)
#define VI_ADR_1_ENTRY2_ST_get_write_en5(data)          ((0x8000&(data))>>15)
//this->default: VI_ADR_1_ENTRY2_ST_write_en5           0x0
#define VI_ADR_1_ENTRY2_ST_ov_range_shift              (6)
#define VI_ADR_1_ENTRY2_ST_ov_range_mask               (0x7fc0)
#define VI_ADR_1_ENTRY2_ST_ov_range(data)              (0x7fc0&((data)<<6))
#define VI_ADR_1_ENTRY2_ST_ov_range_src(data)          ((0x7fc0&(data))>>6)
#define VI_ADR_1_ENTRY2_ST_get_ov_range(data)          ((0x7fc0&(data))>>6)
//this->default: VI_ADR_1_ENTRY2_ST_ov_range           0x0
#define VI_ADR_1_ENTRY2_ST_write_en3_shift              (5)
#define VI_ADR_1_ENTRY2_ST_write_en3_mask               (0x20)
#define VI_ADR_1_ENTRY2_ST_write_en3(data)              (0x20&((data)<<5))
#define VI_ADR_1_ENTRY2_ST_write_en3_src(data)          ((0x20&(data))>>5)
#define VI_ADR_1_ENTRY2_ST_get_write_en3(data)          ((0x20&(data))>>5)
//this->default: VI_ADR_1_ENTRY2_ST_write_en3           0x0
#define VI_ADR_1_ENTRY2_ST_done_shift              (4)
#define VI_ADR_1_ENTRY2_ST_done_mask               (0x10)
#define VI_ADR_1_ENTRY2_ST_done(data)              (0x10&((data)<<4))
#define VI_ADR_1_ENTRY2_ST_done_src(data)          ((0x10&(data))>>4)
#define VI_ADR_1_ENTRY2_ST_get_done(data)          ((0x10&(data))>>4)
//this->default: VI_ADR_1_ENTRY2_ST_done           0x0
#define VI_ADR_1_ENTRY2_ST_write_en2_shift              (3)
#define VI_ADR_1_ENTRY2_ST_write_en2_mask               (0x8)
#define VI_ADR_1_ENTRY2_ST_write_en2(data)              (0x8&((data)<<3))
#define VI_ADR_1_ENTRY2_ST_write_en2_src(data)          ((0x8&(data))>>3)
#define VI_ADR_1_ENTRY2_ST_get_write_en2(data)          ((0x8&(data))>>3)
//this->default: VI_ADR_1_ENTRY2_ST_write_en2           0x0
#define VI_ADR_1_ENTRY2_ST_ovf_shift              (2)
#define VI_ADR_1_ENTRY2_ST_ovf_mask               (0x4)
#define VI_ADR_1_ENTRY2_ST_ovf(data)              (0x4&((data)<<2))
#define VI_ADR_1_ENTRY2_ST_ovf_src(data)          ((0x4&(data))>>2)
#define VI_ADR_1_ENTRY2_ST_get_ovf(data)          ((0x4&(data))>>2)
//this->default: VI_ADR_1_ENTRY2_ST_ovf           0x0
#define VI_ADR_1_ENTRY2_ST_write_en1_shift              (1)
#define VI_ADR_1_ENTRY2_ST_write_en1_mask               (0x2)
#define VI_ADR_1_ENTRY2_ST_write_en1(data)              (0x2&((data)<<1))
#define VI_ADR_1_ENTRY2_ST_write_en1_src(data)          ((0x2&(data))>>1)
#define VI_ADR_1_ENTRY2_ST_get_write_en1(data)          ((0x2&(data))>>1)
//this->default: VI_ADR_1_ENTRY2_ST_write_en1           0x0
#define VI_ADR_1_ENTRY2_ST_valid_shift              (0)
#define VI_ADR_1_ENTRY2_ST_valid_mask               (0x1)
#define VI_ADR_1_ENTRY2_ST_valid(data)              (0x1&((data)<<0))
#define VI_ADR_1_ENTRY2_ST_valid_src(data)          ((0x1&(data))>>0)
#define VI_ADR_1_ENTRY2_ST_get_valid(data)          ((0x1&(data))>>0)
//this->default: VI_ADR_1_ENTRY2_ST_valid           0x0

#define VI_ADR_1_ENTRY3_Y_SA                        0x44c
#define VI_ADR_1_ENTRY3_Y_SA_reg_addr               "0x9812b44c"
#define VI_ADR_1_ENTRY3_Y_SA_a_shift              (0)
#define VI_ADR_1_ENTRY3_Y_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY3_Y_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY3_Y_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY3_Y_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY3_Y_SA_a           0x0

#define VI_ADR_1_ENTRY3_Y_EA                        0x450
#define VI_ADR_1_ENTRY3_Y_EA_reg_addr               "0x9812b450"
#define VI_ADR_1_ENTRY3_Y_EA_a_shift              (0)
#define VI_ADR_1_ENTRY3_Y_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY3_Y_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY3_Y_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY3_Y_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY3_Y_EA_a           0x0

#define VI_ADR_1_ENTRY3_C_SA                        0x454
#define VI_ADR_1_ENTRY3_C_SA_reg_addr               "0x9812b454"
#define VI_ADR_1_ENTRY3_C_SA_a_shift              (0)
#define VI_ADR_1_ENTRY3_C_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY3_C_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY3_C_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY3_C_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY3_C_SA_a           0x0

#define VI_ADR_1_ENTRY3_C_EA                        0x458
#define VI_ADR_1_ENTRY3_C_EA_reg_addr               "0x9812b458"
#define VI_ADR_1_ENTRY3_C_EA_a_shift              (0)
#define VI_ADR_1_ENTRY3_C_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY3_C_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY3_C_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY3_C_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY3_C_EA_a           0x0

#define VI_ADR_1_ENTRY3_VANC_SA                        0x45c
#define VI_ADR_1_ENTRY3_VANC_SA_reg_addr               "0x9812b45c"
#define VI_ADR_1_ENTRY3_VANC_SA_a_shift              (0)
#define VI_ADR_1_ENTRY3_VANC_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY3_VANC_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY3_VANC_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY3_VANC_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY3_VANC_SA_a           0x0

#define VI_ADR_1_ENTRY3_VANC_EA                        0x460
#define VI_ADR_1_ENTRY3_VANC_EA_reg_addr               "0x9812b460"
#define VI_ADR_1_ENTRY3_VANC_EA_a_shift              (0)
#define VI_ADR_1_ENTRY3_VANC_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY3_VANC_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY3_VANC_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY3_VANC_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY3_VANC_EA_a           0x0

#define VI_ADR_1_ENTRY3_TF_Y_SA                        0x464
#define VI_ADR_1_ENTRY3_TF_Y_SA_reg_addr               "0x9812b464"
#define VI_ADR_1_ENTRY3_TF_Y_SA_a_shift              (0)
#define VI_ADR_1_ENTRY3_TF_Y_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY3_TF_Y_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY3_TF_Y_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY3_TF_Y_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY3_TF_Y_SA_a           0x0

#define VI_ADR_1_ENTRY3_TF_Y_EA                        0x468
#define VI_ADR_1_ENTRY3_TF_Y_EA_reg_addr               "0x9812b468"
#define VI_ADR_1_ENTRY3_TF_Y_EA_a_shift              (0)
#define VI_ADR_1_ENTRY3_TF_Y_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY3_TF_Y_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY3_TF_Y_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY3_TF_Y_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY3_TF_Y_EA_a           0x0

#define VI_ADR_1_ENTRY3_TF_C_SA                        0x46c
#define VI_ADR_1_ENTRY3_TF_C_SA_reg_addr               "0x9812b46c"
#define VI_ADR_1_ENTRY3_TF_C_SA_a_shift              (0)
#define VI_ADR_1_ENTRY3_TF_C_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY3_TF_C_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY3_TF_C_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY3_TF_C_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY3_TF_C_SA_a           0x0

#define VI_ADR_1_ENTRY3_TF_C_EA                        0x470
#define VI_ADR_1_ENTRY3_TF_C_EA_reg_addr               "0x9812b470"
#define VI_ADR_1_ENTRY3_TF_C_EA_a_shift              (0)
#define VI_ADR_1_ENTRY3_TF_C_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY3_TF_C_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY3_TF_C_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY3_TF_C_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY3_TF_C_EA_a           0x0

#define VI_ADR_1_ENTRY3_TF_VANC_SA                        0x474
#define VI_ADR_1_ENTRY3_TF_VANC_SA_reg_addr               "0x9812b474"
#define VI_ADR_1_ENTRY3_TF_VANC_SA_a_shift              (0)
#define VI_ADR_1_ENTRY3_TF_VANC_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY3_TF_VANC_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY3_TF_VANC_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY3_TF_VANC_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY3_TF_VANC_SA_a           0x0

#define VI_ADR_1_ENTRY3_TF_VANC_EA                        0x478
#define VI_ADR_1_ENTRY3_TF_VANC_EA_reg_addr               "0x9812b478"
#define VI_ADR_1_ENTRY3_TF_VANC_EA_a_shift              (0)
#define VI_ADR_1_ENTRY3_TF_VANC_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY3_TF_VANC_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY3_TF_VANC_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY3_TF_VANC_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY3_TF_VANC_EA_a           0x0

#define VI_ADR_1_ENTRY3_BF_Y_SA                        0x47c
#define VI_ADR_1_ENTRY3_BF_Y_SA_reg_addr               "0x9812b47c"
#define VI_ADR_1_ENTRY3_BF_Y_SA_a_shift              (0)
#define VI_ADR_1_ENTRY3_BF_Y_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY3_BF_Y_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY3_BF_Y_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY3_BF_Y_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY3_BF_Y_SA_a           0x0

#define VI_ADR_1_ENTRY3_BF_Y_EA                        0x480
#define VI_ADR_1_ENTRY3_BF_Y_EA_reg_addr               "0x9812b480"
#define VI_ADR_1_ENTRY3_BF_Y_EA_a_shift              (0)
#define VI_ADR_1_ENTRY3_BF_Y_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY3_BF_Y_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY3_BF_Y_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY3_BF_Y_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY3_BF_Y_EA_a           0x0

#define VI_ADR_1_ENTRY3_BF_C_SA                        0x484
#define VI_ADR_1_ENTRY3_BF_C_SA_reg_addr               "0x9812b484"
#define VI_ADR_1_ENTRY3_BF_C_SA_a_shift              (0)
#define VI_ADR_1_ENTRY3_BF_C_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY3_BF_C_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY3_BF_C_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY3_BF_C_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY3_BF_C_SA_a           0x0

#define VI_ADR_1_ENTRY3_BF_C_EA                        0x488
#define VI_ADR_1_ENTRY3_BF_C_EA_reg_addr               "0x9812b488"
#define VI_ADR_1_ENTRY3_BF_C_EA_a_shift              (0)
#define VI_ADR_1_ENTRY3_BF_C_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY3_BF_C_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY3_BF_C_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY3_BF_C_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY3_BF_C_EA_a           0x0

#define VI_ADR_1_ENTRY3_BF_VANC_SA                        0x48c
#define VI_ADR_1_ENTRY3_BF_VANC_SA_reg_addr               "0x9812b48c"
#define VI_ADR_1_ENTRY3_BF_VANC_SA_a_shift              (0)
#define VI_ADR_1_ENTRY3_BF_VANC_SA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY3_BF_VANC_SA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY3_BF_VANC_SA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY3_BF_VANC_SA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY3_BF_VANC_SA_a           0x0

#define VI_ADR_1_ENTRY3_BF_VANC_EA                        0x490
#define VI_ADR_1_ENTRY3_BF_VANC_EA_reg_addr               "0x9812b490"
#define VI_ADR_1_ENTRY3_BF_VANC_EA_a_shift              (0)
#define VI_ADR_1_ENTRY3_BF_VANC_EA_a_mask               (0xffffffff)
#define VI_ADR_1_ENTRY3_BF_VANC_EA_a(data)              (0xffffffff&((data)<<0))
#define VI_ADR_1_ENTRY3_BF_VANC_EA_a_src(data)          ((0xffffffff&(data))>>0)
#define VI_ADR_1_ENTRY3_BF_VANC_EA_get_a(data)          ((0xffffffff&(data))>>0)
//this->default: VI_ADR_1_ENTRY3_BF_VANC_EA_a           0x0

#define VI_ADR_1_ENTRY3_ST                        0x494
#define VI_ADR_1_ENTRY3_ST_reg_addr               "0x9812b494"
#define VI_ADR_1_ENTRY3_ST_write_en6_shift              (18)
#define VI_ADR_1_ENTRY3_ST_write_en6_mask               (0x40000)
#define VI_ADR_1_ENTRY3_ST_write_en6(data)              (0x40000&((data)<<18))
#define VI_ADR_1_ENTRY3_ST_write_en6_src(data)          ((0x40000&(data))>>18)
#define VI_ADR_1_ENTRY3_ST_get_write_en6(data)          ((0x40000&(data))>>18)
//this->default: VI_ADR_1_ENTRY3_ST_write_en6           0x0
#define VI_ADR_1_ENTRY3_ST_size_mismatch_shift              (16)
#define VI_ADR_1_ENTRY3_ST_size_mismatch_mask               (0x30000)
#define VI_ADR_1_ENTRY3_ST_size_mismatch(data)              (0x30000&((data)<<16))
#define VI_ADR_1_ENTRY3_ST_size_mismatch_src(data)          ((0x30000&(data))>>16)
#define VI_ADR_1_ENTRY3_ST_get_size_mismatch(data)          ((0x30000&(data))>>16)
//this->default: VI_ADR_1_ENTRY3_ST_size_mismatch           0x0
#define VI_ADR_1_ENTRY3_ST_write_en5_shift              (15)
#define VI_ADR_1_ENTRY3_ST_write_en5_mask               (0x8000)
#define VI_ADR_1_ENTRY3_ST_write_en5(data)              (0x8000&((data)<<15))
#define VI_ADR_1_ENTRY3_ST_write_en5_src(data)          ((0x8000&(data))>>15)
#define VI_ADR_1_ENTRY3_ST_get_write_en5(data)          ((0x8000&(data))>>15)
//this->default: VI_ADR_1_ENTRY3_ST_write_en5           0x0
#define VI_ADR_1_ENTRY3_ST_ov_range_shift              (6)
#define VI_ADR_1_ENTRY3_ST_ov_range_mask               (0x7fc0)
#define VI_ADR_1_ENTRY3_ST_ov_range(data)              (0x7fc0&((data)<<6))
#define VI_ADR_1_ENTRY3_ST_ov_range_src(data)          ((0x7fc0&(data))>>6)
#define VI_ADR_1_ENTRY3_ST_get_ov_range(data)          ((0x7fc0&(data))>>6)
//this->default: VI_ADR_1_ENTRY3_ST_ov_range           0x0
#define VI_ADR_1_ENTRY3_ST_write_en3_shift              (5)
#define VI_ADR_1_ENTRY3_ST_write_en3_mask               (0x20)
#define VI_ADR_1_ENTRY3_ST_write_en3(data)              (0x20&((data)<<5))
#define VI_ADR_1_ENTRY3_ST_write_en3_src(data)          ((0x20&(data))>>5)
#define VI_ADR_1_ENTRY3_ST_get_write_en3(data)          ((0x20&(data))>>5)
//this->default: VI_ADR_1_ENTRY3_ST_write_en3           0x0
#define VI_ADR_1_ENTRY3_ST_done_shift              (4)
#define VI_ADR_1_ENTRY3_ST_done_mask               (0x10)
#define VI_ADR_1_ENTRY3_ST_done(data)              (0x10&((data)<<4))
#define VI_ADR_1_ENTRY3_ST_done_src(data)          ((0x10&(data))>>4)
#define VI_ADR_1_ENTRY3_ST_get_done(data)          ((0x10&(data))>>4)
//this->default: VI_ADR_1_ENTRY3_ST_done           0x0
#define VI_ADR_1_ENTRY3_ST_write_en2_shift              (3)
#define VI_ADR_1_ENTRY3_ST_write_en2_mask               (0x8)
#define VI_ADR_1_ENTRY3_ST_write_en2(data)              (0x8&((data)<<3))
#define VI_ADR_1_ENTRY3_ST_write_en2_src(data)          ((0x8&(data))>>3)
#define VI_ADR_1_ENTRY3_ST_get_write_en2(data)          ((0x8&(data))>>3)
//this->default: VI_ADR_1_ENTRY3_ST_write_en2           0x0
#define VI_ADR_1_ENTRY3_ST_ovf_shift              (2)
#define VI_ADR_1_ENTRY3_ST_ovf_mask               (0x4)
#define VI_ADR_1_ENTRY3_ST_ovf(data)              (0x4&((data)<<2))
#define VI_ADR_1_ENTRY3_ST_ovf_src(data)          ((0x4&(data))>>2)
#define VI_ADR_1_ENTRY3_ST_get_ovf(data)          ((0x4&(data))>>2)
//this->default: VI_ADR_1_ENTRY3_ST_ovf           0x0
#define VI_ADR_1_ENTRY3_ST_write_en1_shift              (1)
#define VI_ADR_1_ENTRY3_ST_write_en1_mask               (0x2)
#define VI_ADR_1_ENTRY3_ST_write_en1(data)              (0x2&((data)<<1))
#define VI_ADR_1_ENTRY3_ST_write_en1_src(data)          ((0x2&(data))>>1)
#define VI_ADR_1_ENTRY3_ST_get_write_en1(data)          ((0x2&(data))>>1)
//this->default: VI_ADR_1_ENTRY3_ST_write_en1           0x0
#define VI_ADR_1_ENTRY3_ST_valid_shift              (0)
#define VI_ADR_1_ENTRY3_ST_valid_mask               (0x1)
#define VI_ADR_1_ENTRY3_ST_valid(data)              (0x1&((data)<<0))
#define VI_ADR_1_ENTRY3_ST_valid_src(data)          ((0x1&(data))>>0)
#define VI_ADR_1_ENTRY3_ST_get_valid(data)          ((0x1&(data))>>0)
//this->default: VI_ADR_1_ENTRY3_ST_valid           0x0

#define VI_DMA                        0x498
#define VI_DMA_reg_addr               "0x9812b498"
#define VI_DMA_gating_en_shift              (29)
#define VI_DMA_gating_en_mask               (0x20000000)
#define VI_DMA_gating_en(data)              (0x20000000&((data)<<29))
#define VI_DMA_gating_en_src(data)          ((0x20000000&(data))>>29)
#define VI_DMA_get_gating_en(data)          ((0x20000000&(data))>>29)
//this->default: VI_DMA_gating_en           0x1
#define VI_DMA_mask_req_shift              (28)
#define VI_DMA_mask_req_mask               (0x10000000)
#define VI_DMA_mask_req(data)              (0x10000000&((data)<<28))
#define VI_DMA_mask_req_src(data)          ((0x10000000&(data))>>28)
#define VI_DMA_get_mask_req(data)          ((0x10000000&(data))>>28)
//this->default: VI_DMA_mask_req           0x0
#define VI_DMA_pipe_num_shift              (12)
#define VI_DMA_pipe_num_mask               (0x7000)
#define VI_DMA_pipe_num(data)              (0x7000&((data)<<12))
#define VI_DMA_pipe_num_src(data)          ((0x7000&(data))>>12)
#define VI_DMA_get_pipe_num(data)          ((0x7000&(data))>>12)
//this->default: VI_DMA_pipe_num           0x0
#define VI_DMA_w_l_shift              (1)
#define VI_DMA_w_l_mask               (0x7e)
#define VI_DMA_w_l(data)              (0x7e&((data)<<1))
#define VI_DMA_w_l_src(data)          ((0x7e&(data))>>1)
#define VI_DMA_get_w_l(data)          ((0x7e&(data))>>1)
//this->default: VI_DMA_w_l           0x10
#define VI_DMA_write_data_shift              (0)
#define VI_DMA_write_data_mask               (0x1)
#define VI_DMA_write_data(data)              (0x1&((data)<<0))
#define VI_DMA_write_data_src(data)          ((0x1&(data))>>0)
#define VI_DMA_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_DMA_write_data           0x0

#define VI_DMA_PRT_MODE                        0x49c
#define VI_DMA_PRT_MODE_reg_addr               "0x9812b49c"
#define VI_DMA_PRT_MODE_mb_shift              (0)
#define VI_DMA_PRT_MODE_mb_mask               (0x7)
#define VI_DMA_PRT_MODE_mb(data)              (0x7&((data)<<0))
#define VI_DMA_PRT_MODE_mb_src(data)          ((0x7&(data))>>0)
#define VI_DMA_PRT_MODE_get_mb(data)          ((0x7&(data))>>0)
//this->default: VI_DMA_PRT_MODE_mb           0x2

#define VI_DMA_PW                        0x4a0
#define VI_DMA_PW_reg_addr               "0x9812b4a0"
#define VI_DMA_PW_rr_shift              (23)
#define VI_DMA_PW_rr_mask               (0x800000)
#define VI_DMA_PW_rr(data)              (0x800000&((data)<<23))
#define VI_DMA_PW_rr_src(data)          ((0x800000&(data))>>23)
#define VI_DMA_PW_get_rr(data)          ((0x800000&(data))>>23)
//this->default: VI_DMA_PW_rr           0x0
#define VI_DMA_PW_interval_shift              (18)
#define VI_DMA_PW_interval_mask               (0x7c0000)
#define VI_DMA_PW_interval(data)              (0x7c0000&((data)<<18))
#define VI_DMA_PW_interval_src(data)          ((0x7c0000&(data))>>18)
#define VI_DMA_PW_get_interval(data)          ((0x7c0000&(data))>>18)
//this->default: VI_DMA_PW_interval           0x1
#define VI_DMA_PW_y_1_shift              (15)
#define VI_DMA_PW_y_1_mask               (0x38000)
#define VI_DMA_PW_y_1(data)              (0x38000&((data)<<15))
#define VI_DMA_PW_y_1_src(data)          ((0x38000&(data))>>15)
#define VI_DMA_PW_get_y_1(data)          ((0x38000&(data))>>15)
//this->default: VI_DMA_PW_y_1           0x5
#define VI_DMA_PW_c_1_shift              (12)
#define VI_DMA_PW_c_1_mask               (0x7000)
#define VI_DMA_PW_c_1(data)              (0x7000&((data)<<12))
#define VI_DMA_PW_c_1_src(data)          ((0x7000&(data))>>12)
#define VI_DMA_PW_get_c_1(data)          ((0x7000&(data))>>12)
//this->default: VI_DMA_PW_c_1           0x4
#define VI_DMA_PW_vanc_1_shift              (9)
#define VI_DMA_PW_vanc_1_mask               (0xe00)
#define VI_DMA_PW_vanc_1(data)              (0xe00&((data)<<9))
#define VI_DMA_PW_vanc_1_src(data)          ((0xe00&(data))>>9)
#define VI_DMA_PW_get_vanc_1(data)          ((0xe00&(data))>>9)
//this->default: VI_DMA_PW_vanc_1           0x3
#define VI_DMA_PW_y_shift              (6)
#define VI_DMA_PW_y_mask               (0x1c0)
#define VI_DMA_PW_y(data)              (0x1c0&((data)<<6))
#define VI_DMA_PW_y_src(data)          ((0x1c0&(data))>>6)
#define VI_DMA_PW_get_y(data)          ((0x1c0&(data))>>6)
//this->default: VI_DMA_PW_y           0x2
#define VI_DMA_PW_c_shift              (3)
#define VI_DMA_PW_c_mask               (0x38)
#define VI_DMA_PW_c(data)              (0x38&((data)<<3))
#define VI_DMA_PW_c_src(data)          ((0x38&(data))>>3)
#define VI_DMA_PW_get_c(data)          ((0x38&(data))>>3)
//this->default: VI_DMA_PW_c           0x1
#define VI_DMA_PW_vanc_shift              (0)
#define VI_DMA_PW_vanc_mask               (0x7)
#define VI_DMA_PW_vanc(data)              (0x7&((data)<<0))
#define VI_DMA_PW_vanc_src(data)          ((0x7&(data))>>0)
#define VI_DMA_PW_get_vanc(data)          ((0x7&(data))>>0)
//this->default: VI_DMA_PW_vanc           0x0

#define VI_DMA_DCWBUF                        0x4a4
#define VI_DMA_DCWBUF_reg_addr               "0x9812b4a4"
#define VI_DMA_DCWBUF_flush_thd_shift              (16)
#define VI_DMA_DCWBUF_flush_thd_mask               (0x7f0000)
#define VI_DMA_DCWBUF_flush_thd(data)              (0x7f0000&((data)<<16))
#define VI_DMA_DCWBUF_flush_thd_src(data)          ((0x7f0000&(data))>>16)
#define VI_DMA_DCWBUF_get_flush_thd(data)          ((0x7f0000&(data))>>16)
//this->default: VI_DMA_DCWBUF_flush_thd           0x40
#define VI_DMA_DCWBUF_flush_thd_low_shift              (8)
#define VI_DMA_DCWBUF_flush_thd_low_mask               (0x7f00)
#define VI_DMA_DCWBUF_flush_thd_low(data)              (0x7f00&((data)<<8))
#define VI_DMA_DCWBUF_flush_thd_low_src(data)          ((0x7f00&(data))>>8)
#define VI_DMA_DCWBUF_get_flush_thd_low(data)          ((0x7f00&(data))>>8)
//this->default: VI_DMA_DCWBUF_flush_thd_low           0x20
#define VI_DMA_DCWBUF_size_shift              (0)
#define VI_DMA_DCWBUF_size_mask               (0x7f)
#define VI_DMA_DCWBUF_size(data)              (0x7f&((data)<<0))
#define VI_DMA_DCWBUF_size_src(data)          ((0x7f&(data))>>0)
#define VI_DMA_DCWBUF_get_size(data)          ((0x7f&(data))>>0)
//this->default: VI_DMA_DCWBUF_size           0x40

#define VI_DMA_UPDATE                        0x4a8
#define VI_DMA_UPDATE_reg_addr               "0x9812b4a8"
#define VI_DMA_UPDATE_update_shift              (1)
#define VI_DMA_UPDATE_update_mask               (0x2)
#define VI_DMA_UPDATE_update(data)              (0x2&((data)<<1))
#define VI_DMA_UPDATE_update_src(data)          ((0x2&(data))>>1)
#define VI_DMA_UPDATE_get_update(data)          ((0x2&(data))>>1)
//this->default: VI_DMA_UPDATE_update           0x0
#define VI_DMA_UPDATE_write_data_shift              (0)
#define VI_DMA_UPDATE_write_data_mask               (0x1)
#define VI_DMA_UPDATE_write_data(data)              (0x1&((data)<<0))
#define VI_DMA_UPDATE_write_data_src(data)          ((0x1&(data))>>0)
#define VI_DMA_UPDATE_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_DMA_UPDATE_write_data           0x0

#define VI_DMA_WB_Y                        0x4ac
#define VI_DMA_WB_Y_reg_addr               "0x9812b4ac"
#define VI_DMA_WB_Y_buf_thd_shift              (24)
#define VI_DMA_WB_Y_buf_thd_mask               (0xff000000)
#define VI_DMA_WB_Y_buf_thd(data)              (0xff000000&((data)<<24))
#define VI_DMA_WB_Y_buf_thd_src(data)          ((0xff000000&(data))>>24)
#define VI_DMA_WB_Y_get_buf_thd(data)          ((0xff000000&(data))>>24)
//this->default: VI_DMA_WB_Y_buf_thd           0x15
#define VI_DMA_WB_Y_depth_shift              (12)
#define VI_DMA_WB_Y_depth_mask               (0xff000)
#define VI_DMA_WB_Y_depth(data)              (0xff000&((data)<<12))
#define VI_DMA_WB_Y_depth_src(data)          ((0xff000&(data))>>12)
#define VI_DMA_WB_Y_get_depth(data)          ((0xff000&(data))>>12)
//this->default: VI_DMA_WB_Y_depth           0x15
#define VI_DMA_WB_Y_sa_shift              (0)
#define VI_DMA_WB_Y_sa_mask               (0x1ff)
#define VI_DMA_WB_Y_sa(data)              (0x1ff&((data)<<0))
#define VI_DMA_WB_Y_sa_src(data)          ((0x1ff&(data))>>0)
#define VI_DMA_WB_Y_get_sa(data)          ((0x1ff&(data))>>0)
//this->default: VI_DMA_WB_Y_sa           0x0

#define VI_DMA_WB_C                        0x4b0
#define VI_DMA_WB_C_reg_addr               "0x9812b4b0"
#define VI_DMA_WB_C_buf_thd_shift              (24)
#define VI_DMA_WB_C_buf_thd_mask               (0xff000000)
#define VI_DMA_WB_C_buf_thd(data)              (0xff000000&((data)<<24))
#define VI_DMA_WB_C_buf_thd_src(data)          ((0xff000000&(data))>>24)
#define VI_DMA_WB_C_get_buf_thd(data)          ((0xff000000&(data))>>24)
//this->default: VI_DMA_WB_C_buf_thd           0x15
#define VI_DMA_WB_C_depth_shift              (12)
#define VI_DMA_WB_C_depth_mask               (0xff000)
#define VI_DMA_WB_C_depth(data)              (0xff000&((data)<<12))
#define VI_DMA_WB_C_depth_src(data)          ((0xff000&(data))>>12)
#define VI_DMA_WB_C_get_depth(data)          ((0xff000&(data))>>12)
//this->default: VI_DMA_WB_C_depth           0x15
#define VI_DMA_WB_C_sa_shift              (0)
#define VI_DMA_WB_C_sa_mask               (0x1ff)
#define VI_DMA_WB_C_sa(data)              (0x1ff&((data)<<0))
#define VI_DMA_WB_C_sa_src(data)          ((0x1ff&(data))>>0)
#define VI_DMA_WB_C_get_sa(data)          ((0x1ff&(data))>>0)
//this->default: VI_DMA_WB_C_sa           0x15

#define VI_DMA_WB_VANC                        0x4b4
#define VI_DMA_WB_VANC_reg_addr               "0x9812b4b4"
#define VI_DMA_WB_VANC_buf_thd_shift              (24)
#define VI_DMA_WB_VANC_buf_thd_mask               (0xff000000)
#define VI_DMA_WB_VANC_buf_thd(data)              (0xff000000&((data)<<24))
#define VI_DMA_WB_VANC_buf_thd_src(data)          ((0xff000000&(data))>>24)
#define VI_DMA_WB_VANC_get_buf_thd(data)          ((0xff000000&(data))>>24)
//this->default: VI_DMA_WB_VANC_buf_thd           0x15
#define VI_DMA_WB_VANC_depth_shift              (12)
#define VI_DMA_WB_VANC_depth_mask               (0xff000)
#define VI_DMA_WB_VANC_depth(data)              (0xff000&((data)<<12))
#define VI_DMA_WB_VANC_depth_src(data)          ((0xff000&(data))>>12)
#define VI_DMA_WB_VANC_get_depth(data)          ((0xff000&(data))>>12)
//this->default: VI_DMA_WB_VANC_depth           0x15
#define VI_DMA_WB_VANC_sa_shift              (0)
#define VI_DMA_WB_VANC_sa_mask               (0x1ff)
#define VI_DMA_WB_VANC_sa(data)              (0x1ff&((data)<<0))
#define VI_DMA_WB_VANC_sa_src(data)          ((0x1ff&(data))>>0)
#define VI_DMA_WB_VANC_get_sa(data)          ((0x1ff&(data))>>0)
//this->default: VI_DMA_WB_VANC_sa           0x2a

#define VI_DMA_WB_Y_1                        0x4b8
#define VI_DMA_WB_Y_1_reg_addr               "0x9812b4b8"
#define VI_DMA_WB_Y_1_buf_thd_shift              (24)
#define VI_DMA_WB_Y_1_buf_thd_mask               (0xff000000)
#define VI_DMA_WB_Y_1_buf_thd(data)              (0xff000000&((data)<<24))
#define VI_DMA_WB_Y_1_buf_thd_src(data)          ((0xff000000&(data))>>24)
#define VI_DMA_WB_Y_1_get_buf_thd(data)          ((0xff000000&(data))>>24)
//this->default: VI_DMA_WB_Y_1_buf_thd           0x15
#define VI_DMA_WB_Y_1_depth_shift              (12)
#define VI_DMA_WB_Y_1_depth_mask               (0xff000)
#define VI_DMA_WB_Y_1_depth(data)              (0xff000&((data)<<12))
#define VI_DMA_WB_Y_1_depth_src(data)          ((0xff000&(data))>>12)
#define VI_DMA_WB_Y_1_get_depth(data)          ((0xff000&(data))>>12)
//this->default: VI_DMA_WB_Y_1_depth           0x15
#define VI_DMA_WB_Y_1_sa_shift              (0)
#define VI_DMA_WB_Y_1_sa_mask               (0x1ff)
#define VI_DMA_WB_Y_1_sa(data)              (0x1ff&((data)<<0))
#define VI_DMA_WB_Y_1_sa_src(data)          ((0x1ff&(data))>>0)
#define VI_DMA_WB_Y_1_get_sa(data)          ((0x1ff&(data))>>0)
//this->default: VI_DMA_WB_Y_1_sa           0x3f

#define VI_DMA_WB_C_1                        0x4bc
#define VI_DMA_WB_C_1_reg_addr               "0x9812b4bc"
#define VI_DMA_WB_C_1_buf_thd_shift              (24)
#define VI_DMA_WB_C_1_buf_thd_mask               (0xff000000)
#define VI_DMA_WB_C_1_buf_thd(data)              (0xff000000&((data)<<24))
#define VI_DMA_WB_C_1_buf_thd_src(data)          ((0xff000000&(data))>>24)
#define VI_DMA_WB_C_1_get_buf_thd(data)          ((0xff000000&(data))>>24)
//this->default: VI_DMA_WB_C_1_buf_thd           0x15
#define VI_DMA_WB_C_1_depth_shift              (12)
#define VI_DMA_WB_C_1_depth_mask               (0xff000)
#define VI_DMA_WB_C_1_depth(data)              (0xff000&((data)<<12))
#define VI_DMA_WB_C_1_depth_src(data)          ((0xff000&(data))>>12)
#define VI_DMA_WB_C_1_get_depth(data)          ((0xff000&(data))>>12)
//this->default: VI_DMA_WB_C_1_depth           0x15
#define VI_DMA_WB_C_1_sa_shift              (0)
#define VI_DMA_WB_C_1_sa_mask               (0x1ff)
#define VI_DMA_WB_C_1_sa(data)              (0x1ff&((data)<<0))
#define VI_DMA_WB_C_1_sa_src(data)          ((0x1ff&(data))>>0)
#define VI_DMA_WB_C_1_get_sa(data)          ((0x1ff&(data))>>0)
//this->default: VI_DMA_WB_C_1_sa           0x54

#define VI_DMA_WB_VANC_1                        0x4c0
#define VI_DMA_WB_VANC_1_reg_addr               "0x9812b4c0"
#define VI_DMA_WB_VANC_1_buf_thd_shift              (24)
#define VI_DMA_WB_VANC_1_buf_thd_mask               (0xff000000)
#define VI_DMA_WB_VANC_1_buf_thd(data)              (0xff000000&((data)<<24))
#define VI_DMA_WB_VANC_1_buf_thd_src(data)          ((0xff000000&(data))>>24)
#define VI_DMA_WB_VANC_1_get_buf_thd(data)          ((0xff000000&(data))>>24)
//this->default: VI_DMA_WB_VANC_1_buf_thd           0x15
#define VI_DMA_WB_VANC_1_depth_shift              (12)
#define VI_DMA_WB_VANC_1_depth_mask               (0xff000)
#define VI_DMA_WB_VANC_1_depth(data)              (0xff000&((data)<<12))
#define VI_DMA_WB_VANC_1_depth_src(data)          ((0xff000&(data))>>12)
#define VI_DMA_WB_VANC_1_get_depth(data)          ((0xff000&(data))>>12)
//this->default: VI_DMA_WB_VANC_1_depth           0x15
#define VI_DMA_WB_VANC_1_sa_shift              (0)
#define VI_DMA_WB_VANC_1_sa_mask               (0x1ff)
#define VI_DMA_WB_VANC_1_sa(data)              (0x1ff&((data)<<0))
#define VI_DMA_WB_VANC_1_sa_src(data)          ((0x1ff&(data))>>0)
#define VI_DMA_WB_VANC_1_get_sa(data)          ((0x1ff&(data))>>0)
//this->default: VI_DMA_WB_VANC_1_sa           0x69

#define VI_DMA_RST                        0x4c4
#define VI_DMA_RST_reg_addr               "0x9812b4c4"
#define VI_DMA_RST_dc_qflush_shift              (0)
#define VI_DMA_RST_dc_qflush_mask               (0x1)
#define VI_DMA_RST_dc_qflush(data)              (0x1&((data)<<0))
#define VI_DMA_RST_dc_qflush_src(data)          ((0x1&(data))>>0)
#define VI_DMA_RST_get_dc_qflush(data)          ((0x1&(data))>>0)
//this->default: VI_DMA_RST_dc_qflush           0x0

#define VI_SCPU_INTEN0                        0x4c8
#define VI_SCPU_INTEN0_reg_addr               "0x9812b4c8"
#define VI_SCPU_INTEN0_wb_adr_1_shift              (20)
#define VI_SCPU_INTEN0_wb_adr_1_mask               (0x100000)
#define VI_SCPU_INTEN0_wb_adr_1(data)              (0x100000&((data)<<20))
#define VI_SCPU_INTEN0_wb_adr_1_src(data)          ((0x100000&(data))>>20)
#define VI_SCPU_INTEN0_get_wb_adr_1(data)          ((0x100000&(data))>>20)
//this->default: VI_SCPU_INTEN0_wb_adr_1           0x0
#define VI_SCPU_INTEN0_ecc_1_shift              (19)
#define VI_SCPU_INTEN0_ecc_1_mask               (0x80000)
#define VI_SCPU_INTEN0_ecc_1(data)              (0x80000&((data)<<19))
#define VI_SCPU_INTEN0_ecc_1_src(data)          ((0x80000&(data))>>19)
#define VI_SCPU_INTEN0_get_ecc_1(data)          ((0x80000&(data))>>19)
//this->default: VI_SCPU_INTEN0_ecc_1           0x0
#define VI_SCPU_INTEN0_vanc_fifo_1_shift              (18)
#define VI_SCPU_INTEN0_vanc_fifo_1_mask               (0x40000)
#define VI_SCPU_INTEN0_vanc_fifo_1(data)              (0x40000&((data)<<18))
#define VI_SCPU_INTEN0_vanc_fifo_1_src(data)          ((0x40000&(data))>>18)
#define VI_SCPU_INTEN0_get_vanc_fifo_1(data)          ((0x40000&(data))>>18)
//this->default: VI_SCPU_INTEN0_vanc_fifo_1           0x0
#define VI_SCPU_INTEN0_data_fifo_1_shift              (17)
#define VI_SCPU_INTEN0_data_fifo_1_mask               (0x20000)
#define VI_SCPU_INTEN0_data_fifo_1(data)              (0x20000&((data)<<17))
#define VI_SCPU_INTEN0_data_fifo_1_src(data)          ((0x20000&(data))>>17)
#define VI_SCPU_INTEN0_get_data_fifo_1(data)          ((0x20000&(data))>>17)
//this->default: VI_SCPU_INTEN0_data_fifo_1           0x0
#define VI_SCPU_INTEN0_bt_1_pdi_shift              (16)
#define VI_SCPU_INTEN0_bt_1_pdi_mask               (0x10000)
#define VI_SCPU_INTEN0_bt_1_pdi(data)              (0x10000&((data)<<16))
#define VI_SCPU_INTEN0_bt_1_pdi_src(data)          ((0x10000&(data))>>16)
#define VI_SCPU_INTEN0_get_bt_1_pdi(data)          ((0x10000&(data))>>16)
//this->default: VI_SCPU_INTEN0_bt_1_pdi           0x0
#define VI_SCPU_INTEN0_wb_adr_shift              (5)
#define VI_SCPU_INTEN0_wb_adr_mask               (0x20)
#define VI_SCPU_INTEN0_wb_adr(data)              (0x20&((data)<<5))
#define VI_SCPU_INTEN0_wb_adr_src(data)          ((0x20&(data))>>5)
#define VI_SCPU_INTEN0_get_wb_adr(data)          ((0x20&(data))>>5)
//this->default: VI_SCPU_INTEN0_wb_adr           0x0
#define VI_SCPU_INTEN0_ecc_0_shift              (4)
#define VI_SCPU_INTEN0_ecc_0_mask               (0x10)
#define VI_SCPU_INTEN0_ecc_0(data)              (0x10&((data)<<4))
#define VI_SCPU_INTEN0_ecc_0_src(data)          ((0x10&(data))>>4)
#define VI_SCPU_INTEN0_get_ecc_0(data)          ((0x10&(data))>>4)
//this->default: VI_SCPU_INTEN0_ecc_0           0x0
#define VI_SCPU_INTEN0_vanc_fifo_0_shift              (3)
#define VI_SCPU_INTEN0_vanc_fifo_0_mask               (0x8)
#define VI_SCPU_INTEN0_vanc_fifo_0(data)              (0x8&((data)<<3))
#define VI_SCPU_INTEN0_vanc_fifo_0_src(data)          ((0x8&(data))>>3)
#define VI_SCPU_INTEN0_get_vanc_fifo_0(data)          ((0x8&(data))>>3)
//this->default: VI_SCPU_INTEN0_vanc_fifo_0           0x0
#define VI_SCPU_INTEN0_data_fifo_0_shift              (2)
#define VI_SCPU_INTEN0_data_fifo_0_mask               (0x4)
#define VI_SCPU_INTEN0_data_fifo_0(data)              (0x4&((data)<<2))
#define VI_SCPU_INTEN0_data_fifo_0_src(data)          ((0x4&(data))>>2)
#define VI_SCPU_INTEN0_get_data_fifo_0(data)          ((0x4&(data))>>2)
//this->default: VI_SCPU_INTEN0_data_fifo_0           0x0
#define VI_SCPU_INTEN0_bt_pdi_shift              (1)
#define VI_SCPU_INTEN0_bt_pdi_mask               (0x2)
#define VI_SCPU_INTEN0_bt_pdi(data)              (0x2&((data)<<1))
#define VI_SCPU_INTEN0_bt_pdi_src(data)          ((0x2&(data))>>1)
#define VI_SCPU_INTEN0_get_bt_pdi(data)          ((0x2&(data))>>1)
//this->default: VI_SCPU_INTEN0_bt_pdi           0x0
#define VI_SCPU_INTEN0_write_data_shift              (0)
#define VI_SCPU_INTEN0_write_data_mask               (0x1)
#define VI_SCPU_INTEN0_write_data(data)              (0x1&((data)<<0))
#define VI_SCPU_INTEN0_write_data_src(data)          ((0x1&(data))>>0)
#define VI_SCPU_INTEN0_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_SCPU_INTEN0_write_data           0x0

#define VI_SCPU_INTEN1                        0x4cc
#define VI_SCPU_INTEN1_reg_addr               "0x9812b4cc"
#define VI_SCPU_INTEN1_mac_0_entry1_ovr8_shift              (26)
#define VI_SCPU_INTEN1_mac_0_entry1_ovr8_mask               (0x4000000)
#define VI_SCPU_INTEN1_mac_0_entry1_ovr8(data)              (0x4000000&((data)<<26))
#define VI_SCPU_INTEN1_mac_0_entry1_ovr8_src(data)          ((0x4000000&(data))>>26)
#define VI_SCPU_INTEN1_get_mac_0_entry1_ovr8(data)          ((0x4000000&(data))>>26)
//this->default: VI_SCPU_INTEN1_mac_0_entry1_ovr8           0x0
#define VI_SCPU_INTEN1_mac_0_entry1_ovr7_shift              (25)
#define VI_SCPU_INTEN1_mac_0_entry1_ovr7_mask               (0x2000000)
#define VI_SCPU_INTEN1_mac_0_entry1_ovr7(data)              (0x2000000&((data)<<25))
#define VI_SCPU_INTEN1_mac_0_entry1_ovr7_src(data)          ((0x2000000&(data))>>25)
#define VI_SCPU_INTEN1_get_mac_0_entry1_ovr7(data)          ((0x2000000&(data))>>25)
//this->default: VI_SCPU_INTEN1_mac_0_entry1_ovr7           0x0
#define VI_SCPU_INTEN1_mac_0_entry1_ovr6_shift              (24)
#define VI_SCPU_INTEN1_mac_0_entry1_ovr6_mask               (0x1000000)
#define VI_SCPU_INTEN1_mac_0_entry1_ovr6(data)              (0x1000000&((data)<<24))
#define VI_SCPU_INTEN1_mac_0_entry1_ovr6_src(data)          ((0x1000000&(data))>>24)
#define VI_SCPU_INTEN1_get_mac_0_entry1_ovr6(data)          ((0x1000000&(data))>>24)
//this->default: VI_SCPU_INTEN1_mac_0_entry1_ovr6           0x0
#define VI_SCPU_INTEN1_mac_0_entry1_ovr5_shift              (23)
#define VI_SCPU_INTEN1_mac_0_entry1_ovr5_mask               (0x800000)
#define VI_SCPU_INTEN1_mac_0_entry1_ovr5(data)              (0x800000&((data)<<23))
#define VI_SCPU_INTEN1_mac_0_entry1_ovr5_src(data)          ((0x800000&(data))>>23)
#define VI_SCPU_INTEN1_get_mac_0_entry1_ovr5(data)          ((0x800000&(data))>>23)
//this->default: VI_SCPU_INTEN1_mac_0_entry1_ovr5           0x0
#define VI_SCPU_INTEN1_mac_0_entry1_ovr4_shift              (22)
#define VI_SCPU_INTEN1_mac_0_entry1_ovr4_mask               (0x400000)
#define VI_SCPU_INTEN1_mac_0_entry1_ovr4(data)              (0x400000&((data)<<22))
#define VI_SCPU_INTEN1_mac_0_entry1_ovr4_src(data)          ((0x400000&(data))>>22)
#define VI_SCPU_INTEN1_get_mac_0_entry1_ovr4(data)          ((0x400000&(data))>>22)
//this->default: VI_SCPU_INTEN1_mac_0_entry1_ovr4           0x0
#define VI_SCPU_INTEN1_mac_0_entry1_ovr3_shift              (21)
#define VI_SCPU_INTEN1_mac_0_entry1_ovr3_mask               (0x200000)
#define VI_SCPU_INTEN1_mac_0_entry1_ovr3(data)              (0x200000&((data)<<21))
#define VI_SCPU_INTEN1_mac_0_entry1_ovr3_src(data)          ((0x200000&(data))>>21)
#define VI_SCPU_INTEN1_get_mac_0_entry1_ovr3(data)          ((0x200000&(data))>>21)
//this->default: VI_SCPU_INTEN1_mac_0_entry1_ovr3           0x0
#define VI_SCPU_INTEN1_mac_0_entry1_ovr2_shift              (20)
#define VI_SCPU_INTEN1_mac_0_entry1_ovr2_mask               (0x100000)
#define VI_SCPU_INTEN1_mac_0_entry1_ovr2(data)              (0x100000&((data)<<20))
#define VI_SCPU_INTEN1_mac_0_entry1_ovr2_src(data)          ((0x100000&(data))>>20)
#define VI_SCPU_INTEN1_get_mac_0_entry1_ovr2(data)          ((0x100000&(data))>>20)
//this->default: VI_SCPU_INTEN1_mac_0_entry1_ovr2           0x0
#define VI_SCPU_INTEN1_mac_0_entry1_ovr1_shift              (19)
#define VI_SCPU_INTEN1_mac_0_entry1_ovr1_mask               (0x80000)
#define VI_SCPU_INTEN1_mac_0_entry1_ovr1(data)              (0x80000&((data)<<19))
#define VI_SCPU_INTEN1_mac_0_entry1_ovr1_src(data)          ((0x80000&(data))>>19)
#define VI_SCPU_INTEN1_get_mac_0_entry1_ovr1(data)          ((0x80000&(data))>>19)
//this->default: VI_SCPU_INTEN1_mac_0_entry1_ovr1           0x0
#define VI_SCPU_INTEN1_mac_0_entry1_ovr0_shift              (18)
#define VI_SCPU_INTEN1_mac_0_entry1_ovr0_mask               (0x40000)
#define VI_SCPU_INTEN1_mac_0_entry1_ovr0(data)              (0x40000&((data)<<18))
#define VI_SCPU_INTEN1_mac_0_entry1_ovr0_src(data)          ((0x40000&(data))>>18)
#define VI_SCPU_INTEN1_get_mac_0_entry1_ovr0(data)          ((0x40000&(data))>>18)
//this->default: VI_SCPU_INTEN1_mac_0_entry1_ovr0           0x0
#define VI_SCPU_INTEN1_mac_0_entry1_ovf_shift              (17)
#define VI_SCPU_INTEN1_mac_0_entry1_ovf_mask               (0x20000)
#define VI_SCPU_INTEN1_mac_0_entry1_ovf(data)              (0x20000&((data)<<17))
#define VI_SCPU_INTEN1_mac_0_entry1_ovf_src(data)          ((0x20000&(data))>>17)
#define VI_SCPU_INTEN1_get_mac_0_entry1_ovf(data)          ((0x20000&(data))>>17)
//this->default: VI_SCPU_INTEN1_mac_0_entry1_ovf           0x0
#define VI_SCPU_INTEN1_mac_0_entry1_done_shift              (16)
#define VI_SCPU_INTEN1_mac_0_entry1_done_mask               (0x10000)
#define VI_SCPU_INTEN1_mac_0_entry1_done(data)              (0x10000&((data)<<16))
#define VI_SCPU_INTEN1_mac_0_entry1_done_src(data)          ((0x10000&(data))>>16)
#define VI_SCPU_INTEN1_get_mac_0_entry1_done(data)          ((0x10000&(data))>>16)
//this->default: VI_SCPU_INTEN1_mac_0_entry1_done           0x0
#define VI_SCPU_INTEN1_mac_0_entry0_ovr8_shift              (11)
#define VI_SCPU_INTEN1_mac_0_entry0_ovr8_mask               (0x800)
#define VI_SCPU_INTEN1_mac_0_entry0_ovr8(data)              (0x800&((data)<<11))
#define VI_SCPU_INTEN1_mac_0_entry0_ovr8_src(data)          ((0x800&(data))>>11)
#define VI_SCPU_INTEN1_get_mac_0_entry0_ovr8(data)          ((0x800&(data))>>11)
//this->default: VI_SCPU_INTEN1_mac_0_entry0_ovr8           0x0
#define VI_SCPU_INTEN1_mac_0_entry0_ovr7_shift              (10)
#define VI_SCPU_INTEN1_mac_0_entry0_ovr7_mask               (0x400)
#define VI_SCPU_INTEN1_mac_0_entry0_ovr7(data)              (0x400&((data)<<10))
#define VI_SCPU_INTEN1_mac_0_entry0_ovr7_src(data)          ((0x400&(data))>>10)
#define VI_SCPU_INTEN1_get_mac_0_entry0_ovr7(data)          ((0x400&(data))>>10)
//this->default: VI_SCPU_INTEN1_mac_0_entry0_ovr7           0x0
#define VI_SCPU_INTEN1_mac_0_entry0_ovr6_shift              (9)
#define VI_SCPU_INTEN1_mac_0_entry0_ovr6_mask               (0x200)
#define VI_SCPU_INTEN1_mac_0_entry0_ovr6(data)              (0x200&((data)<<9))
#define VI_SCPU_INTEN1_mac_0_entry0_ovr6_src(data)          ((0x200&(data))>>9)
#define VI_SCPU_INTEN1_get_mac_0_entry0_ovr6(data)          ((0x200&(data))>>9)
//this->default: VI_SCPU_INTEN1_mac_0_entry0_ovr6           0x0
#define VI_SCPU_INTEN1_mac_0_entry0_ovr5_shift              (8)
#define VI_SCPU_INTEN1_mac_0_entry0_ovr5_mask               (0x100)
#define VI_SCPU_INTEN1_mac_0_entry0_ovr5(data)              (0x100&((data)<<8))
#define VI_SCPU_INTEN1_mac_0_entry0_ovr5_src(data)          ((0x100&(data))>>8)
#define VI_SCPU_INTEN1_get_mac_0_entry0_ovr5(data)          ((0x100&(data))>>8)
//this->default: VI_SCPU_INTEN1_mac_0_entry0_ovr5           0x0
#define VI_SCPU_INTEN1_mac_0_entry0_ovr4_shift              (7)
#define VI_SCPU_INTEN1_mac_0_entry0_ovr4_mask               (0x80)
#define VI_SCPU_INTEN1_mac_0_entry0_ovr4(data)              (0x80&((data)<<7))
#define VI_SCPU_INTEN1_mac_0_entry0_ovr4_src(data)          ((0x80&(data))>>7)
#define VI_SCPU_INTEN1_get_mac_0_entry0_ovr4(data)          ((0x80&(data))>>7)
//this->default: VI_SCPU_INTEN1_mac_0_entry0_ovr4           0x0
#define VI_SCPU_INTEN1_mac_0_entry0_ovr3_shift              (6)
#define VI_SCPU_INTEN1_mac_0_entry0_ovr3_mask               (0x40)
#define VI_SCPU_INTEN1_mac_0_entry0_ovr3(data)              (0x40&((data)<<6))
#define VI_SCPU_INTEN1_mac_0_entry0_ovr3_src(data)          ((0x40&(data))>>6)
#define VI_SCPU_INTEN1_get_mac_0_entry0_ovr3(data)          ((0x40&(data))>>6)
//this->default: VI_SCPU_INTEN1_mac_0_entry0_ovr3           0x0
#define VI_SCPU_INTEN1_mac_0_entry0_ovr2_shift              (5)
#define VI_SCPU_INTEN1_mac_0_entry0_ovr2_mask               (0x20)
#define VI_SCPU_INTEN1_mac_0_entry0_ovr2(data)              (0x20&((data)<<5))
#define VI_SCPU_INTEN1_mac_0_entry0_ovr2_src(data)          ((0x20&(data))>>5)
#define VI_SCPU_INTEN1_get_mac_0_entry0_ovr2(data)          ((0x20&(data))>>5)
//this->default: VI_SCPU_INTEN1_mac_0_entry0_ovr2           0x0
#define VI_SCPU_INTEN1_mac_0_entry0_ovr1_shift              (4)
#define VI_SCPU_INTEN1_mac_0_entry0_ovr1_mask               (0x10)
#define VI_SCPU_INTEN1_mac_0_entry0_ovr1(data)              (0x10&((data)<<4))
#define VI_SCPU_INTEN1_mac_0_entry0_ovr1_src(data)          ((0x10&(data))>>4)
#define VI_SCPU_INTEN1_get_mac_0_entry0_ovr1(data)          ((0x10&(data))>>4)
//this->default: VI_SCPU_INTEN1_mac_0_entry0_ovr1           0x0
#define VI_SCPU_INTEN1_mac_0_entry0_ovr0_shift              (3)
#define VI_SCPU_INTEN1_mac_0_entry0_ovr0_mask               (0x8)
#define VI_SCPU_INTEN1_mac_0_entry0_ovr0(data)              (0x8&((data)<<3))
#define VI_SCPU_INTEN1_mac_0_entry0_ovr0_src(data)          ((0x8&(data))>>3)
#define VI_SCPU_INTEN1_get_mac_0_entry0_ovr0(data)          ((0x8&(data))>>3)
//this->default: VI_SCPU_INTEN1_mac_0_entry0_ovr0           0x0
#define VI_SCPU_INTEN1_mac_0_entry0_ovf_shift              (2)
#define VI_SCPU_INTEN1_mac_0_entry0_ovf_mask               (0x4)
#define VI_SCPU_INTEN1_mac_0_entry0_ovf(data)              (0x4&((data)<<2))
#define VI_SCPU_INTEN1_mac_0_entry0_ovf_src(data)          ((0x4&(data))>>2)
#define VI_SCPU_INTEN1_get_mac_0_entry0_ovf(data)          ((0x4&(data))>>2)
//this->default: VI_SCPU_INTEN1_mac_0_entry0_ovf           0x0
#define VI_SCPU_INTEN1_mac_0_entry0_done_shift              (1)
#define VI_SCPU_INTEN1_mac_0_entry0_done_mask               (0x2)
#define VI_SCPU_INTEN1_mac_0_entry0_done(data)              (0x2&((data)<<1))
#define VI_SCPU_INTEN1_mac_0_entry0_done_src(data)          ((0x2&(data))>>1)
#define VI_SCPU_INTEN1_get_mac_0_entry0_done(data)          ((0x2&(data))>>1)
//this->default: VI_SCPU_INTEN1_mac_0_entry0_done           0x0
#define VI_SCPU_INTEN1_write_data_shift              (0)
#define VI_SCPU_INTEN1_write_data_mask               (0x1)
#define VI_SCPU_INTEN1_write_data(data)              (0x1&((data)<<0))
#define VI_SCPU_INTEN1_write_data_src(data)          ((0x1&(data))>>0)
#define VI_SCPU_INTEN1_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_SCPU_INTEN1_write_data           0x0

#define VI_SCPU_INTEN2                        0x4d0
#define VI_SCPU_INTEN2_reg_addr               "0x9812b4d0"
#define VI_SCPU_INTEN2_mac_0_entry3_ovr8_shift              (26)
#define VI_SCPU_INTEN2_mac_0_entry3_ovr8_mask               (0x4000000)
#define VI_SCPU_INTEN2_mac_0_entry3_ovr8(data)              (0x4000000&((data)<<26))
#define VI_SCPU_INTEN2_mac_0_entry3_ovr8_src(data)          ((0x4000000&(data))>>26)
#define VI_SCPU_INTEN2_get_mac_0_entry3_ovr8(data)          ((0x4000000&(data))>>26)
//this->default: VI_SCPU_INTEN2_mac_0_entry3_ovr8           0x0
#define VI_SCPU_INTEN2_mac_0_entry3_ovr7_shift              (25)
#define VI_SCPU_INTEN2_mac_0_entry3_ovr7_mask               (0x2000000)
#define VI_SCPU_INTEN2_mac_0_entry3_ovr7(data)              (0x2000000&((data)<<25))
#define VI_SCPU_INTEN2_mac_0_entry3_ovr7_src(data)          ((0x2000000&(data))>>25)
#define VI_SCPU_INTEN2_get_mac_0_entry3_ovr7(data)          ((0x2000000&(data))>>25)
//this->default: VI_SCPU_INTEN2_mac_0_entry3_ovr7           0x0
#define VI_SCPU_INTEN2_mac_0_entry3_ovr6_shift              (24)
#define VI_SCPU_INTEN2_mac_0_entry3_ovr6_mask               (0x1000000)
#define VI_SCPU_INTEN2_mac_0_entry3_ovr6(data)              (0x1000000&((data)<<24))
#define VI_SCPU_INTEN2_mac_0_entry3_ovr6_src(data)          ((0x1000000&(data))>>24)
#define VI_SCPU_INTEN2_get_mac_0_entry3_ovr6(data)          ((0x1000000&(data))>>24)
//this->default: VI_SCPU_INTEN2_mac_0_entry3_ovr6           0x0
#define VI_SCPU_INTEN2_mac_0_entry3_ovr5_shift              (23)
#define VI_SCPU_INTEN2_mac_0_entry3_ovr5_mask               (0x800000)
#define VI_SCPU_INTEN2_mac_0_entry3_ovr5(data)              (0x800000&((data)<<23))
#define VI_SCPU_INTEN2_mac_0_entry3_ovr5_src(data)          ((0x800000&(data))>>23)
#define VI_SCPU_INTEN2_get_mac_0_entry3_ovr5(data)          ((0x800000&(data))>>23)
//this->default: VI_SCPU_INTEN2_mac_0_entry3_ovr5           0x0
#define VI_SCPU_INTEN2_mac_0_entry3_ovr4_shift              (22)
#define VI_SCPU_INTEN2_mac_0_entry3_ovr4_mask               (0x400000)
#define VI_SCPU_INTEN2_mac_0_entry3_ovr4(data)              (0x400000&((data)<<22))
#define VI_SCPU_INTEN2_mac_0_entry3_ovr4_src(data)          ((0x400000&(data))>>22)
#define VI_SCPU_INTEN2_get_mac_0_entry3_ovr4(data)          ((0x400000&(data))>>22)
//this->default: VI_SCPU_INTEN2_mac_0_entry3_ovr4           0x0
#define VI_SCPU_INTEN2_mac_0_entry3_ovr3_shift              (21)
#define VI_SCPU_INTEN2_mac_0_entry3_ovr3_mask               (0x200000)
#define VI_SCPU_INTEN2_mac_0_entry3_ovr3(data)              (0x200000&((data)<<21))
#define VI_SCPU_INTEN2_mac_0_entry3_ovr3_src(data)          ((0x200000&(data))>>21)
#define VI_SCPU_INTEN2_get_mac_0_entry3_ovr3(data)          ((0x200000&(data))>>21)
//this->default: VI_SCPU_INTEN2_mac_0_entry3_ovr3           0x0
#define VI_SCPU_INTEN2_mac_0_entry3_ovr2_shift              (20)
#define VI_SCPU_INTEN2_mac_0_entry3_ovr2_mask               (0x100000)
#define VI_SCPU_INTEN2_mac_0_entry3_ovr2(data)              (0x100000&((data)<<20))
#define VI_SCPU_INTEN2_mac_0_entry3_ovr2_src(data)          ((0x100000&(data))>>20)
#define VI_SCPU_INTEN2_get_mac_0_entry3_ovr2(data)          ((0x100000&(data))>>20)
//this->default: VI_SCPU_INTEN2_mac_0_entry3_ovr2           0x0
#define VI_SCPU_INTEN2_mac_0_entry3_ovr1_shift              (19)
#define VI_SCPU_INTEN2_mac_0_entry3_ovr1_mask               (0x80000)
#define VI_SCPU_INTEN2_mac_0_entry3_ovr1(data)              (0x80000&((data)<<19))
#define VI_SCPU_INTEN2_mac_0_entry3_ovr1_src(data)          ((0x80000&(data))>>19)
#define VI_SCPU_INTEN2_get_mac_0_entry3_ovr1(data)          ((0x80000&(data))>>19)
//this->default: VI_SCPU_INTEN2_mac_0_entry3_ovr1           0x0
#define VI_SCPU_INTEN2_mac_0_entry3_ovr0_shift              (18)
#define VI_SCPU_INTEN2_mac_0_entry3_ovr0_mask               (0x40000)
#define VI_SCPU_INTEN2_mac_0_entry3_ovr0(data)              (0x40000&((data)<<18))
#define VI_SCPU_INTEN2_mac_0_entry3_ovr0_src(data)          ((0x40000&(data))>>18)
#define VI_SCPU_INTEN2_get_mac_0_entry3_ovr0(data)          ((0x40000&(data))>>18)
//this->default: VI_SCPU_INTEN2_mac_0_entry3_ovr0           0x0
#define VI_SCPU_INTEN2_mac_0_entry3_ovf_shift              (17)
#define VI_SCPU_INTEN2_mac_0_entry3_ovf_mask               (0x20000)
#define VI_SCPU_INTEN2_mac_0_entry3_ovf(data)              (0x20000&((data)<<17))
#define VI_SCPU_INTEN2_mac_0_entry3_ovf_src(data)          ((0x20000&(data))>>17)
#define VI_SCPU_INTEN2_get_mac_0_entry3_ovf(data)          ((0x20000&(data))>>17)
//this->default: VI_SCPU_INTEN2_mac_0_entry3_ovf           0x0
#define VI_SCPU_INTEN2_mac_0_entry3_done_shift              (16)
#define VI_SCPU_INTEN2_mac_0_entry3_done_mask               (0x10000)
#define VI_SCPU_INTEN2_mac_0_entry3_done(data)              (0x10000&((data)<<16))
#define VI_SCPU_INTEN2_mac_0_entry3_done_src(data)          ((0x10000&(data))>>16)
#define VI_SCPU_INTEN2_get_mac_0_entry3_done(data)          ((0x10000&(data))>>16)
//this->default: VI_SCPU_INTEN2_mac_0_entry3_done           0x0
#define VI_SCPU_INTEN2_mac_0_entry2_ovr8_shift              (11)
#define VI_SCPU_INTEN2_mac_0_entry2_ovr8_mask               (0x800)
#define VI_SCPU_INTEN2_mac_0_entry2_ovr8(data)              (0x800&((data)<<11))
#define VI_SCPU_INTEN2_mac_0_entry2_ovr8_src(data)          ((0x800&(data))>>11)
#define VI_SCPU_INTEN2_get_mac_0_entry2_ovr8(data)          ((0x800&(data))>>11)
//this->default: VI_SCPU_INTEN2_mac_0_entry2_ovr8           0x0
#define VI_SCPU_INTEN2_mac_0_entry2_ovr7_shift              (10)
#define VI_SCPU_INTEN2_mac_0_entry2_ovr7_mask               (0x400)
#define VI_SCPU_INTEN2_mac_0_entry2_ovr7(data)              (0x400&((data)<<10))
#define VI_SCPU_INTEN2_mac_0_entry2_ovr7_src(data)          ((0x400&(data))>>10)
#define VI_SCPU_INTEN2_get_mac_0_entry2_ovr7(data)          ((0x400&(data))>>10)
//this->default: VI_SCPU_INTEN2_mac_0_entry2_ovr7           0x0
#define VI_SCPU_INTEN2_mac_0_entry2_ovr6_shift              (9)
#define VI_SCPU_INTEN2_mac_0_entry2_ovr6_mask               (0x200)
#define VI_SCPU_INTEN2_mac_0_entry2_ovr6(data)              (0x200&((data)<<9))
#define VI_SCPU_INTEN2_mac_0_entry2_ovr6_src(data)          ((0x200&(data))>>9)
#define VI_SCPU_INTEN2_get_mac_0_entry2_ovr6(data)          ((0x200&(data))>>9)
//this->default: VI_SCPU_INTEN2_mac_0_entry2_ovr6           0x0
#define VI_SCPU_INTEN2_mac_0_entry2_ovr5_shift              (8)
#define VI_SCPU_INTEN2_mac_0_entry2_ovr5_mask               (0x100)
#define VI_SCPU_INTEN2_mac_0_entry2_ovr5(data)              (0x100&((data)<<8))
#define VI_SCPU_INTEN2_mac_0_entry2_ovr5_src(data)          ((0x100&(data))>>8)
#define VI_SCPU_INTEN2_get_mac_0_entry2_ovr5(data)          ((0x100&(data))>>8)
//this->default: VI_SCPU_INTEN2_mac_0_entry2_ovr5           0x0
#define VI_SCPU_INTEN2_mac_0_entry2_ovr4_shift              (7)
#define VI_SCPU_INTEN2_mac_0_entry2_ovr4_mask               (0x80)
#define VI_SCPU_INTEN2_mac_0_entry2_ovr4(data)              (0x80&((data)<<7))
#define VI_SCPU_INTEN2_mac_0_entry2_ovr4_src(data)          ((0x80&(data))>>7)
#define VI_SCPU_INTEN2_get_mac_0_entry2_ovr4(data)          ((0x80&(data))>>7)
//this->default: VI_SCPU_INTEN2_mac_0_entry2_ovr4           0x0
#define VI_SCPU_INTEN2_mac_0_entry2_ovr3_shift              (6)
#define VI_SCPU_INTEN2_mac_0_entry2_ovr3_mask               (0x40)
#define VI_SCPU_INTEN2_mac_0_entry2_ovr3(data)              (0x40&((data)<<6))
#define VI_SCPU_INTEN2_mac_0_entry2_ovr3_src(data)          ((0x40&(data))>>6)
#define VI_SCPU_INTEN2_get_mac_0_entry2_ovr3(data)          ((0x40&(data))>>6)
//this->default: VI_SCPU_INTEN2_mac_0_entry2_ovr3           0x0
#define VI_SCPU_INTEN2_mac_0_entry2_ovr2_shift              (5)
#define VI_SCPU_INTEN2_mac_0_entry2_ovr2_mask               (0x20)
#define VI_SCPU_INTEN2_mac_0_entry2_ovr2(data)              (0x20&((data)<<5))
#define VI_SCPU_INTEN2_mac_0_entry2_ovr2_src(data)          ((0x20&(data))>>5)
#define VI_SCPU_INTEN2_get_mac_0_entry2_ovr2(data)          ((0x20&(data))>>5)
//this->default: VI_SCPU_INTEN2_mac_0_entry2_ovr2           0x0
#define VI_SCPU_INTEN2_mac_0_entry2_ovr1_shift              (4)
#define VI_SCPU_INTEN2_mac_0_entry2_ovr1_mask               (0x10)
#define VI_SCPU_INTEN2_mac_0_entry2_ovr1(data)              (0x10&((data)<<4))
#define VI_SCPU_INTEN2_mac_0_entry2_ovr1_src(data)          ((0x10&(data))>>4)
#define VI_SCPU_INTEN2_get_mac_0_entry2_ovr1(data)          ((0x10&(data))>>4)
//this->default: VI_SCPU_INTEN2_mac_0_entry2_ovr1           0x0
#define VI_SCPU_INTEN2_mac_0_entry2_ovr0_shift              (3)
#define VI_SCPU_INTEN2_mac_0_entry2_ovr0_mask               (0x8)
#define VI_SCPU_INTEN2_mac_0_entry2_ovr0(data)              (0x8&((data)<<3))
#define VI_SCPU_INTEN2_mac_0_entry2_ovr0_src(data)          ((0x8&(data))>>3)
#define VI_SCPU_INTEN2_get_mac_0_entry2_ovr0(data)          ((0x8&(data))>>3)
//this->default: VI_SCPU_INTEN2_mac_0_entry2_ovr0           0x0
#define VI_SCPU_INTEN2_mac_0_entry2_ovf_shift              (2)
#define VI_SCPU_INTEN2_mac_0_entry2_ovf_mask               (0x4)
#define VI_SCPU_INTEN2_mac_0_entry2_ovf(data)              (0x4&((data)<<2))
#define VI_SCPU_INTEN2_mac_0_entry2_ovf_src(data)          ((0x4&(data))>>2)
#define VI_SCPU_INTEN2_get_mac_0_entry2_ovf(data)          ((0x4&(data))>>2)
//this->default: VI_SCPU_INTEN2_mac_0_entry2_ovf           0x0
#define VI_SCPU_INTEN2_mac_0_entry2_done_shift              (1)
#define VI_SCPU_INTEN2_mac_0_entry2_done_mask               (0x2)
#define VI_SCPU_INTEN2_mac_0_entry2_done(data)              (0x2&((data)<<1))
#define VI_SCPU_INTEN2_mac_0_entry2_done_src(data)          ((0x2&(data))>>1)
#define VI_SCPU_INTEN2_get_mac_0_entry2_done(data)          ((0x2&(data))>>1)
//this->default: VI_SCPU_INTEN2_mac_0_entry2_done           0x0
#define VI_SCPU_INTEN2_write_data_shift              (0)
#define VI_SCPU_INTEN2_write_data_mask               (0x1)
#define VI_SCPU_INTEN2_write_data(data)              (0x1&((data)<<0))
#define VI_SCPU_INTEN2_write_data_src(data)          ((0x1&(data))>>0)
#define VI_SCPU_INTEN2_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_SCPU_INTEN2_write_data           0x0

#define VI_SCPU_INTEN3                        0x4d4
#define VI_SCPU_INTEN3_reg_addr               "0x9812b4d4"
#define VI_SCPU_INTEN3_mac_1_entry1_ovr8_shift              (26)
#define VI_SCPU_INTEN3_mac_1_entry1_ovr8_mask               (0x4000000)
#define VI_SCPU_INTEN3_mac_1_entry1_ovr8(data)              (0x4000000&((data)<<26))
#define VI_SCPU_INTEN3_mac_1_entry1_ovr8_src(data)          ((0x4000000&(data))>>26)
#define VI_SCPU_INTEN3_get_mac_1_entry1_ovr8(data)          ((0x4000000&(data))>>26)
//this->default: VI_SCPU_INTEN3_mac_1_entry1_ovr8           0x0
#define VI_SCPU_INTEN3_mac_1_entry1_ovr7_shift              (25)
#define VI_SCPU_INTEN3_mac_1_entry1_ovr7_mask               (0x2000000)
#define VI_SCPU_INTEN3_mac_1_entry1_ovr7(data)              (0x2000000&((data)<<25))
#define VI_SCPU_INTEN3_mac_1_entry1_ovr7_src(data)          ((0x2000000&(data))>>25)
#define VI_SCPU_INTEN3_get_mac_1_entry1_ovr7(data)          ((0x2000000&(data))>>25)
//this->default: VI_SCPU_INTEN3_mac_1_entry1_ovr7           0x0
#define VI_SCPU_INTEN3_mac_1_entry1_ovr6_shift              (24)
#define VI_SCPU_INTEN3_mac_1_entry1_ovr6_mask               (0x1000000)
#define VI_SCPU_INTEN3_mac_1_entry1_ovr6(data)              (0x1000000&((data)<<24))
#define VI_SCPU_INTEN3_mac_1_entry1_ovr6_src(data)          ((0x1000000&(data))>>24)
#define VI_SCPU_INTEN3_get_mac_1_entry1_ovr6(data)          ((0x1000000&(data))>>24)
//this->default: VI_SCPU_INTEN3_mac_1_entry1_ovr6           0x0
#define VI_SCPU_INTEN3_mac_1_entry1_ovr5_shift              (23)
#define VI_SCPU_INTEN3_mac_1_entry1_ovr5_mask               (0x800000)
#define VI_SCPU_INTEN3_mac_1_entry1_ovr5(data)              (0x800000&((data)<<23))
#define VI_SCPU_INTEN3_mac_1_entry1_ovr5_src(data)          ((0x800000&(data))>>23)
#define VI_SCPU_INTEN3_get_mac_1_entry1_ovr5(data)          ((0x800000&(data))>>23)
//this->default: VI_SCPU_INTEN3_mac_1_entry1_ovr5           0x0
#define VI_SCPU_INTEN3_mac_1_entry1_ovr4_shift              (22)
#define VI_SCPU_INTEN3_mac_1_entry1_ovr4_mask               (0x400000)
#define VI_SCPU_INTEN3_mac_1_entry1_ovr4(data)              (0x400000&((data)<<22))
#define VI_SCPU_INTEN3_mac_1_entry1_ovr4_src(data)          ((0x400000&(data))>>22)
#define VI_SCPU_INTEN3_get_mac_1_entry1_ovr4(data)          ((0x400000&(data))>>22)
//this->default: VI_SCPU_INTEN3_mac_1_entry1_ovr4           0x0
#define VI_SCPU_INTEN3_mac_1_entry1_ovr3_shift              (21)
#define VI_SCPU_INTEN3_mac_1_entry1_ovr3_mask               (0x200000)
#define VI_SCPU_INTEN3_mac_1_entry1_ovr3(data)              (0x200000&((data)<<21))
#define VI_SCPU_INTEN3_mac_1_entry1_ovr3_src(data)          ((0x200000&(data))>>21)
#define VI_SCPU_INTEN3_get_mac_1_entry1_ovr3(data)          ((0x200000&(data))>>21)
//this->default: VI_SCPU_INTEN3_mac_1_entry1_ovr3           0x0
#define VI_SCPU_INTEN3_mac_1_entry1_ovr2_shift              (20)
#define VI_SCPU_INTEN3_mac_1_entry1_ovr2_mask               (0x100000)
#define VI_SCPU_INTEN3_mac_1_entry1_ovr2(data)              (0x100000&((data)<<20))
#define VI_SCPU_INTEN3_mac_1_entry1_ovr2_src(data)          ((0x100000&(data))>>20)
#define VI_SCPU_INTEN3_get_mac_1_entry1_ovr2(data)          ((0x100000&(data))>>20)
//this->default: VI_SCPU_INTEN3_mac_1_entry1_ovr2           0x0
#define VI_SCPU_INTEN3_mac_1_entry1_ovr1_shift              (19)
#define VI_SCPU_INTEN3_mac_1_entry1_ovr1_mask               (0x80000)
#define VI_SCPU_INTEN3_mac_1_entry1_ovr1(data)              (0x80000&((data)<<19))
#define VI_SCPU_INTEN3_mac_1_entry1_ovr1_src(data)          ((0x80000&(data))>>19)
#define VI_SCPU_INTEN3_get_mac_1_entry1_ovr1(data)          ((0x80000&(data))>>19)
//this->default: VI_SCPU_INTEN3_mac_1_entry1_ovr1           0x0
#define VI_SCPU_INTEN3_mac_1_entry1_ovr0_shift              (18)
#define VI_SCPU_INTEN3_mac_1_entry1_ovr0_mask               (0x40000)
#define VI_SCPU_INTEN3_mac_1_entry1_ovr0(data)              (0x40000&((data)<<18))
#define VI_SCPU_INTEN3_mac_1_entry1_ovr0_src(data)          ((0x40000&(data))>>18)
#define VI_SCPU_INTEN3_get_mac_1_entry1_ovr0(data)          ((0x40000&(data))>>18)
//this->default: VI_SCPU_INTEN3_mac_1_entry1_ovr0           0x0
#define VI_SCPU_INTEN3_mac_1_entry1_ovf_shift              (17)
#define VI_SCPU_INTEN3_mac_1_entry1_ovf_mask               (0x20000)
#define VI_SCPU_INTEN3_mac_1_entry1_ovf(data)              (0x20000&((data)<<17))
#define VI_SCPU_INTEN3_mac_1_entry1_ovf_src(data)          ((0x20000&(data))>>17)
#define VI_SCPU_INTEN3_get_mac_1_entry1_ovf(data)          ((0x20000&(data))>>17)
//this->default: VI_SCPU_INTEN3_mac_1_entry1_ovf           0x0
#define VI_SCPU_INTEN3_mac_1_entry1_done_shift              (16)
#define VI_SCPU_INTEN3_mac_1_entry1_done_mask               (0x10000)
#define VI_SCPU_INTEN3_mac_1_entry1_done(data)              (0x10000&((data)<<16))
#define VI_SCPU_INTEN3_mac_1_entry1_done_src(data)          ((0x10000&(data))>>16)
#define VI_SCPU_INTEN3_get_mac_1_entry1_done(data)          ((0x10000&(data))>>16)
//this->default: VI_SCPU_INTEN3_mac_1_entry1_done           0x0
#define VI_SCPU_INTEN3_mac_1_entry0_ovr8_shift              (11)
#define VI_SCPU_INTEN3_mac_1_entry0_ovr8_mask               (0x800)
#define VI_SCPU_INTEN3_mac_1_entry0_ovr8(data)              (0x800&((data)<<11))
#define VI_SCPU_INTEN3_mac_1_entry0_ovr8_src(data)          ((0x800&(data))>>11)
#define VI_SCPU_INTEN3_get_mac_1_entry0_ovr8(data)          ((0x800&(data))>>11)
//this->default: VI_SCPU_INTEN3_mac_1_entry0_ovr8           0x0
#define VI_SCPU_INTEN3_mac_1_entry0_ovr7_shift              (10)
#define VI_SCPU_INTEN3_mac_1_entry0_ovr7_mask               (0x400)
#define VI_SCPU_INTEN3_mac_1_entry0_ovr7(data)              (0x400&((data)<<10))
#define VI_SCPU_INTEN3_mac_1_entry0_ovr7_src(data)          ((0x400&(data))>>10)
#define VI_SCPU_INTEN3_get_mac_1_entry0_ovr7(data)          ((0x400&(data))>>10)
//this->default: VI_SCPU_INTEN3_mac_1_entry0_ovr7           0x0
#define VI_SCPU_INTEN3_mac_1_entry0_ovr6_shift              (9)
#define VI_SCPU_INTEN3_mac_1_entry0_ovr6_mask               (0x200)
#define VI_SCPU_INTEN3_mac_1_entry0_ovr6(data)              (0x200&((data)<<9))
#define VI_SCPU_INTEN3_mac_1_entry0_ovr6_src(data)          ((0x200&(data))>>9)
#define VI_SCPU_INTEN3_get_mac_1_entry0_ovr6(data)          ((0x200&(data))>>9)
//this->default: VI_SCPU_INTEN3_mac_1_entry0_ovr6           0x0
#define VI_SCPU_INTEN3_mac_1_entry0_ovr5_shift              (8)
#define VI_SCPU_INTEN3_mac_1_entry0_ovr5_mask               (0x100)
#define VI_SCPU_INTEN3_mac_1_entry0_ovr5(data)              (0x100&((data)<<8))
#define VI_SCPU_INTEN3_mac_1_entry0_ovr5_src(data)          ((0x100&(data))>>8)
#define VI_SCPU_INTEN3_get_mac_1_entry0_ovr5(data)          ((0x100&(data))>>8)
//this->default: VI_SCPU_INTEN3_mac_1_entry0_ovr5           0x0
#define VI_SCPU_INTEN3_mac_1_entry0_ovr4_shift              (7)
#define VI_SCPU_INTEN3_mac_1_entry0_ovr4_mask               (0x80)
#define VI_SCPU_INTEN3_mac_1_entry0_ovr4(data)              (0x80&((data)<<7))
#define VI_SCPU_INTEN3_mac_1_entry0_ovr4_src(data)          ((0x80&(data))>>7)
#define VI_SCPU_INTEN3_get_mac_1_entry0_ovr4(data)          ((0x80&(data))>>7)
//this->default: VI_SCPU_INTEN3_mac_1_entry0_ovr4           0x0
#define VI_SCPU_INTEN3_mac_1_entry0_ovr3_shift              (6)
#define VI_SCPU_INTEN3_mac_1_entry0_ovr3_mask               (0x40)
#define VI_SCPU_INTEN3_mac_1_entry0_ovr3(data)              (0x40&((data)<<6))
#define VI_SCPU_INTEN3_mac_1_entry0_ovr3_src(data)          ((0x40&(data))>>6)
#define VI_SCPU_INTEN3_get_mac_1_entry0_ovr3(data)          ((0x40&(data))>>6)
//this->default: VI_SCPU_INTEN3_mac_1_entry0_ovr3           0x0
#define VI_SCPU_INTEN3_mac_1_entry0_ovr2_shift              (5)
#define VI_SCPU_INTEN3_mac_1_entry0_ovr2_mask               (0x20)
#define VI_SCPU_INTEN3_mac_1_entry0_ovr2(data)              (0x20&((data)<<5))
#define VI_SCPU_INTEN3_mac_1_entry0_ovr2_src(data)          ((0x20&(data))>>5)
#define VI_SCPU_INTEN3_get_mac_1_entry0_ovr2(data)          ((0x20&(data))>>5)
//this->default: VI_SCPU_INTEN3_mac_1_entry0_ovr2           0x0
#define VI_SCPU_INTEN3_mac_1_entry0_ovr1_shift              (4)
#define VI_SCPU_INTEN3_mac_1_entry0_ovr1_mask               (0x10)
#define VI_SCPU_INTEN3_mac_1_entry0_ovr1(data)              (0x10&((data)<<4))
#define VI_SCPU_INTEN3_mac_1_entry0_ovr1_src(data)          ((0x10&(data))>>4)
#define VI_SCPU_INTEN3_get_mac_1_entry0_ovr1(data)          ((0x10&(data))>>4)
//this->default: VI_SCPU_INTEN3_mac_1_entry0_ovr1           0x0
#define VI_SCPU_INTEN3_mac_1_entry0_ovr0_shift              (3)
#define VI_SCPU_INTEN3_mac_1_entry0_ovr0_mask               (0x8)
#define VI_SCPU_INTEN3_mac_1_entry0_ovr0(data)              (0x8&((data)<<3))
#define VI_SCPU_INTEN3_mac_1_entry0_ovr0_src(data)          ((0x8&(data))>>3)
#define VI_SCPU_INTEN3_get_mac_1_entry0_ovr0(data)          ((0x8&(data))>>3)
//this->default: VI_SCPU_INTEN3_mac_1_entry0_ovr0           0x0
#define VI_SCPU_INTEN3_mac_1_entry0_ovf_shift              (2)
#define VI_SCPU_INTEN3_mac_1_entry0_ovf_mask               (0x4)
#define VI_SCPU_INTEN3_mac_1_entry0_ovf(data)              (0x4&((data)<<2))
#define VI_SCPU_INTEN3_mac_1_entry0_ovf_src(data)          ((0x4&(data))>>2)
#define VI_SCPU_INTEN3_get_mac_1_entry0_ovf(data)          ((0x4&(data))>>2)
//this->default: VI_SCPU_INTEN3_mac_1_entry0_ovf           0x0
#define VI_SCPU_INTEN3_mac_1_entry0_done_shift              (1)
#define VI_SCPU_INTEN3_mac_1_entry0_done_mask               (0x2)
#define VI_SCPU_INTEN3_mac_1_entry0_done(data)              (0x2&((data)<<1))
#define VI_SCPU_INTEN3_mac_1_entry0_done_src(data)          ((0x2&(data))>>1)
#define VI_SCPU_INTEN3_get_mac_1_entry0_done(data)          ((0x2&(data))>>1)
//this->default: VI_SCPU_INTEN3_mac_1_entry0_done           0x0
#define VI_SCPU_INTEN3_write_data_shift              (0)
#define VI_SCPU_INTEN3_write_data_mask               (0x1)
#define VI_SCPU_INTEN3_write_data(data)              (0x1&((data)<<0))
#define VI_SCPU_INTEN3_write_data_src(data)          ((0x1&(data))>>0)
#define VI_SCPU_INTEN3_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_SCPU_INTEN3_write_data           0x0

#define VI_SCPU_INTEN4                        0x4d8
#define VI_SCPU_INTEN4_reg_addr               "0x9812b4d8"
#define VI_SCPU_INTEN4_mac_1_entry3_ovr8_shift              (26)
#define VI_SCPU_INTEN4_mac_1_entry3_ovr8_mask               (0x4000000)
#define VI_SCPU_INTEN4_mac_1_entry3_ovr8(data)              (0x4000000&((data)<<26))
#define VI_SCPU_INTEN4_mac_1_entry3_ovr8_src(data)          ((0x4000000&(data))>>26)
#define VI_SCPU_INTEN4_get_mac_1_entry3_ovr8(data)          ((0x4000000&(data))>>26)
//this->default: VI_SCPU_INTEN4_mac_1_entry3_ovr8           0x0
#define VI_SCPU_INTEN4_mac_1_entry3_ovr7_shift              (25)
#define VI_SCPU_INTEN4_mac_1_entry3_ovr7_mask               (0x2000000)
#define VI_SCPU_INTEN4_mac_1_entry3_ovr7(data)              (0x2000000&((data)<<25))
#define VI_SCPU_INTEN4_mac_1_entry3_ovr7_src(data)          ((0x2000000&(data))>>25)
#define VI_SCPU_INTEN4_get_mac_1_entry3_ovr7(data)          ((0x2000000&(data))>>25)
//this->default: VI_SCPU_INTEN4_mac_1_entry3_ovr7           0x0
#define VI_SCPU_INTEN4_mac_1_entry3_ovr6_shift              (24)
#define VI_SCPU_INTEN4_mac_1_entry3_ovr6_mask               (0x1000000)
#define VI_SCPU_INTEN4_mac_1_entry3_ovr6(data)              (0x1000000&((data)<<24))
#define VI_SCPU_INTEN4_mac_1_entry3_ovr6_src(data)          ((0x1000000&(data))>>24)
#define VI_SCPU_INTEN4_get_mac_1_entry3_ovr6(data)          ((0x1000000&(data))>>24)
//this->default: VI_SCPU_INTEN4_mac_1_entry3_ovr6           0x0
#define VI_SCPU_INTEN4_mac_1_entry3_ovr5_shift              (23)
#define VI_SCPU_INTEN4_mac_1_entry3_ovr5_mask               (0x800000)
#define VI_SCPU_INTEN4_mac_1_entry3_ovr5(data)              (0x800000&((data)<<23))
#define VI_SCPU_INTEN4_mac_1_entry3_ovr5_src(data)          ((0x800000&(data))>>23)
#define VI_SCPU_INTEN4_get_mac_1_entry3_ovr5(data)          ((0x800000&(data))>>23)
//this->default: VI_SCPU_INTEN4_mac_1_entry3_ovr5           0x0
#define VI_SCPU_INTEN4_mac_1_entry3_ovr4_shift              (22)
#define VI_SCPU_INTEN4_mac_1_entry3_ovr4_mask               (0x400000)
#define VI_SCPU_INTEN4_mac_1_entry3_ovr4(data)              (0x400000&((data)<<22))
#define VI_SCPU_INTEN4_mac_1_entry3_ovr4_src(data)          ((0x400000&(data))>>22)
#define VI_SCPU_INTEN4_get_mac_1_entry3_ovr4(data)          ((0x400000&(data))>>22)
//this->default: VI_SCPU_INTEN4_mac_1_entry3_ovr4           0x0
#define VI_SCPU_INTEN4_mac_1_entry3_ovr3_shift              (21)
#define VI_SCPU_INTEN4_mac_1_entry3_ovr3_mask               (0x200000)
#define VI_SCPU_INTEN4_mac_1_entry3_ovr3(data)              (0x200000&((data)<<21))
#define VI_SCPU_INTEN4_mac_1_entry3_ovr3_src(data)          ((0x200000&(data))>>21)
#define VI_SCPU_INTEN4_get_mac_1_entry3_ovr3(data)          ((0x200000&(data))>>21)
//this->default: VI_SCPU_INTEN4_mac_1_entry3_ovr3           0x0
#define VI_SCPU_INTEN4_mac_1_entry3_ovr2_shift              (20)
#define VI_SCPU_INTEN4_mac_1_entry3_ovr2_mask               (0x100000)
#define VI_SCPU_INTEN4_mac_1_entry3_ovr2(data)              (0x100000&((data)<<20))
#define VI_SCPU_INTEN4_mac_1_entry3_ovr2_src(data)          ((0x100000&(data))>>20)
#define VI_SCPU_INTEN4_get_mac_1_entry3_ovr2(data)          ((0x100000&(data))>>20)
//this->default: VI_SCPU_INTEN4_mac_1_entry3_ovr2           0x0
#define VI_SCPU_INTEN4_mac_1_entry3_ovr1_shift              (19)
#define VI_SCPU_INTEN4_mac_1_entry3_ovr1_mask               (0x80000)
#define VI_SCPU_INTEN4_mac_1_entry3_ovr1(data)              (0x80000&((data)<<19))
#define VI_SCPU_INTEN4_mac_1_entry3_ovr1_src(data)          ((0x80000&(data))>>19)
#define VI_SCPU_INTEN4_get_mac_1_entry3_ovr1(data)          ((0x80000&(data))>>19)
//this->default: VI_SCPU_INTEN4_mac_1_entry3_ovr1           0x0
#define VI_SCPU_INTEN4_mac_1_entry3_ovr0_shift              (18)
#define VI_SCPU_INTEN4_mac_1_entry3_ovr0_mask               (0x40000)
#define VI_SCPU_INTEN4_mac_1_entry3_ovr0(data)              (0x40000&((data)<<18))
#define VI_SCPU_INTEN4_mac_1_entry3_ovr0_src(data)          ((0x40000&(data))>>18)
#define VI_SCPU_INTEN4_get_mac_1_entry3_ovr0(data)          ((0x40000&(data))>>18)
//this->default: VI_SCPU_INTEN4_mac_1_entry3_ovr0           0x0
#define VI_SCPU_INTEN4_mac_1_entry3_ovf_shift              (17)
#define VI_SCPU_INTEN4_mac_1_entry3_ovf_mask               (0x20000)
#define VI_SCPU_INTEN4_mac_1_entry3_ovf(data)              (0x20000&((data)<<17))
#define VI_SCPU_INTEN4_mac_1_entry3_ovf_src(data)          ((0x20000&(data))>>17)
#define VI_SCPU_INTEN4_get_mac_1_entry3_ovf(data)          ((0x20000&(data))>>17)
//this->default: VI_SCPU_INTEN4_mac_1_entry3_ovf           0x0
#define VI_SCPU_INTEN4_mac_1_entry3_done_shift              (16)
#define VI_SCPU_INTEN4_mac_1_entry3_done_mask               (0x10000)
#define VI_SCPU_INTEN4_mac_1_entry3_done(data)              (0x10000&((data)<<16))
#define VI_SCPU_INTEN4_mac_1_entry3_done_src(data)          ((0x10000&(data))>>16)
#define VI_SCPU_INTEN4_get_mac_1_entry3_done(data)          ((0x10000&(data))>>16)
//this->default: VI_SCPU_INTEN4_mac_1_entry3_done           0x0
#define VI_SCPU_INTEN4_mac_1_entry2_ovr8_shift              (11)
#define VI_SCPU_INTEN4_mac_1_entry2_ovr8_mask               (0x800)
#define VI_SCPU_INTEN4_mac_1_entry2_ovr8(data)              (0x800&((data)<<11))
#define VI_SCPU_INTEN4_mac_1_entry2_ovr8_src(data)          ((0x800&(data))>>11)
#define VI_SCPU_INTEN4_get_mac_1_entry2_ovr8(data)          ((0x800&(data))>>11)
//this->default: VI_SCPU_INTEN4_mac_1_entry2_ovr8           0x0
#define VI_SCPU_INTEN4_mac_1_entry2_ovr7_shift              (10)
#define VI_SCPU_INTEN4_mac_1_entry2_ovr7_mask               (0x400)
#define VI_SCPU_INTEN4_mac_1_entry2_ovr7(data)              (0x400&((data)<<10))
#define VI_SCPU_INTEN4_mac_1_entry2_ovr7_src(data)          ((0x400&(data))>>10)
#define VI_SCPU_INTEN4_get_mac_1_entry2_ovr7(data)          ((0x400&(data))>>10)
//this->default: VI_SCPU_INTEN4_mac_1_entry2_ovr7           0x0
#define VI_SCPU_INTEN4_mac_1_entry2_ovr6_shift              (9)
#define VI_SCPU_INTEN4_mac_1_entry2_ovr6_mask               (0x200)
#define VI_SCPU_INTEN4_mac_1_entry2_ovr6(data)              (0x200&((data)<<9))
#define VI_SCPU_INTEN4_mac_1_entry2_ovr6_src(data)          ((0x200&(data))>>9)
#define VI_SCPU_INTEN4_get_mac_1_entry2_ovr6(data)          ((0x200&(data))>>9)
//this->default: VI_SCPU_INTEN4_mac_1_entry2_ovr6           0x0
#define VI_SCPU_INTEN4_mac_1_entry2_ovr5_shift              (8)
#define VI_SCPU_INTEN4_mac_1_entry2_ovr5_mask               (0x100)
#define VI_SCPU_INTEN4_mac_1_entry2_ovr5(data)              (0x100&((data)<<8))
#define VI_SCPU_INTEN4_mac_1_entry2_ovr5_src(data)          ((0x100&(data))>>8)
#define VI_SCPU_INTEN4_get_mac_1_entry2_ovr5(data)          ((0x100&(data))>>8)
//this->default: VI_SCPU_INTEN4_mac_1_entry2_ovr5           0x0
#define VI_SCPU_INTEN4_mac_1_entry2_ovr4_shift              (7)
#define VI_SCPU_INTEN4_mac_1_entry2_ovr4_mask               (0x80)
#define VI_SCPU_INTEN4_mac_1_entry2_ovr4(data)              (0x80&((data)<<7))
#define VI_SCPU_INTEN4_mac_1_entry2_ovr4_src(data)          ((0x80&(data))>>7)
#define VI_SCPU_INTEN4_get_mac_1_entry2_ovr4(data)          ((0x80&(data))>>7)
//this->default: VI_SCPU_INTEN4_mac_1_entry2_ovr4           0x0
#define VI_SCPU_INTEN4_mac_1_entry2_ovr3_shift              (6)
#define VI_SCPU_INTEN4_mac_1_entry2_ovr3_mask               (0x40)
#define VI_SCPU_INTEN4_mac_1_entry2_ovr3(data)              (0x40&((data)<<6))
#define VI_SCPU_INTEN4_mac_1_entry2_ovr3_src(data)          ((0x40&(data))>>6)
#define VI_SCPU_INTEN4_get_mac_1_entry2_ovr3(data)          ((0x40&(data))>>6)
//this->default: VI_SCPU_INTEN4_mac_1_entry2_ovr3           0x0
#define VI_SCPU_INTEN4_mac_1_entry2_ovr2_shift              (5)
#define VI_SCPU_INTEN4_mac_1_entry2_ovr2_mask               (0x20)
#define VI_SCPU_INTEN4_mac_1_entry2_ovr2(data)              (0x20&((data)<<5))
#define VI_SCPU_INTEN4_mac_1_entry2_ovr2_src(data)          ((0x20&(data))>>5)
#define VI_SCPU_INTEN4_get_mac_1_entry2_ovr2(data)          ((0x20&(data))>>5)
//this->default: VI_SCPU_INTEN4_mac_1_entry2_ovr2           0x0
#define VI_SCPU_INTEN4_mac_1_entry2_ovr1_shift              (4)
#define VI_SCPU_INTEN4_mac_1_entry2_ovr1_mask               (0x10)
#define VI_SCPU_INTEN4_mac_1_entry2_ovr1(data)              (0x10&((data)<<4))
#define VI_SCPU_INTEN4_mac_1_entry2_ovr1_src(data)          ((0x10&(data))>>4)
#define VI_SCPU_INTEN4_get_mac_1_entry2_ovr1(data)          ((0x10&(data))>>4)
//this->default: VI_SCPU_INTEN4_mac_1_entry2_ovr1           0x0
#define VI_SCPU_INTEN4_mac_1_entry2_ovr0_shift              (3)
#define VI_SCPU_INTEN4_mac_1_entry2_ovr0_mask               (0x8)
#define VI_SCPU_INTEN4_mac_1_entry2_ovr0(data)              (0x8&((data)<<3))
#define VI_SCPU_INTEN4_mac_1_entry2_ovr0_src(data)          ((0x8&(data))>>3)
#define VI_SCPU_INTEN4_get_mac_1_entry2_ovr0(data)          ((0x8&(data))>>3)
//this->default: VI_SCPU_INTEN4_mac_1_entry2_ovr0           0x0
#define VI_SCPU_INTEN4_mac_1_entry2_ovf_shift              (2)
#define VI_SCPU_INTEN4_mac_1_entry2_ovf_mask               (0x4)
#define VI_SCPU_INTEN4_mac_1_entry2_ovf(data)              (0x4&((data)<<2))
#define VI_SCPU_INTEN4_mac_1_entry2_ovf_src(data)          ((0x4&(data))>>2)
#define VI_SCPU_INTEN4_get_mac_1_entry2_ovf(data)          ((0x4&(data))>>2)
//this->default: VI_SCPU_INTEN4_mac_1_entry2_ovf           0x0
#define VI_SCPU_INTEN4_mac_1_entry2_done_shift              (1)
#define VI_SCPU_INTEN4_mac_1_entry2_done_mask               (0x2)
#define VI_SCPU_INTEN4_mac_1_entry2_done(data)              (0x2&((data)<<1))
#define VI_SCPU_INTEN4_mac_1_entry2_done_src(data)          ((0x2&(data))>>1)
#define VI_SCPU_INTEN4_get_mac_1_entry2_done(data)          ((0x2&(data))>>1)
//this->default: VI_SCPU_INTEN4_mac_1_entry2_done           0x0
#define VI_SCPU_INTEN4_write_data_shift              (0)
#define VI_SCPU_INTEN4_write_data_mask               (0x1)
#define VI_SCPU_INTEN4_write_data(data)              (0x1&((data)<<0))
#define VI_SCPU_INTEN4_write_data_src(data)          ((0x1&(data))>>0)
#define VI_SCPU_INTEN4_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_SCPU_INTEN4_write_data           0x0

#define VI_ACPU_INTEN0                        0x4dc
#define VI_ACPU_INTEN0_reg_addr               "0x9812b4dc"
#define VI_ACPU_INTEN0_wb_adr_1_shift              (20)
#define VI_ACPU_INTEN0_wb_adr_1_mask               (0x100000)
#define VI_ACPU_INTEN0_wb_adr_1(data)              (0x100000&((data)<<20))
#define VI_ACPU_INTEN0_wb_adr_1_src(data)          ((0x100000&(data))>>20)
#define VI_ACPU_INTEN0_get_wb_adr_1(data)          ((0x100000&(data))>>20)
//this->default: VI_ACPU_INTEN0_wb_adr_1           0x0
#define VI_ACPU_INTEN0_ecc_1_shift              (19)
#define VI_ACPU_INTEN0_ecc_1_mask               (0x80000)
#define VI_ACPU_INTEN0_ecc_1(data)              (0x80000&((data)<<19))
#define VI_ACPU_INTEN0_ecc_1_src(data)          ((0x80000&(data))>>19)
#define VI_ACPU_INTEN0_get_ecc_1(data)          ((0x80000&(data))>>19)
//this->default: VI_ACPU_INTEN0_ecc_1           0x0
#define VI_ACPU_INTEN0_vanc_fifo_1_shift              (18)
#define VI_ACPU_INTEN0_vanc_fifo_1_mask               (0x40000)
#define VI_ACPU_INTEN0_vanc_fifo_1(data)              (0x40000&((data)<<18))
#define VI_ACPU_INTEN0_vanc_fifo_1_src(data)          ((0x40000&(data))>>18)
#define VI_ACPU_INTEN0_get_vanc_fifo_1(data)          ((0x40000&(data))>>18)
//this->default: VI_ACPU_INTEN0_vanc_fifo_1           0x0
#define VI_ACPU_INTEN0_data_fifo_1_shift              (17)
#define VI_ACPU_INTEN0_data_fifo_1_mask               (0x20000)
#define VI_ACPU_INTEN0_data_fifo_1(data)              (0x20000&((data)<<17))
#define VI_ACPU_INTEN0_data_fifo_1_src(data)          ((0x20000&(data))>>17)
#define VI_ACPU_INTEN0_get_data_fifo_1(data)          ((0x20000&(data))>>17)
//this->default: VI_ACPU_INTEN0_data_fifo_1           0x0
#define VI_ACPU_INTEN0_bt_1_pdi_shift              (16)
#define VI_ACPU_INTEN0_bt_1_pdi_mask               (0x10000)
#define VI_ACPU_INTEN0_bt_1_pdi(data)              (0x10000&((data)<<16))
#define VI_ACPU_INTEN0_bt_1_pdi_src(data)          ((0x10000&(data))>>16)
#define VI_ACPU_INTEN0_get_bt_1_pdi(data)          ((0x10000&(data))>>16)
//this->default: VI_ACPU_INTEN0_bt_1_pdi           0x0
#define VI_ACPU_INTEN0_wb_adr_shift              (5)
#define VI_ACPU_INTEN0_wb_adr_mask               (0x20)
#define VI_ACPU_INTEN0_wb_adr(data)              (0x20&((data)<<5))
#define VI_ACPU_INTEN0_wb_adr_src(data)          ((0x20&(data))>>5)
#define VI_ACPU_INTEN0_get_wb_adr(data)          ((0x20&(data))>>5)
//this->default: VI_ACPU_INTEN0_wb_adr           0x0
#define VI_ACPU_INTEN0_ecc_0_shift              (4)
#define VI_ACPU_INTEN0_ecc_0_mask               (0x10)
#define VI_ACPU_INTEN0_ecc_0(data)              (0x10&((data)<<4))
#define VI_ACPU_INTEN0_ecc_0_src(data)          ((0x10&(data))>>4)
#define VI_ACPU_INTEN0_get_ecc_0(data)          ((0x10&(data))>>4)
//this->default: VI_ACPU_INTEN0_ecc_0           0x0
#define VI_ACPU_INTEN0_vanc_fifo_0_shift              (3)
#define VI_ACPU_INTEN0_vanc_fifo_0_mask               (0x8)
#define VI_ACPU_INTEN0_vanc_fifo_0(data)              (0x8&((data)<<3))
#define VI_ACPU_INTEN0_vanc_fifo_0_src(data)          ((0x8&(data))>>3)
#define VI_ACPU_INTEN0_get_vanc_fifo_0(data)          ((0x8&(data))>>3)
//this->default: VI_ACPU_INTEN0_vanc_fifo_0           0x0
#define VI_ACPU_INTEN0_data_fifo_0_shift              (2)
#define VI_ACPU_INTEN0_data_fifo_0_mask               (0x4)
#define VI_ACPU_INTEN0_data_fifo_0(data)              (0x4&((data)<<2))
#define VI_ACPU_INTEN0_data_fifo_0_src(data)          ((0x4&(data))>>2)
#define VI_ACPU_INTEN0_get_data_fifo_0(data)          ((0x4&(data))>>2)
//this->default: VI_ACPU_INTEN0_data_fifo_0           0x0
#define VI_ACPU_INTEN0_bt_pdi_shift              (1)
#define VI_ACPU_INTEN0_bt_pdi_mask               (0x2)
#define VI_ACPU_INTEN0_bt_pdi(data)              (0x2&((data)<<1))
#define VI_ACPU_INTEN0_bt_pdi_src(data)          ((0x2&(data))>>1)
#define VI_ACPU_INTEN0_get_bt_pdi(data)          ((0x2&(data))>>1)
//this->default: VI_ACPU_INTEN0_bt_pdi           0x0
#define VI_ACPU_INTEN0_write_data_shift              (0)
#define VI_ACPU_INTEN0_write_data_mask               (0x1)
#define VI_ACPU_INTEN0_write_data(data)              (0x1&((data)<<0))
#define VI_ACPU_INTEN0_write_data_src(data)          ((0x1&(data))>>0)
#define VI_ACPU_INTEN0_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_ACPU_INTEN0_write_data           0x0

#define VI_ACPU_INTEN1                        0x4e0
#define VI_ACPU_INTEN1_reg_addr               "0x9812b4e0"
#define VI_ACPU_INTEN1_mac_0_entry1_ovr8_shift              (26)
#define VI_ACPU_INTEN1_mac_0_entry1_ovr8_mask               (0x4000000)
#define VI_ACPU_INTEN1_mac_0_entry1_ovr8(data)              (0x4000000&((data)<<26))
#define VI_ACPU_INTEN1_mac_0_entry1_ovr8_src(data)          ((0x4000000&(data))>>26)
#define VI_ACPU_INTEN1_get_mac_0_entry1_ovr8(data)          ((0x4000000&(data))>>26)
//this->default: VI_ACPU_INTEN1_mac_0_entry1_ovr8           0x0
#define VI_ACPU_INTEN1_mac_0_entry1_ovr7_shift              (25)
#define VI_ACPU_INTEN1_mac_0_entry1_ovr7_mask               (0x2000000)
#define VI_ACPU_INTEN1_mac_0_entry1_ovr7(data)              (0x2000000&((data)<<25))
#define VI_ACPU_INTEN1_mac_0_entry1_ovr7_src(data)          ((0x2000000&(data))>>25)
#define VI_ACPU_INTEN1_get_mac_0_entry1_ovr7(data)          ((0x2000000&(data))>>25)
//this->default: VI_ACPU_INTEN1_mac_0_entry1_ovr7           0x0
#define VI_ACPU_INTEN1_mac_0_entry1_ovr6_shift              (24)
#define VI_ACPU_INTEN1_mac_0_entry1_ovr6_mask               (0x1000000)
#define VI_ACPU_INTEN1_mac_0_entry1_ovr6(data)              (0x1000000&((data)<<24))
#define VI_ACPU_INTEN1_mac_0_entry1_ovr6_src(data)          ((0x1000000&(data))>>24)
#define VI_ACPU_INTEN1_get_mac_0_entry1_ovr6(data)          ((0x1000000&(data))>>24)
//this->default: VI_ACPU_INTEN1_mac_0_entry1_ovr6           0x0
#define VI_ACPU_INTEN1_mac_0_entry1_ovr5_shift              (23)
#define VI_ACPU_INTEN1_mac_0_entry1_ovr5_mask               (0x800000)
#define VI_ACPU_INTEN1_mac_0_entry1_ovr5(data)              (0x800000&((data)<<23))
#define VI_ACPU_INTEN1_mac_0_entry1_ovr5_src(data)          ((0x800000&(data))>>23)
#define VI_ACPU_INTEN1_get_mac_0_entry1_ovr5(data)          ((0x800000&(data))>>23)
//this->default: VI_ACPU_INTEN1_mac_0_entry1_ovr5           0x0
#define VI_ACPU_INTEN1_mac_0_entry1_ovr4_shift              (22)
#define VI_ACPU_INTEN1_mac_0_entry1_ovr4_mask               (0x400000)
#define VI_ACPU_INTEN1_mac_0_entry1_ovr4(data)              (0x400000&((data)<<22))
#define VI_ACPU_INTEN1_mac_0_entry1_ovr4_src(data)          ((0x400000&(data))>>22)
#define VI_ACPU_INTEN1_get_mac_0_entry1_ovr4(data)          ((0x400000&(data))>>22)
//this->default: VI_ACPU_INTEN1_mac_0_entry1_ovr4           0x0
#define VI_ACPU_INTEN1_mac_0_entry1_ovr3_shift              (21)
#define VI_ACPU_INTEN1_mac_0_entry1_ovr3_mask               (0x200000)
#define VI_ACPU_INTEN1_mac_0_entry1_ovr3(data)              (0x200000&((data)<<21))
#define VI_ACPU_INTEN1_mac_0_entry1_ovr3_src(data)          ((0x200000&(data))>>21)
#define VI_ACPU_INTEN1_get_mac_0_entry1_ovr3(data)          ((0x200000&(data))>>21)
//this->default: VI_ACPU_INTEN1_mac_0_entry1_ovr3           0x0
#define VI_ACPU_INTEN1_mac_0_entry1_ovr2_shift              (20)
#define VI_ACPU_INTEN1_mac_0_entry1_ovr2_mask               (0x100000)
#define VI_ACPU_INTEN1_mac_0_entry1_ovr2(data)              (0x100000&((data)<<20))
#define VI_ACPU_INTEN1_mac_0_entry1_ovr2_src(data)          ((0x100000&(data))>>20)
#define VI_ACPU_INTEN1_get_mac_0_entry1_ovr2(data)          ((0x100000&(data))>>20)
//this->default: VI_ACPU_INTEN1_mac_0_entry1_ovr2           0x0
#define VI_ACPU_INTEN1_mac_0_entry1_ovr1_shift              (19)
#define VI_ACPU_INTEN1_mac_0_entry1_ovr1_mask               (0x80000)
#define VI_ACPU_INTEN1_mac_0_entry1_ovr1(data)              (0x80000&((data)<<19))
#define VI_ACPU_INTEN1_mac_0_entry1_ovr1_src(data)          ((0x80000&(data))>>19)
#define VI_ACPU_INTEN1_get_mac_0_entry1_ovr1(data)          ((0x80000&(data))>>19)
//this->default: VI_ACPU_INTEN1_mac_0_entry1_ovr1           0x0
#define VI_ACPU_INTEN1_mac_0_entry1_ovr0_shift              (18)
#define VI_ACPU_INTEN1_mac_0_entry1_ovr0_mask               (0x40000)
#define VI_ACPU_INTEN1_mac_0_entry1_ovr0(data)              (0x40000&((data)<<18))
#define VI_ACPU_INTEN1_mac_0_entry1_ovr0_src(data)          ((0x40000&(data))>>18)
#define VI_ACPU_INTEN1_get_mac_0_entry1_ovr0(data)          ((0x40000&(data))>>18)
//this->default: VI_ACPU_INTEN1_mac_0_entry1_ovr0           0x0
#define VI_ACPU_INTEN1_mac_0_entry1_ovf_shift              (17)
#define VI_ACPU_INTEN1_mac_0_entry1_ovf_mask               (0x20000)
#define VI_ACPU_INTEN1_mac_0_entry1_ovf(data)              (0x20000&((data)<<17))
#define VI_ACPU_INTEN1_mac_0_entry1_ovf_src(data)          ((0x20000&(data))>>17)
#define VI_ACPU_INTEN1_get_mac_0_entry1_ovf(data)          ((0x20000&(data))>>17)
//this->default: VI_ACPU_INTEN1_mac_0_entry1_ovf           0x0
#define VI_ACPU_INTEN1_mac_0_entry1_done_shift              (16)
#define VI_ACPU_INTEN1_mac_0_entry1_done_mask               (0x10000)
#define VI_ACPU_INTEN1_mac_0_entry1_done(data)              (0x10000&((data)<<16))
#define VI_ACPU_INTEN1_mac_0_entry1_done_src(data)          ((0x10000&(data))>>16)
#define VI_ACPU_INTEN1_get_mac_0_entry1_done(data)          ((0x10000&(data))>>16)
//this->default: VI_ACPU_INTEN1_mac_0_entry1_done           0x0
#define VI_ACPU_INTEN1_mac_0_entry0_ovr8_shift              (11)
#define VI_ACPU_INTEN1_mac_0_entry0_ovr8_mask               (0x800)
#define VI_ACPU_INTEN1_mac_0_entry0_ovr8(data)              (0x800&((data)<<11))
#define VI_ACPU_INTEN1_mac_0_entry0_ovr8_src(data)          ((0x800&(data))>>11)
#define VI_ACPU_INTEN1_get_mac_0_entry0_ovr8(data)          ((0x800&(data))>>11)
//this->default: VI_ACPU_INTEN1_mac_0_entry0_ovr8           0x0
#define VI_ACPU_INTEN1_mac_0_entry0_ovr7_shift              (10)
#define VI_ACPU_INTEN1_mac_0_entry0_ovr7_mask               (0x400)
#define VI_ACPU_INTEN1_mac_0_entry0_ovr7(data)              (0x400&((data)<<10))
#define VI_ACPU_INTEN1_mac_0_entry0_ovr7_src(data)          ((0x400&(data))>>10)
#define VI_ACPU_INTEN1_get_mac_0_entry0_ovr7(data)          ((0x400&(data))>>10)
//this->default: VI_ACPU_INTEN1_mac_0_entry0_ovr7           0x0
#define VI_ACPU_INTEN1_mac_0_entry0_ovr6_shift              (9)
#define VI_ACPU_INTEN1_mac_0_entry0_ovr6_mask               (0x200)
#define VI_ACPU_INTEN1_mac_0_entry0_ovr6(data)              (0x200&((data)<<9))
#define VI_ACPU_INTEN1_mac_0_entry0_ovr6_src(data)          ((0x200&(data))>>9)
#define VI_ACPU_INTEN1_get_mac_0_entry0_ovr6(data)          ((0x200&(data))>>9)
//this->default: VI_ACPU_INTEN1_mac_0_entry0_ovr6           0x0
#define VI_ACPU_INTEN1_mac_0_entry0_ovr5_shift              (8)
#define VI_ACPU_INTEN1_mac_0_entry0_ovr5_mask               (0x100)
#define VI_ACPU_INTEN1_mac_0_entry0_ovr5(data)              (0x100&((data)<<8))
#define VI_ACPU_INTEN1_mac_0_entry0_ovr5_src(data)          ((0x100&(data))>>8)
#define VI_ACPU_INTEN1_get_mac_0_entry0_ovr5(data)          ((0x100&(data))>>8)
//this->default: VI_ACPU_INTEN1_mac_0_entry0_ovr5           0x0
#define VI_ACPU_INTEN1_mac_0_entry0_ovr4_shift              (7)
#define VI_ACPU_INTEN1_mac_0_entry0_ovr4_mask               (0x80)
#define VI_ACPU_INTEN1_mac_0_entry0_ovr4(data)              (0x80&((data)<<7))
#define VI_ACPU_INTEN1_mac_0_entry0_ovr4_src(data)          ((0x80&(data))>>7)
#define VI_ACPU_INTEN1_get_mac_0_entry0_ovr4(data)          ((0x80&(data))>>7)
//this->default: VI_ACPU_INTEN1_mac_0_entry0_ovr4           0x0
#define VI_ACPU_INTEN1_mac_0_entry0_ovr3_shift              (6)
#define VI_ACPU_INTEN1_mac_0_entry0_ovr3_mask               (0x40)
#define VI_ACPU_INTEN1_mac_0_entry0_ovr3(data)              (0x40&((data)<<6))
#define VI_ACPU_INTEN1_mac_0_entry0_ovr3_src(data)          ((0x40&(data))>>6)
#define VI_ACPU_INTEN1_get_mac_0_entry0_ovr3(data)          ((0x40&(data))>>6)
//this->default: VI_ACPU_INTEN1_mac_0_entry0_ovr3           0x0
#define VI_ACPU_INTEN1_mac_0_entry0_ovr2_shift              (5)
#define VI_ACPU_INTEN1_mac_0_entry0_ovr2_mask               (0x20)
#define VI_ACPU_INTEN1_mac_0_entry0_ovr2(data)              (0x20&((data)<<5))
#define VI_ACPU_INTEN1_mac_0_entry0_ovr2_src(data)          ((0x20&(data))>>5)
#define VI_ACPU_INTEN1_get_mac_0_entry0_ovr2(data)          ((0x20&(data))>>5)
//this->default: VI_ACPU_INTEN1_mac_0_entry0_ovr2           0x0
#define VI_ACPU_INTEN1_mac_0_entry0_ovr1_shift              (4)
#define VI_ACPU_INTEN1_mac_0_entry0_ovr1_mask               (0x10)
#define VI_ACPU_INTEN1_mac_0_entry0_ovr1(data)              (0x10&((data)<<4))
#define VI_ACPU_INTEN1_mac_0_entry0_ovr1_src(data)          ((0x10&(data))>>4)
#define VI_ACPU_INTEN1_get_mac_0_entry0_ovr1(data)          ((0x10&(data))>>4)
//this->default: VI_ACPU_INTEN1_mac_0_entry0_ovr1           0x0
#define VI_ACPU_INTEN1_mac_0_entry0_ovr0_shift              (3)
#define VI_ACPU_INTEN1_mac_0_entry0_ovr0_mask               (0x8)
#define VI_ACPU_INTEN1_mac_0_entry0_ovr0(data)              (0x8&((data)<<3))
#define VI_ACPU_INTEN1_mac_0_entry0_ovr0_src(data)          ((0x8&(data))>>3)
#define VI_ACPU_INTEN1_get_mac_0_entry0_ovr0(data)          ((0x8&(data))>>3)
//this->default: VI_ACPU_INTEN1_mac_0_entry0_ovr0           0x0
#define VI_ACPU_INTEN1_mac_0_entry0_ovf_shift              (2)
#define VI_ACPU_INTEN1_mac_0_entry0_ovf_mask               (0x4)
#define VI_ACPU_INTEN1_mac_0_entry0_ovf(data)              (0x4&((data)<<2))
#define VI_ACPU_INTEN1_mac_0_entry0_ovf_src(data)          ((0x4&(data))>>2)
#define VI_ACPU_INTEN1_get_mac_0_entry0_ovf(data)          ((0x4&(data))>>2)
//this->default: VI_ACPU_INTEN1_mac_0_entry0_ovf           0x0
#define VI_ACPU_INTEN1_mac_0_entry0_done_shift              (1)
#define VI_ACPU_INTEN1_mac_0_entry0_done_mask               (0x2)
#define VI_ACPU_INTEN1_mac_0_entry0_done(data)              (0x2&((data)<<1))
#define VI_ACPU_INTEN1_mac_0_entry0_done_src(data)          ((0x2&(data))>>1)
#define VI_ACPU_INTEN1_get_mac_0_entry0_done(data)          ((0x2&(data))>>1)
//this->default: VI_ACPU_INTEN1_mac_0_entry0_done           0x0
#define VI_ACPU_INTEN1_write_data_shift              (0)
#define VI_ACPU_INTEN1_write_data_mask               (0x1)
#define VI_ACPU_INTEN1_write_data(data)              (0x1&((data)<<0))
#define VI_ACPU_INTEN1_write_data_src(data)          ((0x1&(data))>>0)
#define VI_ACPU_INTEN1_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_ACPU_INTEN1_write_data           0x0

#define VI_ACPU_INTEN2                        0x4e4
#define VI_ACPU_INTEN2_reg_addr               "0x9812b4e4"
#define VI_ACPU_INTEN2_mac_0_entry3_ovr8_shift              (26)
#define VI_ACPU_INTEN2_mac_0_entry3_ovr8_mask               (0x4000000)
#define VI_ACPU_INTEN2_mac_0_entry3_ovr8(data)              (0x4000000&((data)<<26))
#define VI_ACPU_INTEN2_mac_0_entry3_ovr8_src(data)          ((0x4000000&(data))>>26)
#define VI_ACPU_INTEN2_get_mac_0_entry3_ovr8(data)          ((0x4000000&(data))>>26)
//this->default: VI_ACPU_INTEN2_mac_0_entry3_ovr8           0x0
#define VI_ACPU_INTEN2_mac_0_entry3_ovr7_shift              (25)
#define VI_ACPU_INTEN2_mac_0_entry3_ovr7_mask               (0x2000000)
#define VI_ACPU_INTEN2_mac_0_entry3_ovr7(data)              (0x2000000&((data)<<25))
#define VI_ACPU_INTEN2_mac_0_entry3_ovr7_src(data)          ((0x2000000&(data))>>25)
#define VI_ACPU_INTEN2_get_mac_0_entry3_ovr7(data)          ((0x2000000&(data))>>25)
//this->default: VI_ACPU_INTEN2_mac_0_entry3_ovr7           0x0
#define VI_ACPU_INTEN2_mac_0_entry3_ovr6_shift              (24)
#define VI_ACPU_INTEN2_mac_0_entry3_ovr6_mask               (0x1000000)
#define VI_ACPU_INTEN2_mac_0_entry3_ovr6(data)              (0x1000000&((data)<<24))
#define VI_ACPU_INTEN2_mac_0_entry3_ovr6_src(data)          ((0x1000000&(data))>>24)
#define VI_ACPU_INTEN2_get_mac_0_entry3_ovr6(data)          ((0x1000000&(data))>>24)
//this->default: VI_ACPU_INTEN2_mac_0_entry3_ovr6           0x0
#define VI_ACPU_INTEN2_mac_0_entry3_ovr5_shift              (23)
#define VI_ACPU_INTEN2_mac_0_entry3_ovr5_mask               (0x800000)
#define VI_ACPU_INTEN2_mac_0_entry3_ovr5(data)              (0x800000&((data)<<23))
#define VI_ACPU_INTEN2_mac_0_entry3_ovr5_src(data)          ((0x800000&(data))>>23)
#define VI_ACPU_INTEN2_get_mac_0_entry3_ovr5(data)          ((0x800000&(data))>>23)
//this->default: VI_ACPU_INTEN2_mac_0_entry3_ovr5           0x0
#define VI_ACPU_INTEN2_mac_0_entry3_ovr4_shift              (22)
#define VI_ACPU_INTEN2_mac_0_entry3_ovr4_mask               (0x400000)
#define VI_ACPU_INTEN2_mac_0_entry3_ovr4(data)              (0x400000&((data)<<22))
#define VI_ACPU_INTEN2_mac_0_entry3_ovr4_src(data)          ((0x400000&(data))>>22)
#define VI_ACPU_INTEN2_get_mac_0_entry3_ovr4(data)          ((0x400000&(data))>>22)
//this->default: VI_ACPU_INTEN2_mac_0_entry3_ovr4           0x0
#define VI_ACPU_INTEN2_mac_0_entry3_ovr3_shift              (21)
#define VI_ACPU_INTEN2_mac_0_entry3_ovr3_mask               (0x200000)
#define VI_ACPU_INTEN2_mac_0_entry3_ovr3(data)              (0x200000&((data)<<21))
#define VI_ACPU_INTEN2_mac_0_entry3_ovr3_src(data)          ((0x200000&(data))>>21)
#define VI_ACPU_INTEN2_get_mac_0_entry3_ovr3(data)          ((0x200000&(data))>>21)
//this->default: VI_ACPU_INTEN2_mac_0_entry3_ovr3           0x0
#define VI_ACPU_INTEN2_mac_0_entry3_ovr2_shift              (20)
#define VI_ACPU_INTEN2_mac_0_entry3_ovr2_mask               (0x100000)
#define VI_ACPU_INTEN2_mac_0_entry3_ovr2(data)              (0x100000&((data)<<20))
#define VI_ACPU_INTEN2_mac_0_entry3_ovr2_src(data)          ((0x100000&(data))>>20)
#define VI_ACPU_INTEN2_get_mac_0_entry3_ovr2(data)          ((0x100000&(data))>>20)
//this->default: VI_ACPU_INTEN2_mac_0_entry3_ovr2           0x0
#define VI_ACPU_INTEN2_mac_0_entry3_ovr1_shift              (19)
#define VI_ACPU_INTEN2_mac_0_entry3_ovr1_mask               (0x80000)
#define VI_ACPU_INTEN2_mac_0_entry3_ovr1(data)              (0x80000&((data)<<19))
#define VI_ACPU_INTEN2_mac_0_entry3_ovr1_src(data)          ((0x80000&(data))>>19)
#define VI_ACPU_INTEN2_get_mac_0_entry3_ovr1(data)          ((0x80000&(data))>>19)
//this->default: VI_ACPU_INTEN2_mac_0_entry3_ovr1           0x0
#define VI_ACPU_INTEN2_mac_0_entry3_ovr0_shift              (18)
#define VI_ACPU_INTEN2_mac_0_entry3_ovr0_mask               (0x40000)
#define VI_ACPU_INTEN2_mac_0_entry3_ovr0(data)              (0x40000&((data)<<18))
#define VI_ACPU_INTEN2_mac_0_entry3_ovr0_src(data)          ((0x40000&(data))>>18)
#define VI_ACPU_INTEN2_get_mac_0_entry3_ovr0(data)          ((0x40000&(data))>>18)
//this->default: VI_ACPU_INTEN2_mac_0_entry3_ovr0           0x0
#define VI_ACPU_INTEN2_mac_0_entry3_ovf_shift              (17)
#define VI_ACPU_INTEN2_mac_0_entry3_ovf_mask               (0x20000)
#define VI_ACPU_INTEN2_mac_0_entry3_ovf(data)              (0x20000&((data)<<17))
#define VI_ACPU_INTEN2_mac_0_entry3_ovf_src(data)          ((0x20000&(data))>>17)
#define VI_ACPU_INTEN2_get_mac_0_entry3_ovf(data)          ((0x20000&(data))>>17)
//this->default: VI_ACPU_INTEN2_mac_0_entry3_ovf           0x0
#define VI_ACPU_INTEN2_mac_0_entry3_done_shift              (16)
#define VI_ACPU_INTEN2_mac_0_entry3_done_mask               (0x10000)
#define VI_ACPU_INTEN2_mac_0_entry3_done(data)              (0x10000&((data)<<16))
#define VI_ACPU_INTEN2_mac_0_entry3_done_src(data)          ((0x10000&(data))>>16)
#define VI_ACPU_INTEN2_get_mac_0_entry3_done(data)          ((0x10000&(data))>>16)
//this->default: VI_ACPU_INTEN2_mac_0_entry3_done           0x0
#define VI_ACPU_INTEN2_mac_0_entry2_ovr8_shift              (11)
#define VI_ACPU_INTEN2_mac_0_entry2_ovr8_mask               (0x800)
#define VI_ACPU_INTEN2_mac_0_entry2_ovr8(data)              (0x800&((data)<<11))
#define VI_ACPU_INTEN2_mac_0_entry2_ovr8_src(data)          ((0x800&(data))>>11)
#define VI_ACPU_INTEN2_get_mac_0_entry2_ovr8(data)          ((0x800&(data))>>11)
//this->default: VI_ACPU_INTEN2_mac_0_entry2_ovr8           0x0
#define VI_ACPU_INTEN2_mac_0_entry2_ovr7_shift              (10)
#define VI_ACPU_INTEN2_mac_0_entry2_ovr7_mask               (0x400)
#define VI_ACPU_INTEN2_mac_0_entry2_ovr7(data)              (0x400&((data)<<10))
#define VI_ACPU_INTEN2_mac_0_entry2_ovr7_src(data)          ((0x400&(data))>>10)
#define VI_ACPU_INTEN2_get_mac_0_entry2_ovr7(data)          ((0x400&(data))>>10)
//this->default: VI_ACPU_INTEN2_mac_0_entry2_ovr7           0x0
#define VI_ACPU_INTEN2_mac_0_entry2_ovr6_shift              (9)
#define VI_ACPU_INTEN2_mac_0_entry2_ovr6_mask               (0x200)
#define VI_ACPU_INTEN2_mac_0_entry2_ovr6(data)              (0x200&((data)<<9))
#define VI_ACPU_INTEN2_mac_0_entry2_ovr6_src(data)          ((0x200&(data))>>9)
#define VI_ACPU_INTEN2_get_mac_0_entry2_ovr6(data)          ((0x200&(data))>>9)
//this->default: VI_ACPU_INTEN2_mac_0_entry2_ovr6           0x0
#define VI_ACPU_INTEN2_mac_0_entry2_ovr5_shift              (8)
#define VI_ACPU_INTEN2_mac_0_entry2_ovr5_mask               (0x100)
#define VI_ACPU_INTEN2_mac_0_entry2_ovr5(data)              (0x100&((data)<<8))
#define VI_ACPU_INTEN2_mac_0_entry2_ovr5_src(data)          ((0x100&(data))>>8)
#define VI_ACPU_INTEN2_get_mac_0_entry2_ovr5(data)          ((0x100&(data))>>8)
//this->default: VI_ACPU_INTEN2_mac_0_entry2_ovr5           0x0
#define VI_ACPU_INTEN2_mac_0_entry2_ovr4_shift              (7)
#define VI_ACPU_INTEN2_mac_0_entry2_ovr4_mask               (0x80)
#define VI_ACPU_INTEN2_mac_0_entry2_ovr4(data)              (0x80&((data)<<7))
#define VI_ACPU_INTEN2_mac_0_entry2_ovr4_src(data)          ((0x80&(data))>>7)
#define VI_ACPU_INTEN2_get_mac_0_entry2_ovr4(data)          ((0x80&(data))>>7)
//this->default: VI_ACPU_INTEN2_mac_0_entry2_ovr4           0x0
#define VI_ACPU_INTEN2_mac_0_entry2_ovr3_shift              (6)
#define VI_ACPU_INTEN2_mac_0_entry2_ovr3_mask               (0x40)
#define VI_ACPU_INTEN2_mac_0_entry2_ovr3(data)              (0x40&((data)<<6))
#define VI_ACPU_INTEN2_mac_0_entry2_ovr3_src(data)          ((0x40&(data))>>6)
#define VI_ACPU_INTEN2_get_mac_0_entry2_ovr3(data)          ((0x40&(data))>>6)
//this->default: VI_ACPU_INTEN2_mac_0_entry2_ovr3           0x0
#define VI_ACPU_INTEN2_mac_0_entry2_ovr2_shift              (5)
#define VI_ACPU_INTEN2_mac_0_entry2_ovr2_mask               (0x20)
#define VI_ACPU_INTEN2_mac_0_entry2_ovr2(data)              (0x20&((data)<<5))
#define VI_ACPU_INTEN2_mac_0_entry2_ovr2_src(data)          ((0x20&(data))>>5)
#define VI_ACPU_INTEN2_get_mac_0_entry2_ovr2(data)          ((0x20&(data))>>5)
//this->default: VI_ACPU_INTEN2_mac_0_entry2_ovr2           0x0
#define VI_ACPU_INTEN2_mac_0_entry2_ovr1_shift              (4)
#define VI_ACPU_INTEN2_mac_0_entry2_ovr1_mask               (0x10)
#define VI_ACPU_INTEN2_mac_0_entry2_ovr1(data)              (0x10&((data)<<4))
#define VI_ACPU_INTEN2_mac_0_entry2_ovr1_src(data)          ((0x10&(data))>>4)
#define VI_ACPU_INTEN2_get_mac_0_entry2_ovr1(data)          ((0x10&(data))>>4)
//this->default: VI_ACPU_INTEN2_mac_0_entry2_ovr1           0x0
#define VI_ACPU_INTEN2_mac_0_entry2_ovr0_shift              (3)
#define VI_ACPU_INTEN2_mac_0_entry2_ovr0_mask               (0x8)
#define VI_ACPU_INTEN2_mac_0_entry2_ovr0(data)              (0x8&((data)<<3))
#define VI_ACPU_INTEN2_mac_0_entry2_ovr0_src(data)          ((0x8&(data))>>3)
#define VI_ACPU_INTEN2_get_mac_0_entry2_ovr0(data)          ((0x8&(data))>>3)
//this->default: VI_ACPU_INTEN2_mac_0_entry2_ovr0           0x0
#define VI_ACPU_INTEN2_mac_0_entry2_ovf_shift              (2)
#define VI_ACPU_INTEN2_mac_0_entry2_ovf_mask               (0x4)
#define VI_ACPU_INTEN2_mac_0_entry2_ovf(data)              (0x4&((data)<<2))
#define VI_ACPU_INTEN2_mac_0_entry2_ovf_src(data)          ((0x4&(data))>>2)
#define VI_ACPU_INTEN2_get_mac_0_entry2_ovf(data)          ((0x4&(data))>>2)
//this->default: VI_ACPU_INTEN2_mac_0_entry2_ovf           0x0
#define VI_ACPU_INTEN2_mac_0_entry2_done_shift              (1)
#define VI_ACPU_INTEN2_mac_0_entry2_done_mask               (0x2)
#define VI_ACPU_INTEN2_mac_0_entry2_done(data)              (0x2&((data)<<1))
#define VI_ACPU_INTEN2_mac_0_entry2_done_src(data)          ((0x2&(data))>>1)
#define VI_ACPU_INTEN2_get_mac_0_entry2_done(data)          ((0x2&(data))>>1)
//this->default: VI_ACPU_INTEN2_mac_0_entry2_done           0x0
#define VI_ACPU_INTEN2_write_data_shift              (0)
#define VI_ACPU_INTEN2_write_data_mask               (0x1)
#define VI_ACPU_INTEN2_write_data(data)              (0x1&((data)<<0))
#define VI_ACPU_INTEN2_write_data_src(data)          ((0x1&(data))>>0)
#define VI_ACPU_INTEN2_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_ACPU_INTEN2_write_data           0x0

#define VI_ACPU_INTEN3                        0x4e8
#define VI_ACPU_INTEN3_reg_addr               "0x9812b4e8"
#define VI_ACPU_INTEN3_mac_1_entry1_ovr8_shift              (26)
#define VI_ACPU_INTEN3_mac_1_entry1_ovr8_mask               (0x4000000)
#define VI_ACPU_INTEN3_mac_1_entry1_ovr8(data)              (0x4000000&((data)<<26))
#define VI_ACPU_INTEN3_mac_1_entry1_ovr8_src(data)          ((0x4000000&(data))>>26)
#define VI_ACPU_INTEN3_get_mac_1_entry1_ovr8(data)          ((0x4000000&(data))>>26)
//this->default: VI_ACPU_INTEN3_mac_1_entry1_ovr8           0x0
#define VI_ACPU_INTEN3_mac_1_entry1_ovr7_shift              (25)
#define VI_ACPU_INTEN3_mac_1_entry1_ovr7_mask               (0x2000000)
#define VI_ACPU_INTEN3_mac_1_entry1_ovr7(data)              (0x2000000&((data)<<25))
#define VI_ACPU_INTEN3_mac_1_entry1_ovr7_src(data)          ((0x2000000&(data))>>25)
#define VI_ACPU_INTEN3_get_mac_1_entry1_ovr7(data)          ((0x2000000&(data))>>25)
//this->default: VI_ACPU_INTEN3_mac_1_entry1_ovr7           0x0
#define VI_ACPU_INTEN3_mac_1_entry1_ovr6_shift              (24)
#define VI_ACPU_INTEN3_mac_1_entry1_ovr6_mask               (0x1000000)
#define VI_ACPU_INTEN3_mac_1_entry1_ovr6(data)              (0x1000000&((data)<<24))
#define VI_ACPU_INTEN3_mac_1_entry1_ovr6_src(data)          ((0x1000000&(data))>>24)
#define VI_ACPU_INTEN3_get_mac_1_entry1_ovr6(data)          ((0x1000000&(data))>>24)
//this->default: VI_ACPU_INTEN3_mac_1_entry1_ovr6           0x0
#define VI_ACPU_INTEN3_mac_1_entry1_ovr5_shift              (23)
#define VI_ACPU_INTEN3_mac_1_entry1_ovr5_mask               (0x800000)
#define VI_ACPU_INTEN3_mac_1_entry1_ovr5(data)              (0x800000&((data)<<23))
#define VI_ACPU_INTEN3_mac_1_entry1_ovr5_src(data)          ((0x800000&(data))>>23)
#define VI_ACPU_INTEN3_get_mac_1_entry1_ovr5(data)          ((0x800000&(data))>>23)
//this->default: VI_ACPU_INTEN3_mac_1_entry1_ovr5           0x0
#define VI_ACPU_INTEN3_mac_1_entry1_ovr4_shift              (22)
#define VI_ACPU_INTEN3_mac_1_entry1_ovr4_mask               (0x400000)
#define VI_ACPU_INTEN3_mac_1_entry1_ovr4(data)              (0x400000&((data)<<22))
#define VI_ACPU_INTEN3_mac_1_entry1_ovr4_src(data)          ((0x400000&(data))>>22)
#define VI_ACPU_INTEN3_get_mac_1_entry1_ovr4(data)          ((0x400000&(data))>>22)
//this->default: VI_ACPU_INTEN3_mac_1_entry1_ovr4           0x0
#define VI_ACPU_INTEN3_mac_1_entry1_ovr3_shift              (21)
#define VI_ACPU_INTEN3_mac_1_entry1_ovr3_mask               (0x200000)
#define VI_ACPU_INTEN3_mac_1_entry1_ovr3(data)              (0x200000&((data)<<21))
#define VI_ACPU_INTEN3_mac_1_entry1_ovr3_src(data)          ((0x200000&(data))>>21)
#define VI_ACPU_INTEN3_get_mac_1_entry1_ovr3(data)          ((0x200000&(data))>>21)
//this->default: VI_ACPU_INTEN3_mac_1_entry1_ovr3           0x0
#define VI_ACPU_INTEN3_mac_1_entry1_ovr2_shift              (20)
#define VI_ACPU_INTEN3_mac_1_entry1_ovr2_mask               (0x100000)
#define VI_ACPU_INTEN3_mac_1_entry1_ovr2(data)              (0x100000&((data)<<20))
#define VI_ACPU_INTEN3_mac_1_entry1_ovr2_src(data)          ((0x100000&(data))>>20)
#define VI_ACPU_INTEN3_get_mac_1_entry1_ovr2(data)          ((0x100000&(data))>>20)
//this->default: VI_ACPU_INTEN3_mac_1_entry1_ovr2           0x0
#define VI_ACPU_INTEN3_mac_1_entry1_ovr1_shift              (19)
#define VI_ACPU_INTEN3_mac_1_entry1_ovr1_mask               (0x80000)
#define VI_ACPU_INTEN3_mac_1_entry1_ovr1(data)              (0x80000&((data)<<19))
#define VI_ACPU_INTEN3_mac_1_entry1_ovr1_src(data)          ((0x80000&(data))>>19)
#define VI_ACPU_INTEN3_get_mac_1_entry1_ovr1(data)          ((0x80000&(data))>>19)
//this->default: VI_ACPU_INTEN3_mac_1_entry1_ovr1           0x0
#define VI_ACPU_INTEN3_mac_1_entry1_ovr0_shift              (18)
#define VI_ACPU_INTEN3_mac_1_entry1_ovr0_mask               (0x40000)
#define VI_ACPU_INTEN3_mac_1_entry1_ovr0(data)              (0x40000&((data)<<18))
#define VI_ACPU_INTEN3_mac_1_entry1_ovr0_src(data)          ((0x40000&(data))>>18)
#define VI_ACPU_INTEN3_get_mac_1_entry1_ovr0(data)          ((0x40000&(data))>>18)
//this->default: VI_ACPU_INTEN3_mac_1_entry1_ovr0           0x0
#define VI_ACPU_INTEN3_mac_1_entry1_ovf_shift              (17)
#define VI_ACPU_INTEN3_mac_1_entry1_ovf_mask               (0x20000)
#define VI_ACPU_INTEN3_mac_1_entry1_ovf(data)              (0x20000&((data)<<17))
#define VI_ACPU_INTEN3_mac_1_entry1_ovf_src(data)          ((0x20000&(data))>>17)
#define VI_ACPU_INTEN3_get_mac_1_entry1_ovf(data)          ((0x20000&(data))>>17)
//this->default: VI_ACPU_INTEN3_mac_1_entry1_ovf           0x0
#define VI_ACPU_INTEN3_mac_1_entry1_done_shift              (16)
#define VI_ACPU_INTEN3_mac_1_entry1_done_mask               (0x10000)
#define VI_ACPU_INTEN3_mac_1_entry1_done(data)              (0x10000&((data)<<16))
#define VI_ACPU_INTEN3_mac_1_entry1_done_src(data)          ((0x10000&(data))>>16)
#define VI_ACPU_INTEN3_get_mac_1_entry1_done(data)          ((0x10000&(data))>>16)
//this->default: VI_ACPU_INTEN3_mac_1_entry1_done           0x0
#define VI_ACPU_INTEN3_mac_1_entry0_ovr8_shift              (11)
#define VI_ACPU_INTEN3_mac_1_entry0_ovr8_mask               (0x800)
#define VI_ACPU_INTEN3_mac_1_entry0_ovr8(data)              (0x800&((data)<<11))
#define VI_ACPU_INTEN3_mac_1_entry0_ovr8_src(data)          ((0x800&(data))>>11)
#define VI_ACPU_INTEN3_get_mac_1_entry0_ovr8(data)          ((0x800&(data))>>11)
//this->default: VI_ACPU_INTEN3_mac_1_entry0_ovr8           0x0
#define VI_ACPU_INTEN3_mac_1_entry0_ovr7_shift              (10)
#define VI_ACPU_INTEN3_mac_1_entry0_ovr7_mask               (0x400)
#define VI_ACPU_INTEN3_mac_1_entry0_ovr7(data)              (0x400&((data)<<10))
#define VI_ACPU_INTEN3_mac_1_entry0_ovr7_src(data)          ((0x400&(data))>>10)
#define VI_ACPU_INTEN3_get_mac_1_entry0_ovr7(data)          ((0x400&(data))>>10)
//this->default: VI_ACPU_INTEN3_mac_1_entry0_ovr7           0x0
#define VI_ACPU_INTEN3_mac_1_entry0_ovr6_shift              (9)
#define VI_ACPU_INTEN3_mac_1_entry0_ovr6_mask               (0x200)
#define VI_ACPU_INTEN3_mac_1_entry0_ovr6(data)              (0x200&((data)<<9))
#define VI_ACPU_INTEN3_mac_1_entry0_ovr6_src(data)          ((0x200&(data))>>9)
#define VI_ACPU_INTEN3_get_mac_1_entry0_ovr6(data)          ((0x200&(data))>>9)
//this->default: VI_ACPU_INTEN3_mac_1_entry0_ovr6           0x0
#define VI_ACPU_INTEN3_mac_1_entry0_ovr5_shift              (8)
#define VI_ACPU_INTEN3_mac_1_entry0_ovr5_mask               (0x100)
#define VI_ACPU_INTEN3_mac_1_entry0_ovr5(data)              (0x100&((data)<<8))
#define VI_ACPU_INTEN3_mac_1_entry0_ovr5_src(data)          ((0x100&(data))>>8)
#define VI_ACPU_INTEN3_get_mac_1_entry0_ovr5(data)          ((0x100&(data))>>8)
//this->default: VI_ACPU_INTEN3_mac_1_entry0_ovr5           0x0
#define VI_ACPU_INTEN3_mac_1_entry0_ovr4_shift              (7)
#define VI_ACPU_INTEN3_mac_1_entry0_ovr4_mask               (0x80)
#define VI_ACPU_INTEN3_mac_1_entry0_ovr4(data)              (0x80&((data)<<7))
#define VI_ACPU_INTEN3_mac_1_entry0_ovr4_src(data)          ((0x80&(data))>>7)
#define VI_ACPU_INTEN3_get_mac_1_entry0_ovr4(data)          ((0x80&(data))>>7)
//this->default: VI_ACPU_INTEN3_mac_1_entry0_ovr4           0x0
#define VI_ACPU_INTEN3_mac_1_entry0_ovr3_shift              (6)
#define VI_ACPU_INTEN3_mac_1_entry0_ovr3_mask               (0x40)
#define VI_ACPU_INTEN3_mac_1_entry0_ovr3(data)              (0x40&((data)<<6))
#define VI_ACPU_INTEN3_mac_1_entry0_ovr3_src(data)          ((0x40&(data))>>6)
#define VI_ACPU_INTEN3_get_mac_1_entry0_ovr3(data)          ((0x40&(data))>>6)
//this->default: VI_ACPU_INTEN3_mac_1_entry0_ovr3           0x0
#define VI_ACPU_INTEN3_mac_1_entry0_ovr2_shift              (5)
#define VI_ACPU_INTEN3_mac_1_entry0_ovr2_mask               (0x20)
#define VI_ACPU_INTEN3_mac_1_entry0_ovr2(data)              (0x20&((data)<<5))
#define VI_ACPU_INTEN3_mac_1_entry0_ovr2_src(data)          ((0x20&(data))>>5)
#define VI_ACPU_INTEN3_get_mac_1_entry0_ovr2(data)          ((0x20&(data))>>5)
//this->default: VI_ACPU_INTEN3_mac_1_entry0_ovr2           0x0
#define VI_ACPU_INTEN3_mac_1_entry0_ovr1_shift              (4)
#define VI_ACPU_INTEN3_mac_1_entry0_ovr1_mask               (0x10)
#define VI_ACPU_INTEN3_mac_1_entry0_ovr1(data)              (0x10&((data)<<4))
#define VI_ACPU_INTEN3_mac_1_entry0_ovr1_src(data)          ((0x10&(data))>>4)
#define VI_ACPU_INTEN3_get_mac_1_entry0_ovr1(data)          ((0x10&(data))>>4)
//this->default: VI_ACPU_INTEN3_mac_1_entry0_ovr1           0x0
#define VI_ACPU_INTEN3_mac_1_entry0_ovr0_shift              (3)
#define VI_ACPU_INTEN3_mac_1_entry0_ovr0_mask               (0x8)
#define VI_ACPU_INTEN3_mac_1_entry0_ovr0(data)              (0x8&((data)<<3))
#define VI_ACPU_INTEN3_mac_1_entry0_ovr0_src(data)          ((0x8&(data))>>3)
#define VI_ACPU_INTEN3_get_mac_1_entry0_ovr0(data)          ((0x8&(data))>>3)
//this->default: VI_ACPU_INTEN3_mac_1_entry0_ovr0           0x0
#define VI_ACPU_INTEN3_mac_1_entry0_ovf_shift              (2)
#define VI_ACPU_INTEN3_mac_1_entry0_ovf_mask               (0x4)
#define VI_ACPU_INTEN3_mac_1_entry0_ovf(data)              (0x4&((data)<<2))
#define VI_ACPU_INTEN3_mac_1_entry0_ovf_src(data)          ((0x4&(data))>>2)
#define VI_ACPU_INTEN3_get_mac_1_entry0_ovf(data)          ((0x4&(data))>>2)
//this->default: VI_ACPU_INTEN3_mac_1_entry0_ovf           0x0
#define VI_ACPU_INTEN3_mac_1_entry0_done_shift              (1)
#define VI_ACPU_INTEN3_mac_1_entry0_done_mask               (0x2)
#define VI_ACPU_INTEN3_mac_1_entry0_done(data)              (0x2&((data)<<1))
#define VI_ACPU_INTEN3_mac_1_entry0_done_src(data)          ((0x2&(data))>>1)
#define VI_ACPU_INTEN3_get_mac_1_entry0_done(data)          ((0x2&(data))>>1)
//this->default: VI_ACPU_INTEN3_mac_1_entry0_done           0x0
#define VI_ACPU_INTEN3_write_data_shift              (0)
#define VI_ACPU_INTEN3_write_data_mask               (0x1)
#define VI_ACPU_INTEN3_write_data(data)              (0x1&((data)<<0))
#define VI_ACPU_INTEN3_write_data_src(data)          ((0x1&(data))>>0)
#define VI_ACPU_INTEN3_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_ACPU_INTEN3_write_data           0x0

#define VI_ACPU_INTEN4                        0x4ec
#define VI_ACPU_INTEN4_reg_addr               "0x9812b4ec"
#define VI_ACPU_INTEN4_mac_1_entry3_ovr8_shift              (26)
#define VI_ACPU_INTEN4_mac_1_entry3_ovr8_mask               (0x4000000)
#define VI_ACPU_INTEN4_mac_1_entry3_ovr8(data)              (0x4000000&((data)<<26))
#define VI_ACPU_INTEN4_mac_1_entry3_ovr8_src(data)          ((0x4000000&(data))>>26)
#define VI_ACPU_INTEN4_get_mac_1_entry3_ovr8(data)          ((0x4000000&(data))>>26)
//this->default: VI_ACPU_INTEN4_mac_1_entry3_ovr8           0x0
#define VI_ACPU_INTEN4_mac_1_entry3_ovr7_shift              (25)
#define VI_ACPU_INTEN4_mac_1_entry3_ovr7_mask               (0x2000000)
#define VI_ACPU_INTEN4_mac_1_entry3_ovr7(data)              (0x2000000&((data)<<25))
#define VI_ACPU_INTEN4_mac_1_entry3_ovr7_src(data)          ((0x2000000&(data))>>25)
#define VI_ACPU_INTEN4_get_mac_1_entry3_ovr7(data)          ((0x2000000&(data))>>25)
//this->default: VI_ACPU_INTEN4_mac_1_entry3_ovr7           0x0
#define VI_ACPU_INTEN4_mac_1_entry3_ovr6_shift              (24)
#define VI_ACPU_INTEN4_mac_1_entry3_ovr6_mask               (0x1000000)
#define VI_ACPU_INTEN4_mac_1_entry3_ovr6(data)              (0x1000000&((data)<<24))
#define VI_ACPU_INTEN4_mac_1_entry3_ovr6_src(data)          ((0x1000000&(data))>>24)
#define VI_ACPU_INTEN4_get_mac_1_entry3_ovr6(data)          ((0x1000000&(data))>>24)
//this->default: VI_ACPU_INTEN4_mac_1_entry3_ovr6           0x0
#define VI_ACPU_INTEN4_mac_1_entry3_ovr5_shift              (23)
#define VI_ACPU_INTEN4_mac_1_entry3_ovr5_mask               (0x800000)
#define VI_ACPU_INTEN4_mac_1_entry3_ovr5(data)              (0x800000&((data)<<23))
#define VI_ACPU_INTEN4_mac_1_entry3_ovr5_src(data)          ((0x800000&(data))>>23)
#define VI_ACPU_INTEN4_get_mac_1_entry3_ovr5(data)          ((0x800000&(data))>>23)
//this->default: VI_ACPU_INTEN4_mac_1_entry3_ovr5           0x0
#define VI_ACPU_INTEN4_mac_1_entry3_ovr4_shift              (22)
#define VI_ACPU_INTEN4_mac_1_entry3_ovr4_mask               (0x400000)
#define VI_ACPU_INTEN4_mac_1_entry3_ovr4(data)              (0x400000&((data)<<22))
#define VI_ACPU_INTEN4_mac_1_entry3_ovr4_src(data)          ((0x400000&(data))>>22)
#define VI_ACPU_INTEN4_get_mac_1_entry3_ovr4(data)          ((0x400000&(data))>>22)
//this->default: VI_ACPU_INTEN4_mac_1_entry3_ovr4           0x0
#define VI_ACPU_INTEN4_mac_1_entry3_ovr3_shift              (21)
#define VI_ACPU_INTEN4_mac_1_entry3_ovr3_mask               (0x200000)
#define VI_ACPU_INTEN4_mac_1_entry3_ovr3(data)              (0x200000&((data)<<21))
#define VI_ACPU_INTEN4_mac_1_entry3_ovr3_src(data)          ((0x200000&(data))>>21)
#define VI_ACPU_INTEN4_get_mac_1_entry3_ovr3(data)          ((0x200000&(data))>>21)
//this->default: VI_ACPU_INTEN4_mac_1_entry3_ovr3           0x0
#define VI_ACPU_INTEN4_mac_1_entry3_ovr2_shift              (20)
#define VI_ACPU_INTEN4_mac_1_entry3_ovr2_mask               (0x100000)
#define VI_ACPU_INTEN4_mac_1_entry3_ovr2(data)              (0x100000&((data)<<20))
#define VI_ACPU_INTEN4_mac_1_entry3_ovr2_src(data)          ((0x100000&(data))>>20)
#define VI_ACPU_INTEN4_get_mac_1_entry3_ovr2(data)          ((0x100000&(data))>>20)
//this->default: VI_ACPU_INTEN4_mac_1_entry3_ovr2           0x0
#define VI_ACPU_INTEN4_mac_1_entry3_ovr1_shift              (19)
#define VI_ACPU_INTEN4_mac_1_entry3_ovr1_mask               (0x80000)
#define VI_ACPU_INTEN4_mac_1_entry3_ovr1(data)              (0x80000&((data)<<19))
#define VI_ACPU_INTEN4_mac_1_entry3_ovr1_src(data)          ((0x80000&(data))>>19)
#define VI_ACPU_INTEN4_get_mac_1_entry3_ovr1(data)          ((0x80000&(data))>>19)
//this->default: VI_ACPU_INTEN4_mac_1_entry3_ovr1           0x0
#define VI_ACPU_INTEN4_mac_1_entry3_ovr0_shift              (18)
#define VI_ACPU_INTEN4_mac_1_entry3_ovr0_mask               (0x40000)
#define VI_ACPU_INTEN4_mac_1_entry3_ovr0(data)              (0x40000&((data)<<18))
#define VI_ACPU_INTEN4_mac_1_entry3_ovr0_src(data)          ((0x40000&(data))>>18)
#define VI_ACPU_INTEN4_get_mac_1_entry3_ovr0(data)          ((0x40000&(data))>>18)
//this->default: VI_ACPU_INTEN4_mac_1_entry3_ovr0           0x0
#define VI_ACPU_INTEN4_mac_1_entry3_ovf_shift              (17)
#define VI_ACPU_INTEN4_mac_1_entry3_ovf_mask               (0x20000)
#define VI_ACPU_INTEN4_mac_1_entry3_ovf(data)              (0x20000&((data)<<17))
#define VI_ACPU_INTEN4_mac_1_entry3_ovf_src(data)          ((0x20000&(data))>>17)
#define VI_ACPU_INTEN4_get_mac_1_entry3_ovf(data)          ((0x20000&(data))>>17)
//this->default: VI_ACPU_INTEN4_mac_1_entry3_ovf           0x0
#define VI_ACPU_INTEN4_mac_1_entry3_done_shift              (16)
#define VI_ACPU_INTEN4_mac_1_entry3_done_mask               (0x10000)
#define VI_ACPU_INTEN4_mac_1_entry3_done(data)              (0x10000&((data)<<16))
#define VI_ACPU_INTEN4_mac_1_entry3_done_src(data)          ((0x10000&(data))>>16)
#define VI_ACPU_INTEN4_get_mac_1_entry3_done(data)          ((0x10000&(data))>>16)
//this->default: VI_ACPU_INTEN4_mac_1_entry3_done           0x0
#define VI_ACPU_INTEN4_mac_1_entry2_ovr8_shift              (11)
#define VI_ACPU_INTEN4_mac_1_entry2_ovr8_mask               (0x800)
#define VI_ACPU_INTEN4_mac_1_entry2_ovr8(data)              (0x800&((data)<<11))
#define VI_ACPU_INTEN4_mac_1_entry2_ovr8_src(data)          ((0x800&(data))>>11)
#define VI_ACPU_INTEN4_get_mac_1_entry2_ovr8(data)          ((0x800&(data))>>11)
//this->default: VI_ACPU_INTEN4_mac_1_entry2_ovr8           0x0
#define VI_ACPU_INTEN4_mac_1_entry2_ovr7_shift              (10)
#define VI_ACPU_INTEN4_mac_1_entry2_ovr7_mask               (0x400)
#define VI_ACPU_INTEN4_mac_1_entry2_ovr7(data)              (0x400&((data)<<10))
#define VI_ACPU_INTEN4_mac_1_entry2_ovr7_src(data)          ((0x400&(data))>>10)
#define VI_ACPU_INTEN4_get_mac_1_entry2_ovr7(data)          ((0x400&(data))>>10)
//this->default: VI_ACPU_INTEN4_mac_1_entry2_ovr7           0x0
#define VI_ACPU_INTEN4_mac_1_entry2_ovr6_shift              (9)
#define VI_ACPU_INTEN4_mac_1_entry2_ovr6_mask               (0x200)
#define VI_ACPU_INTEN4_mac_1_entry2_ovr6(data)              (0x200&((data)<<9))
#define VI_ACPU_INTEN4_mac_1_entry2_ovr6_src(data)          ((0x200&(data))>>9)
#define VI_ACPU_INTEN4_get_mac_1_entry2_ovr6(data)          ((0x200&(data))>>9)
//this->default: VI_ACPU_INTEN4_mac_1_entry2_ovr6           0x0
#define VI_ACPU_INTEN4_mac_1_entry2_ovr5_shift              (8)
#define VI_ACPU_INTEN4_mac_1_entry2_ovr5_mask               (0x100)
#define VI_ACPU_INTEN4_mac_1_entry2_ovr5(data)              (0x100&((data)<<8))
#define VI_ACPU_INTEN4_mac_1_entry2_ovr5_src(data)          ((0x100&(data))>>8)
#define VI_ACPU_INTEN4_get_mac_1_entry2_ovr5(data)          ((0x100&(data))>>8)
//this->default: VI_ACPU_INTEN4_mac_1_entry2_ovr5           0x0
#define VI_ACPU_INTEN4_mac_1_entry2_ovr4_shift              (7)
#define VI_ACPU_INTEN4_mac_1_entry2_ovr4_mask               (0x80)
#define VI_ACPU_INTEN4_mac_1_entry2_ovr4(data)              (0x80&((data)<<7))
#define VI_ACPU_INTEN4_mac_1_entry2_ovr4_src(data)          ((0x80&(data))>>7)
#define VI_ACPU_INTEN4_get_mac_1_entry2_ovr4(data)          ((0x80&(data))>>7)
//this->default: VI_ACPU_INTEN4_mac_1_entry2_ovr4           0x0
#define VI_ACPU_INTEN4_mac_1_entry2_ovr3_shift              (6)
#define VI_ACPU_INTEN4_mac_1_entry2_ovr3_mask               (0x40)
#define VI_ACPU_INTEN4_mac_1_entry2_ovr3(data)              (0x40&((data)<<6))
#define VI_ACPU_INTEN4_mac_1_entry2_ovr3_src(data)          ((0x40&(data))>>6)
#define VI_ACPU_INTEN4_get_mac_1_entry2_ovr3(data)          ((0x40&(data))>>6)
//this->default: VI_ACPU_INTEN4_mac_1_entry2_ovr3           0x0
#define VI_ACPU_INTEN4_mac_1_entry2_ovr2_shift              (5)
#define VI_ACPU_INTEN4_mac_1_entry2_ovr2_mask               (0x20)
#define VI_ACPU_INTEN4_mac_1_entry2_ovr2(data)              (0x20&((data)<<5))
#define VI_ACPU_INTEN4_mac_1_entry2_ovr2_src(data)          ((0x20&(data))>>5)
#define VI_ACPU_INTEN4_get_mac_1_entry2_ovr2(data)          ((0x20&(data))>>5)
//this->default: VI_ACPU_INTEN4_mac_1_entry2_ovr2           0x0
#define VI_ACPU_INTEN4_mac_1_entry2_ovr1_shift              (4)
#define VI_ACPU_INTEN4_mac_1_entry2_ovr1_mask               (0x10)
#define VI_ACPU_INTEN4_mac_1_entry2_ovr1(data)              (0x10&((data)<<4))
#define VI_ACPU_INTEN4_mac_1_entry2_ovr1_src(data)          ((0x10&(data))>>4)
#define VI_ACPU_INTEN4_get_mac_1_entry2_ovr1(data)          ((0x10&(data))>>4)
//this->default: VI_ACPU_INTEN4_mac_1_entry2_ovr1           0x0
#define VI_ACPU_INTEN4_mac_1_entry2_ovr0_shift              (3)
#define VI_ACPU_INTEN4_mac_1_entry2_ovr0_mask               (0x8)
#define VI_ACPU_INTEN4_mac_1_entry2_ovr0(data)              (0x8&((data)<<3))
#define VI_ACPU_INTEN4_mac_1_entry2_ovr0_src(data)          ((0x8&(data))>>3)
#define VI_ACPU_INTEN4_get_mac_1_entry2_ovr0(data)          ((0x8&(data))>>3)
//this->default: VI_ACPU_INTEN4_mac_1_entry2_ovr0           0x0
#define VI_ACPU_INTEN4_mac_1_entry2_ovf_shift              (2)
#define VI_ACPU_INTEN4_mac_1_entry2_ovf_mask               (0x4)
#define VI_ACPU_INTEN4_mac_1_entry2_ovf(data)              (0x4&((data)<<2))
#define VI_ACPU_INTEN4_mac_1_entry2_ovf_src(data)          ((0x4&(data))>>2)
#define VI_ACPU_INTEN4_get_mac_1_entry2_ovf(data)          ((0x4&(data))>>2)
//this->default: VI_ACPU_INTEN4_mac_1_entry2_ovf           0x0
#define VI_ACPU_INTEN4_mac_1_entry2_done_shift              (1)
#define VI_ACPU_INTEN4_mac_1_entry2_done_mask               (0x2)
#define VI_ACPU_INTEN4_mac_1_entry2_done(data)              (0x2&((data)<<1))
#define VI_ACPU_INTEN4_mac_1_entry2_done_src(data)          ((0x2&(data))>>1)
#define VI_ACPU_INTEN4_get_mac_1_entry2_done(data)          ((0x2&(data))>>1)
//this->default: VI_ACPU_INTEN4_mac_1_entry2_done           0x0
#define VI_ACPU_INTEN4_write_data_shift              (0)
#define VI_ACPU_INTEN4_write_data_mask               (0x1)
#define VI_ACPU_INTEN4_write_data(data)              (0x1&((data)<<0))
#define VI_ACPU_INTEN4_write_data_src(data)          ((0x1&(data))>>0)
#define VI_ACPU_INTEN4_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_ACPU_INTEN4_write_data           0x0

#define VI_INTST0                        0x4f0
#define VI_INTST0_reg_addr               "0x9812b4f0"
#define VI_INTST0_wb_adr_1_shift              (20)
#define VI_INTST0_wb_adr_1_mask               (0x100000)
#define VI_INTST0_wb_adr_1(data)              (0x100000&((data)<<20))
#define VI_INTST0_wb_adr_1_src(data)          ((0x100000&(data))>>20)
#define VI_INTST0_get_wb_adr_1(data)          ((0x100000&(data))>>20)
//this->default: VI_INTST0_wb_adr_1           0x0
#define VI_INTST0_ecc_1_shift              (19)
#define VI_INTST0_ecc_1_mask               (0x80000)
#define VI_INTST0_ecc_1(data)              (0x80000&((data)<<19))
#define VI_INTST0_ecc_1_src(data)          ((0x80000&(data))>>19)
#define VI_INTST0_get_ecc_1(data)          ((0x80000&(data))>>19)
//this->default: VI_INTST0_ecc_1           0x0
#define VI_INTST0_vanc_fifo_1_shift              (18)
#define VI_INTST0_vanc_fifo_1_mask               (0x40000)
#define VI_INTST0_vanc_fifo_1(data)              (0x40000&((data)<<18))
#define VI_INTST0_vanc_fifo_1_src(data)          ((0x40000&(data))>>18)
#define VI_INTST0_get_vanc_fifo_1(data)          ((0x40000&(data))>>18)
//this->default: VI_INTST0_vanc_fifo_1           0x0
#define VI_INTST0_data_fifo_1_shift              (17)
#define VI_INTST0_data_fifo_1_mask               (0x20000)
#define VI_INTST0_data_fifo_1(data)              (0x20000&((data)<<17))
#define VI_INTST0_data_fifo_1_src(data)          ((0x20000&(data))>>17)
#define VI_INTST0_get_data_fifo_1(data)          ((0x20000&(data))>>17)
//this->default: VI_INTST0_data_fifo_1           0x0
#define VI_INTST0_bt_1_pdi_shift              (16)
#define VI_INTST0_bt_1_pdi_mask               (0x10000)
#define VI_INTST0_bt_1_pdi(data)              (0x10000&((data)<<16))
#define VI_INTST0_bt_1_pdi_src(data)          ((0x10000&(data))>>16)
#define VI_INTST0_get_bt_1_pdi(data)          ((0x10000&(data))>>16)
//this->default: VI_INTST0_bt_1_pdi           0x0
#define VI_INTST0_wb_adr_shift              (5)
#define VI_INTST0_wb_adr_mask               (0x20)
#define VI_INTST0_wb_adr(data)              (0x20&((data)<<5))
#define VI_INTST0_wb_adr_src(data)          ((0x20&(data))>>5)
#define VI_INTST0_get_wb_adr(data)          ((0x20&(data))>>5)
//this->default: VI_INTST0_wb_adr           0x0
#define VI_INTST0_ecc_0_shift              (4)
#define VI_INTST0_ecc_0_mask               (0x10)
#define VI_INTST0_ecc_0(data)              (0x10&((data)<<4))
#define VI_INTST0_ecc_0_src(data)          ((0x10&(data))>>4)
#define VI_INTST0_get_ecc_0(data)          ((0x10&(data))>>4)
//this->default: VI_INTST0_ecc_0           0x0
#define VI_INTST0_vanc_fifo_0_shift              (3)
#define VI_INTST0_vanc_fifo_0_mask               (0x8)
#define VI_INTST0_vanc_fifo_0(data)              (0x8&((data)<<3))
#define VI_INTST0_vanc_fifo_0_src(data)          ((0x8&(data))>>3)
#define VI_INTST0_get_vanc_fifo_0(data)          ((0x8&(data))>>3)
//this->default: VI_INTST0_vanc_fifo_0           0x0
#define VI_INTST0_data_fifo_0_shift              (2)
#define VI_INTST0_data_fifo_0_mask               (0x4)
#define VI_INTST0_data_fifo_0(data)              (0x4&((data)<<2))
#define VI_INTST0_data_fifo_0_src(data)          ((0x4&(data))>>2)
#define VI_INTST0_get_data_fifo_0(data)          ((0x4&(data))>>2)
//this->default: VI_INTST0_data_fifo_0           0x0
#define VI_INTST0_bt_pdi_shift              (1)
#define VI_INTST0_bt_pdi_mask               (0x2)
#define VI_INTST0_bt_pdi(data)              (0x2&((data)<<1))
#define VI_INTST0_bt_pdi_src(data)          ((0x2&(data))>>1)
#define VI_INTST0_get_bt_pdi(data)          ((0x2&(data))>>1)
//this->default: VI_INTST0_bt_pdi           0x0
#define VI_INTST0_write_data_shift              (0)
#define VI_INTST0_write_data_mask               (0x1)
#define VI_INTST0_write_data(data)              (0x1&((data)<<0))
#define VI_INTST0_write_data_src(data)          ((0x1&(data))>>0)
#define VI_INTST0_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_INTST0_write_data           0x0

#define VI_INTST0_ch0_err_mask \
	(VI_INTST0_wb_adr_mask | \
	VI_INTST0_ecc_0_mask | \
	VI_INTST0_vanc_fifo_0_mask | \
	VI_INTST0_data_fifo_0_mask)
#define VI_INTST0_ch0_mask    (VI_INTST0_bt_pdi_mask | VI_INTST0_ch0_err_mask)
#define VI_INTST0_ch1_err_mask \
	(VI_INTST0_wb_adr_1_mask | \
	VI_INTST0_ecc_1_mask | \
	VI_INTST0_vanc_fifo_1_mask | \
	VI_INTST0_data_fifo_1_mask)
#define VI_INTST0_ch1_mask    (VI_INTST0_bt_1_pdi_mask | VI_INTST0_ch1_err_mask)


#define VI_INTST1                        0x4f4
#define VI_INTST1_reg_addr               "0x9812b4f4"
#define VI_INTST1_mac_0_entry1_ovr8_shift              (26)
#define VI_INTST1_mac_0_entry1_ovr8_mask               (0x4000000)
#define VI_INTST1_mac_0_entry1_ovr8(data)              (0x4000000&((data)<<26))
#define VI_INTST1_mac_0_entry1_ovr8_src(data)          ((0x4000000&(data))>>26)
#define VI_INTST1_get_mac_0_entry1_ovr8(data)          ((0x4000000&(data))>>26)
//this->default: VI_INTST1_mac_0_entry1_ovr8           0x0
#define VI_INTST1_mac_0_entry1_ovr7_shift              (25)
#define VI_INTST1_mac_0_entry1_ovr7_mask               (0x2000000)
#define VI_INTST1_mac_0_entry1_ovr7(data)              (0x2000000&((data)<<25))
#define VI_INTST1_mac_0_entry1_ovr7_src(data)          ((0x2000000&(data))>>25)
#define VI_INTST1_get_mac_0_entry1_ovr7(data)          ((0x2000000&(data))>>25)
//this->default: VI_INTST1_mac_0_entry1_ovr7           0x0
#define VI_INTST1_mac_0_entry1_ovr6_shift              (24)
#define VI_INTST1_mac_0_entry1_ovr6_mask               (0x1000000)
#define VI_INTST1_mac_0_entry1_ovr6(data)              (0x1000000&((data)<<24))
#define VI_INTST1_mac_0_entry1_ovr6_src(data)          ((0x1000000&(data))>>24)
#define VI_INTST1_get_mac_0_entry1_ovr6(data)          ((0x1000000&(data))>>24)
//this->default: VI_INTST1_mac_0_entry1_ovr6           0x0
#define VI_INTST1_mac_0_entry1_ovr5_shift              (23)
#define VI_INTST1_mac_0_entry1_ovr5_mask               (0x800000)
#define VI_INTST1_mac_0_entry1_ovr5(data)              (0x800000&((data)<<23))
#define VI_INTST1_mac_0_entry1_ovr5_src(data)          ((0x800000&(data))>>23)
#define VI_INTST1_get_mac_0_entry1_ovr5(data)          ((0x800000&(data))>>23)
//this->default: VI_INTST1_mac_0_entry1_ovr5           0x0
#define VI_INTST1_mac_0_entry1_ovr4_shift              (22)
#define VI_INTST1_mac_0_entry1_ovr4_mask               (0x400000)
#define VI_INTST1_mac_0_entry1_ovr4(data)              (0x400000&((data)<<22))
#define VI_INTST1_mac_0_entry1_ovr4_src(data)          ((0x400000&(data))>>22)
#define VI_INTST1_get_mac_0_entry1_ovr4(data)          ((0x400000&(data))>>22)
//this->default: VI_INTST1_mac_0_entry1_ovr4           0x0
#define VI_INTST1_mac_0_entry1_ovr3_shift              (21)
#define VI_INTST1_mac_0_entry1_ovr3_mask               (0x200000)
#define VI_INTST1_mac_0_entry1_ovr3(data)              (0x200000&((data)<<21))
#define VI_INTST1_mac_0_entry1_ovr3_src(data)          ((0x200000&(data))>>21)
#define VI_INTST1_get_mac_0_entry1_ovr3(data)          ((0x200000&(data))>>21)
//this->default: VI_INTST1_mac_0_entry1_ovr3           0x0
#define VI_INTST1_mac_0_entry1_ovr2_shift              (20)
#define VI_INTST1_mac_0_entry1_ovr2_mask               (0x100000)
#define VI_INTST1_mac_0_entry1_ovr2(data)              (0x100000&((data)<<20))
#define VI_INTST1_mac_0_entry1_ovr2_src(data)          ((0x100000&(data))>>20)
#define VI_INTST1_get_mac_0_entry1_ovr2(data)          ((0x100000&(data))>>20)
//this->default: VI_INTST1_mac_0_entry1_ovr2           0x0
#define VI_INTST1_mac_0_entry1_ovr1_shift              (19)
#define VI_INTST1_mac_0_entry1_ovr1_mask               (0x80000)
#define VI_INTST1_mac_0_entry1_ovr1(data)              (0x80000&((data)<<19))
#define VI_INTST1_mac_0_entry1_ovr1_src(data)          ((0x80000&(data))>>19)
#define VI_INTST1_get_mac_0_entry1_ovr1(data)          ((0x80000&(data))>>19)
//this->default: VI_INTST1_mac_0_entry1_ovr1           0x0
#define VI_INTST1_mac_0_entry1_ovr0_shift              (18)
#define VI_INTST1_mac_0_entry1_ovr0_mask               (0x40000)
#define VI_INTST1_mac_0_entry1_ovr0(data)              (0x40000&((data)<<18))
#define VI_INTST1_mac_0_entry1_ovr0_src(data)          ((0x40000&(data))>>18)
#define VI_INTST1_get_mac_0_entry1_ovr0(data)          ((0x40000&(data))>>18)
//this->default: VI_INTST1_mac_0_entry1_ovr0           0x0
#define VI_INTST1_mac_0_entry1_ovf_shift              (17)
#define VI_INTST1_mac_0_entry1_ovf_mask               (0x20000)
#define VI_INTST1_mac_0_entry1_ovf(data)              (0x20000&((data)<<17))
#define VI_INTST1_mac_0_entry1_ovf_src(data)          ((0x20000&(data))>>17)
#define VI_INTST1_get_mac_0_entry1_ovf(data)          ((0x20000&(data))>>17)
//this->default: VI_INTST1_mac_0_entry1_ovf           0x0
#define VI_INTST1_mac_0_entry1_done_shift              (16)
#define VI_INTST1_mac_0_entry1_done_mask               (0x10000)
#define VI_INTST1_mac_0_entry1_done(data)              (0x10000&((data)<<16))
#define VI_INTST1_mac_0_entry1_done_src(data)          ((0x10000&(data))>>16)
#define VI_INTST1_get_mac_0_entry1_done(data)          ((0x10000&(data))>>16)
//this->default: VI_INTST1_mac_0_entry1_done           0x0
#define VI_INTST1_mac_0_entry0_ovr8_shift              (11)
#define VI_INTST1_mac_0_entry0_ovr8_mask               (0x800)
#define VI_INTST1_mac_0_entry0_ovr8(data)              (0x800&((data)<<11))
#define VI_INTST1_mac_0_entry0_ovr8_src(data)          ((0x800&(data))>>11)
#define VI_INTST1_get_mac_0_entry0_ovr8(data)          ((0x800&(data))>>11)
//this->default: VI_INTST1_mac_0_entry0_ovr8           0x0
#define VI_INTST1_mac_0_entry0_ovr7_shift              (10)
#define VI_INTST1_mac_0_entry0_ovr7_mask               (0x400)
#define VI_INTST1_mac_0_entry0_ovr7(data)              (0x400&((data)<<10))
#define VI_INTST1_mac_0_entry0_ovr7_src(data)          ((0x400&(data))>>10)
#define VI_INTST1_get_mac_0_entry0_ovr7(data)          ((0x400&(data))>>10)
//this->default: VI_INTST1_mac_0_entry0_ovr7           0x0
#define VI_INTST1_mac_0_entry0_ovr6_shift              (9)
#define VI_INTST1_mac_0_entry0_ovr6_mask               (0x200)
#define VI_INTST1_mac_0_entry0_ovr6(data)              (0x200&((data)<<9))
#define VI_INTST1_mac_0_entry0_ovr6_src(data)          ((0x200&(data))>>9)
#define VI_INTST1_get_mac_0_entry0_ovr6(data)          ((0x200&(data))>>9)
//this->default: VI_INTST1_mac_0_entry0_ovr6           0x0
#define VI_INTST1_mac_0_entry0_ovr5_shift              (8)
#define VI_INTST1_mac_0_entry0_ovr5_mask               (0x100)
#define VI_INTST1_mac_0_entry0_ovr5(data)              (0x100&((data)<<8))
#define VI_INTST1_mac_0_entry0_ovr5_src(data)          ((0x100&(data))>>8)
#define VI_INTST1_get_mac_0_entry0_ovr5(data)          ((0x100&(data))>>8)
//this->default: VI_INTST1_mac_0_entry0_ovr5           0x0
#define VI_INTST1_mac_0_entry0_ovr4_shift              (7)
#define VI_INTST1_mac_0_entry0_ovr4_mask               (0x80)
#define VI_INTST1_mac_0_entry0_ovr4(data)              (0x80&((data)<<7))
#define VI_INTST1_mac_0_entry0_ovr4_src(data)          ((0x80&(data))>>7)
#define VI_INTST1_get_mac_0_entry0_ovr4(data)          ((0x80&(data))>>7)
//this->default: VI_INTST1_mac_0_entry0_ovr4           0x0
#define VI_INTST1_mac_0_entry0_ovr3_shift              (6)
#define VI_INTST1_mac_0_entry0_ovr3_mask               (0x40)
#define VI_INTST1_mac_0_entry0_ovr3(data)              (0x40&((data)<<6))
#define VI_INTST1_mac_0_entry0_ovr3_src(data)          ((0x40&(data))>>6)
#define VI_INTST1_get_mac_0_entry0_ovr3(data)          ((0x40&(data))>>6)
//this->default: VI_INTST1_mac_0_entry0_ovr3           0x0
#define VI_INTST1_mac_0_entry0_ovr2_shift              (5)
#define VI_INTST1_mac_0_entry0_ovr2_mask               (0x20)
#define VI_INTST1_mac_0_entry0_ovr2(data)              (0x20&((data)<<5))
#define VI_INTST1_mac_0_entry0_ovr2_src(data)          ((0x20&(data))>>5)
#define VI_INTST1_get_mac_0_entry0_ovr2(data)          ((0x20&(data))>>5)
//this->default: VI_INTST1_mac_0_entry0_ovr2           0x0
#define VI_INTST1_mac_0_entry0_ovr1_shift              (4)
#define VI_INTST1_mac_0_entry0_ovr1_mask               (0x10)
#define VI_INTST1_mac_0_entry0_ovr1(data)              (0x10&((data)<<4))
#define VI_INTST1_mac_0_entry0_ovr1_src(data)          ((0x10&(data))>>4)
#define VI_INTST1_get_mac_0_entry0_ovr1(data)          ((0x10&(data))>>4)
//this->default: VI_INTST1_mac_0_entry0_ovr1           0x0
#define VI_INTST1_mac_0_entry0_ovr0_shift              (3)
#define VI_INTST1_mac_0_entry0_ovr0_mask               (0x8)
#define VI_INTST1_mac_0_entry0_ovr0(data)              (0x8&((data)<<3))
#define VI_INTST1_mac_0_entry0_ovr0_src(data)          ((0x8&(data))>>3)
#define VI_INTST1_get_mac_0_entry0_ovr0(data)          ((0x8&(data))>>3)
//this->default: VI_INTST1_mac_0_entry0_ovr0           0x0
#define VI_INTST1_mac_0_entry0_ovf_shift              (2)
#define VI_INTST1_mac_0_entry0_ovf_mask               (0x4)
#define VI_INTST1_mac_0_entry0_ovf(data)              (0x4&((data)<<2))
#define VI_INTST1_mac_0_entry0_ovf_src(data)          ((0x4&(data))>>2)
#define VI_INTST1_get_mac_0_entry0_ovf(data)          ((0x4&(data))>>2)
//this->default: VI_INTST1_mac_0_entry0_ovf           0x0
#define VI_INTST1_mac_0_entry0_done_shift              (1)
#define VI_INTST1_mac_0_entry0_done_mask               (0x2)
#define VI_INTST1_mac_0_entry0_done(data)              (0x2&((data)<<1))
#define VI_INTST1_mac_0_entry0_done_src(data)          ((0x2&(data))>>1)
#define VI_INTST1_get_mac_0_entry0_done(data)          ((0x2&(data))>>1)
//this->default: VI_INTST1_mac_0_entry0_done           0x0
#define VI_INTST1_write_data_shift              (0)
#define VI_INTST1_write_data_mask               (0x1)
#define VI_INTST1_write_data(data)              (0x1&((data)<<0))
#define VI_INTST1_write_data_src(data)          ((0x1&(data))>>0)
#define VI_INTST1_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_INTST1_write_data           0x0

#define VI_INTST_mac_ovf_mask \
	(VI_INTST1_mac_0_entry1_ovf_mask | \
	VI_INTST1_mac_0_entry0_ovf_mask)

#define VI_INTST_mac_ovr_mask \
	(VI_INTST1_mac_0_entry1_ovr8_mask | \
	VI_INTST1_mac_0_entry1_ovr7_mask | \
	VI_INTST1_mac_0_entry1_ovr6_mask | \
	VI_INTST1_mac_0_entry1_ovr5_mask | \
	VI_INTST1_mac_0_entry1_ovr4_mask | \
	VI_INTST1_mac_0_entry1_ovr3_mask | \
	VI_INTST1_mac_0_entry1_ovr2_mask | \
	VI_INTST1_mac_0_entry1_ovr1_mask | \
	VI_INTST1_mac_0_entry1_ovr0_mask | \
	VI_INTST1_mac_0_entry0_ovr8_mask | \
	VI_INTST1_mac_0_entry0_ovr7_mask | \
	VI_INTST1_mac_0_entry0_ovr6_mask | \
	VI_INTST1_mac_0_entry0_ovr5_mask | \
	VI_INTST1_mac_0_entry0_ovr4_mask | \
	VI_INTST1_mac_0_entry0_ovr3_mask | \
	VI_INTST1_mac_0_entry0_ovr2_mask | \
	VI_INTST1_mac_0_entry0_ovr1_mask | \
	VI_INTST1_mac_0_entry0_ovr0_mask)

#define VI_INTST2                        0x4f8
#define VI_INTST2_reg_addr               "0x9812b4f8"
#define VI_INTST2_mac_0_entry3_ovr8_shift              (26)
#define VI_INTST2_mac_0_entry3_ovr8_mask               (0x4000000)
#define VI_INTST2_mac_0_entry3_ovr8(data)              (0x4000000&((data)<<26))
#define VI_INTST2_mac_0_entry3_ovr8_src(data)          ((0x4000000&(data))>>26)
#define VI_INTST2_get_mac_0_entry3_ovr8(data)          ((0x4000000&(data))>>26)
//this->default: VI_INTST2_mac_0_entry3_ovr8           0x0
#define VI_INTST2_mac_0_entry3_ovr7_shift              (25)
#define VI_INTST2_mac_0_entry3_ovr7_mask               (0x2000000)
#define VI_INTST2_mac_0_entry3_ovr7(data)              (0x2000000&((data)<<25))
#define VI_INTST2_mac_0_entry3_ovr7_src(data)          ((0x2000000&(data))>>25)
#define VI_INTST2_get_mac_0_entry3_ovr7(data)          ((0x2000000&(data))>>25)
//this->default: VI_INTST2_mac_0_entry3_ovr7           0x0
#define VI_INTST2_mac_0_entry3_ovr6_shift              (24)
#define VI_INTST2_mac_0_entry3_ovr6_mask               (0x1000000)
#define VI_INTST2_mac_0_entry3_ovr6(data)              (0x1000000&((data)<<24))
#define VI_INTST2_mac_0_entry3_ovr6_src(data)          ((0x1000000&(data))>>24)
#define VI_INTST2_get_mac_0_entry3_ovr6(data)          ((0x1000000&(data))>>24)
//this->default: VI_INTST2_mac_0_entry3_ovr6           0x0
#define VI_INTST2_mac_0_entry3_ovr5_shift              (23)
#define VI_INTST2_mac_0_entry3_ovr5_mask               (0x800000)
#define VI_INTST2_mac_0_entry3_ovr5(data)              (0x800000&((data)<<23))
#define VI_INTST2_mac_0_entry3_ovr5_src(data)          ((0x800000&(data))>>23)
#define VI_INTST2_get_mac_0_entry3_ovr5(data)          ((0x800000&(data))>>23)
//this->default: VI_INTST2_mac_0_entry3_ovr5           0x0
#define VI_INTST2_mac_0_entry3_ovr4_shift              (22)
#define VI_INTST2_mac_0_entry3_ovr4_mask               (0x400000)
#define VI_INTST2_mac_0_entry3_ovr4(data)              (0x400000&((data)<<22))
#define VI_INTST2_mac_0_entry3_ovr4_src(data)          ((0x400000&(data))>>22)
#define VI_INTST2_get_mac_0_entry3_ovr4(data)          ((0x400000&(data))>>22)
//this->default: VI_INTST2_mac_0_entry3_ovr4           0x0
#define VI_INTST2_mac_0_entry3_ovr3_shift              (21)
#define VI_INTST2_mac_0_entry3_ovr3_mask               (0x200000)
#define VI_INTST2_mac_0_entry3_ovr3(data)              (0x200000&((data)<<21))
#define VI_INTST2_mac_0_entry3_ovr3_src(data)          ((0x200000&(data))>>21)
#define VI_INTST2_get_mac_0_entry3_ovr3(data)          ((0x200000&(data))>>21)
//this->default: VI_INTST2_mac_0_entry3_ovr3           0x0
#define VI_INTST2_mac_0_entry3_ovr2_shift              (20)
#define VI_INTST2_mac_0_entry3_ovr2_mask               (0x100000)
#define VI_INTST2_mac_0_entry3_ovr2(data)              (0x100000&((data)<<20))
#define VI_INTST2_mac_0_entry3_ovr2_src(data)          ((0x100000&(data))>>20)
#define VI_INTST2_get_mac_0_entry3_ovr2(data)          ((0x100000&(data))>>20)
//this->default: VI_INTST2_mac_0_entry3_ovr2           0x0
#define VI_INTST2_mac_0_entry3_ovr1_shift              (19)
#define VI_INTST2_mac_0_entry3_ovr1_mask               (0x80000)
#define VI_INTST2_mac_0_entry3_ovr1(data)              (0x80000&((data)<<19))
#define VI_INTST2_mac_0_entry3_ovr1_src(data)          ((0x80000&(data))>>19)
#define VI_INTST2_get_mac_0_entry3_ovr1(data)          ((0x80000&(data))>>19)
//this->default: VI_INTST2_mac_0_entry3_ovr1           0x0
#define VI_INTST2_mac_0_entry3_ovr0_shift              (18)
#define VI_INTST2_mac_0_entry3_ovr0_mask               (0x40000)
#define VI_INTST2_mac_0_entry3_ovr0(data)              (0x40000&((data)<<18))
#define VI_INTST2_mac_0_entry3_ovr0_src(data)          ((0x40000&(data))>>18)
#define VI_INTST2_get_mac_0_entry3_ovr0(data)          ((0x40000&(data))>>18)
//this->default: VI_INTST2_mac_0_entry3_ovr0           0x0
#define VI_INTST2_mac_0_entry3_ovf_shift              (17)
#define VI_INTST2_mac_0_entry3_ovf_mask               (0x20000)
#define VI_INTST2_mac_0_entry3_ovf(data)              (0x20000&((data)<<17))
#define VI_INTST2_mac_0_entry3_ovf_src(data)          ((0x20000&(data))>>17)
#define VI_INTST2_get_mac_0_entry3_ovf(data)          ((0x20000&(data))>>17)
//this->default: VI_INTST2_mac_0_entry3_ovf           0x0
#define VI_INTST2_mac_0_entry3_done_shift              (16)
#define VI_INTST2_mac_0_entry3_done_mask               (0x10000)
#define VI_INTST2_mac_0_entry3_done(data)              (0x10000&((data)<<16))
#define VI_INTST2_mac_0_entry3_done_src(data)          ((0x10000&(data))>>16)
#define VI_INTST2_get_mac_0_entry3_done(data)          ((0x10000&(data))>>16)
//this->default: VI_INTST2_mac_0_entry3_done           0x0
#define VI_INTST2_mac_0_entry2_ovr8_shift              (11)
#define VI_INTST2_mac_0_entry2_ovr8_mask               (0x800)
#define VI_INTST2_mac_0_entry2_ovr8(data)              (0x800&((data)<<11))
#define VI_INTST2_mac_0_entry2_ovr8_src(data)          ((0x800&(data))>>11)
#define VI_INTST2_get_mac_0_entry2_ovr8(data)          ((0x800&(data))>>11)
//this->default: VI_INTST2_mac_0_entry2_ovr8           0x0
#define VI_INTST2_mac_0_entry2_ovr7_shift              (10)
#define VI_INTST2_mac_0_entry2_ovr7_mask               (0x400)
#define VI_INTST2_mac_0_entry2_ovr7(data)              (0x400&((data)<<10))
#define VI_INTST2_mac_0_entry2_ovr7_src(data)          ((0x400&(data))>>10)
#define VI_INTST2_get_mac_0_entry2_ovr7(data)          ((0x400&(data))>>10)
//this->default: VI_INTST2_mac_0_entry2_ovr7           0x0
#define VI_INTST2_mac_0_entry2_ovr6_shift              (9)
#define VI_INTST2_mac_0_entry2_ovr6_mask               (0x200)
#define VI_INTST2_mac_0_entry2_ovr6(data)              (0x200&((data)<<9))
#define VI_INTST2_mac_0_entry2_ovr6_src(data)          ((0x200&(data))>>9)
#define VI_INTST2_get_mac_0_entry2_ovr6(data)          ((0x200&(data))>>9)
//this->default: VI_INTST2_mac_0_entry2_ovr6           0x0
#define VI_INTST2_mac_0_entry2_ovr5_shift              (8)
#define VI_INTST2_mac_0_entry2_ovr5_mask               (0x100)
#define VI_INTST2_mac_0_entry2_ovr5(data)              (0x100&((data)<<8))
#define VI_INTST2_mac_0_entry2_ovr5_src(data)          ((0x100&(data))>>8)
#define VI_INTST2_get_mac_0_entry2_ovr5(data)          ((0x100&(data))>>8)
//this->default: VI_INTST2_mac_0_entry2_ovr5           0x0
#define VI_INTST2_mac_0_entry2_ovr4_shift              (7)
#define VI_INTST2_mac_0_entry2_ovr4_mask               (0x80)
#define VI_INTST2_mac_0_entry2_ovr4(data)              (0x80&((data)<<7))
#define VI_INTST2_mac_0_entry2_ovr4_src(data)          ((0x80&(data))>>7)
#define VI_INTST2_get_mac_0_entry2_ovr4(data)          ((0x80&(data))>>7)
//this->default: VI_INTST2_mac_0_entry2_ovr4           0x0
#define VI_INTST2_mac_0_entry2_ovr3_shift              (6)
#define VI_INTST2_mac_0_entry2_ovr3_mask               (0x40)
#define VI_INTST2_mac_0_entry2_ovr3(data)              (0x40&((data)<<6))
#define VI_INTST2_mac_0_entry2_ovr3_src(data)          ((0x40&(data))>>6)
#define VI_INTST2_get_mac_0_entry2_ovr3(data)          ((0x40&(data))>>6)
//this->default: VI_INTST2_mac_0_entry2_ovr3           0x0
#define VI_INTST2_mac_0_entry2_ovr2_shift              (5)
#define VI_INTST2_mac_0_entry2_ovr2_mask               (0x20)
#define VI_INTST2_mac_0_entry2_ovr2(data)              (0x20&((data)<<5))
#define VI_INTST2_mac_0_entry2_ovr2_src(data)          ((0x20&(data))>>5)
#define VI_INTST2_get_mac_0_entry2_ovr2(data)          ((0x20&(data))>>5)
//this->default: VI_INTST2_mac_0_entry2_ovr2           0x0
#define VI_INTST2_mac_0_entry2_ovr1_shift              (4)
#define VI_INTST2_mac_0_entry2_ovr1_mask               (0x10)
#define VI_INTST2_mac_0_entry2_ovr1(data)              (0x10&((data)<<4))
#define VI_INTST2_mac_0_entry2_ovr1_src(data)          ((0x10&(data))>>4)
#define VI_INTST2_get_mac_0_entry2_ovr1(data)          ((0x10&(data))>>4)
//this->default: VI_INTST2_mac_0_entry2_ovr1           0x0
#define VI_INTST2_mac_0_entry2_ovr0_shift              (3)
#define VI_INTST2_mac_0_entry2_ovr0_mask               (0x8)
#define VI_INTST2_mac_0_entry2_ovr0(data)              (0x8&((data)<<3))
#define VI_INTST2_mac_0_entry2_ovr0_src(data)          ((0x8&(data))>>3)
#define VI_INTST2_get_mac_0_entry2_ovr0(data)          ((0x8&(data))>>3)
//this->default: VI_INTST2_mac_0_entry2_ovr0           0x0
#define VI_INTST2_mac_0_entry2_ovf_shift              (2)
#define VI_INTST2_mac_0_entry2_ovf_mask               (0x4)
#define VI_INTST2_mac_0_entry2_ovf(data)              (0x4&((data)<<2))
#define VI_INTST2_mac_0_entry2_ovf_src(data)          ((0x4&(data))>>2)
#define VI_INTST2_get_mac_0_entry2_ovf(data)          ((0x4&(data))>>2)
//this->default: VI_INTST2_mac_0_entry2_ovf           0x0
#define VI_INTST2_mac_0_entry2_done_shift              (1)
#define VI_INTST2_mac_0_entry2_done_mask               (0x2)
#define VI_INTST2_mac_0_entry2_done(data)              (0x2&((data)<<1))
#define VI_INTST2_mac_0_entry2_done_src(data)          ((0x2&(data))>>1)
#define VI_INTST2_get_mac_0_entry2_done(data)          ((0x2&(data))>>1)
//this->default: VI_INTST2_mac_0_entry2_done           0x0
#define VI_INTST2_write_data_shift              (0)
#define VI_INTST2_write_data_mask               (0x1)
#define VI_INTST2_write_data(data)              (0x1&((data)<<0))
#define VI_INTST2_write_data_src(data)          ((0x1&(data))>>0)
#define VI_INTST2_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_INTST2_write_data           0x0

#define VI_INTST3                        0x4fc
#define VI_INTST3_reg_addr               "0x9812b4fc"
#define VI_INTST3_mac_1_entry1_ovr8_shift              (26)
#define VI_INTST3_mac_1_entry1_ovr8_mask               (0x4000000)
#define VI_INTST3_mac_1_entry1_ovr8(data)              (0x4000000&((data)<<26))
#define VI_INTST3_mac_1_entry1_ovr8_src(data)          ((0x4000000&(data))>>26)
#define VI_INTST3_get_mac_1_entry1_ovr8(data)          ((0x4000000&(data))>>26)
//this->default: VI_INTST3_mac_1_entry1_ovr8           0x0
#define VI_INTST3_mac_1_entry1_ovr7_shift              (25)
#define VI_INTST3_mac_1_entry1_ovr7_mask               (0x2000000)
#define VI_INTST3_mac_1_entry1_ovr7(data)              (0x2000000&((data)<<25))
#define VI_INTST3_mac_1_entry1_ovr7_src(data)          ((0x2000000&(data))>>25)
#define VI_INTST3_get_mac_1_entry1_ovr7(data)          ((0x2000000&(data))>>25)
//this->default: VI_INTST3_mac_1_entry1_ovr7           0x0
#define VI_INTST3_mac_1_entry1_ovr6_shift              (24)
#define VI_INTST3_mac_1_entry1_ovr6_mask               (0x1000000)
#define VI_INTST3_mac_1_entry1_ovr6(data)              (0x1000000&((data)<<24))
#define VI_INTST3_mac_1_entry1_ovr6_src(data)          ((0x1000000&(data))>>24)
#define VI_INTST3_get_mac_1_entry1_ovr6(data)          ((0x1000000&(data))>>24)
//this->default: VI_INTST3_mac_1_entry1_ovr6           0x0
#define VI_INTST3_mac_1_entry1_ovr5_shift              (23)
#define VI_INTST3_mac_1_entry1_ovr5_mask               (0x800000)
#define VI_INTST3_mac_1_entry1_ovr5(data)              (0x800000&((data)<<23))
#define VI_INTST3_mac_1_entry1_ovr5_src(data)          ((0x800000&(data))>>23)
#define VI_INTST3_get_mac_1_entry1_ovr5(data)          ((0x800000&(data))>>23)
//this->default: VI_INTST3_mac_1_entry1_ovr5           0x0
#define VI_INTST3_mac_1_entry1_ovr4_shift              (22)
#define VI_INTST3_mac_1_entry1_ovr4_mask               (0x400000)
#define VI_INTST3_mac_1_entry1_ovr4(data)              (0x400000&((data)<<22))
#define VI_INTST3_mac_1_entry1_ovr4_src(data)          ((0x400000&(data))>>22)
#define VI_INTST3_get_mac_1_entry1_ovr4(data)          ((0x400000&(data))>>22)
//this->default: VI_INTST3_mac_1_entry1_ovr4           0x0
#define VI_INTST3_mac_1_entry1_ovr3_shift              (21)
#define VI_INTST3_mac_1_entry1_ovr3_mask               (0x200000)
#define VI_INTST3_mac_1_entry1_ovr3(data)              (0x200000&((data)<<21))
#define VI_INTST3_mac_1_entry1_ovr3_src(data)          ((0x200000&(data))>>21)
#define VI_INTST3_get_mac_1_entry1_ovr3(data)          ((0x200000&(data))>>21)
//this->default: VI_INTST3_mac_1_entry1_ovr3           0x0
#define VI_INTST3_mac_1_entry1_ovr2_shift              (20)
#define VI_INTST3_mac_1_entry1_ovr2_mask               (0x100000)
#define VI_INTST3_mac_1_entry1_ovr2(data)              (0x100000&((data)<<20))
#define VI_INTST3_mac_1_entry1_ovr2_src(data)          ((0x100000&(data))>>20)
#define VI_INTST3_get_mac_1_entry1_ovr2(data)          ((0x100000&(data))>>20)
//this->default: VI_INTST3_mac_1_entry1_ovr2           0x0
#define VI_INTST3_mac_1_entry1_ovr1_shift              (19)
#define VI_INTST3_mac_1_entry1_ovr1_mask               (0x80000)
#define VI_INTST3_mac_1_entry1_ovr1(data)              (0x80000&((data)<<19))
#define VI_INTST3_mac_1_entry1_ovr1_src(data)          ((0x80000&(data))>>19)
#define VI_INTST3_get_mac_1_entry1_ovr1(data)          ((0x80000&(data))>>19)
//this->default: VI_INTST3_mac_1_entry1_ovr1           0x0
#define VI_INTST3_mac_1_entry1_ovr0_shift              (18)
#define VI_INTST3_mac_1_entry1_ovr0_mask               (0x40000)
#define VI_INTST3_mac_1_entry1_ovr0(data)              (0x40000&((data)<<18))
#define VI_INTST3_mac_1_entry1_ovr0_src(data)          ((0x40000&(data))>>18)
#define VI_INTST3_get_mac_1_entry1_ovr0(data)          ((0x40000&(data))>>18)
//this->default: VI_INTST3_mac_1_entry1_ovr0           0x0
#define VI_INTST3_mac_1_entry1_ovf_shift              (17)
#define VI_INTST3_mac_1_entry1_ovf_mask               (0x20000)
#define VI_INTST3_mac_1_entry1_ovf(data)              (0x20000&((data)<<17))
#define VI_INTST3_mac_1_entry1_ovf_src(data)          ((0x20000&(data))>>17)
#define VI_INTST3_get_mac_1_entry1_ovf(data)          ((0x20000&(data))>>17)
//this->default: VI_INTST3_mac_1_entry1_ovf           0x0
#define VI_INTST3_mac_1_entry1_done_shift              (16)
#define VI_INTST3_mac_1_entry1_done_mask               (0x10000)
#define VI_INTST3_mac_1_entry1_done(data)              (0x10000&((data)<<16))
#define VI_INTST3_mac_1_entry1_done_src(data)          ((0x10000&(data))>>16)
#define VI_INTST3_get_mac_1_entry1_done(data)          ((0x10000&(data))>>16)
//this->default: VI_INTST3_mac_1_entry1_done           0x0
#define VI_INTST3_mac_1_entry0_ovr8_shift              (11)
#define VI_INTST3_mac_1_entry0_ovr8_mask               (0x800)
#define VI_INTST3_mac_1_entry0_ovr8(data)              (0x800&((data)<<11))
#define VI_INTST3_mac_1_entry0_ovr8_src(data)          ((0x800&(data))>>11)
#define VI_INTST3_get_mac_1_entry0_ovr8(data)          ((0x800&(data))>>11)
//this->default: VI_INTST3_mac_1_entry0_ovr8           0x0
#define VI_INTST3_mac_1_entry0_ovr7_shift              (10)
#define VI_INTST3_mac_1_entry0_ovr7_mask               (0x400)
#define VI_INTST3_mac_1_entry0_ovr7(data)              (0x400&((data)<<10))
#define VI_INTST3_mac_1_entry0_ovr7_src(data)          ((0x400&(data))>>10)
#define VI_INTST3_get_mac_1_entry0_ovr7(data)          ((0x400&(data))>>10)
//this->default: VI_INTST3_mac_1_entry0_ovr7           0x0
#define VI_INTST3_mac_1_entry0_ovr6_shift              (9)
#define VI_INTST3_mac_1_entry0_ovr6_mask               (0x200)
#define VI_INTST3_mac_1_entry0_ovr6(data)              (0x200&((data)<<9))
#define VI_INTST3_mac_1_entry0_ovr6_src(data)          ((0x200&(data))>>9)
#define VI_INTST3_get_mac_1_entry0_ovr6(data)          ((0x200&(data))>>9)
//this->default: VI_INTST3_mac_1_entry0_ovr6           0x0
#define VI_INTST3_mac_1_entry0_ovr5_shift              (8)
#define VI_INTST3_mac_1_entry0_ovr5_mask               (0x100)
#define VI_INTST3_mac_1_entry0_ovr5(data)              (0x100&((data)<<8))
#define VI_INTST3_mac_1_entry0_ovr5_src(data)          ((0x100&(data))>>8)
#define VI_INTST3_get_mac_1_entry0_ovr5(data)          ((0x100&(data))>>8)
//this->default: VI_INTST3_mac_1_entry0_ovr5           0x0
#define VI_INTST3_mac_1_entry0_ovr4_shift              (7)
#define VI_INTST3_mac_1_entry0_ovr4_mask               (0x80)
#define VI_INTST3_mac_1_entry0_ovr4(data)              (0x80&((data)<<7))
#define VI_INTST3_mac_1_entry0_ovr4_src(data)          ((0x80&(data))>>7)
#define VI_INTST3_get_mac_1_entry0_ovr4(data)          ((0x80&(data))>>7)
//this->default: VI_INTST3_mac_1_entry0_ovr4           0x0
#define VI_INTST3_mac_1_entry0_ovr3_shift              (6)
#define VI_INTST3_mac_1_entry0_ovr3_mask               (0x40)
#define VI_INTST3_mac_1_entry0_ovr3(data)              (0x40&((data)<<6))
#define VI_INTST3_mac_1_entry0_ovr3_src(data)          ((0x40&(data))>>6)
#define VI_INTST3_get_mac_1_entry0_ovr3(data)          ((0x40&(data))>>6)
//this->default: VI_INTST3_mac_1_entry0_ovr3           0x0
#define VI_INTST3_mac_1_entry0_ovr2_shift              (5)
#define VI_INTST3_mac_1_entry0_ovr2_mask               (0x20)
#define VI_INTST3_mac_1_entry0_ovr2(data)              (0x20&((data)<<5))
#define VI_INTST3_mac_1_entry0_ovr2_src(data)          ((0x20&(data))>>5)
#define VI_INTST3_get_mac_1_entry0_ovr2(data)          ((0x20&(data))>>5)
//this->default: VI_INTST3_mac_1_entry0_ovr2           0x0
#define VI_INTST3_mac_1_entry0_ovr1_shift              (4)
#define VI_INTST3_mac_1_entry0_ovr1_mask               (0x10)
#define VI_INTST3_mac_1_entry0_ovr1(data)              (0x10&((data)<<4))
#define VI_INTST3_mac_1_entry0_ovr1_src(data)          ((0x10&(data))>>4)
#define VI_INTST3_get_mac_1_entry0_ovr1(data)          ((0x10&(data))>>4)
//this->default: VI_INTST3_mac_1_entry0_ovr1           0x0
#define VI_INTST3_mac_1_entry0_ovr0_shift              (3)
#define VI_INTST3_mac_1_entry0_ovr0_mask               (0x8)
#define VI_INTST3_mac_1_entry0_ovr0(data)              (0x8&((data)<<3))
#define VI_INTST3_mac_1_entry0_ovr0_src(data)          ((0x8&(data))>>3)
#define VI_INTST3_get_mac_1_entry0_ovr0(data)          ((0x8&(data))>>3)
//this->default: VI_INTST3_mac_1_entry0_ovr0           0x0
#define VI_INTST3_mac_1_entry0_ovf_shift              (2)
#define VI_INTST3_mac_1_entry0_ovf_mask               (0x4)
#define VI_INTST3_mac_1_entry0_ovf(data)              (0x4&((data)<<2))
#define VI_INTST3_mac_1_entry0_ovf_src(data)          ((0x4&(data))>>2)
#define VI_INTST3_get_mac_1_entry0_ovf(data)          ((0x4&(data))>>2)
//this->default: VI_INTST3_mac_1_entry0_ovf           0x0
#define VI_INTST3_mac_1_entry0_done_shift              (1)
#define VI_INTST3_mac_1_entry0_done_mask               (0x2)
#define VI_INTST3_mac_1_entry0_done(data)              (0x2&((data)<<1))
#define VI_INTST3_mac_1_entry0_done_src(data)          ((0x2&(data))>>1)
#define VI_INTST3_get_mac_1_entry0_done(data)          ((0x2&(data))>>1)
//this->default: VI_INTST3_mac_1_entry0_done           0x0
#define VI_INTST3_write_data_shift              (0)
#define VI_INTST3_write_data_mask               (0x1)
#define VI_INTST3_write_data(data)              (0x1&((data)<<0))
#define VI_INTST3_write_data_src(data)          ((0x1&(data))>>0)
#define VI_INTST3_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_INTST3_write_data           0x0

#define VI_INTST4                        0x500
#define VI_INTST4_reg_addr               "0x9812b500"
#define VI_INTST4_mac_1_entry3_ovr8_shift              (26)
#define VI_INTST4_mac_1_entry3_ovr8_mask               (0x4000000)
#define VI_INTST4_mac_1_entry3_ovr8(data)              (0x4000000&((data)<<26))
#define VI_INTST4_mac_1_entry3_ovr8_src(data)          ((0x4000000&(data))>>26)
#define VI_INTST4_get_mac_1_entry3_ovr8(data)          ((0x4000000&(data))>>26)
//this->default: VI_INTST4_mac_1_entry3_ovr8           0x0
#define VI_INTST4_mac_1_entry3_ovr7_shift              (25)
#define VI_INTST4_mac_1_entry3_ovr7_mask               (0x2000000)
#define VI_INTST4_mac_1_entry3_ovr7(data)              (0x2000000&((data)<<25))
#define VI_INTST4_mac_1_entry3_ovr7_src(data)          ((0x2000000&(data))>>25)
#define VI_INTST4_get_mac_1_entry3_ovr7(data)          ((0x2000000&(data))>>25)
//this->default: VI_INTST4_mac_1_entry3_ovr7           0x0
#define VI_INTST4_mac_1_entry3_ovr6_shift              (24)
#define VI_INTST4_mac_1_entry3_ovr6_mask               (0x1000000)
#define VI_INTST4_mac_1_entry3_ovr6(data)              (0x1000000&((data)<<24))
#define VI_INTST4_mac_1_entry3_ovr6_src(data)          ((0x1000000&(data))>>24)
#define VI_INTST4_get_mac_1_entry3_ovr6(data)          ((0x1000000&(data))>>24)
//this->default: VI_INTST4_mac_1_entry3_ovr6           0x0
#define VI_INTST4_mac_1_entry3_ovr5_shift              (23)
#define VI_INTST4_mac_1_entry3_ovr5_mask               (0x800000)
#define VI_INTST4_mac_1_entry3_ovr5(data)              (0x800000&((data)<<23))
#define VI_INTST4_mac_1_entry3_ovr5_src(data)          ((0x800000&(data))>>23)
#define VI_INTST4_get_mac_1_entry3_ovr5(data)          ((0x800000&(data))>>23)
//this->default: VI_INTST4_mac_1_entry3_ovr5           0x0
#define VI_INTST4_mac_1_entry3_ovr4_shift              (22)
#define VI_INTST4_mac_1_entry3_ovr4_mask               (0x400000)
#define VI_INTST4_mac_1_entry3_ovr4(data)              (0x400000&((data)<<22))
#define VI_INTST4_mac_1_entry3_ovr4_src(data)          ((0x400000&(data))>>22)
#define VI_INTST4_get_mac_1_entry3_ovr4(data)          ((0x400000&(data))>>22)
//this->default: VI_INTST4_mac_1_entry3_ovr4           0x0
#define VI_INTST4_mac_1_entry3_ovr3_shift              (21)
#define VI_INTST4_mac_1_entry3_ovr3_mask               (0x200000)
#define VI_INTST4_mac_1_entry3_ovr3(data)              (0x200000&((data)<<21))
#define VI_INTST4_mac_1_entry3_ovr3_src(data)          ((0x200000&(data))>>21)
#define VI_INTST4_get_mac_1_entry3_ovr3(data)          ((0x200000&(data))>>21)
//this->default: VI_INTST4_mac_1_entry3_ovr3           0x0
#define VI_INTST4_mac_1_entry3_ovr2_shift              (20)
#define VI_INTST4_mac_1_entry3_ovr2_mask               (0x100000)
#define VI_INTST4_mac_1_entry3_ovr2(data)              (0x100000&((data)<<20))
#define VI_INTST4_mac_1_entry3_ovr2_src(data)          ((0x100000&(data))>>20)
#define VI_INTST4_get_mac_1_entry3_ovr2(data)          ((0x100000&(data))>>20)
//this->default: VI_INTST4_mac_1_entry3_ovr2           0x0
#define VI_INTST4_mac_1_entry3_ovr1_shift              (19)
#define VI_INTST4_mac_1_entry3_ovr1_mask               (0x80000)
#define VI_INTST4_mac_1_entry3_ovr1(data)              (0x80000&((data)<<19))
#define VI_INTST4_mac_1_entry3_ovr1_src(data)          ((0x80000&(data))>>19)
#define VI_INTST4_get_mac_1_entry3_ovr1(data)          ((0x80000&(data))>>19)
//this->default: VI_INTST4_mac_1_entry3_ovr1           0x0
#define VI_INTST4_mac_1_entry3_ovr0_shift              (18)
#define VI_INTST4_mac_1_entry3_ovr0_mask               (0x40000)
#define VI_INTST4_mac_1_entry3_ovr0(data)              (0x40000&((data)<<18))
#define VI_INTST4_mac_1_entry3_ovr0_src(data)          ((0x40000&(data))>>18)
#define VI_INTST4_get_mac_1_entry3_ovr0(data)          ((0x40000&(data))>>18)
//this->default: VI_INTST4_mac_1_entry3_ovr0           0x0
#define VI_INTST4_mac_1_entry3_ovf_shift              (17)
#define VI_INTST4_mac_1_entry3_ovf_mask               (0x20000)
#define VI_INTST4_mac_1_entry3_ovf(data)              (0x20000&((data)<<17))
#define VI_INTST4_mac_1_entry3_ovf_src(data)          ((0x20000&(data))>>17)
#define VI_INTST4_get_mac_1_entry3_ovf(data)          ((0x20000&(data))>>17)
//this->default: VI_INTST4_mac_1_entry3_ovf           0x0
#define VI_INTST4_mac_1_entry3_done_shift              (16)
#define VI_INTST4_mac_1_entry3_done_mask               (0x10000)
#define VI_INTST4_mac_1_entry3_done(data)              (0x10000&((data)<<16))
#define VI_INTST4_mac_1_entry3_done_src(data)          ((0x10000&(data))>>16)
#define VI_INTST4_get_mac_1_entry3_done(data)          ((0x10000&(data))>>16)
//this->default: VI_INTST4_mac_1_entry3_done           0x0
#define VI_INTST4_mac_1_entry2_ovr8_shift              (11)
#define VI_INTST4_mac_1_entry2_ovr8_mask               (0x800)
#define VI_INTST4_mac_1_entry2_ovr8(data)              (0x800&((data)<<11))
#define VI_INTST4_mac_1_entry2_ovr8_src(data)          ((0x800&(data))>>11)
#define VI_INTST4_get_mac_1_entry2_ovr8(data)          ((0x800&(data))>>11)
//this->default: VI_INTST4_mac_1_entry2_ovr8           0x0
#define VI_INTST4_mac_1_entry2_ovr7_shift              (10)
#define VI_INTST4_mac_1_entry2_ovr7_mask               (0x400)
#define VI_INTST4_mac_1_entry2_ovr7(data)              (0x400&((data)<<10))
#define VI_INTST4_mac_1_entry2_ovr7_src(data)          ((0x400&(data))>>10)
#define VI_INTST4_get_mac_1_entry2_ovr7(data)          ((0x400&(data))>>10)
//this->default: VI_INTST4_mac_1_entry2_ovr7           0x0
#define VI_INTST4_mac_1_entry2_ovr6_shift              (9)
#define VI_INTST4_mac_1_entry2_ovr6_mask               (0x200)
#define VI_INTST4_mac_1_entry2_ovr6(data)              (0x200&((data)<<9))
#define VI_INTST4_mac_1_entry2_ovr6_src(data)          ((0x200&(data))>>9)
#define VI_INTST4_get_mac_1_entry2_ovr6(data)          ((0x200&(data))>>9)
//this->default: VI_INTST4_mac_1_entry2_ovr6           0x0
#define VI_INTST4_mac_1_entry2_ovr5_shift              (8)
#define VI_INTST4_mac_1_entry2_ovr5_mask               (0x100)
#define VI_INTST4_mac_1_entry2_ovr5(data)              (0x100&((data)<<8))
#define VI_INTST4_mac_1_entry2_ovr5_src(data)          ((0x100&(data))>>8)
#define VI_INTST4_get_mac_1_entry2_ovr5(data)          ((0x100&(data))>>8)
//this->default: VI_INTST4_mac_1_entry2_ovr5           0x0
#define VI_INTST4_mac_1_entry2_ovr4_shift              (7)
#define VI_INTST4_mac_1_entry2_ovr4_mask               (0x80)
#define VI_INTST4_mac_1_entry2_ovr4(data)              (0x80&((data)<<7))
#define VI_INTST4_mac_1_entry2_ovr4_src(data)          ((0x80&(data))>>7)
#define VI_INTST4_get_mac_1_entry2_ovr4(data)          ((0x80&(data))>>7)
//this->default: VI_INTST4_mac_1_entry2_ovr4           0x0
#define VI_INTST4_mac_1_entry2_ovr3_shift              (6)
#define VI_INTST4_mac_1_entry2_ovr3_mask               (0x40)
#define VI_INTST4_mac_1_entry2_ovr3(data)              (0x40&((data)<<6))
#define VI_INTST4_mac_1_entry2_ovr3_src(data)          ((0x40&(data))>>6)
#define VI_INTST4_get_mac_1_entry2_ovr3(data)          ((0x40&(data))>>6)
//this->default: VI_INTST4_mac_1_entry2_ovr3           0x0
#define VI_INTST4_mac_1_entry2_ovr2_shift              (5)
#define VI_INTST4_mac_1_entry2_ovr2_mask               (0x20)
#define VI_INTST4_mac_1_entry2_ovr2(data)              (0x20&((data)<<5))
#define VI_INTST4_mac_1_entry2_ovr2_src(data)          ((0x20&(data))>>5)
#define VI_INTST4_get_mac_1_entry2_ovr2(data)          ((0x20&(data))>>5)
//this->default: VI_INTST4_mac_1_entry2_ovr2           0x0
#define VI_INTST4_mac_1_entry2_ovr1_shift              (4)
#define VI_INTST4_mac_1_entry2_ovr1_mask               (0x10)
#define VI_INTST4_mac_1_entry2_ovr1(data)              (0x10&((data)<<4))
#define VI_INTST4_mac_1_entry2_ovr1_src(data)          ((0x10&(data))>>4)
#define VI_INTST4_get_mac_1_entry2_ovr1(data)          ((0x10&(data))>>4)
//this->default: VI_INTST4_mac_1_entry2_ovr1           0x0
#define VI_INTST4_mac_1_entry2_ovr0_shift              (3)
#define VI_INTST4_mac_1_entry2_ovr0_mask               (0x8)
#define VI_INTST4_mac_1_entry2_ovr0(data)              (0x8&((data)<<3))
#define VI_INTST4_mac_1_entry2_ovr0_src(data)          ((0x8&(data))>>3)
#define VI_INTST4_get_mac_1_entry2_ovr0(data)          ((0x8&(data))>>3)
//this->default: VI_INTST4_mac_1_entry2_ovr0           0x0
#define VI_INTST4_mac_1_entry2_ovf_shift              (2)
#define VI_INTST4_mac_1_entry2_ovf_mask               (0x4)
#define VI_INTST4_mac_1_entry2_ovf(data)              (0x4&((data)<<2))
#define VI_INTST4_mac_1_entry2_ovf_src(data)          ((0x4&(data))>>2)
#define VI_INTST4_get_mac_1_entry2_ovf(data)          ((0x4&(data))>>2)
//this->default: VI_INTST4_mac_1_entry2_ovf           0x0
#define VI_INTST4_mac_1_entry2_done_shift              (1)
#define VI_INTST4_mac_1_entry2_done_mask               (0x2)
#define VI_INTST4_mac_1_entry2_done(data)              (0x2&((data)<<1))
#define VI_INTST4_mac_1_entry2_done_src(data)          ((0x2&(data))>>1)
#define VI_INTST4_get_mac_1_entry2_done(data)          ((0x2&(data))>>1)
//this->default: VI_INTST4_mac_1_entry2_done           0x0
#define VI_INTST4_write_data_shift              (0)
#define VI_INTST4_write_data_mask               (0x1)
#define VI_INTST4_write_data(data)              (0x1&((data)<<0))
#define VI_INTST4_write_data_src(data)          ((0x1&(data))>>0)
#define VI_INTST4_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_INTST4_write_data           0x0

#define VI_DBG                        0x504
#define VI_DBG_reg_addr               "0x9812b504"
#define VI_DBG_sel1_shift              (16)
#define VI_DBG_sel1_mask               (0xff0000)
#define VI_DBG_sel1(data)              (0xff0000&((data)<<16))
#define VI_DBG_sel1_src(data)          ((0xff0000&(data))>>16)
#define VI_DBG_get_sel1(data)          ((0xff0000&(data))>>16)
//this->default: VI_DBG_sel1           0x0
#define VI_DBG_sel0_shift              (4)
#define VI_DBG_sel0_mask               (0xff0)
#define VI_DBG_sel0(data)              (0xff0&((data)<<4))
#define VI_DBG_sel0_src(data)          ((0xff0&(data))>>4)
#define VI_DBG_get_sel0(data)          ((0xff0&(data))>>4)
//this->default: VI_DBG_sel0           0x0
#define VI_DBG_en_shift              (1)
#define VI_DBG_en_mask               (0x2)
#define VI_DBG_en(data)              (0x2&((data)<<1))
#define VI_DBG_en_src(data)          ((0x2&(data))>>1)
#define VI_DBG_get_en(data)          ((0x2&(data))>>1)
//this->default: VI_DBG_en           0x0
#define VI_DBG_write_data_shift              (0)
#define VI_DBG_write_data_mask               (0x1)
#define VI_DBG_write_data(data)              (0x1&((data)<<0))
#define VI_DBG_write_data_src(data)          ((0x1&(data))>>0)
#define VI_DBG_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_DBG_write_data           0x0

#define VI_DMY_0                        0x508
#define VI_DMY_0_reg_addr               "0x9812b508"
#define VI_DMY_0_dummy_shift              (0)
#define VI_DMY_0_dummy_mask               (0xffffffff)
#define VI_DMY_0_dummy(data)              (0xffffffff&((data)<<0))
#define VI_DMY_0_dummy_src(data)          ((0xffffffff&(data))>>0)
#define VI_DMY_0_get_dummy(data)          ((0xffffffff&(data))>>0)
//this->default: VI_DMY_0_dummy           0x0

#define VI_DMY_1                        0x50c
#define VI_DMY_1_reg_addr               "0x9812b50c"
#define VI_DMY_1_dummy_shift              (0)
#define VI_DMY_1_dummy_mask               (0xffffffff)
#define VI_DMY_1_dummy(data)              (0xffffffff&((data)<<0))
#define VI_DMY_1_dummy_src(data)          ((0xffffffff&(data))>>0)
#define VI_DMY_1_get_dummy(data)          ((0xffffffff&(data))>>0)
//this->default: VI_DMY_1_dummy           0x0

#define VI_DMY_2                        0x510
#define VI_DMY_2_reg_addr               "0x9812b510"
#define VI_DMY_2_dummy_shift              (0)
#define VI_DMY_2_dummy_mask               (0xffffffff)
#define VI_DMY_2_dummy(data)              (0xffffffff&((data)<<0))
#define VI_DMY_2_dummy_src(data)          ((0xffffffff&(data))>>0)
#define VI_DMY_2_get_dummy(data)          ((0xffffffff&(data))>>0)
//this->default: VI_DMY_2_dummy           0x0

#define VI_MISC_DMA_WREQ                        0x514
#define VI_MISC_DMA_WREQ_reg_addr               "0x9812b514"
#define VI_MISC_DMA_WREQ_cnt_st_shift              (0)
#define VI_MISC_DMA_WREQ_cnt_st_mask               (0xf)
#define VI_MISC_DMA_WREQ_cnt_st(data)              (0xf&((data)<<0))
#define VI_MISC_DMA_WREQ_cnt_st_src(data)          ((0xf&(data))>>0)
#define VI_MISC_DMA_WREQ_get_cnt_st(data)          ((0xf&(data))>>0)
//this->default: VI_MISC_DMA_WREQ_cnt_st           0x0

#define VI_MISC_MAC0_ENTRY                        0x518
#define VI_MISC_MAC0_ENTRY_reg_addr               "0x9812b518"
#define VI_MISC_MAC0_ENTRY_addr_valid_st_shift              (2)
#define VI_MISC_MAC0_ENTRY_addr_valid_st_mask               (0x4)
#define VI_MISC_MAC0_ENTRY_addr_valid_st(data)              (0x4&((data)<<2))
#define VI_MISC_MAC0_ENTRY_addr_valid_st_src(data)          ((0x4&(data))>>2)
#define VI_MISC_MAC0_ENTRY_get_addr_valid_st(data)          ((0x4&(data))>>2)
//this->default: VI_MISC_MAC0_ENTRY_addr_valid_st           0x0
#define VI_MISC_MAC0_ENTRY_working_st_shift              (0)
#define VI_MISC_MAC0_ENTRY_working_st_mask               (0x3)
#define VI_MISC_MAC0_ENTRY_working_st(data)              (0x3&((data)<<0))
#define VI_MISC_MAC0_ENTRY_working_st_src(data)          ((0x3&(data))>>0)
#define VI_MISC_MAC0_ENTRY_get_working_st(data)          ((0x3&(data))>>0)
//this->default: VI_MISC_MAC0_ENTRY_working_st           0x0

#define VI_MISC_MAC1_ENTRY                        0x51c
#define VI_MISC_MAC1_ENTRY_reg_addr               "0x9812b51c"
#define VI_MISC_MAC1_ENTRY_addr_valid_st_shift              (2)
#define VI_MISC_MAC1_ENTRY_addr_valid_st_mask               (0x4)
#define VI_MISC_MAC1_ENTRY_addr_valid_st(data)              (0x4&((data)<<2))
#define VI_MISC_MAC1_ENTRY_addr_valid_st_src(data)          ((0x4&(data))>>2)
#define VI_MISC_MAC1_ENTRY_get_addr_valid_st(data)          ((0x4&(data))>>2)
//this->default: VI_MISC_MAC1_ENTRY_addr_valid_st           0x0
#define VI_MISC_MAC1_ENTRY_working_st_shift              (0)
#define VI_MISC_MAC1_ENTRY_working_st_mask               (0x3)
#define VI_MISC_MAC1_ENTRY_working_st(data)              (0x3&((data)<<0))
#define VI_MISC_MAC1_ENTRY_working_st_src(data)          ((0x3&(data))>>0)
#define VI_MISC_MAC1_ENTRY_get_working_st(data)          ((0x3&(data))>>0)
//this->default: VI_MISC_MAC1_ENTRY_working_st           0x0

#define VI_MISC_1_MAC0                        0x520
#define VI_MISC_1_MAC0_reg_addr               "0x9812b520"
#define VI_MISC_1_MAC0_wait_fi_num_shift              (0)
#define VI_MISC_1_MAC0_wait_fi_num_mask               (0x7)
#define VI_MISC_1_MAC0_wait_fi_num(data)              (0x7&((data)<<0))
#define VI_MISC_1_MAC0_wait_fi_num_src(data)          ((0x7&(data))>>0)
#define VI_MISC_1_MAC0_get_wait_fi_num(data)          ((0x7&(data))>>0)
//this->default: VI_MISC_1_MAC0_wait_fi_num           0x2

#define VI_MISC_1_MAC1                        0x524
#define VI_MISC_1_MAC1_reg_addr               "0x9812b524"
#define VI_MISC_1_MAC1_wait_fi_num_shift              (0)
#define VI_MISC_1_MAC1_wait_fi_num_mask               (0x7)
#define VI_MISC_1_MAC1_wait_fi_num(data)              (0x7&((data)<<0))
#define VI_MISC_1_MAC1_wait_fi_num_src(data)          ((0x7&(data))>>0)
#define VI_MISC_1_MAC1_get_wait_fi_num(data)          ((0x7&(data))>>0)
//this->default: VI_MISC_1_MAC1_wait_fi_num           0x2

#define VI_RST_CTRL                        0x528
#define VI_RST_CTRL_reg_addr               "0x9812b528"
#define VI_RST_CTRL_mac_1_shift              (2)
#define VI_RST_CTRL_mac_1_mask               (0x4)
#define VI_RST_CTRL_mac_1(data)              (0x4&((data)<<2))
#define VI_RST_CTRL_mac_1_src(data)          ((0x4&(data))>>2)
#define VI_RST_CTRL_get_mac_1(data)          ((0x4&(data))>>2)
//this->default: VI_RST_CTRL_mac_1           0x1
#define VI_RST_CTRL_mac_0_shift              (1)
#define VI_RST_CTRL_mac_0_mask               (0x2)
#define VI_RST_CTRL_mac_0(data)              (0x2&((data)<<1))
#define VI_RST_CTRL_mac_0_src(data)          ((0x2&(data))>>1)
#define VI_RST_CTRL_get_mac_0(data)          ((0x2&(data))>>1)
//this->default: VI_RST_CTRL_mac_0           0x1
#define VI_RST_CTRL_write_data_shift              (0)
#define VI_RST_CTRL_write_data_mask               (0x1)
#define VI_RST_CTRL_write_data(data)              (0x1&((data)<<0))
#define VI_RST_CTRL_write_data_src(data)          ((0x1&(data))>>0)
#define VI_RST_CTRL_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_RST_CTRL_write_data           0x0

#define VI_CRC_CTRL                        0x52c
#define VI_CRC_CTRL_reg_addr               "0x9812b52c"
#define VI_CRC_CTRL_mac_1_gating_en_shift              (5)
#define VI_CRC_CTRL_mac_1_gating_en_mask               (0x20)
#define VI_CRC_CTRL_mac_1_gating_en(data)              (0x20&((data)<<5))
#define VI_CRC_CTRL_mac_1_gating_en_src(data)          ((0x20&(data))>>5)
#define VI_CRC_CTRL_get_mac_1_gating_en(data)          ((0x20&(data))>>5)
//this->default: VI_CRC_CTRL_mac_1_gating_en           0x1
#define VI_CRC_CTRL_mac_0_gating_en_shift              (4)
#define VI_CRC_CTRL_mac_0_gating_en_mask               (0x10)
#define VI_CRC_CTRL_mac_0_gating_en(data)              (0x10&((data)<<4))
#define VI_CRC_CTRL_mac_0_gating_en_src(data)          ((0x10&(data))>>4)
#define VI_CRC_CTRL_get_mac_0_gating_en(data)          ((0x10&(data))>>4)
//this->default: VI_CRC_CTRL_mac_0_gating_en           0x1
#define VI_CRC_CTRL_mac_1_en_shift              (2)
#define VI_CRC_CTRL_mac_1_en_mask               (0x4)
#define VI_CRC_CTRL_mac_1_en(data)              (0x4&((data)<<2))
#define VI_CRC_CTRL_mac_1_en_src(data)          ((0x4&(data))>>2)
#define VI_CRC_CTRL_get_mac_1_en(data)          ((0x4&(data))>>2)
//this->default: VI_CRC_CTRL_mac_1_en           0x0
#define VI_CRC_CTRL_mac_0_en_shift              (1)
#define VI_CRC_CTRL_mac_0_en_mask               (0x2)
#define VI_CRC_CTRL_mac_0_en(data)              (0x2&((data)<<1))
#define VI_CRC_CTRL_mac_0_en_src(data)          ((0x2&(data))>>1)
#define VI_CRC_CTRL_get_mac_0_en(data)          ((0x2&(data))>>1)
//this->default: VI_CRC_CTRL_mac_0_en           0x0
#define VI_CRC_CTRL_write_data_shift              (0)
#define VI_CRC_CTRL_write_data_mask               (0x1)
#define VI_CRC_CTRL_write_data(data)              (0x1&((data)<<0))
#define VI_CRC_CTRL_write_data_src(data)          ((0x1&(data))>>0)
#define VI_CRC_CTRL_get_write_data(data)          ((0x1&(data))>>0)
//this->default: VI_CRC_CTRL_write_data           0x0

#endif
