{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 300 -defaultsOSRD
preplace port dphy_hs_clock -pg 1 -y 740 -defaultsOSRD
preplace port dphy_clk_lp_n -pg 1 -y 780 -defaultsOSRD
preplace port cam_gpio -pg 1 -y 280 -defaultsOSRD
preplace port dphy_clk_lp_p -pg 1 -y 760 -defaultsOSRD
preplace port hdmi_tx -pg 1 -y 750 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 320 -defaultsOSRD
preplace port cam_iic -pg 1 -y 340 -defaultsOSRD
preplace portBus dphy_data_hs_n -pg 1 -y 880 -defaultsOSRD
preplace portBus sw -pg 1 -y 980 -defaultsOSRD
preplace portBus dphy_data_hs_p -pg 1 -y 900 -defaultsOSRD
preplace portBus btn -pg 1 -y 960 -defaultsOSRD
preplace portBus led -pg 1 -y 950 -defaultsOSRD
preplace portBus dphy_data_lp_n -pg 1 -y 860 -defaultsOSRD
preplace portBus dphy_data_lp_p -pg 1 -y 840 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 9 -y 770 -defaultsOSRD
preplace inst MIPI_CSI_2_RX_0 -pg 1 -lvl 5 -y 690 -defaultsOSRD
preplace inst vtg -pg 1 -lvl 8 -y 660 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 8 -y 360 -defaultsOSRD
preplace inst MIPI_D_PHY_RX_0 -pg 1 -lvl 4 -y 840 -defaultsOSRD
preplace inst axi_mem_intercon_1 -pg 1 -lvl 9 -y 350 -defaultsOSRD
preplace inst AXI_GammaCorrection_0 -pg 1 -lvl 7 -y 690 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 9 -y 560 -defaultsOSRD
preplace inst rst_vid_clk_dyn -pg 1 -lvl 7 -y 400 -defaultsOSRD
preplace inst rgb2dvi_0 -pg 1 -lvl 10 -y 750 -defaultsOSRD
preplace inst DVIClocking_0 -pg 1 -lvl 6 -y 510 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -y 500 -defaultsOSRD
preplace inst video_dynclk -pg 1 -lvl 4 -y 490 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -y 660 -defaultsOSRD
preplace inst AXI_BayerToRGB_1 -pg 1 -lvl 6 -y 710 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 9 -y 110 -defaultsOSRD
preplace inst rst_clk_wiz_0_50M -pg 1 -lvl 2 -y 630 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 10 -y 360 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 10 1 NJ
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 5 920 410 NJ 410 NJ 410 2050J 490 2460J
preplace netloc btn_1 1 0 6 NJ 960 NJ 960 NJ 960 870J 580 1250J 560 1610
preplace netloc dphy_data_hs_p_1 1 0 4 -10J 800 NJ 800 NJ 800 NJ
preplace netloc s_axil_clk_50 1 1 9 190 540 580 280 900 620 1260 510 1660J 590 2090 570 2510 480 NJ 480 3270
preplace netloc dphy_data_lp_n_1 1 0 4 NJ 860 NJ 860 NJ 860 NJ
preplace netloc clk_wiz_0_locked 1 1 1 210
preplace netloc axi_vdma_0_s2mm_introut 1 8 1 2930
preplace netloc DVIClocking_0_SerialClk 1 6 4 NJ 510 NJ 510 2870J 900 3300
preplace netloc mm_clk_150 1 1 9 200 720 NJ 720 880J 670 1290 570 1640 600 2060 290 2500 230 2960 470 3280
preplace netloc dphy_hs_clock_1 1 0 4 NJ 740 NJ 740 NJ 740 NJ
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 9 1 N
preplace netloc processing_system7_0_M_AXI_GP0 1 2 9 590 210 NJ 210 NJ 210 NJ 210 NJ 210 NJ 210 2990J 230 NJ 230 3770
preplace netloc axi_vdma_0_M_AXI_MM2S 1 8 1 2890
preplace netloc axi_mem_intercon_1_M00_AXI 1 9 1 N
preplace netloc rst_vid_clk_dyn_peripheral_aresetn 1 7 1 2440
preplace netloc dphy_clk_lp_p_1 1 0 4 NJ 760 NJ 760 NJ 760 NJ
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 8 1 2920
preplace netloc v_tc_0_irq 1 8 1 2940
preplace netloc rst_clk_wiz_0_50M_peripheral_reset 1 2 2 560 900 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 10 200 260 NJ 260 NJ 260 NJ 260 NJ 260 2070 220 NJ 220 2980J 490 NJ 490 3760
preplace netloc dphy_clk_lp_n_1 1 0 4 NJ 780 NJ 780 NJ 780 NJ
preplace netloc processing_system7_0_IIC_0 1 10 1 NJ
preplace netloc ps7_0_axi_periph_M03_AXI 1 3 1 890
preplace netloc axi_mem_intercon_M00_AXI 1 9 1 3270
preplace netloc AXI_BayerToRGB_1_led 1 6 5 2070 500 NJ 500 2860J 950 NJ 950 NJ
preplace netloc dphy_data_hs_n_1 1 0 4 0J 820 NJ 820 NJ 820 NJ
preplace netloc rgb2dvi_0_TMDS 1 10 1 NJ
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 930
preplace netloc v_axi4s_vid_out_0_locked 1 9 1 3280
preplace netloc rst_clk_wiz_0_50M_peripheral_aresetn 1 2 7 590 730 920 630 1280 580 1590 610 2100 590 2490 240 2970
preplace netloc xlconcat_0_dout 1 9 1 3290
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 7 3 2520 530 2900J 640 3270
preplace netloc ref_clk_200 1 1 3 190 880 NJ 880 NJ
preplace netloc processing_system7_0_FIXED_IO 1 10 1 NJ
preplace netloc AXI_GammaCorrection_0_AXI_Stream_Master 1 7 1 2470
preplace netloc clk_wiz_1_locked 1 4 2 N 500 1670J
preplace netloc rst_clk_wiz_0_50M_interconnect_aresetn 1 2 7 570 190 NJ 190 NJ 190 NJ 190 NJ 190 NJ 190 3000
preplace netloc axi_vdma_0_mm2s_introut 1 8 1 2950
preplace netloc MIPI_D_PHY_RX_0_RxByteClkHS 1 4 1 1300
preplace netloc clk_wiz_1_pxl_clk_5x 1 4 2 N 480 1680J
preplace netloc processing_system7_0_GPIO_0 1 10 1 NJ
preplace netloc ps7_0_axi_periph_M05_AXI 1 3 4 860 590 NJ 590 1600J 620 2040J
preplace netloc ps7_0_axi_periph_M04_AXI 1 3 2 880 600 1270J
preplace netloc sw_1 1 0 6 NJ 980 NJ 980 NJ 980 930J 610 1240J 540 1620
preplace netloc processing_system7_0_FCLK_CLK0 1 0 11 -10 750 NJ 750 NJ 750 910 570 1230J 530 1650J 580 2050J 520 NJ 520 2910J 630 NJ 630 3770
preplace netloc v_tc_0_vtiming_out 1 8 1 2880
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 5 910 280 NJ 280 NJ 280 NJ 280 2510J
preplace netloc axi_vdma_0_M_AXI_S2MM 1 8 1 2920
preplace netloc MIPI_D_PHY_RX_0_D_PHY_PPI 1 4 1 1270
preplace netloc AXI_BayerToRGB_1_AXI_Stream_Master 1 6 1 2080
preplace netloc dphy_data_lp_p_1 1 0 4 NJ 840 NJ 840 NJ 840 NJ
preplace netloc MIPI_CSI_2_RX_0_m_axis_video 1 5 1 1630
preplace netloc DVIClocking_0_aLockedOut 1 6 1 2040
preplace netloc rst_vid_clk_dyn_peripheral_reset 1 7 2 2480 490 2890J
preplace netloc PixelClk_Generator_clk_out1 1 6 4 2030 310 2450 810 2970 910 3290
levelinfo -pg 1 -30 100 390 730 1080 1450 1860 2270 2690 3140 3530 3790 -top -10 -bot 1010
",
}
{
   da_axi4_cnt: "1",
}
