!!!!    6    0    1  858382770  Vbb02                                         
!
!***  All contents copyright 2004 Cisco Systems Inc.
!***  All rights reserved.
!***  No portion of this software may be used or reproduced in any form, or
!***  by any means, without prior written permission from Cisco Systems, Inc.
!
! Part Name:         ICS553
! Alias:
! Part Type:         VLSI
! Description:       1 to 4 Clock Buffer
! Manufacturer:      Integrated Circuit Systems
! Package Style:     8 pin SOP
! Created:           Oct 20, 2004
! Programmer:        sama
! Tester:            HP3070
! Processor:         VPU
! Vector Format:     VCL
! Testjet Testable:  yes
! JTAG Device:       no
! Fault coverage:    100%
! Constraints:       
! Cisco Part #:      15-7627-01

sequential

vector cycle  200n
receive delay 160n

assign VDD to pins 1
assign GND to pins 4

assign OE  to pins 8
assign IN  to pins 5
assign OUT to pins 7,6,3,2

power   VDD,GND
inputs  OE,IN
outputs OUT

disable OUT with OE to "0"

family LVT

set ref  on pins 7,6,3,2 to rh 1.7, rl 1.7
set load on pins 7,6,3,2 to pull up

vector INIT1
 set OE  to "1"
 set IN  to "0"
 set OUT to "xxxx"
end vector

vector KEEP1
 set OE  to "k"
 set IN  to "t"
 set OUT to "xxxx"
end vector

vector OE_0
 initialize to KEEP1
 set OE     to "0"
end vector

vector OUT_0000
 initialize to KEEP1
 set OUT    to "0000"
end vector

vector OUT_1111
 initialize to KEEP1
 set OUT    to "1111"
end vector

! ********************************************************

unit "Buffer Enabled"
 execute INIT1
 homingloop 40 times
  execute OUT_0000 exit if pass
 end homingloop
 homingloop 40 times
  execute OUT_1111 exit if pass
 end homingloop
end unit

unit "Buffer Disabled"
 repeat 4 times
  execute OE_0
 end repeat
 repeat 20 times
  execute OUT_1111
 end repeat
end unit

