/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_davic_dma_ch1.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 7:43p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:13:18 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_davic_dma_ch1.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 7:43p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_DAVIC_DMA_CH1_H__
#define BCHP_DAVIC_DMA_CH1_H__

/***************************************************************************
 *DAVIC_DMA_CH1 - DMA Channel 1 Control Registers
 ***************************************************************************/
#define BCHP_DAVIC_DMA_CH1_CONFIG                0x02040900 /* Channel Configuration */
#define BCHP_DAVIC_DMA_CH1_INTERRUPT_STATUS      0x02040904 /* Channel Interrupt Status */
#define BCHP_DAVIC_DMA_CH1_INTERRUPT_MASK        0x02040908 /* Channel Interrupt Mask */
#define BCHP_DAVIC_DMA_CH1_INTERRUPT_MAXBURST    0x0204090c /* Channel Maximum Burst Length */

/***************************************************************************
 *CONFIG - Channel Configuration
 ***************************************************************************/
/* DAVIC_DMA_CH1 :: CONFIG :: reserved0 [31:05] */
#define BCHP_DAVIC_DMA_CH1_CONFIG_reserved0_MASK                   0xffffffe0
#define BCHP_DAVIC_DMA_CH1_CONFIG_reserved0_SHIFT                  5

/* DAVIC_DMA_CH1 :: CONFIG :: DisableBufWWA [04:04] */
#define BCHP_DAVIC_DMA_CH1_CONFIG_DisableBufWWA_MASK               0x00000010
#define BCHP_DAVIC_DMA_CH1_CONFIG_DisableBufWWA_SHIFT              4

/* DAVIC_DMA_CH1 :: CONFIG :: reserved1 [03:03] */
#define BCHP_DAVIC_DMA_CH1_CONFIG_reserved1_MASK                   0x00000008
#define BCHP_DAVIC_DMA_CH1_CONFIG_reserved1_SHIFT                  3

/* DAVIC_DMA_CH1 :: CONFIG :: BufHalt [02:02] */
#define BCHP_DAVIC_DMA_CH1_CONFIG_BufHalt_MASK                     0x00000004
#define BCHP_DAVIC_DMA_CH1_CONFIG_BufHalt_SHIFT                    2

/* DAVIC_DMA_CH1 :: CONFIG :: PktHalt [01:01] */
#define BCHP_DAVIC_DMA_CH1_CONFIG_PktHalt_MASK                     0x00000002
#define BCHP_DAVIC_DMA_CH1_CONFIG_PktHalt_SHIFT                    1

/* DAVIC_DMA_CH1 :: CONFIG :: EnDMA [00:00] */
#define BCHP_DAVIC_DMA_CH1_CONFIG_EnDMA_MASK                       0x00000001
#define BCHP_DAVIC_DMA_CH1_CONFIG_EnDMA_SHIFT                      0

/***************************************************************************
 *INTERRUPT_STATUS - Channel Interrupt Status
 ***************************************************************************/
/* DAVIC_DMA_CH1 :: INTERRUPT_STATUS :: reserved0 [31:03] */
#define BCHP_DAVIC_DMA_CH1_INTERRUPT_STATUS_reserved0_MASK         0xfffffff8
#define BCHP_DAVIC_DMA_CH1_INTERRUPT_STATUS_reserved0_SHIFT        3

/* DAVIC_DMA_CH1 :: INTERRUPT_STATUS :: notvld [02:02] */
#define BCHP_DAVIC_DMA_CH1_INTERRUPT_STATUS_notvld_MASK            0x00000004
#define BCHP_DAVIC_DMA_CH1_INTERRUPT_STATUS_notvld_SHIFT           2

/* DAVIC_DMA_CH1 :: INTERRUPT_STATUS :: pdone [01:01] */
#define BCHP_DAVIC_DMA_CH1_INTERRUPT_STATUS_pdone_MASK             0x00000002
#define BCHP_DAVIC_DMA_CH1_INTERRUPT_STATUS_pdone_SHIFT            1

/* DAVIC_DMA_CH1 :: INTERRUPT_STATUS :: bdone [00:00] */
#define BCHP_DAVIC_DMA_CH1_INTERRUPT_STATUS_bdone_MASK             0x00000001
#define BCHP_DAVIC_DMA_CH1_INTERRUPT_STATUS_bdone_SHIFT            0

/***************************************************************************
 *INTERRUPT_MASK - Channel Interrupt Mask
 ***************************************************************************/
/* DAVIC_DMA_CH1 :: INTERRUPT_MASK :: reserved0 [31:03] */
#define BCHP_DAVIC_DMA_CH1_INTERRUPT_MASK_reserved0_MASK           0xfffffff8
#define BCHP_DAVIC_DMA_CH1_INTERRUPT_MASK_reserved0_SHIFT          3

/* DAVIC_DMA_CH1 :: INTERRUPT_MASK :: notvld [02:02] */
#define BCHP_DAVIC_DMA_CH1_INTERRUPT_MASK_notvld_MASK              0x00000004
#define BCHP_DAVIC_DMA_CH1_INTERRUPT_MASK_notvld_SHIFT             2

/* DAVIC_DMA_CH1 :: INTERRUPT_MASK :: pdone [01:01] */
#define BCHP_DAVIC_DMA_CH1_INTERRUPT_MASK_pdone_MASK               0x00000002
#define BCHP_DAVIC_DMA_CH1_INTERRUPT_MASK_pdone_SHIFT              1

/* DAVIC_DMA_CH1 :: INTERRUPT_MASK :: bdone [00:00] */
#define BCHP_DAVIC_DMA_CH1_INTERRUPT_MASK_bdone_MASK               0x00000001
#define BCHP_DAVIC_DMA_CH1_INTERRUPT_MASK_bdone_SHIFT              0

/***************************************************************************
 *INTERRUPT_MAXBURST - Channel Maximum Burst Length
 ***************************************************************************/
/* DAVIC_DMA_CH1 :: INTERRUPT_MAXBURST :: reserved0 [31:07] */
#define BCHP_DAVIC_DMA_CH1_INTERRUPT_MAXBURST_reserved0_MASK       0xffffff80
#define BCHP_DAVIC_DMA_CH1_INTERRUPT_MAXBURST_reserved0_SHIFT      7

/* DAVIC_DMA_CH1 :: INTERRUPT_MAXBURST :: max_burst [06:00] */
#define BCHP_DAVIC_DMA_CH1_INTERRUPT_MAXBURST_max_burst_MASK       0x0000007f
#define BCHP_DAVIC_DMA_CH1_INTERRUPT_MAXBURST_max_burst_SHIFT      0

#endif /* #ifndef BCHP_DAVIC_DMA_CH1_H__ */

/* End of File */
