// Seed: 3192979830
module module_0 ();
  wand id_1;
  assign id_1 = 1 != id_1;
  assign module_1.id_5 = 0;
  logic [7:0] id_2;
  assign id_2[1'b0] = id_1;
endmodule
module module_1 (
    input uwire id_0,
    input wor   id_1,
    input wor   id_2
);
  id_4(
      .id_0(id_5 != 1), .id_1(id_1), .id_2(1), .id_3(id_1)
  );
  module_0 modCall_1 ();
  always @(1'b0) begin : LABEL_0
    id_5 = (1'b0);
  end
endmodule
