#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Dec 19 11:28:13 2023
# Process ID: 5876
# Current directory: C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2648 C:\Users\Paula\OneDrive - Universidad de Alcala\Todo\map_qam\map_qam.xpr
# Log file: C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/vivado.log
# Journal file: C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 776.750 ; gain = 75.520
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mapeado_16QAM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mapeado_16QAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mapeado_16QAM
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fa628f42c5f4497dafeea3dc78a09eaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_mapeado_16QAM_behav xil_defaultlib.tb_mapeado_16QAM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] qam16_fir_compiler_0_0 remains a black-box since it has no binding entity [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:72]
WARNING: [VRFC 10-122] qam16_fir_compiler_0_1 remains a black-box since it has no binding entity [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:80]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_I [mapeado_16qam_i_default]
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_Q [mapeado_16qam_q_default]
Compiling architecture testbench of entity xil_defaultlib.tb_mapeado_16qam
Built simulation snapshot tb_mapeado_16QAM_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 785.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mapeado_16QAM_behav -key {Behavioral:sim_1:Functional:tb_mapeado_16QAM} -tclbatch {tb_mapeado_16QAM.tcl} -view {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/tb_mapeado_16QAM_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/tb_mapeado_16QAM_behav.wcfg}
WARNING: Simulation object /tb_mapeado_16QAM/salida_I_8bits was not found in the design.
WARNING: Simulation object /tb_mapeado_16QAM/salida_Q_8bits was not found in the design.
source tb_mapeado_16QAM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mapeado_16QAM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 796.574 ; gain = 11.180
open_bd_design {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/qam16.bd}
Adding cell -- xilinx.com:ip:fir_compiler:7.2 - fir_compiler_I
Adding cell -- xilinx.com:ip:fir_compiler:7.2 - fir_compiler_Q
Adding cell -- xilinx.com:module_ref:mapeado_16QAM_I:1.0 - mapeado_16QAM_I_0
Adding cell -- xilinx.com:module_ref:mapeado_16QAM_Q:1.0 - mapeado_16QAM_Q_0
Successfully read diagram <qam16> from BD file <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/qam16.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 895.809 ; gain = 78.070
delete_bd_objs [get_bd_nets mapeado_16QAM_I_0_salida]
delete_bd_objs [get_bd_nets fir_compiler_I_s_axis_data_tready]
delete_bd_objs [get_bd_nets s_axis_data_tvalid_1_1]
connect_bd_net [get_bd_pins mapeado_16QAM_I_0/salida] [get_bd_pins fir_compiler_I/s_axis_data_tdata]
WARNING: [BD 41-1306] The connection to interface pin /fir_compiler_I/s_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins mapeado_16QAM_I_0/salida] [get_bd_pins fir_compiler_I/s_axis_data_tdata]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets s_axis_data_tvalid_1_1]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets fir_compiler_I_s_axis_data_tready]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets mapeado_16QAM_I_0_salida]'
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/qam16.bd> 
regenerate_bd_layout
startgroup
endgroup
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mapeado_16QAM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mapeado_16QAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mapeado_16QAM
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fa628f42c5f4497dafeea3dc78a09eaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_mapeado_16QAM_behav xil_defaultlib.tb_mapeado_16QAM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] qam16_fir_compiler_0_0 remains a black-box since it has no binding entity [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:72]
WARNING: [VRFC 10-122] qam16_fir_compiler_0_1 remains a black-box since it has no binding entity [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:80]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_I [mapeado_16qam_i_default]
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_Q [mapeado_16qam_q_default]
Compiling architecture testbench of entity xil_defaultlib.tb_mapeado_16qam
Built simulation snapshot tb_mapeado_16QAM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mapeado_16QAM_behav -key {Behavioral:sim_1:Functional:tb_mapeado_16QAM} -tclbatch {tb_mapeado_16QAM.tcl} -view {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/tb_mapeado_16QAM_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/tb_mapeado_16QAM_behav.wcfg}
WARNING: Simulation object /tb_mapeado_16QAM/salida_I_8bits was not found in the design.
WARNING: Simulation object /tb_mapeado_16QAM/salida_Q_8bits was not found in the design.
source tb_mapeado_16QAM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mapeado_16QAM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 957.199 ; gain = 2.383
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mapeado_16QAM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mapeado_16QAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mapeado_16QAM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fa628f42c5f4497dafeea3dc78a09eaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_mapeado_16QAM_behav xil_defaultlib.tb_mapeado_16QAM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] qam16_fir_compiler_0_0 remains a black-box since it has no binding entity [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:72]
WARNING: [VRFC 10-122] qam16_fir_compiler_0_1 remains a black-box since it has no binding entity [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:80]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_I [mapeado_16qam_i_default]
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_Q [mapeado_16qam_q_default]
Compiling architecture testbench of entity xil_defaultlib.tb_mapeado_16qam
Built simulation snapshot tb_mapeado_16QAM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mapeado_16QAM_behav -key {Behavioral:sim_1:Functional:tb_mapeado_16QAM} -tclbatch {tb_mapeado_16QAM.tcl} -view {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/tb_mapeado_16QAM_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/tb_mapeado_16QAM_behav.wcfg}
WARNING: Simulation object /tb_mapeado_16QAM/salida_I_8bits was not found in the design.
WARNING: Simulation object /tb_mapeado_16QAM/salida_Q_8bits was not found in the design.
source tb_mapeado_16QAM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mapeado_16QAM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 970.305 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mapeado_16QAM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mapeado_16QAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mapeado_16QAM
ERROR: [VRFC 10-1412] syntax error near <= [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:15]
ERROR: [VRFC 10-1412] syntax error near <= [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:16]
ERROR: [VRFC 10-91] salida_i is not declared [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:71]
ERROR: [VRFC 10-283] actual of formal out port salida cannot be an expression [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:71]
ERROR: [VRFC 10-91] salida_q is not declared [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:72]
ERROR: [VRFC 10-283] actual of formal out port salida cannot be an expression [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:72]
ERROR: [VRFC 10-91] s_axis_data_tvalid_0 is not declared [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:75]
ERROR: [VRFC 10-91] salida_i is not declared [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:77]
ERROR: [VRFC 10-91] salida_q is not declared [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:85]
ERROR: [VRFC 10-91] s_axis_data_tvalid_0 is not declared [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:99]
ERROR: [VRFC 10-91] s_axis_data_tvalid_0 is not declared [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:126]
ERROR: [VRFC 10-91] s_axis_data_tvalid_0 is not declared [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:137]
ERROR: [VRFC 10-1504] unit testbench ignored due to previous errors [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:12]
INFO: [VRFC 10-240] VHDL file C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mapeado_16QAM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mapeado_16QAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mapeado_16QAM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fa628f42c5f4497dafeea3dc78a09eaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_mapeado_16QAM_behav xil_defaultlib.tb_mapeado_16QAM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] qam16_fir_compiler_0_0 remains a black-box since it has no binding entity [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:73]
WARNING: [VRFC 10-122] qam16_fir_compiler_0_1 remains a black-box since it has no binding entity [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_I [mapeado_16qam_i_default]
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_Q [mapeado_16qam_q_default]
Compiling architecture testbench of entity xil_defaultlib.tb_mapeado_16qam
Built simulation snapshot tb_mapeado_16QAM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mapeado_16QAM_behav -key {Behavioral:sim_1:Functional:tb_mapeado_16QAM} -tclbatch {tb_mapeado_16QAM.tcl} -view {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/tb_mapeado_16QAM_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/tb_mapeado_16QAM_behav.wcfg}
WARNING: Simulation object /tb_mapeado_16QAM/salida_I_8bits was not found in the design.
WARNING: Simulation object /tb_mapeado_16QAM/salida_Q_8bits was not found in the design.
source tb_mapeado_16QAM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mapeado_16QAM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 970.367 ; gain = 0.062
add_bp {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd} 126
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd" Line 126
add_bp {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd} 132
run 1000 us
Stopped at time : 0 fs : File "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd" Line 132
add_bp {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd} 133
run 1000 us
Stopped at time : 166656 ps : File "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd" Line 133
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mapeado_16QAM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mapeado_16QAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mapeado_16QAM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fa628f42c5f4497dafeea3dc78a09eaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_mapeado_16QAM_behav xil_defaultlib.tb_mapeado_16QAM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] qam16_fir_compiler_0_0 remains a black-box since it has no binding entity [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:73]
WARNING: [VRFC 10-122] qam16_fir_compiler_0_1 remains a black-box since it has no binding entity [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_I [mapeado_16qam_i_default]
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_Q [mapeado_16qam_q_default]
Compiling architecture testbench of entity xil_defaultlib.tb_mapeado_16qam
Built simulation snapshot tb_mapeado_16QAM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mapeado_16QAM_behav -key {Behavioral:sim_1:Functional:tb_mapeado_16QAM} -tclbatch {tb_mapeado_16QAM.tcl} -view {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/tb_mapeado_16QAM_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/Paula/OneDrive' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 973.617 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mapeado_16QAM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mapeado_16QAM_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fa628f42c5f4497dafeea3dc78a09eaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_mapeado_16QAM_behav xil_defaultlib.tb_mapeado_16QAM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] qam16_fir_compiler_0_0 remains a black-box since it has no binding entity [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:73]
WARNING: [VRFC 10-122] qam16_fir_compiler_0_1 remains a black-box since it has no binding entity [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:81]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mapeado_16QAM_behav -key {Behavioral:sim_1:Functional:tb_mapeado_16QAM} -tclbatch {tb_mapeado_16QAM.tcl} -view {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/tb_mapeado_16QAM_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/Paula/OneDrive' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 975.328 ; gain = 0.141
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mapeado_16QAM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mapeado_16QAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mapeado_16QAM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fa628f42c5f4497dafeea3dc78a09eaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_mapeado_16QAM_behav xil_defaultlib.tb_mapeado_16QAM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] qam16_fir_compiler_0_0 remains a black-box since it has no binding entity [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:73]
WARNING: [VRFC 10-122] qam16_fir_compiler_0_1 remains a black-box since it has no binding entity [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_I [mapeado_16qam_i_default]
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_Q [mapeado_16qam_q_default]
Compiling architecture testbench of entity xil_defaultlib.tb_mapeado_16qam
Built simulation snapshot tb_mapeado_16QAM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mapeado_16QAM_behav -key {Behavioral:sim_1:Functional:tb_mapeado_16QAM} -tclbatch {tb_mapeado_16QAM.tcl} -view {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/tb_mapeado_16QAM_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/Paula/OneDrive' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 975.332 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mapeado_16QAM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mapeado_16QAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mapeado_16QAM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fa628f42c5f4497dafeea3dc78a09eaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_mapeado_16QAM_behav xil_defaultlib.tb_mapeado_16QAM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] qam16_fir_compiler_0_0 remains a black-box since it has no binding entity [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:73]
WARNING: [VRFC 10-122] qam16_fir_compiler_0_1 remains a black-box since it has no binding entity [C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_I [mapeado_16qam_i_default]
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_Q [mapeado_16qam_q_default]
Compiling architecture testbench of entity xil_defaultlib.tb_mapeado_16qam
Built simulation snapshot tb_mapeado_16QAM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mapeado_16QAM_behav -key {Behavioral:sim_1:Functional:tb_mapeado_16QAM} -tclbatch {tb_mapeado_16QAM.tcl} -view {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/tb_mapeado_16QAM_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/Paula/OneDrive' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 975.367 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 19 12:15:21 2023...
