POP,NOP,ADD,ADD,ADD,ADD,DB,INC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,CLC,ADD,ADD,DB,MOV,INT,MOV,PUSH,PUSH,JB,JB,INS,AND,OUTS,OUTS,OUTS,JZ,DB,AND,OUTS,AND,AND,AND,OR,ADD,ADD,ADD,DB,IMUL,MOV,OR,CMP,OR,CMP,PUSH,CMP,OR,CWDE,PUSH,CMP,PUSH,CMP,MOV,CMP,OR,CMP,PUSH,CMP,IMUL,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,PUSH,ADD,ADD,ADC,ADD,ADD,LOOPNZ,ADD,OR,DB,OR,ADD,ADD,ADD,ADD,ADD,ADC,ADD,PUSH,ADD,ADD,ADD,ADD,ADD,ADD,ADD,OR,ADD,OR,ADD,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADC,ADD,PUSH,ADD,CMC,ADD,ADD,ADD,SUB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JO,ADD,PUSH,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,TEST,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JZ,JS,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,DB,DB,DB,JZ,ADD,ADD,ADD,PUSH,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,SHR,DB,DB,JZ,ADD,JS,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JB,JB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JB,INS,OUTS,MOVSXD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD