Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec  7 11:14:49 2021
| Host         : ECE-PHO115-11 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file draw_game_control_sets_placed.rpt
| Design       : draw_game
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |            2694 |          424 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              10 |            3 |
| Yes          | No                    | Yes                    |              50 |           15 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------------------+----------------------------+------------------+----------------+
|         Clock Signal        |             Enable Signal            |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-----------------------------+--------------------------------------+----------------------------+------------------+----------------+
|  clk_div_player/clk_o_reg_0 |                                      | gen_line_0/lfsr_o/rst_i    |                1 |              2 |
|  clk_i_IBUF_BUFG            |                                      |                            |                1 |              4 |
|  clk_div_player/clk_o_reg_0 | gen_player_0/collision/collision_int | gen_line_0/lfsr_o/rst_i    |                3 |              9 |
|  clk_div_player/clk_o_reg_0 | gen_player_1/collision/collision_int | gen_line_0/lfsr_o/rst_i    |                3 |              9 |
|  clk_i_IBUF_BUFG            | display/v_count[9]_i_1_n_0           |                            |                3 |             10 |
|  clk_i_IBUF_BUFG            | pix_stb                              | display/h_count[9]_i_1_n_0 |                4 |             10 |
|  clk_div_lfsr/CLK           |                                      | gen_line_0/lfsr_o/rst_i    |                3 |             12 |
|  clk_i_IBUF_BUFG            | start/wait_count                     | gen_line_0/lfsr_o/rst_i    |                9 |             32 |
|  clk_i_IBUF_BUFG            |                                      | gen_line_0/lfsr_o/rst_i    |               44 |            120 |
|  clk_o_BUFG                 |                                      | gen_line_0/lfsr_o/rst_i    |              376 |           2560 |
+-----------------------------+--------------------------------------+----------------------------+------------------+----------------+


