// Seed: 3181382184
module module_0;
  wire id_1, id_2;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd43
) (
    input wand _id_0,
    input supply1 id_1,
    input wor id_2,
    input wor id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri1 id_6
);
  assign id_6 = id_2;
  logic ["" : id_0] id_8, id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  wand  id_0,
    output logic id_1,
    input  wor   id_2,
    output logic id_3
);
  always @(*) begin : LABEL_0
    #1 id_1 = 1;
    id_5(id_0, 1);
    id_1 = id_2 != -1;
    if (1) id_3 = -1'd0 === 1;
    else id_5 <= 1;
  end
  parameter id_6 = 1;
  bit id_7;
  ;
  module_0 modCall_1 ();
  initial begin : LABEL_1
    id_7 <= id_0;
    $unsigned(62);
    ;
    id_3#(
        .id_0(id_6),
        .id_2(id_6),
        .id_6(id_6 & -1),
        .id_0(1),
        .id_0(-id_6),
        .id_2(1),
        .id_6(id_6)
    ) <= -1'b0 | -1'b0;
  end
endmodule
