Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Feb 14 15:05:47 2025
| Host         : DESKTOP-191C9FV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topModule_control_sets_placed.rpt
| Design       : topModule
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              57 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              43 |           19 |
| Yes          | No                    | No                     |             162 |          115 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |             Enable Signal             |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  JA_OBUF_BUFG[4] | leftLED/rLight/offTime[26]_i_1_n_0    | leftLED/rLight/offTime[32]_i_1_n_0    |                1 |              6 |         6.00 |
|  JA_OBUF_BUFG[4] | leftLED/rLight/onTime[26]_i_1_n_0     | leftLED/rLight/onTime[32]_i_1_n_0     |                2 |              6 |         3.00 |
|  JA_OBUF_BUFG[4] | leftLED/gLight/offTime[26]_i_1__0_n_0 | leftLED/gLight/offTime[32]_i_1__0_n_0 |                1 |              6 |         6.00 |
|  JA_OBUF_BUFG[4] | leftLED/gLight/onTime[26]_i_1__0_n_0  | leftLED/gLight/onTime[32]_i_1__0_n_0  |                2 |              6 |         3.00 |
|  JA_OBUF_BUFG[4] | leftLED/bLight/offTime[26]_i_1__1_n_0 | leftLED/bLight/offTime[32]_i_1__1_n_0 |                1 |              6 |         6.00 |
|  JA_OBUF_BUFG[4] | leftLED/bLight/onTime[26]_i_1__1_n_0  | leftLED/bLight/onTime[32]_i_1__1_n_0  |                2 |              6 |         3.00 |
|  JA_OBUF_BUFG[4] |                                       | controlSSD/refresh_count[0]_i_1_n_0   |                4 |             14 |         3.50 |
|  JA_OBUF_BUFG[4] | leftLED/rLight/offTime[26]_i_1_n_0    |                                       |               19 |             27 |         1.42 |
|  JA_OBUF_BUFG[4] | leftLED/rLight/onTime[26]_i_1_n_0     |                                       |               19 |             27 |         1.42 |
|  JA_OBUF_BUFG[4] | leftLED/gLight/offTime[26]_i_1__0_n_0 |                                       |               20 |             27 |         1.35 |
|  JA_OBUF_BUFG[4] | leftLED/gLight/onTime[26]_i_1__0_n_0  |                                       |               23 |             27 |         1.17 |
|  JA_OBUF_BUFG[4] | leftLED/bLight/offTime[26]_i_1__1_n_0 |                                       |               19 |             27 |         1.42 |
|  JA_OBUF_BUFG[4] | leftLED/bLight/onTime[26]_i_1__1_n_0  |                                       |               15 |             27 |         1.80 |
|  JA_OBUF_BUFG[4] |                                       | leftLED/bLight/state_reg              |               15 |             29 |         1.93 |
|  JA_OBUF_BUFG[4] |                                       |                                       |               18 |             57 |         3.17 |
+------------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+


