// Seed: 2723714968
program module_0 (
    input  uwire   id_0,
    input  uwire   id_1,
    output supply0 id_2
);
  assign id_2 = id_0;
endprogram
module module_1 (
    input wand id_0,
    output tri0 id_1,
    output supply0 id_2,
    input tri0 id_3,
    output tri0 id_4,
    output wire id_5,
    output uwire id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  wire [-1 'b0 : -1 'h0] id_7;
  wire [-1 'h0 : 1] id_8;
  logic id_9 = id_2;
  wire id_10;
  wire [-1 : -1] id_11;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_1,
      id_1
  );
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout supply1 id_1;
  wire id_9;
  assign id_7 = -1'h0;
  assign id_1 = id_1++;
  logic id_10;
  ;
  assign id_1 = id_4;
  wire id_11;
endmodule
