design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/opt/Si/work/caravel-minimax/openlane/minimax_rf,minimax_rf,23_01_16_09_38,flow completed,0h4m7s0ms,0h1m32s0ms,10219.907407407407,2.88,3065.972222222222,32.05,1323.79,8830,0,0,0,0,0,0,0,12,0,-1,-1,873900,82950,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1361925829.0,0.0,46.68,58.57,6.98,-1,37.54,2047,3109,38,1100,0,0,0,3065,0,0,2,0,46,0,0,1920,1035,1056,14,392,4358,0,4750,681100.3136000001,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,60.0,16.666666666666668,60.0,4,1,30,153.18,153.6,0.3,0.35,gf180mcu_fd_sc_mcu7t5v0,5,AREA 3
