{"links": {"self": {"href": "data/repositories/labscript_suite/labscript/issues/51/comments/52728528.json"}, "html": {"href": "#!/labscript_suite/labscript/issues/51#comment-52728528"}}, "issue": {"links": {"self": {"href": "data/repositories/labscript_suite/labscript/issues/51.json"}}, "type": "issue", "id": 51, "repository": {"links": {"self": {"href": "data/repositories/labscript_suite/labscript.json"}, "html": {"href": "#!/labscript_suite/labscript"}, "avatar": {"href": "data/bytebucket.org/ravatar/{48848b08-1db5-463b-bbdc-911beadf8bbf}ts=249917"}}, "type": "repository", "name": "labscript", "full_name": "labscript_suite/labscript", "uuid": "{48848b08-1db5-463b-bbdc-911beadf8bbf}"}, "title": "Recent GatedClocks-bugfix merge breaks (at least) Novatech DDS9m timing"}, "content": {"raw": "I don't think it's as simple as that because you need to check whether the digital low length was achieved because the clockline was gated for one or more instructions on another clockline. Assymetric pseudoclocks pulses wouldn't actually fix Lincoln's \u2018bug\u2019, but widespread support for them throughout the labscript processing chain might allow you to not raise an error because you can tell that the clockline is held low for long enough.\n\nAnd yes, technically the Novatech clocklimit should be halved for symmetric clock pulses if you go by the technical specs. @{557058:1b9a15fb-8e4f-407e-b7b9-567c5e1fa1b4} and I have discussed it though and we were reluctant to change it given it seems to work\u2026it will break a lot of people's code if we do change it.", "markup": "markdown", "html": "<p>I don't think it's as simple as that because you need to check whether the digital low length was achieved because the clockline was gated for one or more instructions on another clockline. Assymetric pseudoclocks pulses wouldn't actually fix Lincoln's \u2018bug\u2019, but widespread support for them throughout the labscript processing chain might allow you to not raise an error because you can tell that the clockline is held low for long enough.</p>\n<p>And yes, technically the Novatech clocklimit should be halved for symmetric clock pulses if you go by the technical specs. <span class=\"ap-mention\" data-atlassian-id=\"557058:1b9a15fb-8e4f-407e-b7b9-567c5e1fa1b4\">@Shaun Johnstone</span> and I have discussed it though and we were reluctant to change it given it seems to work\u2026it will break a lot of people's code if we do change it.</p>", "type": "rendered"}, "created_on": "2019-06-25T13:10:47.217467+00:00", "user": {"display_name": "Philip Starkey", "uuid": "{48af65db-e5fc-459c-a7eb-52eb1f9a5690}", "links": {"self": {"href": "https://api.bitbucket.org/2.0/users/%7B48af65db-e5fc-459c-a7eb-52eb1f9a5690%7D"}, "html": {"href": "https://bitbucket.org/%7B48af65db-e5fc-459c-a7eb-52eb1f9a5690%7D/"}, "avatar": {"href": "data/secure.gravatar.com/avatar/dc318537facc47ebe1ae98a7aabacecfd=httpsavatar-management--avatars.us-west-2.prod.public.atl-paas.netinitialsPS-0.png"}}, "nickname": "pstarkey", "type": "user", "account_id": "557058:52a111e4-40da-4441-9143-417f95f2db97"}, "updated_on": null, "type": "issue_comment", "id": 52728528}