begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* ppc-opc.c -- PowerPC opcode list    Copyright 1994, 1995, 1996, 1997, 1998, 2000, 2001, 2002, 2003, 2004,    2005, 2006, 2007 Free Software Foundation, Inc.    Written by Ian Lance Taylor, Cygnus Support     This file is part of GDB, GAS, and the GNU binutils.     GDB, GAS, and the GNU binutils are free software; you can redistribute    them and/or modify them under the terms of the GNU General Public    License as published by the Free Software Foundation; either version    2, or (at your option) any later version.     GDB, GAS, and the GNU binutils are distributed in the hope that they    will be useful, but WITHOUT ANY WARRANTY; without even the implied    warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See    the GNU General Public License for more details.     You should have received a copy of the GNU General Public License    along with this file; see the file COPYING.  If not, write to the Free    Software Foundation, 51 Franklin Street - Fifth Floor, Boston, MA    02110-1301, USA.  */
end_comment

begin_include
include|#
directive|include
file|<stdio.h>
end_include

begin_include
include|#
directive|include
file|"sysdep.h"
end_include

begin_include
include|#
directive|include
file|"opcode/ppc.h"
end_include

begin_include
include|#
directive|include
file|"opintl.h"
end_include

begin_comment
comment|/* This file holds the PowerPC opcode table.  The opcode table    includes almost all of the extended instruction mnemonics.  This    permits the disassembler to use them, and simplifies the assembler    logic, at the cost of increasing the table size.  The table is    strictly constant data, so the compiler should be able to put it in    the .text section.     This file also holds the operand table.  All knowledge about    inserting operands into instructions and vice-versa is kept in this    file.  */
end_comment

begin_escape
end_escape

begin_comment
comment|/* Local insertion and extraction functions.  */
end_comment

begin_function_decl
specifier|static
name|unsigned
name|long
name|insert_bat
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|long
parameter_list|,
name|int
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|long
name|extract_bat
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|int
parameter_list|,
name|int
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|unsigned
name|long
name|insert_bba
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|long
parameter_list|,
name|int
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|long
name|extract_bba
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|int
parameter_list|,
name|int
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|unsigned
name|long
name|insert_bdm
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|long
parameter_list|,
name|int
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|long
name|extract_bdm
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|int
parameter_list|,
name|int
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|unsigned
name|long
name|insert_bdp
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|long
parameter_list|,
name|int
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|long
name|extract_bdp
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|int
parameter_list|,
name|int
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|unsigned
name|long
name|insert_bo
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|long
parameter_list|,
name|int
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|long
name|extract_bo
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|int
parameter_list|,
name|int
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|unsigned
name|long
name|insert_boe
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|long
parameter_list|,
name|int
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|long
name|extract_boe
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|int
parameter_list|,
name|int
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|unsigned
name|long
name|insert_fxm
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|long
parameter_list|,
name|int
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|long
name|extract_fxm
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|int
parameter_list|,
name|int
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|unsigned
name|long
name|insert_mbe
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|long
parameter_list|,
name|int
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|long
name|extract_mbe
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|int
parameter_list|,
name|int
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|unsigned
name|long
name|insert_mb6
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|long
parameter_list|,
name|int
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|long
name|extract_mb6
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|int
parameter_list|,
name|int
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|long
name|extract_nb
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|int
parameter_list|,
name|int
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|unsigned
name|long
name|insert_nsi
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|long
parameter_list|,
name|int
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|long
name|extract_nsi
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|int
parameter_list|,
name|int
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|unsigned
name|long
name|insert_ral
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|long
parameter_list|,
name|int
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|unsigned
name|long
name|insert_ram
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|long
parameter_list|,
name|int
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|unsigned
name|long
name|insert_raq
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|long
parameter_list|,
name|int
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|unsigned
name|long
name|insert_ras
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|long
parameter_list|,
name|int
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|unsigned
name|long
name|insert_rbs
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|long
parameter_list|,
name|int
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|long
name|extract_rbs
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|int
parameter_list|,
name|int
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|unsigned
name|long
name|insert_sh6
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|long
parameter_list|,
name|int
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|long
name|extract_sh6
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|int
parameter_list|,
name|int
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|unsigned
name|long
name|insert_spr
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|long
parameter_list|,
name|int
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|long
name|extract_spr
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|int
parameter_list|,
name|int
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|unsigned
name|long
name|insert_sprg
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|long
parameter_list|,
name|int
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|long
name|extract_sprg
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|int
parameter_list|,
name|int
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|unsigned
name|long
name|insert_tbr
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|long
parameter_list|,
name|int
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|long
name|extract_tbr
parameter_list|(
name|unsigned
name|long
parameter_list|,
name|int
parameter_list|,
name|int
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_escape
end_escape

begin_comment
comment|/* The operands table.     The fields are bitm, shift, insert, extract, flags.     We used to put parens around the various additions, like the one    for BA just below.  However, that caused trouble with feeble    compilers with a limit on depth of a parenthesized expression, like    (reportedly) the compiler in Microsoft Developer Studio 5.  So we    omit the parens, since the macros are never used in a context where    the addition will be ambiguous.  */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|powerpc_operand
name|powerpc_operands
index|[]
init|=
block|{
comment|/* The zero index is used to indicate the end of the list of      operands.  */
define|#
directive|define
name|UNUSED
value|0
block|{
literal|0
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
comment|/* The BA field in an XL form instruction.  */
define|#
directive|define
name|BA
value|UNUSED + 1
comment|/* The BI field in a B form or XL form instruction.  */
define|#
directive|define
name|BI
value|BA
define|#
directive|define
name|BI_MASK
value|(0x1f<< 16)
block|{
literal|0x1f
block|,
literal|16
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_CR
block|}
block|,
comment|/* The BA field in an XL form instruction when it must be the same      as the BT field in the same instruction.  */
define|#
directive|define
name|BAT
value|BA + 1
block|{
literal|0x1f
block|,
literal|16
block|,
name|insert_bat
block|,
name|extract_bat
block|,
name|PPC_OPERAND_FAKE
block|}
block|,
comment|/* The BB field in an XL form instruction.  */
define|#
directive|define
name|BB
value|BAT + 1
define|#
directive|define
name|BB_MASK
value|(0x1f<< 11)
block|{
literal|0x1f
block|,
literal|11
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_CR
block|}
block|,
comment|/* The BB field in an XL form instruction when it must be the same      as the BA field in the same instruction.  */
define|#
directive|define
name|BBA
value|BB + 1
block|{
literal|0x1f
block|,
literal|11
block|,
name|insert_bba
block|,
name|extract_bba
block|,
name|PPC_OPERAND_FAKE
block|}
block|,
comment|/* The BD field in a B form instruction.  The lower two bits are      forced to zero.  */
define|#
directive|define
name|BD
value|BBA + 1
block|{
literal|0xfffc
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_RELATIVE
operator||
name|PPC_OPERAND_SIGNED
block|}
block|,
comment|/* The BD field in a B form instruction when absolute addressing is      used.  */
define|#
directive|define
name|BDA
value|BD + 1
block|{
literal|0xfffc
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_ABSOLUTE
operator||
name|PPC_OPERAND_SIGNED
block|}
block|,
comment|/* The BD field in a B form instruction when the - modifier is used.      This sets the y bit of the BO field appropriately.  */
define|#
directive|define
name|BDM
value|BDA + 1
block|{
literal|0xfffc
block|,
literal|0
block|,
name|insert_bdm
block|,
name|extract_bdm
block|,
name|PPC_OPERAND_RELATIVE
operator||
name|PPC_OPERAND_SIGNED
block|}
block|,
comment|/* The BD field in a B form instruction when the - modifier is used      and absolute address is used.  */
define|#
directive|define
name|BDMA
value|BDM + 1
block|{
literal|0xfffc
block|,
literal|0
block|,
name|insert_bdm
block|,
name|extract_bdm
block|,
name|PPC_OPERAND_ABSOLUTE
operator||
name|PPC_OPERAND_SIGNED
block|}
block|,
comment|/* The BD field in a B form instruction when the + modifier is used.      This sets the y bit of the BO field appropriately.  */
define|#
directive|define
name|BDP
value|BDMA + 1
block|{
literal|0xfffc
block|,
literal|0
block|,
name|insert_bdp
block|,
name|extract_bdp
block|,
name|PPC_OPERAND_RELATIVE
operator||
name|PPC_OPERAND_SIGNED
block|}
block|,
comment|/* The BD field in a B form instruction when the + modifier is used      and absolute addressing is used.  */
define|#
directive|define
name|BDPA
value|BDP + 1
block|{
literal|0xfffc
block|,
literal|0
block|,
name|insert_bdp
block|,
name|extract_bdp
block|,
name|PPC_OPERAND_ABSOLUTE
operator||
name|PPC_OPERAND_SIGNED
block|}
block|,
comment|/* The BF field in an X or XL form instruction.  */
define|#
directive|define
name|BF
value|BDPA + 1
comment|/* The CRFD field in an X form instruction.  */
define|#
directive|define
name|CRFD
value|BF
block|{
literal|0x7
block|,
literal|23
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_CR
block|}
block|,
comment|/* The BF field in an X or XL form instruction.  */
define|#
directive|define
name|BFF
value|BF + 1
block|{
literal|0x7
block|,
literal|23
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
comment|/* An optional BF field.  This is used for comparison instructions,      in which an omitted BF field is taken as zero.  */
define|#
directive|define
name|OBF
value|BFF + 1
block|{
literal|0x7
block|,
literal|23
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_CR
operator||
name|PPC_OPERAND_OPTIONAL
block|}
block|,
comment|/* The BFA field in an X or XL form instruction.  */
define|#
directive|define
name|BFA
value|OBF + 1
block|{
literal|0x7
block|,
literal|18
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_CR
block|}
block|,
comment|/* The BO field in a B form instruction.  Certain values are      illegal.  */
define|#
directive|define
name|BO
value|BFA + 1
define|#
directive|define
name|BO_MASK
value|(0x1f<< 21)
block|{
literal|0x1f
block|,
literal|21
block|,
name|insert_bo
block|,
name|extract_bo
block|,
literal|0
block|}
block|,
comment|/* The BO field in a B form instruction when the + or - modifier is      used.  This is like the BO field, but it must be even.  */
define|#
directive|define
name|BOE
value|BO + 1
block|{
literal|0x1e
block|,
literal|21
block|,
name|insert_boe
block|,
name|extract_boe
block|,
literal|0
block|}
block|,
define|#
directive|define
name|BH
value|BOE + 1
block|{
literal|0x3
block|,
literal|11
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_OPTIONAL
block|}
block|,
comment|/* The BT field in an X or XL form instruction.  */
define|#
directive|define
name|BT
value|BH + 1
block|{
literal|0x1f
block|,
literal|21
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_CR
block|}
block|,
comment|/* The condition register number portion of the BI field in a B form      or XL form instruction.  This is used for the extended      conditional branch mnemonics, which set the lower two bits of the      BI field.  This field is optional.  */
define|#
directive|define
name|CR
value|BT + 1
block|{
literal|0x7
block|,
literal|18
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_CR
operator||
name|PPC_OPERAND_OPTIONAL
block|}
block|,
comment|/* The CRB field in an X form instruction.  */
define|#
directive|define
name|CRB
value|CR + 1
comment|/* The MB field in an M form instruction.  */
define|#
directive|define
name|MB
value|CRB
define|#
directive|define
name|MB_MASK
value|(0x1f<< 6)
block|{
literal|0x1f
block|,
literal|6
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
comment|/* The CRFS field in an X form instruction.  */
define|#
directive|define
name|CRFS
value|CRB + 1
block|{
literal|0x7
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_CR
block|}
block|,
comment|/* The CT field in an X form instruction.  */
define|#
directive|define
name|CT
value|CRFS + 1
comment|/* The MO field in an mbar instruction.  */
define|#
directive|define
name|MO
value|CT
block|{
literal|0x1f
block|,
literal|21
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_OPTIONAL
block|}
block|,
comment|/* The D field in a D form instruction.  This is a displacement off      a register, and implies that the next operand is a register in      parentheses.  */
define|#
directive|define
name|D
value|CT + 1
block|{
literal|0xffff
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_PARENS
operator||
name|PPC_OPERAND_SIGNED
block|}
block|,
comment|/* The DE field in a DE form instruction.  This is like D, but is 12      bits only.  */
define|#
directive|define
name|DE
value|D + 1
block|{
literal|0xfff
block|,
literal|4
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_PARENS
operator||
name|PPC_OPERAND_SIGNED
block|}
block|,
comment|/* The DES field in a DES form instruction.  This is like DS, but is 14      bits only (12 stored.)  */
define|#
directive|define
name|DES
value|DE + 1
block|{
literal|0x3ffc
block|,
literal|2
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_PARENS
operator||
name|PPC_OPERAND_SIGNED
block|}
block|,
comment|/* The DQ field in a DQ form instruction.  This is like D, but the      lower four bits are forced to zero. */
define|#
directive|define
name|DQ
value|DES + 1
block|{
literal|0xfff0
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_PARENS
operator||
name|PPC_OPERAND_SIGNED
operator||
name|PPC_OPERAND_DQ
block|}
block|,
comment|/* The DS field in a DS form instruction.  This is like D, but the      lower two bits are forced to zero.  */
define|#
directive|define
name|DS
value|DQ + 1
block|{
literal|0xfffc
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_PARENS
operator||
name|PPC_OPERAND_SIGNED
operator||
name|PPC_OPERAND_DS
block|}
block|,
comment|/* The E field in a wrteei instruction.  */
define|#
directive|define
name|E
value|DS + 1
block|{
literal|0x1
block|,
literal|15
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
comment|/* The FL1 field in a POWER SC form instruction.  */
define|#
directive|define
name|FL1
value|E + 1
comment|/* The U field in an X form instruction.  */
define|#
directive|define
name|U
value|FL1
block|{
literal|0xf
block|,
literal|12
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
comment|/* The FL2 field in a POWER SC form instruction.  */
define|#
directive|define
name|FL2
value|FL1 + 1
block|{
literal|0x7
block|,
literal|2
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
comment|/* The FLM field in an XFL form instruction.  */
define|#
directive|define
name|FLM
value|FL2 + 1
block|{
literal|0xff
block|,
literal|17
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
comment|/* The FRA field in an X or A form instruction.  */
define|#
directive|define
name|FRA
value|FLM + 1
define|#
directive|define
name|FRA_MASK
value|(0x1f<< 16)
block|{
literal|0x1f
block|,
literal|16
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_FPR
block|}
block|,
comment|/* The FRB field in an X or A form instruction.  */
define|#
directive|define
name|FRB
value|FRA + 1
define|#
directive|define
name|FRB_MASK
value|(0x1f<< 11)
block|{
literal|0x1f
block|,
literal|11
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_FPR
block|}
block|,
comment|/* The FRC field in an A form instruction.  */
define|#
directive|define
name|FRC
value|FRB + 1
define|#
directive|define
name|FRC_MASK
value|(0x1f<< 6)
block|{
literal|0x1f
block|,
literal|6
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_FPR
block|}
block|,
comment|/* The FRS field in an X form instruction or the FRT field in a D, X      or A form instruction.  */
define|#
directive|define
name|FRS
value|FRC + 1
define|#
directive|define
name|FRT
value|FRS
block|{
literal|0x1f
block|,
literal|21
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_FPR
block|}
block|,
comment|/* The FXM field in an XFX instruction.  */
define|#
directive|define
name|FXM
value|FRS + 1
block|{
literal|0xff
block|,
literal|12
block|,
name|insert_fxm
block|,
name|extract_fxm
block|,
literal|0
block|}
block|,
comment|/* Power4 version for mfcr.  */
define|#
directive|define
name|FXM4
value|FXM + 1
block|{
literal|0xff
block|,
literal|12
block|,
name|insert_fxm
block|,
name|extract_fxm
block|,
name|PPC_OPERAND_OPTIONAL
block|}
block|,
comment|/* The L field in a D or X form instruction.  */
define|#
directive|define
name|L
value|FXM4 + 1
block|{
literal|0x1
block|,
literal|21
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_OPTIONAL
block|}
block|,
comment|/* The LEV field in a POWER SVC form instruction.  */
define|#
directive|define
name|SVC_LEV
value|L + 1
block|{
literal|0x7f
block|,
literal|5
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
comment|/* The LEV field in an SC form instruction.  */
define|#
directive|define
name|LEV
value|SVC_LEV + 1
block|{
literal|0x7f
block|,
literal|5
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_OPTIONAL
block|}
block|,
comment|/* The LI field in an I form instruction.  The lower two bits are      forced to zero.  */
define|#
directive|define
name|LI
value|LEV + 1
block|{
literal|0x3fffffc
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_RELATIVE
operator||
name|PPC_OPERAND_SIGNED
block|}
block|,
comment|/* The LI field in an I form instruction when used as an absolute      address.  */
define|#
directive|define
name|LIA
value|LI + 1
block|{
literal|0x3fffffc
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_ABSOLUTE
operator||
name|PPC_OPERAND_SIGNED
block|}
block|,
comment|/* The LS field in an X (sync) form instruction.  */
define|#
directive|define
name|LS
value|LIA + 1
block|{
literal|0x3
block|,
literal|21
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_OPTIONAL
block|}
block|,
comment|/* The ME field in an M form instruction.  */
define|#
directive|define
name|ME
value|LS + 1
define|#
directive|define
name|ME_MASK
value|(0x1f<< 1)
block|{
literal|0x1f
block|,
literal|1
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
comment|/* The MB and ME fields in an M form instruction expressed a single      operand which is a bitmask indicating which bits to select.  This      is a two operand form using PPC_OPERAND_NEXT.  See the      description in opcode/ppc.h for what this means.  */
define|#
directive|define
name|MBE
value|ME + 1
block|{
literal|0x1f
block|,
literal|6
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_OPTIONAL
operator||
name|PPC_OPERAND_NEXT
block|}
block|,
block|{
operator|-
literal|1
block|,
literal|0
block|,
name|insert_mbe
block|,
name|extract_mbe
block|,
literal|0
block|}
block|,
comment|/* The MB or ME field in an MD or MDS form instruction.  The high      bit is wrapped to the low end.  */
define|#
directive|define
name|MB6
value|MBE + 2
define|#
directive|define
name|ME6
value|MB6
define|#
directive|define
name|MB6_MASK
value|(0x3f<< 5)
block|{
literal|0x3f
block|,
literal|5
block|,
name|insert_mb6
block|,
name|extract_mb6
block|,
literal|0
block|}
block|,
comment|/* The NB field in an X form instruction.  The value 32 is stored as      0.  */
define|#
directive|define
name|NB
value|MB6 + 1
block|{
literal|0x1f
block|,
literal|11
block|,
name|NULL
block|,
name|extract_nb
block|,
name|PPC_OPERAND_PLUS1
block|}
block|,
comment|/* The NSI field in a D form instruction.  This is the same as the      SI field, only negated.  */
define|#
directive|define
name|NSI
value|NB + 1
block|{
literal|0xffff
block|,
literal|0
block|,
name|insert_nsi
block|,
name|extract_nsi
block|,
name|PPC_OPERAND_NEGATIVE
operator||
name|PPC_OPERAND_SIGNED
block|}
block|,
comment|/* The RA field in an D, DS, DQ, X, XO, M, or MDS form instruction.  */
define|#
directive|define
name|RA
value|NSI + 1
define|#
directive|define
name|RA_MASK
value|(0x1f<< 16)
block|{
literal|0x1f
block|,
literal|16
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_GPR
block|}
block|,
comment|/* As above, but 0 in the RA field means zero, not r0.  */
define|#
directive|define
name|RA0
value|RA + 1
block|{
literal|0x1f
block|,
literal|16
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_GPR_0
block|}
block|,
comment|/* The RA field in the DQ form lq instruction, which has special      value restrictions.  */
define|#
directive|define
name|RAQ
value|RA0 + 1
block|{
literal|0x1f
block|,
literal|16
block|,
name|insert_raq
block|,
name|NULL
block|,
name|PPC_OPERAND_GPR_0
block|}
block|,
comment|/* The RA field in a D or X form instruction which is an updating      load, which means that the RA field may not be zero and may not      equal the RT field.  */
define|#
directive|define
name|RAL
value|RAQ + 1
block|{
literal|0x1f
block|,
literal|16
block|,
name|insert_ral
block|,
name|NULL
block|,
name|PPC_OPERAND_GPR_0
block|}
block|,
comment|/* The RA field in an lmw instruction, which has special value      restrictions.  */
define|#
directive|define
name|RAM
value|RAL + 1
block|{
literal|0x1f
block|,
literal|16
block|,
name|insert_ram
block|,
name|NULL
block|,
name|PPC_OPERAND_GPR_0
block|}
block|,
comment|/* The RA field in a D or X form instruction which is an updating      store or an updating floating point load, which means that the RA      field may not be zero.  */
define|#
directive|define
name|RAS
value|RAM + 1
block|{
literal|0x1f
block|,
literal|16
block|,
name|insert_ras
block|,
name|NULL
block|,
name|PPC_OPERAND_GPR_0
block|}
block|,
comment|/* The RA field of the tlbwe instruction, which is optional.  */
define|#
directive|define
name|RAOPT
value|RAS + 1
block|{
literal|0x1f
block|,
literal|16
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_GPR
operator||
name|PPC_OPERAND_OPTIONAL
block|}
block|,
comment|/* The RB field in an X, XO, M, or MDS form instruction.  */
define|#
directive|define
name|RB
value|RAOPT + 1
define|#
directive|define
name|RB_MASK
value|(0x1f<< 11)
block|{
literal|0x1f
block|,
literal|11
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_GPR
block|}
block|,
comment|/* The RB field in an X form instruction when it must be the same as      the RS field in the instruction.  This is used for extended      mnemonics like mr.  */
define|#
directive|define
name|RBS
value|RB + 1
block|{
literal|0x1f
block|,
literal|11
block|,
name|insert_rbs
block|,
name|extract_rbs
block|,
name|PPC_OPERAND_FAKE
block|}
block|,
comment|/* The RS field in a D, DS, X, XFX, XS, M, MD or MDS form      instruction or the RT field in a D, DS, X, XFX or XO form      instruction.  */
define|#
directive|define
name|RS
value|RBS + 1
define|#
directive|define
name|RT
value|RS
define|#
directive|define
name|RT_MASK
value|(0x1f<< 21)
block|{
literal|0x1f
block|,
literal|21
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_GPR
block|}
block|,
comment|/* The RS and RT fields of the DS form stq instruction, which have      special value restrictions.  */
define|#
directive|define
name|RSQ
value|RS + 1
define|#
directive|define
name|RTQ
value|RSQ
block|{
literal|0x1e
block|,
literal|21
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_GPR_0
block|}
block|,
comment|/* The RS field of the tlbwe instruction, which is optional.  */
define|#
directive|define
name|RSO
value|RSQ + 1
define|#
directive|define
name|RTO
value|RSO
block|{
literal|0x1f
block|,
literal|21
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_GPR
operator||
name|PPC_OPERAND_OPTIONAL
block|}
block|,
comment|/* The SH field in an X or M form instruction.  */
define|#
directive|define
name|SH
value|RSO + 1
define|#
directive|define
name|SH_MASK
value|(0x1f<< 11)
comment|/* The other UIMM field in a EVX form instruction.  */
define|#
directive|define
name|EVUIMM
value|SH
block|{
literal|0x1f
block|,
literal|11
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
comment|/* The SH field in an MD form instruction.  This is split.  */
define|#
directive|define
name|SH6
value|SH + 1
define|#
directive|define
name|SH6_MASK
value|((0x1f<< 11) | (1<< 1))
block|{
literal|0x3f
block|,
operator|-
literal|1
block|,
name|insert_sh6
block|,
name|extract_sh6
block|,
literal|0
block|}
block|,
comment|/* The SH field of the tlbwe instruction, which is optional.  */
define|#
directive|define
name|SHO
value|SH6 + 1
block|{
literal|0x1f
block|,
literal|11
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_OPTIONAL
block|}
block|,
comment|/* The SI field in a D form instruction.  */
define|#
directive|define
name|SI
value|SHO + 1
block|{
literal|0xffff
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_SIGNED
block|}
block|,
comment|/* The SI field in a D form instruction when we accept a wide range      of positive values.  */
define|#
directive|define
name|SISIGNOPT
value|SI + 1
block|{
literal|0xffff
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_SIGNED
operator||
name|PPC_OPERAND_SIGNOPT
block|}
block|,
comment|/* The SPR field in an XFX form instruction.  This is flipped--the      lower 5 bits are stored in the upper 5 and vice- versa.  */
define|#
directive|define
name|SPR
value|SISIGNOPT + 1
define|#
directive|define
name|PMR
value|SPR
define|#
directive|define
name|SPR_MASK
value|(0x3ff<< 11)
block|{
literal|0x3ff
block|,
literal|11
block|,
name|insert_spr
block|,
name|extract_spr
block|,
literal|0
block|}
block|,
comment|/* The BAT index number in an XFX form m[ft]ibat[lu] instruction.  */
define|#
directive|define
name|SPRBAT
value|SPR + 1
define|#
directive|define
name|SPRBAT_MASK
value|(0x3<< 17)
block|{
literal|0x3
block|,
literal|17
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
comment|/* The SPRG register number in an XFX form m[ft]sprg instruction.  */
define|#
directive|define
name|SPRG
value|SPRBAT + 1
block|{
literal|0x1f
block|,
literal|16
block|,
name|insert_sprg
block|,
name|extract_sprg
block|,
literal|0
block|}
block|,
comment|/* The SR field in an X form instruction.  */
define|#
directive|define
name|SR
value|SPRG + 1
block|{
literal|0xf
block|,
literal|16
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
comment|/* The STRM field in an X AltiVec form instruction.  */
define|#
directive|define
name|STRM
value|SR + 1
block|{
literal|0x3
block|,
literal|21
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
comment|/* The SV field in a POWER SC form instruction.  */
define|#
directive|define
name|SV
value|STRM + 1
block|{
literal|0x3fff
block|,
literal|2
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
comment|/* The TBR field in an XFX form instruction.  This is like the SPR      field, but it is optional.  */
define|#
directive|define
name|TBR
value|SV + 1
block|{
literal|0x3ff
block|,
literal|11
block|,
name|insert_tbr
block|,
name|extract_tbr
block|,
name|PPC_OPERAND_OPTIONAL
block|}
block|,
comment|/* The TO field in a D or X form instruction.  */
define|#
directive|define
name|TO
value|TBR + 1
define|#
directive|define
name|TO_MASK
value|(0x1f<< 21)
block|{
literal|0x1f
block|,
literal|21
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
comment|/* The UI field in a D form instruction.  */
define|#
directive|define
name|UI
value|TO + 1
block|{
literal|0xffff
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
comment|/* The VA field in a VA, VX or VXR form instruction.  */
define|#
directive|define
name|VA
value|UI + 1
block|{
literal|0x1f
block|,
literal|16
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_VR
block|}
block|,
comment|/* The VB field in a VA, VX or VXR form instruction.  */
define|#
directive|define
name|VB
value|VA + 1
block|{
literal|0x1f
block|,
literal|11
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_VR
block|}
block|,
comment|/* The VC field in a VA form instruction.  */
define|#
directive|define
name|VC
value|VB + 1
block|{
literal|0x1f
block|,
literal|6
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_VR
block|}
block|,
comment|/* The VD or VS field in a VA, VX, VXR or X form instruction.  */
define|#
directive|define
name|VD
value|VC + 1
define|#
directive|define
name|VS
value|VD
block|{
literal|0x1f
block|,
literal|21
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_VR
block|}
block|,
comment|/* The SIMM field in a VX form instruction.  */
define|#
directive|define
name|SIMM
value|VD + 1
block|{
literal|0x1f
block|,
literal|16
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_SIGNED
block|}
block|,
comment|/* The UIMM field in a VX form instruction, and TE in Z form.  */
define|#
directive|define
name|UIMM
value|SIMM + 1
define|#
directive|define
name|TE
value|UIMM
block|{
literal|0x1f
block|,
literal|16
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
comment|/* The SHB field in a VA form instruction.  */
define|#
directive|define
name|SHB
value|UIMM + 1
block|{
literal|0xf
block|,
literal|6
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
comment|/* The other UIMM field in a half word EVX form instruction.  */
define|#
directive|define
name|EVUIMM_2
value|SHB + 1
block|{
literal|0x3e
block|,
literal|10
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_PARENS
block|}
block|,
comment|/* The other UIMM field in a word EVX form instruction.  */
define|#
directive|define
name|EVUIMM_4
value|EVUIMM_2 + 1
block|{
literal|0x7c
block|,
literal|9
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_PARENS
block|}
block|,
comment|/* The other UIMM field in a double EVX form instruction.  */
define|#
directive|define
name|EVUIMM_8
value|EVUIMM_4 + 1
block|{
literal|0xf8
block|,
literal|8
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_PARENS
block|}
block|,
comment|/* The WS field.  */
define|#
directive|define
name|WS
value|EVUIMM_8 + 1
block|{
literal|0x7
block|,
literal|11
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
comment|/* The L field in an mtmsrd or A form instruction or W in an X form.  */
define|#
directive|define
name|A_L
value|WS + 1
define|#
directive|define
name|W
value|A_L
block|{
literal|0x1
block|,
literal|16
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_OPTIONAL
block|}
block|,
define|#
directive|define
name|RMC
value|A_L + 1
block|{
literal|0x3
block|,
literal|9
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
define|#
directive|define
name|R
value|RMC + 1
block|{
literal|0x1
block|,
literal|16
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
define|#
directive|define
name|SP
value|R + 1
block|{
literal|0x3
block|,
literal|19
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
define|#
directive|define
name|S
value|SP + 1
block|{
literal|0x1
block|,
literal|20
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
comment|/* SH field starting at bit position 16.  */
define|#
directive|define
name|SH16
value|S + 1
comment|/* The DCM and DGM fields in a Z form instruction.  */
define|#
directive|define
name|DCM
value|SH16
define|#
directive|define
name|DGM
value|DCM
block|{
literal|0x3f
block|,
literal|10
block|,
name|NULL
block|,
name|NULL
block|,
literal|0
block|}
block|,
comment|/* The EH field in larx instruction.  */
define|#
directive|define
name|EH
value|SH16 + 1
block|{
literal|0x1
block|,
literal|0
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_OPTIONAL
block|}
block|,
comment|/* The L field in an mtfsf or XFL form instruction.  */
define|#
directive|define
name|XFL_L
value|EH + 1
block|{
literal|0x1
block|,
literal|25
block|,
name|NULL
block|,
name|NULL
block|,
name|PPC_OPERAND_OPTIONAL
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|unsigned
name|int
name|num_powerpc_operands
init|=
operator|(
sizeof|sizeof
argument_list|(
name|powerpc_operands
argument_list|)
operator|/
sizeof|sizeof
argument_list|(
name|powerpc_operands
index|[
literal|0
index|]
argument_list|)
operator|)
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* The functions used to insert and extract complicated operands.  */
end_comment

begin_comment
comment|/* The BA field in an XL form instruction when it must be the same as    the BT field in the same instruction.  This operand is marked FAKE.    The insertion function just copies the BT field into the BA field,    and the extraction function just checks that the fields are the    same.  */
end_comment

begin_function
specifier|static
name|unsigned
name|long
name|insert_bat
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|long
name|value
name|ATTRIBUTE_UNUSED
parameter_list|,
name|int
name|dialect
name|ATTRIBUTE_UNUSED
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
name|errmsg
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
name|insn
operator||
operator|(
operator|(
operator|(
name|insn
operator|>>
literal|21
operator|)
operator|&
literal|0x1f
operator|)
operator|<<
literal|16
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|long
name|extract_bat
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|int
name|dialect
name|ATTRIBUTE_UNUSED
parameter_list|,
name|int
modifier|*
name|invalid
parameter_list|)
block|{
if|if
condition|(
operator|(
operator|(
name|insn
operator|>>
literal|21
operator|)
operator|&
literal|0x1f
operator|)
operator|!=
operator|(
operator|(
name|insn
operator|>>
literal|16
operator|)
operator|&
literal|0x1f
operator|)
condition|)
operator|*
name|invalid
operator|=
literal|1
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/* The BB field in an XL form instruction when it must be the same as    the BA field in the same instruction.  This operand is marked FAKE.    The insertion function just copies the BA field into the BB field,    and the extraction function just checks that the fields are the    same.  */
end_comment

begin_function
specifier|static
name|unsigned
name|long
name|insert_bba
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|long
name|value
name|ATTRIBUTE_UNUSED
parameter_list|,
name|int
name|dialect
name|ATTRIBUTE_UNUSED
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
name|errmsg
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
name|insn
operator||
operator|(
operator|(
operator|(
name|insn
operator|>>
literal|16
operator|)
operator|&
literal|0x1f
operator|)
operator|<<
literal|11
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|long
name|extract_bba
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|int
name|dialect
name|ATTRIBUTE_UNUSED
parameter_list|,
name|int
modifier|*
name|invalid
parameter_list|)
block|{
if|if
condition|(
operator|(
operator|(
name|insn
operator|>>
literal|16
operator|)
operator|&
literal|0x1f
operator|)
operator|!=
operator|(
operator|(
name|insn
operator|>>
literal|11
operator|)
operator|&
literal|0x1f
operator|)
condition|)
operator|*
name|invalid
operator|=
literal|1
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/* The BD field in a B form instruction when the - modifier is used.    This modifier means that the branch is not expected to be taken.    For chips built to versions of the architecture prior to version 2    (ie. not Power4 compatible), we set the y bit of the BO field to 1    if the offset is negative.  When extracting, we require that the y    bit be 1 and that the offset be positive, since if the y bit is 0    we just want to print the normal form of the instruction.    Power4 compatible targets use two bits, "a", and "t", instead of    the "y" bit.  "at" == 00 => no hint, "at" == 01 => unpredictable,    "at" == 10 => not taken, "at" == 11 => taken.  The "t" bit is 00001    in BO field, the "a" bit is 00010 for branch on CR(BI) and 01000    for branch on CTR.  We only handle the taken/not-taken hint here.    Note that we don't relax the conditions tested here when    disassembling with -Many because insns using extract_bdm and    extract_bdp always occur in pairs.  One or the other will always    be valid.  */
end_comment

begin_function
specifier|static
name|unsigned
name|long
name|insert_bdm
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|long
name|value
parameter_list|,
name|int
name|dialect
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
name|errmsg
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
if|if
condition|(
operator|(
name|dialect
operator|&
name|PPC_OPCODE_POWER4
operator|)
operator|==
literal|0
condition|)
block|{
if|if
condition|(
operator|(
name|value
operator|&
literal|0x8000
operator|)
operator|!=
literal|0
condition|)
name|insn
operator||=
literal|1
operator|<<
literal|21
expr_stmt|;
block|}
else|else
block|{
if|if
condition|(
operator|(
name|insn
operator|&
operator|(
literal|0x14
operator|<<
literal|21
operator|)
operator|)
operator|==
operator|(
literal|0x04
operator|<<
literal|21
operator|)
condition|)
name|insn
operator||=
literal|0x02
operator|<<
literal|21
expr_stmt|;
elseif|else
if|if
condition|(
operator|(
name|insn
operator|&
operator|(
literal|0x14
operator|<<
literal|21
operator|)
operator|)
operator|==
operator|(
literal|0x10
operator|<<
literal|21
operator|)
condition|)
name|insn
operator||=
literal|0x08
operator|<<
literal|21
expr_stmt|;
block|}
return|return
name|insn
operator||
operator|(
name|value
operator|&
literal|0xfffc
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|long
name|extract_bdm
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|int
name|dialect
parameter_list|,
name|int
modifier|*
name|invalid
parameter_list|)
block|{
if|if
condition|(
operator|(
name|dialect
operator|&
name|PPC_OPCODE_POWER4
operator|)
operator|==
literal|0
condition|)
block|{
if|if
condition|(
operator|(
operator|(
name|insn
operator|&
operator|(
literal|1
operator|<<
literal|21
operator|)
operator|)
operator|==
literal|0
operator|)
operator|!=
operator|(
operator|(
name|insn
operator|&
operator|(
literal|1
operator|<<
literal|15
operator|)
operator|)
operator|==
literal|0
operator|)
condition|)
operator|*
name|invalid
operator|=
literal|1
expr_stmt|;
block|}
else|else
block|{
if|if
condition|(
operator|(
name|insn
operator|&
operator|(
literal|0x17
operator|<<
literal|21
operator|)
operator|)
operator|!=
operator|(
literal|0x06
operator|<<
literal|21
operator|)
operator|&&
operator|(
name|insn
operator|&
operator|(
literal|0x1d
operator|<<
literal|21
operator|)
operator|)
operator|!=
operator|(
literal|0x18
operator|<<
literal|21
operator|)
condition|)
operator|*
name|invalid
operator|=
literal|1
expr_stmt|;
block|}
return|return
operator|(
operator|(
name|insn
operator|&
literal|0xfffc
operator|)
operator|^
literal|0x8000
operator|)
operator|-
literal|0x8000
return|;
block|}
end_function

begin_comment
comment|/* The BD field in a B form instruction when the + modifier is used.    This is like BDM, above, except that the branch is expected to be    taken.  */
end_comment

begin_function
specifier|static
name|unsigned
name|long
name|insert_bdp
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|long
name|value
parameter_list|,
name|int
name|dialect
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
name|errmsg
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
if|if
condition|(
operator|(
name|dialect
operator|&
name|PPC_OPCODE_POWER4
operator|)
operator|==
literal|0
condition|)
block|{
if|if
condition|(
operator|(
name|value
operator|&
literal|0x8000
operator|)
operator|==
literal|0
condition|)
name|insn
operator||=
literal|1
operator|<<
literal|21
expr_stmt|;
block|}
else|else
block|{
if|if
condition|(
operator|(
name|insn
operator|&
operator|(
literal|0x14
operator|<<
literal|21
operator|)
operator|)
operator|==
operator|(
literal|0x04
operator|<<
literal|21
operator|)
condition|)
name|insn
operator||=
literal|0x03
operator|<<
literal|21
expr_stmt|;
elseif|else
if|if
condition|(
operator|(
name|insn
operator|&
operator|(
literal|0x14
operator|<<
literal|21
operator|)
operator|)
operator|==
operator|(
literal|0x10
operator|<<
literal|21
operator|)
condition|)
name|insn
operator||=
literal|0x09
operator|<<
literal|21
expr_stmt|;
block|}
return|return
name|insn
operator||
operator|(
name|value
operator|&
literal|0xfffc
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|long
name|extract_bdp
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|int
name|dialect
parameter_list|,
name|int
modifier|*
name|invalid
parameter_list|)
block|{
if|if
condition|(
operator|(
name|dialect
operator|&
name|PPC_OPCODE_POWER4
operator|)
operator|==
literal|0
condition|)
block|{
if|if
condition|(
operator|(
operator|(
name|insn
operator|&
operator|(
literal|1
operator|<<
literal|21
operator|)
operator|)
operator|==
literal|0
operator|)
operator|==
operator|(
operator|(
name|insn
operator|&
operator|(
literal|1
operator|<<
literal|15
operator|)
operator|)
operator|==
literal|0
operator|)
condition|)
operator|*
name|invalid
operator|=
literal|1
expr_stmt|;
block|}
else|else
block|{
if|if
condition|(
operator|(
name|insn
operator|&
operator|(
literal|0x17
operator|<<
literal|21
operator|)
operator|)
operator|!=
operator|(
literal|0x07
operator|<<
literal|21
operator|)
operator|&&
operator|(
name|insn
operator|&
operator|(
literal|0x1d
operator|<<
literal|21
operator|)
operator|)
operator|!=
operator|(
literal|0x19
operator|<<
literal|21
operator|)
condition|)
operator|*
name|invalid
operator|=
literal|1
expr_stmt|;
block|}
return|return
operator|(
operator|(
name|insn
operator|&
literal|0xfffc
operator|)
operator|^
literal|0x8000
operator|)
operator|-
literal|0x8000
return|;
block|}
end_function

begin_comment
comment|/* Check for legal values of a BO field.  */
end_comment

begin_function
specifier|static
name|int
name|valid_bo
parameter_list|(
name|long
name|value
parameter_list|,
name|int
name|dialect
parameter_list|,
name|int
name|extract
parameter_list|)
block|{
if|if
condition|(
operator|(
name|dialect
operator|&
name|PPC_OPCODE_POWER4
operator|)
operator|==
literal|0
condition|)
block|{
name|int
name|valid
decl_stmt|;
comment|/* Certain encodings have bits that are required to be zero. 	 These are (z must be zero, y may be anything): 	     001zy 	     011zy 	     1z00y 	     1z01y 	     1z1zz       */
switch|switch
condition|(
name|value
operator|&
literal|0x14
condition|)
block|{
default|default:
case|case
literal|0
case|:
name|valid
operator|=
literal|1
expr_stmt|;
break|break;
case|case
literal|0x4
case|:
name|valid
operator|=
operator|(
name|value
operator|&
literal|0x2
operator|)
operator|==
literal|0
expr_stmt|;
break|break;
case|case
literal|0x10
case|:
name|valid
operator|=
operator|(
name|value
operator|&
literal|0x8
operator|)
operator|==
literal|0
expr_stmt|;
break|break;
case|case
literal|0x14
case|:
name|valid
operator|=
name|value
operator|==
literal|0x14
expr_stmt|;
break|break;
block|}
comment|/* When disassembling with -Many, accept power4 encodings too.  */
if|if
condition|(
name|valid
operator|||
operator|(
name|dialect
operator|&
name|PPC_OPCODE_ANY
operator|)
operator|==
literal|0
operator|||
operator|!
name|extract
condition|)
return|return
name|valid
return|;
block|}
comment|/* Certain encodings have bits that are required to be zero.      These are (z must be zero, a& t may be anything): 	 0000z 	 0001z 	 0100z 	 0101z 	 001at 	 011at 	 1a00t 	 1a01t 	 1z1zz   */
if|if
condition|(
operator|(
name|value
operator|&
literal|0x14
operator|)
operator|==
literal|0
condition|)
return|return
operator|(
name|value
operator|&
literal|0x1
operator|)
operator|==
literal|0
return|;
elseif|else
if|if
condition|(
operator|(
name|value
operator|&
literal|0x14
operator|)
operator|==
literal|0x14
condition|)
return|return
name|value
operator|==
literal|0x14
return|;
else|else
return|return
literal|1
return|;
block|}
end_function

begin_comment
comment|/* The BO field in a B form instruction.  Warn about attempts to set    the field to an illegal value.  */
end_comment

begin_function
specifier|static
name|unsigned
name|long
name|insert_bo
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|long
name|value
parameter_list|,
name|int
name|dialect
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
name|errmsg
parameter_list|)
block|{
if|if
condition|(
operator|!
name|valid_bo
argument_list|(
name|value
argument_list|,
name|dialect
argument_list|,
literal|0
argument_list|)
condition|)
operator|*
name|errmsg
operator|=
name|_
argument_list|(
literal|"invalid conditional option"
argument_list|)
expr_stmt|;
return|return
name|insn
operator||
operator|(
operator|(
name|value
operator|&
literal|0x1f
operator|)
operator|<<
literal|21
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|long
name|extract_bo
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|int
name|dialect
parameter_list|,
name|int
modifier|*
name|invalid
parameter_list|)
block|{
name|long
name|value
decl_stmt|;
name|value
operator|=
operator|(
name|insn
operator|>>
literal|21
operator|)
operator|&
literal|0x1f
expr_stmt|;
if|if
condition|(
operator|!
name|valid_bo
argument_list|(
name|value
argument_list|,
name|dialect
argument_list|,
literal|1
argument_list|)
condition|)
operator|*
name|invalid
operator|=
literal|1
expr_stmt|;
return|return
name|value
return|;
block|}
end_function

begin_comment
comment|/* The BO field in a B form instruction when the + or - modifier is    used.  This is like the BO field, but it must be even.  When    extracting it, we force it to be even.  */
end_comment

begin_function
specifier|static
name|unsigned
name|long
name|insert_boe
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|long
name|value
parameter_list|,
name|int
name|dialect
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
name|errmsg
parameter_list|)
block|{
if|if
condition|(
operator|!
name|valid_bo
argument_list|(
name|value
argument_list|,
name|dialect
argument_list|,
literal|0
argument_list|)
condition|)
operator|*
name|errmsg
operator|=
name|_
argument_list|(
literal|"invalid conditional option"
argument_list|)
expr_stmt|;
elseif|else
if|if
condition|(
operator|(
name|value
operator|&
literal|1
operator|)
operator|!=
literal|0
condition|)
operator|*
name|errmsg
operator|=
name|_
argument_list|(
literal|"attempt to set y bit when using + or - modifier"
argument_list|)
expr_stmt|;
return|return
name|insn
operator||
operator|(
operator|(
name|value
operator|&
literal|0x1f
operator|)
operator|<<
literal|21
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|long
name|extract_boe
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|int
name|dialect
parameter_list|,
name|int
modifier|*
name|invalid
parameter_list|)
block|{
name|long
name|value
decl_stmt|;
name|value
operator|=
operator|(
name|insn
operator|>>
literal|21
operator|)
operator|&
literal|0x1f
expr_stmt|;
if|if
condition|(
operator|!
name|valid_bo
argument_list|(
name|value
argument_list|,
name|dialect
argument_list|,
literal|1
argument_list|)
condition|)
operator|*
name|invalid
operator|=
literal|1
expr_stmt|;
return|return
name|value
operator|&
literal|0x1e
return|;
block|}
end_function

begin_comment
comment|/* FXM mask in mfcr and mtcrf instructions.  */
end_comment

begin_function
specifier|static
name|unsigned
name|long
name|insert_fxm
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|long
name|value
parameter_list|,
name|int
name|dialect
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
name|errmsg
parameter_list|)
block|{
comment|/* If we're handling the mfocrf and mtocrf insns ensure that exactly      one bit of the mask field is set.  */
if|if
condition|(
operator|(
name|insn
operator|&
operator|(
literal|1
operator|<<
literal|20
operator|)
operator|)
operator|!=
literal|0
condition|)
block|{
if|if
condition|(
name|value
operator|==
literal|0
operator|||
operator|(
name|value
operator|&
operator|-
name|value
operator|)
operator|!=
name|value
condition|)
block|{
operator|*
name|errmsg
operator|=
name|_
argument_list|(
literal|"invalid mask field"
argument_list|)
expr_stmt|;
name|value
operator|=
literal|0
expr_stmt|;
block|}
block|}
comment|/* If the optional field on mfcr is missing that means we want to use      the old form of the instruction that moves the whole cr.  In that      case we'll have VALUE zero.  There doesn't seem to be a way to      distinguish this from the case where someone writes mfcr %r3,0.  */
elseif|else
if|if
condition|(
name|value
operator|==
literal|0
condition|)
empty_stmt|;
comment|/* If only one bit of the FXM field is set, we can use the new form      of the instruction, which is faster.  Unlike the Power4 branch hint      encoding, this is not backward compatible.  Do not generate the      new form unless -mpower4 has been given, or -many and the two      operand form of mfcr was used.  */
elseif|else
if|if
condition|(
operator|(
name|value
operator|&
operator|-
name|value
operator|)
operator|==
name|value
operator|&&
operator|(
operator|(
name|dialect
operator|&
name|PPC_OPCODE_POWER4
operator|)
operator|!=
literal|0
operator|||
operator|(
operator|(
name|dialect
operator|&
name|PPC_OPCODE_ANY
operator|)
operator|!=
literal|0
operator|&&
operator|(
name|insn
operator|&
operator|(
literal|0x3ff
operator|<<
literal|1
operator|)
operator|)
operator|==
literal|19
operator|<<
literal|1
operator|)
operator|)
condition|)
name|insn
operator||=
literal|1
operator|<<
literal|20
expr_stmt|;
comment|/* Any other value on mfcr is an error.  */
elseif|else
if|if
condition|(
operator|(
name|insn
operator|&
operator|(
literal|0x3ff
operator|<<
literal|1
operator|)
operator|)
operator|==
literal|19
operator|<<
literal|1
condition|)
block|{
operator|*
name|errmsg
operator|=
name|_
argument_list|(
literal|"ignoring invalid mfcr mask"
argument_list|)
expr_stmt|;
name|value
operator|=
literal|0
expr_stmt|;
block|}
return|return
name|insn
operator||
operator|(
operator|(
name|value
operator|&
literal|0xff
operator|)
operator|<<
literal|12
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|long
name|extract_fxm
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|int
name|dialect
name|ATTRIBUTE_UNUSED
parameter_list|,
name|int
modifier|*
name|invalid
parameter_list|)
block|{
name|long
name|mask
init|=
operator|(
name|insn
operator|>>
literal|12
operator|)
operator|&
literal|0xff
decl_stmt|;
comment|/* Is this a Power4 insn?  */
if|if
condition|(
operator|(
name|insn
operator|&
operator|(
literal|1
operator|<<
literal|20
operator|)
operator|)
operator|!=
literal|0
condition|)
block|{
comment|/* Exactly one bit of MASK should be set.  */
if|if
condition|(
name|mask
operator|==
literal|0
operator|||
operator|(
name|mask
operator|&
operator|-
name|mask
operator|)
operator|!=
name|mask
condition|)
operator|*
name|invalid
operator|=
literal|1
expr_stmt|;
block|}
comment|/* Check that non-power4 form of mfcr has a zero MASK.  */
elseif|else
if|if
condition|(
operator|(
name|insn
operator|&
operator|(
literal|0x3ff
operator|<<
literal|1
operator|)
operator|)
operator|==
literal|19
operator|<<
literal|1
condition|)
block|{
if|if
condition|(
name|mask
operator|!=
literal|0
condition|)
operator|*
name|invalid
operator|=
literal|1
expr_stmt|;
block|}
return|return
name|mask
return|;
block|}
end_function

begin_comment
comment|/* The MB and ME fields in an M form instruction expressed as a single    operand which is itself a bitmask.  The extraction function always    marks it as invalid, since we never want to recognize an    instruction which uses a field of this type.  */
end_comment

begin_function
specifier|static
name|unsigned
name|long
name|insert_mbe
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|long
name|value
parameter_list|,
name|int
name|dialect
name|ATTRIBUTE_UNUSED
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
name|errmsg
parameter_list|)
block|{
name|unsigned
name|long
name|uval
decl_stmt|,
name|mask
decl_stmt|;
name|int
name|mb
decl_stmt|,
name|me
decl_stmt|,
name|mx
decl_stmt|,
name|count
decl_stmt|,
name|last
decl_stmt|;
name|uval
operator|=
name|value
expr_stmt|;
if|if
condition|(
name|uval
operator|==
literal|0
condition|)
block|{
operator|*
name|errmsg
operator|=
name|_
argument_list|(
literal|"illegal bitmask"
argument_list|)
expr_stmt|;
return|return
name|insn
return|;
block|}
name|mb
operator|=
literal|0
expr_stmt|;
name|me
operator|=
literal|32
expr_stmt|;
if|if
condition|(
operator|(
name|uval
operator|&
literal|1
operator|)
operator|!=
literal|0
condition|)
name|last
operator|=
literal|1
expr_stmt|;
else|else
name|last
operator|=
literal|0
expr_stmt|;
name|count
operator|=
literal|0
expr_stmt|;
comment|/* mb: location of last 0->1 transition */
comment|/* me: location of last 1->0 transition */
comment|/* count: # transitions */
for|for
control|(
name|mx
operator|=
literal|0
operator|,
name|mask
operator|=
literal|1L
operator|<<
literal|31
init|;
name|mx
operator|<
literal|32
condition|;
operator|++
name|mx
operator|,
name|mask
operator|>>=
literal|1
control|)
block|{
if|if
condition|(
operator|(
name|uval
operator|&
name|mask
operator|)
operator|&&
operator|!
name|last
condition|)
block|{
operator|++
name|count
expr_stmt|;
name|mb
operator|=
name|mx
expr_stmt|;
name|last
operator|=
literal|1
expr_stmt|;
block|}
elseif|else
if|if
condition|(
operator|!
operator|(
name|uval
operator|&
name|mask
operator|)
operator|&&
name|last
condition|)
block|{
operator|++
name|count
expr_stmt|;
name|me
operator|=
name|mx
expr_stmt|;
name|last
operator|=
literal|0
expr_stmt|;
block|}
block|}
if|if
condition|(
name|me
operator|==
literal|0
condition|)
name|me
operator|=
literal|32
expr_stmt|;
if|if
condition|(
name|count
operator|!=
literal|2
operator|&&
operator|(
name|count
operator|!=
literal|0
operator|||
operator|!
name|last
operator|)
condition|)
operator|*
name|errmsg
operator|=
name|_
argument_list|(
literal|"illegal bitmask"
argument_list|)
expr_stmt|;
return|return
name|insn
operator||
operator|(
name|mb
operator|<<
literal|6
operator|)
operator||
operator|(
operator|(
name|me
operator|-
literal|1
operator|)
operator|<<
literal|1
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|long
name|extract_mbe
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|int
name|dialect
name|ATTRIBUTE_UNUSED
parameter_list|,
name|int
modifier|*
name|invalid
parameter_list|)
block|{
name|long
name|ret
decl_stmt|;
name|int
name|mb
decl_stmt|,
name|me
decl_stmt|;
name|int
name|i
decl_stmt|;
operator|*
name|invalid
operator|=
literal|1
expr_stmt|;
name|mb
operator|=
operator|(
name|insn
operator|>>
literal|6
operator|)
operator|&
literal|0x1f
expr_stmt|;
name|me
operator|=
operator|(
name|insn
operator|>>
literal|1
operator|)
operator|&
literal|0x1f
expr_stmt|;
if|if
condition|(
name|mb
operator|<
name|me
operator|+
literal|1
condition|)
block|{
name|ret
operator|=
literal|0
expr_stmt|;
for|for
control|(
name|i
operator|=
name|mb
init|;
name|i
operator|<=
name|me
condition|;
name|i
operator|++
control|)
name|ret
operator||=
literal|1L
operator|<<
operator|(
literal|31
operator|-
name|i
operator|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|mb
operator|==
name|me
operator|+
literal|1
condition|)
name|ret
operator|=
operator|~
literal|0
expr_stmt|;
else|else
comment|/* (mb> me + 1) */
block|{
name|ret
operator|=
operator|~
literal|0
expr_stmt|;
for|for
control|(
name|i
operator|=
name|me
operator|+
literal|1
init|;
name|i
operator|<
name|mb
condition|;
name|i
operator|++
control|)
name|ret
operator|&=
operator|~
operator|(
literal|1L
operator|<<
operator|(
literal|31
operator|-
name|i
operator|)
operator|)
expr_stmt|;
block|}
return|return
name|ret
return|;
block|}
end_function

begin_comment
comment|/* The MB or ME field in an MD or MDS form instruction.  The high bit    is wrapped to the low end.  */
end_comment

begin_function
specifier|static
name|unsigned
name|long
name|insert_mb6
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|long
name|value
parameter_list|,
name|int
name|dialect
name|ATTRIBUTE_UNUSED
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
name|errmsg
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
name|insn
operator||
operator|(
operator|(
name|value
operator|&
literal|0x1f
operator|)
operator|<<
literal|6
operator|)
operator||
operator|(
name|value
operator|&
literal|0x20
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|long
name|extract_mb6
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|int
name|dialect
name|ATTRIBUTE_UNUSED
parameter_list|,
name|int
modifier|*
name|invalid
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
operator|(
operator|(
name|insn
operator|>>
literal|6
operator|)
operator|&
literal|0x1f
operator|)
operator||
operator|(
name|insn
operator|&
literal|0x20
operator|)
return|;
block|}
end_function

begin_comment
comment|/* The NB field in an X form instruction.  The value 32 is stored as    0.  */
end_comment

begin_function
specifier|static
name|long
name|extract_nb
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|int
name|dialect
name|ATTRIBUTE_UNUSED
parameter_list|,
name|int
modifier|*
name|invalid
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
name|long
name|ret
decl_stmt|;
name|ret
operator|=
operator|(
name|insn
operator|>>
literal|11
operator|)
operator|&
literal|0x1f
expr_stmt|;
if|if
condition|(
name|ret
operator|==
literal|0
condition|)
name|ret
operator|=
literal|32
expr_stmt|;
return|return
name|ret
return|;
block|}
end_function

begin_comment
comment|/* The NSI field in a D form instruction.  This is the same as the SI    field, only negated.  The extraction function always marks it as    invalid, since we never want to recognize an instruction which uses    a field of this type.  */
end_comment

begin_function
specifier|static
name|unsigned
name|long
name|insert_nsi
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|long
name|value
parameter_list|,
name|int
name|dialect
name|ATTRIBUTE_UNUSED
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
name|errmsg
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
name|insn
operator||
operator|(
operator|-
name|value
operator|&
literal|0xffff
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|long
name|extract_nsi
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|int
name|dialect
name|ATTRIBUTE_UNUSED
parameter_list|,
name|int
modifier|*
name|invalid
parameter_list|)
block|{
operator|*
name|invalid
operator|=
literal|1
expr_stmt|;
return|return
operator|-
operator|(
operator|(
operator|(
name|insn
operator|&
literal|0xffff
operator|)
operator|^
literal|0x8000
operator|)
operator|-
literal|0x8000
operator|)
return|;
block|}
end_function

begin_comment
comment|/* The RA field in a D or X form instruction which is an updating    load, which means that the RA field may not be zero and may not    equal the RT field.  */
end_comment

begin_function
specifier|static
name|unsigned
name|long
name|insert_ral
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|long
name|value
parameter_list|,
name|int
name|dialect
name|ATTRIBUTE_UNUSED
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
name|errmsg
parameter_list|)
block|{
if|if
condition|(
name|value
operator|==
literal|0
operator|||
operator|(
name|unsigned
name|long
operator|)
name|value
operator|==
operator|(
operator|(
name|insn
operator|>>
literal|21
operator|)
operator|&
literal|0x1f
operator|)
condition|)
operator|*
name|errmsg
operator|=
literal|"invalid register operand when updating"
expr_stmt|;
return|return
name|insn
operator||
operator|(
operator|(
name|value
operator|&
literal|0x1f
operator|)
operator|<<
literal|16
operator|)
return|;
block|}
end_function

begin_comment
comment|/* The RA field in an lmw instruction, which has special value    restrictions.  */
end_comment

begin_function
specifier|static
name|unsigned
name|long
name|insert_ram
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|long
name|value
parameter_list|,
name|int
name|dialect
name|ATTRIBUTE_UNUSED
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
name|errmsg
parameter_list|)
block|{
if|if
condition|(
operator|(
name|unsigned
name|long
operator|)
name|value
operator|>=
operator|(
operator|(
name|insn
operator|>>
literal|21
operator|)
operator|&
literal|0x1f
operator|)
condition|)
operator|*
name|errmsg
operator|=
name|_
argument_list|(
literal|"index register in load range"
argument_list|)
expr_stmt|;
return|return
name|insn
operator||
operator|(
operator|(
name|value
operator|&
literal|0x1f
operator|)
operator|<<
literal|16
operator|)
return|;
block|}
end_function

begin_comment
comment|/* The RA field in the DQ form lq instruction, which has special    value restrictions.  */
end_comment

begin_function
specifier|static
name|unsigned
name|long
name|insert_raq
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|long
name|value
parameter_list|,
name|int
name|dialect
name|ATTRIBUTE_UNUSED
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
name|errmsg
parameter_list|)
block|{
name|long
name|rtvalue
init|=
operator|(
name|insn
operator|&
name|RT_MASK
operator|)
operator|>>
literal|21
decl_stmt|;
if|if
condition|(
name|value
operator|==
name|rtvalue
condition|)
operator|*
name|errmsg
operator|=
name|_
argument_list|(
literal|"source and target register operands must be different"
argument_list|)
expr_stmt|;
return|return
name|insn
operator||
operator|(
operator|(
name|value
operator|&
literal|0x1f
operator|)
operator|<<
literal|16
operator|)
return|;
block|}
end_function

begin_comment
comment|/* The RA field in a D or X form instruction which is an updating    store or an updating floating point load, which means that the RA    field may not be zero.  */
end_comment

begin_function
specifier|static
name|unsigned
name|long
name|insert_ras
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|long
name|value
parameter_list|,
name|int
name|dialect
name|ATTRIBUTE_UNUSED
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
name|errmsg
parameter_list|)
block|{
if|if
condition|(
name|value
operator|==
literal|0
condition|)
operator|*
name|errmsg
operator|=
name|_
argument_list|(
literal|"invalid register operand when updating"
argument_list|)
expr_stmt|;
return|return
name|insn
operator||
operator|(
operator|(
name|value
operator|&
literal|0x1f
operator|)
operator|<<
literal|16
operator|)
return|;
block|}
end_function

begin_comment
comment|/* The RB field in an X form instruction when it must be the same as    the RS field in the instruction.  This is used for extended    mnemonics like mr.  This operand is marked FAKE.  The insertion    function just copies the BT field into the BA field, and the    extraction function just checks that the fields are the same.  */
end_comment

begin_function
specifier|static
name|unsigned
name|long
name|insert_rbs
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|long
name|value
name|ATTRIBUTE_UNUSED
parameter_list|,
name|int
name|dialect
name|ATTRIBUTE_UNUSED
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
name|errmsg
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
name|insn
operator||
operator|(
operator|(
operator|(
name|insn
operator|>>
literal|21
operator|)
operator|&
literal|0x1f
operator|)
operator|<<
literal|11
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|long
name|extract_rbs
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|int
name|dialect
name|ATTRIBUTE_UNUSED
parameter_list|,
name|int
modifier|*
name|invalid
parameter_list|)
block|{
if|if
condition|(
operator|(
operator|(
name|insn
operator|>>
literal|21
operator|)
operator|&
literal|0x1f
operator|)
operator|!=
operator|(
operator|(
name|insn
operator|>>
literal|11
operator|)
operator|&
literal|0x1f
operator|)
condition|)
operator|*
name|invalid
operator|=
literal|1
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/* The SH field in an MD form instruction.  This is split.  */
end_comment

begin_function
specifier|static
name|unsigned
name|long
name|insert_sh6
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|long
name|value
parameter_list|,
name|int
name|dialect
name|ATTRIBUTE_UNUSED
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
name|errmsg
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
name|insn
operator||
operator|(
operator|(
name|value
operator|&
literal|0x1f
operator|)
operator|<<
literal|11
operator|)
operator||
operator|(
operator|(
name|value
operator|&
literal|0x20
operator|)
operator|>>
literal|4
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|long
name|extract_sh6
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|int
name|dialect
name|ATTRIBUTE_UNUSED
parameter_list|,
name|int
modifier|*
name|invalid
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
operator|(
operator|(
name|insn
operator|>>
literal|11
operator|)
operator|&
literal|0x1f
operator|)
operator||
operator|(
operator|(
name|insn
operator|<<
literal|4
operator|)
operator|&
literal|0x20
operator|)
return|;
block|}
end_function

begin_comment
comment|/* The SPR field in an XFX form instruction.  This is flipped--the    lower 5 bits are stored in the upper 5 and vice- versa.  */
end_comment

begin_function
specifier|static
name|unsigned
name|long
name|insert_spr
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|long
name|value
parameter_list|,
name|int
name|dialect
name|ATTRIBUTE_UNUSED
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
name|errmsg
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
name|insn
operator||
operator|(
operator|(
name|value
operator|&
literal|0x1f
operator|)
operator|<<
literal|16
operator|)
operator||
operator|(
operator|(
name|value
operator|&
literal|0x3e0
operator|)
operator|<<
literal|6
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|long
name|extract_spr
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|int
name|dialect
name|ATTRIBUTE_UNUSED
parameter_list|,
name|int
modifier|*
name|invalid
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
operator|(
operator|(
name|insn
operator|>>
literal|16
operator|)
operator|&
literal|0x1f
operator|)
operator||
operator|(
operator|(
name|insn
operator|>>
literal|6
operator|)
operator|&
literal|0x3e0
operator|)
return|;
block|}
end_function

begin_comment
comment|/* Some dialects have 8 SPRG registers instead of the standard 4.  */
end_comment

begin_function
specifier|static
name|unsigned
name|long
name|insert_sprg
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|long
name|value
parameter_list|,
name|int
name|dialect
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
name|errmsg
parameter_list|)
block|{
comment|/* This check uses PPC_OPCODE_403 because PPC405 is later defined      as a synonym.  If ever a 405 specific dialect is added this      check should use that instead.  */
if|if
condition|(
name|value
operator|>
literal|7
operator|||
operator|(
name|value
operator|>
literal|3
operator|&&
operator|(
name|dialect
operator|&
operator|(
name|PPC_OPCODE_BOOKE
operator||
name|PPC_OPCODE_403
operator|)
operator|)
operator|==
literal|0
operator|)
condition|)
operator|*
name|errmsg
operator|=
name|_
argument_list|(
literal|"invalid sprg number"
argument_list|)
expr_stmt|;
comment|/* If this is mfsprg4..7 then use spr 260..263 which can be read in      user mode.  Anything else must use spr 272..279.  */
if|if
condition|(
name|value
operator|<=
literal|3
operator|||
operator|(
name|insn
operator|&
literal|0x100
operator|)
operator|!=
literal|0
condition|)
name|value
operator||=
literal|0x10
expr_stmt|;
return|return
name|insn
operator||
operator|(
operator|(
name|value
operator|&
literal|0x17
operator|)
operator|<<
literal|16
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|long
name|extract_sprg
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|int
name|dialect
parameter_list|,
name|int
modifier|*
name|invalid
parameter_list|)
block|{
name|unsigned
name|long
name|val
init|=
operator|(
name|insn
operator|>>
literal|16
operator|)
operator|&
literal|0x1f
decl_stmt|;
comment|/* mfsprg can use 260..263 and 272..279.  mtsprg only uses spr 272..279      If not BOOKE or 405, then both use only 272..275.  */
if|if
condition|(
name|val
operator|<=
literal|3
operator|||
operator|(
name|val
operator|<
literal|0x10
operator|&&
operator|(
name|insn
operator|&
literal|0x100
operator|)
operator|!=
literal|0
operator|)
operator|||
operator|(
name|val
operator|-
literal|0x10
operator|>
literal|3
operator|&&
operator|(
name|dialect
operator|&
operator|(
name|PPC_OPCODE_BOOKE
operator||
name|PPC_OPCODE_403
operator|)
operator|)
operator|==
literal|0
operator|)
condition|)
operator|*
name|invalid
operator|=
literal|1
expr_stmt|;
return|return
name|val
operator|&
literal|7
return|;
block|}
end_function

begin_comment
comment|/* The TBR field in an XFX instruction.  This is just like SPR, but it    is optional.  When TBR is omitted, it must be inserted as 268 (the    magic number of the TB register).  These functions treat 0    (indicating an omitted optional operand) as 268.  This means that    ``mftb 4,0'' is not handled correctly.  This does not matter very    much, since the architecture manual does not define mftb as    accepting any values other than 268 or 269.  */
end_comment

begin_define
define|#
directive|define
name|TB
value|(268)
end_define

begin_function
specifier|static
name|unsigned
name|long
name|insert_tbr
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|long
name|value
parameter_list|,
name|int
name|dialect
name|ATTRIBUTE_UNUSED
parameter_list|,
specifier|const
name|char
modifier|*
modifier|*
name|errmsg
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
if|if
condition|(
name|value
operator|==
literal|0
condition|)
name|value
operator|=
name|TB
expr_stmt|;
return|return
name|insn
operator||
operator|(
operator|(
name|value
operator|&
literal|0x1f
operator|)
operator|<<
literal|16
operator|)
operator||
operator|(
operator|(
name|value
operator|&
literal|0x3e0
operator|)
operator|<<
literal|6
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|long
name|extract_tbr
parameter_list|(
name|unsigned
name|long
name|insn
parameter_list|,
name|int
name|dialect
name|ATTRIBUTE_UNUSED
parameter_list|,
name|int
modifier|*
name|invalid
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
name|long
name|ret
decl_stmt|;
name|ret
operator|=
operator|(
operator|(
name|insn
operator|>>
literal|16
operator|)
operator|&
literal|0x1f
operator|)
operator||
operator|(
operator|(
name|insn
operator|>>
literal|6
operator|)
operator|&
literal|0x3e0
operator|)
expr_stmt|;
if|if
condition|(
name|ret
operator|==
name|TB
condition|)
name|ret
operator|=
literal|0
expr_stmt|;
return|return
name|ret
return|;
block|}
end_function

begin_escape
end_escape

begin_comment
comment|/* Macros used to form opcodes.  */
end_comment

begin_comment
comment|/* The main opcode.  */
end_comment

begin_define
define|#
directive|define
name|OP
parameter_list|(
name|x
parameter_list|)
value|((((unsigned long)(x))& 0x3f)<< 26)
end_define

begin_define
define|#
directive|define
name|OP_MASK
value|OP (0x3f)
end_define

begin_comment
comment|/* The main opcode combined with a trap code in the TO field of a D    form instruction.  Used for extended mnemonics for the trap    instructions.  */
end_comment

begin_define
define|#
directive|define
name|OPTO
parameter_list|(
name|x
parameter_list|,
name|to
parameter_list|)
value|(OP (x) | ((((unsigned long)(to))& 0x1f)<< 21))
end_define

begin_define
define|#
directive|define
name|OPTO_MASK
value|(OP_MASK | TO_MASK)
end_define

begin_comment
comment|/* The main opcode combined with a comparison size bit in the L field    of a D form or X form instruction.  Used for extended mnemonics for    the comparison instructions.  */
end_comment

begin_define
define|#
directive|define
name|OPL
parameter_list|(
name|x
parameter_list|,
name|l
parameter_list|)
value|(OP (x) | ((((unsigned long)(l))& 1)<< 21))
end_define

begin_define
define|#
directive|define
name|OPL_MASK
value|OPL (0x3f,1)
end_define

begin_comment
comment|/* An A form instruction.  */
end_comment

begin_define
define|#
directive|define
name|A
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|,
name|rc
parameter_list|)
value|(OP (op) | ((((unsigned long)(xop))& 0x1f)<< 1) | (((unsigned long)(rc))& 1))
end_define

begin_define
define|#
directive|define
name|A_MASK
value|A (0x3f, 0x1f, 1)
end_define

begin_comment
comment|/* An A_MASK with the FRB field fixed.  */
end_comment

begin_define
define|#
directive|define
name|AFRB_MASK
value|(A_MASK | FRB_MASK)
end_define

begin_comment
comment|/* An A_MASK with the FRC field fixed.  */
end_comment

begin_define
define|#
directive|define
name|AFRC_MASK
value|(A_MASK | FRC_MASK)
end_define

begin_comment
comment|/* An A_MASK with the FRA and FRC fields fixed.  */
end_comment

begin_define
define|#
directive|define
name|AFRAFRC_MASK
value|(A_MASK | FRA_MASK | FRC_MASK)
end_define

begin_comment
comment|/* An AFRAFRC_MASK, but with L bit clear.  */
end_comment

begin_define
define|#
directive|define
name|AFRALFRC_MASK
value|(AFRAFRC_MASK& ~((unsigned long) 1<< 16))
end_define

begin_comment
comment|/* A B form instruction.  */
end_comment

begin_define
define|#
directive|define
name|B
parameter_list|(
name|op
parameter_list|,
name|aa
parameter_list|,
name|lk
parameter_list|)
value|(OP (op) | ((((unsigned long)(aa))& 1)<< 1) | ((lk)& 1))
end_define

begin_define
define|#
directive|define
name|B_MASK
value|B (0x3f, 1, 1)
end_define

begin_comment
comment|/* A B form instruction setting the BO field.  */
end_comment

begin_define
define|#
directive|define
name|BBO
parameter_list|(
name|op
parameter_list|,
name|bo
parameter_list|,
name|aa
parameter_list|,
name|lk
parameter_list|)
value|(B ((op), (aa), (lk)) | ((((unsigned long)(bo))& 0x1f)<< 21))
end_define

begin_define
define|#
directive|define
name|BBO_MASK
value|BBO (0x3f, 0x1f, 1, 1)
end_define

begin_comment
comment|/* A BBO_MASK with the y bit of the BO field removed.  This permits    matching a conditional branch regardless of the setting of the y    bit.  Similarly for the 'at' bits used for power4 branch hints.  */
end_comment

begin_define
define|#
directive|define
name|Y_MASK
value|(((unsigned long) 1)<< 21)
end_define

begin_define
define|#
directive|define
name|AT1_MASK
value|(((unsigned long) 3)<< 21)
end_define

begin_define
define|#
directive|define
name|AT2_MASK
value|(((unsigned long) 9)<< 21)
end_define

begin_define
define|#
directive|define
name|BBOY_MASK
value|(BBO_MASK&~ Y_MASK)
end_define

begin_define
define|#
directive|define
name|BBOAT_MASK
value|(BBO_MASK&~ AT1_MASK)
end_define

begin_comment
comment|/* A B form instruction setting the BO field and the condition bits of    the BI field.  */
end_comment

begin_define
define|#
directive|define
name|BBOCB
parameter_list|(
name|op
parameter_list|,
name|bo
parameter_list|,
name|cb
parameter_list|,
name|aa
parameter_list|,
name|lk
parameter_list|)
define|\
value|(BBO ((op), (bo), (aa), (lk)) | ((((unsigned long)(cb))& 0x3)<< 16))
end_define

begin_define
define|#
directive|define
name|BBOCB_MASK
value|BBOCB (0x3f, 0x1f, 0x3, 1, 1)
end_define

begin_comment
comment|/* A BBOCB_MASK with the y bit of the BO field removed.  */
end_comment

begin_define
define|#
directive|define
name|BBOYCB_MASK
value|(BBOCB_MASK&~ Y_MASK)
end_define

begin_define
define|#
directive|define
name|BBOATCB_MASK
value|(BBOCB_MASK&~ AT1_MASK)
end_define

begin_define
define|#
directive|define
name|BBOAT2CB_MASK
value|(BBOCB_MASK&~ AT2_MASK)
end_define

begin_comment
comment|/* A BBOYCB_MASK in which the BI field is fixed.  */
end_comment

begin_define
define|#
directive|define
name|BBOYBI_MASK
value|(BBOYCB_MASK | BI_MASK)
end_define

begin_define
define|#
directive|define
name|BBOATBI_MASK
value|(BBOAT2CB_MASK | BI_MASK)
end_define

begin_comment
comment|/* An Context form instruction.  */
end_comment

begin_define
define|#
directive|define
name|CTX
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|)
value|(OP (op) | (((unsigned long)(xop))& 0x7))
end_define

begin_define
define|#
directive|define
name|CTX_MASK
value|CTX(0x3f, 0x7)
end_define

begin_comment
comment|/* An User Context form instruction.  */
end_comment

begin_define
define|#
directive|define
name|UCTX
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|)
value|(OP (op) | (((unsigned long)(xop))& 0x1f))
end_define

begin_define
define|#
directive|define
name|UCTX_MASK
value|UCTX(0x3f, 0x1f)
end_define

begin_comment
comment|/* The main opcode mask with the RA field clear.  */
end_comment

begin_define
define|#
directive|define
name|DRA_MASK
value|(OP_MASK | RA_MASK)
end_define

begin_comment
comment|/* A DS form instruction.  */
end_comment

begin_define
define|#
directive|define
name|DSO
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|)
value|(OP (op) | ((xop)& 0x3))
end_define

begin_define
define|#
directive|define
name|DS_MASK
value|DSO (0x3f, 3)
end_define

begin_comment
comment|/* A DE form instruction.  */
end_comment

begin_define
define|#
directive|define
name|DEO
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|)
value|(OP (op) | ((xop)& 0xf))
end_define

begin_define
define|#
directive|define
name|DE_MASK
value|DEO (0x3e, 0xf)
end_define

begin_comment
comment|/* An EVSEL form instruction.  */
end_comment

begin_define
define|#
directive|define
name|EVSEL
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|)
value|(OP (op) | (((unsigned long)(xop))& 0xff)<< 3)
end_define

begin_define
define|#
directive|define
name|EVSEL_MASK
value|EVSEL(0x3f, 0xff)
end_define

begin_comment
comment|/* An M form instruction.  */
end_comment

begin_define
define|#
directive|define
name|M
parameter_list|(
name|op
parameter_list|,
name|rc
parameter_list|)
value|(OP (op) | ((rc)& 1))
end_define

begin_define
define|#
directive|define
name|M_MASK
value|M (0x3f, 1)
end_define

begin_comment
comment|/* An M form instruction with the ME field specified.  */
end_comment

begin_define
define|#
directive|define
name|MME
parameter_list|(
name|op
parameter_list|,
name|me
parameter_list|,
name|rc
parameter_list|)
value|(M ((op), (rc)) | ((((unsigned long)(me))& 0x1f)<< 1))
end_define

begin_comment
comment|/* An M_MASK with the MB and ME fields fixed.  */
end_comment

begin_define
define|#
directive|define
name|MMBME_MASK
value|(M_MASK | MB_MASK | ME_MASK)
end_define

begin_comment
comment|/* An M_MASK with the SH and ME fields fixed.  */
end_comment

begin_define
define|#
directive|define
name|MSHME_MASK
value|(M_MASK | SH_MASK | ME_MASK)
end_define

begin_comment
comment|/* An MD form instruction.  */
end_comment

begin_define
define|#
directive|define
name|MD
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|,
name|rc
parameter_list|)
value|(OP (op) | ((((unsigned long)(xop))& 0x7)<< 2) | ((rc)& 1))
end_define

begin_define
define|#
directive|define
name|MD_MASK
value|MD (0x3f, 0x7, 1)
end_define

begin_comment
comment|/* An MD_MASK with the MB field fixed.  */
end_comment

begin_define
define|#
directive|define
name|MDMB_MASK
value|(MD_MASK | MB6_MASK)
end_define

begin_comment
comment|/* An MD_MASK with the SH field fixed.  */
end_comment

begin_define
define|#
directive|define
name|MDSH_MASK
value|(MD_MASK | SH6_MASK)
end_define

begin_comment
comment|/* An MDS form instruction.  */
end_comment

begin_define
define|#
directive|define
name|MDS
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|,
name|rc
parameter_list|)
value|(OP (op) | ((((unsigned long)(xop))& 0xf)<< 1) | ((rc)& 1))
end_define

begin_define
define|#
directive|define
name|MDS_MASK
value|MDS (0x3f, 0xf, 1)
end_define

begin_comment
comment|/* An MDS_MASK with the MB field fixed.  */
end_comment

begin_define
define|#
directive|define
name|MDSMB_MASK
value|(MDS_MASK | MB6_MASK)
end_define

begin_comment
comment|/* An SC form instruction.  */
end_comment

begin_define
define|#
directive|define
name|SC
parameter_list|(
name|op
parameter_list|,
name|sa
parameter_list|,
name|lk
parameter_list|)
value|(OP (op) | ((((unsigned long)(sa))& 1)<< 1) | ((lk)& 1))
end_define

begin_define
define|#
directive|define
name|SC_MASK
value|(OP_MASK | (((unsigned long)0x3ff)<< 16) | (((unsigned long)1)<< 1) | 1)
end_define

begin_comment
comment|/* An VX form instruction.  */
end_comment

begin_define
define|#
directive|define
name|VX
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|)
value|(OP (op) | (((unsigned long)(xop))& 0x7ff))
end_define

begin_comment
comment|/* The mask for an VX form instruction.  */
end_comment

begin_define
define|#
directive|define
name|VX_MASK
value|VX(0x3f, 0x7ff)
end_define

begin_comment
comment|/* An VA form instruction.  */
end_comment

begin_define
define|#
directive|define
name|VXA
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|)
value|(OP (op) | (((unsigned long)(xop))& 0x03f))
end_define

begin_comment
comment|/* The mask for an VA form instruction.  */
end_comment

begin_define
define|#
directive|define
name|VXA_MASK
value|VXA(0x3f, 0x3f)
end_define

begin_comment
comment|/* An VXR form instruction.  */
end_comment

begin_define
define|#
directive|define
name|VXR
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|,
name|rc
parameter_list|)
value|(OP (op) | (((rc)& 1)<< 10) | (((unsigned long)(xop))& 0x3ff))
end_define

begin_comment
comment|/* The mask for a VXR form instruction.  */
end_comment

begin_define
define|#
directive|define
name|VXR_MASK
value|VXR(0x3f, 0x3ff, 1)
end_define

begin_comment
comment|/* An X form instruction.  */
end_comment

begin_define
define|#
directive|define
name|X
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|)
value|(OP (op) | ((((unsigned long)(xop))& 0x3ff)<< 1))
end_define

begin_comment
comment|/* A Z form instruction.  */
end_comment

begin_define
define|#
directive|define
name|Z
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|)
value|(OP (op) | ((((unsigned long)(xop))& 0x1ff)<< 1))
end_define

begin_comment
comment|/* An X form instruction with the RC bit specified.  */
end_comment

begin_define
define|#
directive|define
name|XRC
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|,
name|rc
parameter_list|)
value|(X ((op), (xop)) | ((rc)& 1))
end_define

begin_comment
comment|/* A Z form instruction with the RC bit specified.  */
end_comment

begin_define
define|#
directive|define
name|ZRC
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|,
name|rc
parameter_list|)
value|(Z ((op), (xop)) | ((rc)& 1))
end_define

begin_comment
comment|/* The mask for an X form instruction.  */
end_comment

begin_define
define|#
directive|define
name|X_MASK
value|XRC (0x3f, 0x3ff, 1)
end_define

begin_comment
comment|/* The mask for a Z form instruction.  */
end_comment

begin_define
define|#
directive|define
name|Z_MASK
value|ZRC (0x3f, 0x1ff, 1)
end_define

begin_define
define|#
directive|define
name|Z2_MASK
value|ZRC (0x3f, 0xff, 1)
end_define

begin_comment
comment|/* An X_MASK with the RA field fixed.  */
end_comment

begin_define
define|#
directive|define
name|XRA_MASK
value|(X_MASK | RA_MASK)
end_define

begin_comment
comment|/* An XRA_MASK with the W field clear.  */
end_comment

begin_define
define|#
directive|define
name|XWRA_MASK
value|(XRA_MASK& ~((unsigned long) 1<< 16))
end_define

begin_comment
comment|/* An X_MASK with the RB field fixed.  */
end_comment

begin_define
define|#
directive|define
name|XRB_MASK
value|(X_MASK | RB_MASK)
end_define

begin_comment
comment|/* An X_MASK with the RT field fixed.  */
end_comment

begin_define
define|#
directive|define
name|XRT_MASK
value|(X_MASK | RT_MASK)
end_define

begin_comment
comment|/* An XRT_MASK mask with the L bits clear.  */
end_comment

begin_define
define|#
directive|define
name|XLRT_MASK
value|(XRT_MASK& ~((unsigned long) 0x3<< 21))
end_define

begin_comment
comment|/* An X_MASK with the RA and RB fields fixed.  */
end_comment

begin_define
define|#
directive|define
name|XRARB_MASK
value|(X_MASK | RA_MASK | RB_MASK)
end_define

begin_comment
comment|/* An XRARB_MASK, but with the L bit clear.  */
end_comment

begin_define
define|#
directive|define
name|XRLARB_MASK
value|(XRARB_MASK& ~((unsigned long) 1<< 16))
end_define

begin_comment
comment|/* An X_MASK with the RT and RA fields fixed.  */
end_comment

begin_define
define|#
directive|define
name|XRTRA_MASK
value|(X_MASK | RT_MASK | RA_MASK)
end_define

begin_comment
comment|/* An XRTRA_MASK, but with L bit clear.  */
end_comment

begin_define
define|#
directive|define
name|XRTLRA_MASK
value|(XRTRA_MASK& ~((unsigned long) 1<< 21))
end_define

begin_comment
comment|/* An X form instruction with the L bit specified.  */
end_comment

begin_define
define|#
directive|define
name|XOPL
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|,
name|l
parameter_list|)
value|(X ((op), (xop)) | ((((unsigned long)(l))& 1)<< 21))
end_define

begin_comment
comment|/* The mask for an X form comparison instruction.  */
end_comment

begin_define
define|#
directive|define
name|XCMP_MASK
value|(X_MASK | (((unsigned long)1)<< 22))
end_define

begin_comment
comment|/* The mask for an X form comparison instruction with the L field    fixed.  */
end_comment

begin_define
define|#
directive|define
name|XCMPL_MASK
value|(XCMP_MASK | (((unsigned long)1)<< 21))
end_define

begin_comment
comment|/* An X form trap instruction with the TO field specified.  */
end_comment

begin_define
define|#
directive|define
name|XTO
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|,
name|to
parameter_list|)
value|(X ((op), (xop)) | ((((unsigned long)(to))& 0x1f)<< 21))
end_define

begin_define
define|#
directive|define
name|XTO_MASK
value|(X_MASK | TO_MASK)
end_define

begin_comment
comment|/* An X form tlb instruction with the SH field specified.  */
end_comment

begin_define
define|#
directive|define
name|XTLB
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|,
name|sh
parameter_list|)
value|(X ((op), (xop)) | ((((unsigned long)(sh))& 0x1f)<< 11))
end_define

begin_define
define|#
directive|define
name|XTLB_MASK
value|(X_MASK | SH_MASK)
end_define

begin_comment
comment|/* An X form sync instruction.  */
end_comment

begin_define
define|#
directive|define
name|XSYNC
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|,
name|l
parameter_list|)
value|(X ((op), (xop)) | ((((unsigned long)(l))& 3)<< 21))
end_define

begin_comment
comment|/* An X form sync instruction with everything filled in except the LS field.  */
end_comment

begin_define
define|#
directive|define
name|XSYNC_MASK
value|(0xff9fffff)
end_define

begin_comment
comment|/* An X_MASK, but with the EH bit clear.  */
end_comment

begin_define
define|#
directive|define
name|XEH_MASK
value|(X_MASK& ~((unsigned long )1))
end_define

begin_comment
comment|/* An X form AltiVec dss instruction.  */
end_comment

begin_define
define|#
directive|define
name|XDSS
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|,
name|a
parameter_list|)
value|(X ((op), (xop)) | ((((unsigned long)(a))& 1)<< 25))
end_define

begin_define
define|#
directive|define
name|XDSS_MASK
value|XDSS(0x3f, 0x3ff, 1)
end_define

begin_comment
comment|/* An XFL form instruction.  */
end_comment

begin_define
define|#
directive|define
name|XFL
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|,
name|rc
parameter_list|)
value|(OP (op) | ((((unsigned long)(xop))& 0x3ff)<< 1) | (((unsigned long)(rc))& 1))
end_define

begin_define
define|#
directive|define
name|XFL_MASK
value|XFL (0x3f, 0x3ff, 1)
end_define

begin_comment
comment|/* An X form isel instruction.  */
end_comment

begin_define
define|#
directive|define
name|XISEL
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|)
value|(OP (op) | ((((unsigned long)(xop))& 0x1f)<< 1))
end_define

begin_define
define|#
directive|define
name|XISEL_MASK
value|XISEL(0x3f, 0x1f)
end_define

begin_comment
comment|/* An XL form instruction with the LK field set to 0.  */
end_comment

begin_define
define|#
directive|define
name|XL
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|)
value|(OP (op) | ((((unsigned long)(xop))& 0x3ff)<< 1))
end_define

begin_comment
comment|/* An XL form instruction which uses the LK field.  */
end_comment

begin_define
define|#
directive|define
name|XLLK
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|,
name|lk
parameter_list|)
value|(XL ((op), (xop)) | ((lk)& 1))
end_define

begin_comment
comment|/* The mask for an XL form instruction.  */
end_comment

begin_define
define|#
directive|define
name|XL_MASK
value|XLLK (0x3f, 0x3ff, 1)
end_define

begin_comment
comment|/* An XL form instruction which explicitly sets the BO field.  */
end_comment

begin_define
define|#
directive|define
name|XLO
parameter_list|(
name|op
parameter_list|,
name|bo
parameter_list|,
name|xop
parameter_list|,
name|lk
parameter_list|)
define|\
value|(XLLK ((op), (xop), (lk)) | ((((unsigned long)(bo))& 0x1f)<< 21))
end_define

begin_define
define|#
directive|define
name|XLO_MASK
value|(XL_MASK | BO_MASK)
end_define

begin_comment
comment|/* An XL form instruction which explicitly sets the y bit of the BO    field.  */
end_comment

begin_define
define|#
directive|define
name|XLYLK
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|,
name|y
parameter_list|,
name|lk
parameter_list|)
value|(XLLK ((op), (xop), (lk)) | ((((unsigned long)(y))& 1)<< 21))
end_define

begin_define
define|#
directive|define
name|XLYLK_MASK
value|(XL_MASK | Y_MASK)
end_define

begin_comment
comment|/* An XL form instruction which sets the BO field and the condition    bits of the BI field.  */
end_comment

begin_define
define|#
directive|define
name|XLOCB
parameter_list|(
name|op
parameter_list|,
name|bo
parameter_list|,
name|cb
parameter_list|,
name|xop
parameter_list|,
name|lk
parameter_list|)
define|\
value|(XLO ((op), (bo), (xop), (lk)) | ((((unsigned long)(cb))& 3)<< 16))
end_define

begin_define
define|#
directive|define
name|XLOCB_MASK
value|XLOCB (0x3f, 0x1f, 0x3, 0x3ff, 1)
end_define

begin_comment
comment|/* An XL_MASK or XLYLK_MASK or XLOCB_MASK with the BB field fixed.  */
end_comment

begin_define
define|#
directive|define
name|XLBB_MASK
value|(XL_MASK | BB_MASK)
end_define

begin_define
define|#
directive|define
name|XLYBB_MASK
value|(XLYLK_MASK | BB_MASK)
end_define

begin_define
define|#
directive|define
name|XLBOCBBB_MASK
value|(XLOCB_MASK | BB_MASK)
end_define

begin_comment
comment|/* A mask for branch instructions using the BH field.  */
end_comment

begin_define
define|#
directive|define
name|XLBH_MASK
value|(XL_MASK | (0x1c<< 11))
end_define

begin_comment
comment|/* An XL_MASK with the BO and BB fields fixed.  */
end_comment

begin_define
define|#
directive|define
name|XLBOBB_MASK
value|(XL_MASK | BO_MASK | BB_MASK)
end_define

begin_comment
comment|/* An XL_MASK with the BO, BI and BB fields fixed.  */
end_comment

begin_define
define|#
directive|define
name|XLBOBIBB_MASK
value|(XL_MASK | BO_MASK | BI_MASK | BB_MASK)
end_define

begin_comment
comment|/* An XO form instruction.  */
end_comment

begin_define
define|#
directive|define
name|XO
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|,
name|oe
parameter_list|,
name|rc
parameter_list|)
define|\
value|(OP (op) | ((((unsigned long)(xop))& 0x1ff)<< 1) | ((((unsigned long)(oe))& 1)<< 10) | (((unsigned long)(rc))& 1))
end_define

begin_define
define|#
directive|define
name|XO_MASK
value|XO (0x3f, 0x1ff, 1, 1)
end_define

begin_comment
comment|/* An XO_MASK with the RB field fixed.  */
end_comment

begin_define
define|#
directive|define
name|XORB_MASK
value|(XO_MASK | RB_MASK)
end_define

begin_comment
comment|/* An XS form instruction.  */
end_comment

begin_define
define|#
directive|define
name|XS
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|,
name|rc
parameter_list|)
value|(OP (op) | ((((unsigned long)(xop))& 0x1ff)<< 2) | (((unsigned long)(rc))& 1))
end_define

begin_define
define|#
directive|define
name|XS_MASK
value|XS (0x3f, 0x1ff, 1)
end_define

begin_comment
comment|/* A mask for the FXM version of an XFX form instruction.  */
end_comment

begin_define
define|#
directive|define
name|XFXFXM_MASK
value|(X_MASK | (1<< 11) | (1<< 20))
end_define

begin_comment
comment|/* An XFX form instruction with the FXM field filled in.  */
end_comment

begin_define
define|#
directive|define
name|XFXM
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|,
name|fxm
parameter_list|,
name|p4
parameter_list|)
define|\
value|(X ((op), (xop)) | ((((unsigned long)(fxm))& 0xff)<< 12) \    | ((unsigned long)(p4)<< 20))
end_define

begin_comment
comment|/* An XFX form instruction with the SPR field filled in.  */
end_comment

begin_define
define|#
directive|define
name|XSPR
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|,
name|spr
parameter_list|)
define|\
value|(X ((op), (xop)) | ((((unsigned long)(spr))& 0x1f)<< 16) | ((((unsigned long)(spr))& 0x3e0)<< 6))
end_define

begin_define
define|#
directive|define
name|XSPR_MASK
value|(X_MASK | SPR_MASK)
end_define

begin_comment
comment|/* An XFX form instruction with the SPR field filled in except for the    SPRBAT field.  */
end_comment

begin_define
define|#
directive|define
name|XSPRBAT_MASK
value|(XSPR_MASK&~ SPRBAT_MASK)
end_define

begin_comment
comment|/* An XFX form instruction with the SPR field filled in except for the    SPRG field.  */
end_comment

begin_define
define|#
directive|define
name|XSPRG_MASK
value|(XSPR_MASK& ~(0x1f<< 16))
end_define

begin_comment
comment|/* An X form instruction with everything filled in except the E field.  */
end_comment

begin_define
define|#
directive|define
name|XE_MASK
value|(0xffff7fff)
end_define

begin_comment
comment|/* An X form user context instruction.  */
end_comment

begin_define
define|#
directive|define
name|XUC
parameter_list|(
name|op
parameter_list|,
name|xop
parameter_list|)
value|(OP (op) | (((unsigned long)(xop))& 0x1f))
end_define

begin_define
define|#
directive|define
name|XUC_MASK
value|XUC(0x3f, 0x1f)
end_define

begin_comment
comment|/* The BO encodings used in extended conditional branch mnemonics.  */
end_comment

begin_define
define|#
directive|define
name|BODNZF
value|(0x0)
end_define

begin_define
define|#
directive|define
name|BODNZFP
value|(0x1)
end_define

begin_define
define|#
directive|define
name|BODZF
value|(0x2)
end_define

begin_define
define|#
directive|define
name|BODZFP
value|(0x3)
end_define

begin_define
define|#
directive|define
name|BODNZT
value|(0x8)
end_define

begin_define
define|#
directive|define
name|BODNZTP
value|(0x9)
end_define

begin_define
define|#
directive|define
name|BODZT
value|(0xa)
end_define

begin_define
define|#
directive|define
name|BODZTP
value|(0xb)
end_define

begin_define
define|#
directive|define
name|BOF
value|(0x4)
end_define

begin_define
define|#
directive|define
name|BOFP
value|(0x5)
end_define

begin_define
define|#
directive|define
name|BOFM4
value|(0x6)
end_define

begin_define
define|#
directive|define
name|BOFP4
value|(0x7)
end_define

begin_define
define|#
directive|define
name|BOT
value|(0xc)
end_define

begin_define
define|#
directive|define
name|BOTP
value|(0xd)
end_define

begin_define
define|#
directive|define
name|BOTM4
value|(0xe)
end_define

begin_define
define|#
directive|define
name|BOTP4
value|(0xf)
end_define

begin_define
define|#
directive|define
name|BODNZ
value|(0x10)
end_define

begin_define
define|#
directive|define
name|BODNZP
value|(0x11)
end_define

begin_define
define|#
directive|define
name|BODZ
value|(0x12)
end_define

begin_define
define|#
directive|define
name|BODZP
value|(0x13)
end_define

begin_define
define|#
directive|define
name|BODNZM4
value|(0x18)
end_define

begin_define
define|#
directive|define
name|BODNZP4
value|(0x19)
end_define

begin_define
define|#
directive|define
name|BODZM4
value|(0x1a)
end_define

begin_define
define|#
directive|define
name|BODZP4
value|(0x1b)
end_define

begin_define
define|#
directive|define
name|BOU
value|(0x14)
end_define

begin_comment
comment|/* The BI condition bit encodings used in extended conditional branch    mnemonics.  */
end_comment

begin_define
define|#
directive|define
name|CBLT
value|(0)
end_define

begin_define
define|#
directive|define
name|CBGT
value|(1)
end_define

begin_define
define|#
directive|define
name|CBEQ
value|(2)
end_define

begin_define
define|#
directive|define
name|CBSO
value|(3)
end_define

begin_comment
comment|/* The TO encodings used in extended trap mnemonics.  */
end_comment

begin_define
define|#
directive|define
name|TOLGT
value|(0x1)
end_define

begin_define
define|#
directive|define
name|TOLLT
value|(0x2)
end_define

begin_define
define|#
directive|define
name|TOEQ
value|(0x4)
end_define

begin_define
define|#
directive|define
name|TOLGE
value|(0x5)
end_define

begin_define
define|#
directive|define
name|TOLNL
value|(0x5)
end_define

begin_define
define|#
directive|define
name|TOLLE
value|(0x6)
end_define

begin_define
define|#
directive|define
name|TOLNG
value|(0x6)
end_define

begin_define
define|#
directive|define
name|TOGT
value|(0x8)
end_define

begin_define
define|#
directive|define
name|TOGE
value|(0xc)
end_define

begin_define
define|#
directive|define
name|TONL
value|(0xc)
end_define

begin_define
define|#
directive|define
name|TOLT
value|(0x10)
end_define

begin_define
define|#
directive|define
name|TOLE
value|(0x14)
end_define

begin_define
define|#
directive|define
name|TONG
value|(0x14)
end_define

begin_define
define|#
directive|define
name|TONE
value|(0x18)
end_define

begin_define
define|#
directive|define
name|TOU
value|(0x1f)
end_define

begin_escape
end_escape

begin_comment
comment|/* Smaller names for the flags so each entry in the opcodes table will    fit on a single line.  */
end_comment

begin_undef
undef|#
directive|undef
name|PPC
end_undef

begin_define
define|#
directive|define
name|PPC
value|PPC_OPCODE_PPC
end_define

begin_define
define|#
directive|define
name|PPCCOM
value|PPC_OPCODE_PPC | PPC_OPCODE_COMMON
end_define

begin_define
define|#
directive|define
name|NOPOWER4
value|PPC_OPCODE_NOPOWER4 | PPCCOM
end_define

begin_define
define|#
directive|define
name|POWER4
value|PPC_OPCODE_POWER4
end_define

begin_define
define|#
directive|define
name|POWER5
value|PPC_OPCODE_POWER5
end_define

begin_define
define|#
directive|define
name|POWER6
value|PPC_OPCODE_POWER6
end_define

begin_define
define|#
directive|define
name|CELL
value|PPC_OPCODE_CELL
end_define

begin_define
define|#
directive|define
name|PPC32
value|PPC_OPCODE_32 | PPC_OPCODE_PPC
end_define

begin_define
define|#
directive|define
name|PPC64
value|PPC_OPCODE_64 | PPC_OPCODE_PPC
end_define

begin_define
define|#
directive|define
name|PPC403
value|PPC_OPCODE_403
end_define

begin_define
define|#
directive|define
name|PPC405
value|PPC403
end_define

begin_define
define|#
directive|define
name|PPC440
value|PPC_OPCODE_440
end_define

begin_define
define|#
directive|define
name|PPC750
value|PPC
end_define

begin_define
define|#
directive|define
name|PPC860
value|PPC
end_define

begin_define
define|#
directive|define
name|PPCVEC
value|PPC_OPCODE_ALTIVEC
end_define

begin_define
define|#
directive|define
name|POWER
value|PPC_OPCODE_POWER
end_define

begin_define
define|#
directive|define
name|POWER2
value|PPC_OPCODE_POWER | PPC_OPCODE_POWER2
end_define

begin_define
define|#
directive|define
name|PPCPWR2
value|PPC_OPCODE_PPC | PPC_OPCODE_POWER | PPC_OPCODE_POWER2
end_define

begin_define
define|#
directive|define
name|POWER32
value|PPC_OPCODE_POWER | PPC_OPCODE_32
end_define

begin_define
define|#
directive|define
name|COM
value|PPC_OPCODE_POWER | PPC_OPCODE_PPC | PPC_OPCODE_COMMON
end_define

begin_define
define|#
directive|define
name|COM32
value|PPC_OPCODE_POWER | PPC_OPCODE_PPC | PPC_OPCODE_COMMON | PPC_OPCODE_32
end_define

begin_define
define|#
directive|define
name|M601
value|PPC_OPCODE_POWER | PPC_OPCODE_601
end_define

begin_define
define|#
directive|define
name|PWRCOM
value|PPC_OPCODE_POWER | PPC_OPCODE_601 | PPC_OPCODE_COMMON
end_define

begin_define
define|#
directive|define
name|MFDEC1
value|PPC_OPCODE_POWER
end_define

begin_define
define|#
directive|define
name|MFDEC2
value|PPC_OPCODE_PPC | PPC_OPCODE_601 | PPC_OPCODE_BOOKE
end_define

begin_define
define|#
directive|define
name|BOOKE
value|PPC_OPCODE_BOOKE
end_define

begin_define
define|#
directive|define
name|BOOKE64
value|PPC_OPCODE_BOOKE64
end_define

begin_define
define|#
directive|define
name|CLASSIC
value|PPC_OPCODE_CLASSIC
end_define

begin_define
define|#
directive|define
name|PPCE300
value|PPC_OPCODE_E300
end_define

begin_define
define|#
directive|define
name|PPCSPE
value|PPC_OPCODE_SPE
end_define

begin_define
define|#
directive|define
name|PPCISEL
value|PPC_OPCODE_ISEL
end_define

begin_define
define|#
directive|define
name|PPCEFS
value|PPC_OPCODE_EFS
end_define

begin_define
define|#
directive|define
name|PPCBRLK
value|PPC_OPCODE_BRLOCK
end_define

begin_define
define|#
directive|define
name|PPCPMR
value|PPC_OPCODE_PMR
end_define

begin_define
define|#
directive|define
name|PPCCHLK
value|PPC_OPCODE_CACHELCK
end_define

begin_define
define|#
directive|define
name|PPCCHLK64
value|PPC_OPCODE_CACHELCK | PPC_OPCODE_BOOKE64
end_define

begin_define
define|#
directive|define
name|PPCRFMCI
value|PPC_OPCODE_RFMCI
end_define

begin_escape
end_escape

begin_comment
comment|/* The opcode table.     The format of the opcode table is:     NAME	     OPCODE	MASK		FLAGS		{ OPERANDS }     NAME is the name of the instruction.    OPCODE is the instruction opcode.    MASK is the opcode mask; this is used to tell the disassembler      which bits in the actual opcode must match OPCODE.    FLAGS are flags indicated what processors support the instruction.    OPERANDS is the list of operands.     The disassembler reads the table in order and prints the first    instruction which matches, so this table is sorted to put more    specific instructions before more general instructions.  It is also    sorted by major opcode.  */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|powerpc_opcode
name|powerpc_opcodes
index|[]
init|=
block|{
block|{
literal|"attn"
block|,
name|X
argument_list|(
literal|0
argument_list|,
literal|256
argument_list|)
block|,
name|X_MASK
block|,
name|POWER4
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"tdlgti"
block|,
name|OPTO
argument_list|(
literal|2
argument_list|,
name|TOLGT
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tdllti"
block|,
name|OPTO
argument_list|(
literal|2
argument_list|,
name|TOLLT
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tdeqi"
block|,
name|OPTO
argument_list|(
literal|2
argument_list|,
name|TOEQ
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tdlgei"
block|,
name|OPTO
argument_list|(
literal|2
argument_list|,
name|TOLGE
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tdlnli"
block|,
name|OPTO
argument_list|(
literal|2
argument_list|,
name|TOLNL
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tdllei"
block|,
name|OPTO
argument_list|(
literal|2
argument_list|,
name|TOLLE
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tdlngi"
block|,
name|OPTO
argument_list|(
literal|2
argument_list|,
name|TOLNG
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tdgti"
block|,
name|OPTO
argument_list|(
literal|2
argument_list|,
name|TOGT
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tdgei"
block|,
name|OPTO
argument_list|(
literal|2
argument_list|,
name|TOGE
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tdnli"
block|,
name|OPTO
argument_list|(
literal|2
argument_list|,
name|TONL
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tdlti"
block|,
name|OPTO
argument_list|(
literal|2
argument_list|,
name|TOLT
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tdlei"
block|,
name|OPTO
argument_list|(
literal|2
argument_list|,
name|TOLE
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tdngi"
block|,
name|OPTO
argument_list|(
literal|2
argument_list|,
name|TONG
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tdnei"
block|,
name|OPTO
argument_list|(
literal|2
argument_list|,
name|TONE
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tdi"
block|,
name|OP
argument_list|(
literal|2
argument_list|)
block|,
name|OP_MASK
block|,
name|PPC64
block|,
block|{
name|TO
block|,
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"twlgti"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TOLGT
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tlgti"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TOLGT
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"twllti"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TOLLT
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tllti"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TOLLT
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tweqi"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TOEQ
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"teqi"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TOEQ
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"twlgei"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TOLGE
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tlgei"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TOLGE
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"twlnli"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TOLNL
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tlnli"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TOLNL
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"twllei"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TOLLE
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tllei"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TOLLE
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"twlngi"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TOLNG
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tlngi"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TOLNG
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"twgti"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TOGT
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tgti"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TOGT
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"twgei"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TOGE
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tgei"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TOGE
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"twnli"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TONL
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tnli"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TONL
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"twlti"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TOLT
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tlti"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TOLT
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"twlei"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TOLE
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tlei"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TOLE
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"twngi"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TONG
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tngi"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TONG
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"twnei"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TONE
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"tnei"
block|,
name|OPTO
argument_list|(
literal|3
argument_list|,
name|TONE
argument_list|)
block|,
name|OPTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"twi"
block|,
name|OP
argument_list|(
literal|3
argument_list|)
block|,
name|OP_MASK
block|,
name|PPCCOM
block|,
block|{
name|TO
block|,
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"ti"
block|,
name|OP
argument_list|(
literal|3
argument_list|)
block|,
name|OP_MASK
block|,
name|PWRCOM
block|,
block|{
name|TO
block|,
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"macchw"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|172
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"macchw."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|172
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"macchwo"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|172
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"macchwo."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|172
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"macchws"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|236
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"macchws."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|236
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"macchwso"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|236
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"macchwso."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|236
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"macchwsu"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|204
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"macchwsu."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|204
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"macchwsuo"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|204
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"macchwsuo."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|204
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"macchwu"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|140
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"macchwu."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|140
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"macchwuo"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|140
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"macchwuo."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|140
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"machhw"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|44
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"machhw."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|44
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"machhwo"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|44
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"machhwo."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|44
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"machhws"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|108
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"machhws."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|108
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"machhwso"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|108
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"machhwso."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|108
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"machhwsu"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|76
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"machhwsu."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|76
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"machhwsuo"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|76
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"machhwsuo."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|76
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"machhwu"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|12
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"machhwu."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|12
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"machhwuo"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|12
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"machhwuo."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|12
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"maclhw"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|428
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"maclhw."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|428
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"maclhwo"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|428
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"maclhwo."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|428
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"maclhws"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|492
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"maclhws."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|492
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"maclhwso"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|492
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"maclhwso."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|492
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"maclhwsu"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|460
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"maclhwsu."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|460
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"maclhwsuo"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|460
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"maclhwsuo."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|460
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"maclhwu"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|396
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"maclhwu."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|396
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"maclhwuo"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|396
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"maclhwuo."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|396
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mulchw"
block|,
name|XRC
argument_list|(
literal|4
argument_list|,
literal|168
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mulchw."
block|,
name|XRC
argument_list|(
literal|4
argument_list|,
literal|168
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mulchwu"
block|,
name|XRC
argument_list|(
literal|4
argument_list|,
literal|136
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mulchwu."
block|,
name|XRC
argument_list|(
literal|4
argument_list|,
literal|136
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mulhhw"
block|,
name|XRC
argument_list|(
literal|4
argument_list|,
literal|40
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mulhhw."
block|,
name|XRC
argument_list|(
literal|4
argument_list|,
literal|40
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mulhhwu"
block|,
name|XRC
argument_list|(
literal|4
argument_list|,
literal|8
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mulhhwu."
block|,
name|XRC
argument_list|(
literal|4
argument_list|,
literal|8
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mullhw"
block|,
name|XRC
argument_list|(
literal|4
argument_list|,
literal|424
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mullhw."
block|,
name|XRC
argument_list|(
literal|4
argument_list|,
literal|424
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mullhwu"
block|,
name|XRC
argument_list|(
literal|4
argument_list|,
literal|392
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mullhwu."
block|,
name|XRC
argument_list|(
literal|4
argument_list|,
literal|392
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nmacchw"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|174
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nmacchw."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|174
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nmacchwo"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|174
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nmacchwo."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|174
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nmacchws"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|238
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nmacchws."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|238
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nmacchwso"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|238
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nmacchwso."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|238
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nmachhw"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|46
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nmachhw."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|46
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nmachhwo"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|46
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nmachhwo."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|46
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nmachhws"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|110
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nmachhws."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|110
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nmachhwso"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|110
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nmachhwso."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|110
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nmaclhw"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|430
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nmaclhw."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|430
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nmaclhwo"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|430
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nmaclhwo."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|430
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nmaclhws"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|494
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nmaclhws."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|494
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nmaclhwso"
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|494
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nmaclhwso."
block|,
name|XO
argument_list|(
literal|4
argument_list|,
literal|494
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC405
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mfvscr"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1540
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|}
block|}
block|,
block|{
literal|"mtvscr"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1604
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VB
block|}
block|}
block|,
comment|/* Double-precision opcodes.  */
comment|/* Some of these conflict with AltiVec, so move them before, since      PPCVEC includes the PPC_OPCODE_PPC set.  */
block|{
literal|"efscfd"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|719
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efdabs"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|740
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"efdnabs"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|741
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"efdneg"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|742
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"efdadd"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|736
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efdsub"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|737
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efdmul"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|744
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efddiv"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|745
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efdcmpgt"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|748
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|CRFD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efdcmplt"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|749
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|CRFD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efdcmpeq"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|750
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|CRFD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efdtstgt"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|764
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|CRFD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efdtstlt"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|765
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|CRFD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efdtsteq"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|766
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|CRFD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efdcfsi"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|753
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efdcfsid"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|739
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efdcfui"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|752
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efdcfuid"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|738
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efdcfsf"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|755
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efdcfuf"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|754
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efdctsi"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|757
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efdctsidz"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|747
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efdctsiz"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|762
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efdctui"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|756
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efdctuidz"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|746
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efdctuiz"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|760
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efdctsf"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|759
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efdctuf"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|758
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efdcfs"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|751
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
comment|/* End of double-precision opcodes.  */
block|{
literal|"vaddcuw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|384
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vaddfp"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|10
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vaddsbs"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|768
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vaddshs"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|832
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vaddsws"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|896
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vaddubm"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|0
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vaddubs"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|512
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vadduhm"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|64
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vadduhs"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|576
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vadduwm"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|128
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vadduws"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|640
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vand"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1028
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vandc"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1092
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vavgsb"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1282
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vavgsh"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1346
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vavgsw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1410
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vavgub"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1026
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vavguh"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1090
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vavguw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1154
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vcfsx"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|842
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VB
block|,
name|UIMM
block|}
block|}
block|,
block|{
literal|"vcfux"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|778
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VB
block|,
name|UIMM
block|}
block|}
block|,
block|{
literal|"vcmpbfp"
block|,
name|VXR
argument_list|(
literal|4
argument_list|,
literal|966
argument_list|,
literal|0
argument_list|)
block|,
name|VXR_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vcmpbfp."
block|,
name|VXR
argument_list|(
literal|4
argument_list|,
literal|966
argument_list|,
literal|1
argument_list|)
block|,
name|VXR_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vcmpeqfp"
block|,
name|VXR
argument_list|(
literal|4
argument_list|,
literal|198
argument_list|,
literal|0
argument_list|)
block|,
name|VXR_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vcmpeqfp."
block|,
name|VXR
argument_list|(
literal|4
argument_list|,
literal|198
argument_list|,
literal|1
argument_list|)
block|,
name|VXR_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vcmpequb"
block|,
name|VXR
argument_list|(
literal|4
argument_list|,
literal|6
argument_list|,
literal|0
argument_list|)
block|,
name|VXR_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vcmpequb."
block|,
name|VXR
argument_list|(
literal|4
argument_list|,
literal|6
argument_list|,
literal|1
argument_list|)
block|,
name|VXR_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vcmpequh"
block|,
name|VXR
argument_list|(
literal|4
argument_list|,
literal|70
argument_list|,
literal|0
argument_list|)
block|,
name|VXR_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vcmpequh."
block|,
name|VXR
argument_list|(
literal|4
argument_list|,
literal|70
argument_list|,
literal|1
argument_list|)
block|,
name|VXR_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vcmpequw"
block|,
name|VXR
argument_list|(
literal|4
argument_list|,
literal|134
argument_list|,
literal|0
argument_list|)
block|,
name|VXR_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vcmpequw."
block|,
name|VXR
argument_list|(
literal|4
argument_list|,
literal|134
argument_list|,
literal|1
argument_list|)
block|,
name|VXR_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vcmpgefp"
block|,
name|VXR
argument_list|(
literal|4
argument_list|,
literal|454
argument_list|,
literal|0
argument_list|)
block|,
name|VXR_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vcmpgefp."
block|,
name|VXR
argument_list|(
literal|4
argument_list|,
literal|454
argument_list|,
literal|1
argument_list|)
block|,
name|VXR_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vcmpgtfp"
block|,
name|VXR
argument_list|(
literal|4
argument_list|,
literal|710
argument_list|,
literal|0
argument_list|)
block|,
name|VXR_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vcmpgtfp."
block|,
name|VXR
argument_list|(
literal|4
argument_list|,
literal|710
argument_list|,
literal|1
argument_list|)
block|,
name|VXR_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vcmpgtsb"
block|,
name|VXR
argument_list|(
literal|4
argument_list|,
literal|774
argument_list|,
literal|0
argument_list|)
block|,
name|VXR_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vcmpgtsb."
block|,
name|VXR
argument_list|(
literal|4
argument_list|,
literal|774
argument_list|,
literal|1
argument_list|)
block|,
name|VXR_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vcmpgtsh"
block|,
name|VXR
argument_list|(
literal|4
argument_list|,
literal|838
argument_list|,
literal|0
argument_list|)
block|,
name|VXR_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vcmpgtsh."
block|,
name|VXR
argument_list|(
literal|4
argument_list|,
literal|838
argument_list|,
literal|1
argument_list|)
block|,
name|VXR_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vcmpgtsw"
block|,
name|VXR
argument_list|(
literal|4
argument_list|,
literal|902
argument_list|,
literal|0
argument_list|)
block|,
name|VXR_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vcmpgtsw."
block|,
name|VXR
argument_list|(
literal|4
argument_list|,
literal|902
argument_list|,
literal|1
argument_list|)
block|,
name|VXR_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vcmpgtub"
block|,
name|VXR
argument_list|(
literal|4
argument_list|,
literal|518
argument_list|,
literal|0
argument_list|)
block|,
name|VXR_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vcmpgtub."
block|,
name|VXR
argument_list|(
literal|4
argument_list|,
literal|518
argument_list|,
literal|1
argument_list|)
block|,
name|VXR_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vcmpgtuh"
block|,
name|VXR
argument_list|(
literal|4
argument_list|,
literal|582
argument_list|,
literal|0
argument_list|)
block|,
name|VXR_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vcmpgtuh."
block|,
name|VXR
argument_list|(
literal|4
argument_list|,
literal|582
argument_list|,
literal|1
argument_list|)
block|,
name|VXR_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vcmpgtuw"
block|,
name|VXR
argument_list|(
literal|4
argument_list|,
literal|646
argument_list|,
literal|0
argument_list|)
block|,
name|VXR_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vcmpgtuw."
block|,
name|VXR
argument_list|(
literal|4
argument_list|,
literal|646
argument_list|,
literal|1
argument_list|)
block|,
name|VXR_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vctsxs"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|970
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VB
block|,
name|UIMM
block|}
block|}
block|,
block|{
literal|"vctuxs"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|906
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VB
block|,
name|UIMM
block|}
block|}
block|,
block|{
literal|"vexptefp"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|394
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vlogefp"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|458
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vmaddfp"
block|,
name|VXA
argument_list|(
literal|4
argument_list|,
literal|46
argument_list|)
block|,
name|VXA_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VC
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vmaxfp"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1034
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vmaxsb"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|258
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vmaxsh"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|322
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vmaxsw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|386
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vmaxub"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|2
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vmaxuh"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|66
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vmaxuw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|130
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vmhaddshs"
block|,
name|VXA
argument_list|(
literal|4
argument_list|,
literal|32
argument_list|)
block|,
name|VXA_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|,
name|VC
block|}
block|}
block|,
block|{
literal|"vmhraddshs"
block|,
name|VXA
argument_list|(
literal|4
argument_list|,
literal|33
argument_list|)
block|,
name|VXA_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|,
name|VC
block|}
block|}
block|,
block|{
literal|"vminfp"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1098
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vminsb"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|770
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vminsh"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|834
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vminsw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|898
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vminub"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|514
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vminuh"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|578
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vminuw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|642
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vmladduhm"
block|,
name|VXA
argument_list|(
literal|4
argument_list|,
literal|34
argument_list|)
block|,
name|VXA_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|,
name|VC
block|}
block|}
block|,
block|{
literal|"vmrghb"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|12
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vmrghh"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|76
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vmrghw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|140
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vmrglb"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|268
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vmrglh"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|332
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vmrglw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|396
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vmsummbm"
block|,
name|VXA
argument_list|(
literal|4
argument_list|,
literal|37
argument_list|)
block|,
name|VXA_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|,
name|VC
block|}
block|}
block|,
block|{
literal|"vmsumshm"
block|,
name|VXA
argument_list|(
literal|4
argument_list|,
literal|40
argument_list|)
block|,
name|VXA_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|,
name|VC
block|}
block|}
block|,
block|{
literal|"vmsumshs"
block|,
name|VXA
argument_list|(
literal|4
argument_list|,
literal|41
argument_list|)
block|,
name|VXA_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|,
name|VC
block|}
block|}
block|,
block|{
literal|"vmsumubm"
block|,
name|VXA
argument_list|(
literal|4
argument_list|,
literal|36
argument_list|)
block|,
name|VXA_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|,
name|VC
block|}
block|}
block|,
block|{
literal|"vmsumuhm"
block|,
name|VXA
argument_list|(
literal|4
argument_list|,
literal|38
argument_list|)
block|,
name|VXA_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|,
name|VC
block|}
block|}
block|,
block|{
literal|"vmsumuhs"
block|,
name|VXA
argument_list|(
literal|4
argument_list|,
literal|39
argument_list|)
block|,
name|VXA_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|,
name|VC
block|}
block|}
block|,
block|{
literal|"vmulesb"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|776
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vmulesh"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|840
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vmuleub"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|520
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vmuleuh"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|584
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vmulosb"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|264
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vmulosh"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|328
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vmuloub"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|8
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vmulouh"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|72
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vnmsubfp"
block|,
name|VXA
argument_list|(
literal|4
argument_list|,
literal|47
argument_list|)
block|,
name|VXA_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VC
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vnor"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1284
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vor"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1156
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vperm"
block|,
name|VXA
argument_list|(
literal|4
argument_list|,
literal|43
argument_list|)
block|,
name|VXA_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|,
name|VC
block|}
block|}
block|,
block|{
literal|"vpkpx"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|782
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vpkshss"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|398
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vpkshus"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|270
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vpkswss"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|462
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vpkswus"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|334
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vpkuhum"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|14
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vpkuhus"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|142
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vpkuwum"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|78
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vpkuwus"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|206
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vrefp"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|266
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vrfim"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|714
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vrfin"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|522
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vrfip"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|650
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vrfiz"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|586
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vrlb"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|4
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vrlh"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|68
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vrlw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|132
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vrsqrtefp"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|330
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vsel"
block|,
name|VXA
argument_list|(
literal|4
argument_list|,
literal|42
argument_list|)
block|,
name|VXA_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|,
name|VC
block|}
block|}
block|,
block|{
literal|"vsl"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|452
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vslb"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|260
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vsldoi"
block|,
name|VXA
argument_list|(
literal|4
argument_list|,
literal|44
argument_list|)
block|,
name|VXA_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|,
name|SHB
block|}
block|}
block|,
block|{
literal|"vslh"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|324
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vslo"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1036
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vslw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|388
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vspltb"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|524
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VB
block|,
name|UIMM
block|}
block|}
block|,
block|{
literal|"vsplth"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|588
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VB
block|,
name|UIMM
block|}
block|}
block|,
block|{
literal|"vspltisb"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|780
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|SIMM
block|}
block|}
block|,
block|{
literal|"vspltish"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|844
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|SIMM
block|}
block|}
block|,
block|{
literal|"vspltisw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|908
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|SIMM
block|}
block|}
block|,
block|{
literal|"vspltw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|652
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VB
block|,
name|UIMM
block|}
block|}
block|,
block|{
literal|"vsr"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|708
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vsrab"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|772
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vsrah"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|836
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vsraw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|900
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vsrb"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|516
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vsrh"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|580
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vsro"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1100
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vsrw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|644
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vsubcuw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1408
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vsubfp"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|74
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vsubsbs"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1792
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vsubshs"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1856
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vsubsws"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1920
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vsububm"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1024
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vsububs"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1536
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vsubuhm"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1088
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vsubuhs"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1600
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vsubuwm"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1152
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vsubuws"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1664
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vsumsws"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1928
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vsum2sws"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1672
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vsum4sbs"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1800
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vsum4shs"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1608
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vsum4ubs"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1544
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vupkhpx"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|846
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vupkhsb"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|526
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vupkhsh"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|590
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vupklpx"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|974
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vupklsb"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|654
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vupklsh"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|718
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"vxor"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1220
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|VA
block|,
name|VB
block|}
block|}
block|,
block|{
literal|"evaddw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|512
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evaddiw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|514
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RB
block|,
name|UIMM
block|}
block|}
block|,
block|{
literal|"evsubfw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|516
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evsubw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|516
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RB
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evsubifw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|518
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|UIMM
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evsubiw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|518
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RB
block|,
name|UIMM
block|}
block|}
block|,
block|{
literal|"evabs"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|520
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evneg"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|521
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evextsb"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|522
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evextsh"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|523
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evrndw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|524
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evcntlzw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|525
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evcntlsw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|526
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"brinc"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|527
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evand"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|529
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evandc"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|530
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmr"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|535
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|BBA
block|}
block|}
block|,
block|{
literal|"evor"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|535
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evorc"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|539
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evxor"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|534
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"eveqv"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|537
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evnand"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|542
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evnot"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|536
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|BBA
block|}
block|}
block|,
block|{
literal|"evnor"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|536
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evrlw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|552
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evrlwi"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|554
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|EVUIMM
block|}
block|}
block|,
block|{
literal|"evslw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|548
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evslwi"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|550
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|EVUIMM
block|}
block|}
block|,
block|{
literal|"evsrws"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|545
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evsrwu"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|544
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evsrwis"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|547
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|EVUIMM
block|}
block|}
block|,
block|{
literal|"evsrwiu"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|546
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|EVUIMM
block|}
block|}
block|,
block|{
literal|"evsplati"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|553
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|SIMM
block|}
block|}
block|,
block|{
literal|"evsplatfi"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|555
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|SIMM
block|}
block|}
block|,
block|{
literal|"evmergehi"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|556
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmergelo"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|557
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmergehilo"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|558
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmergelohi"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|559
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evcmpgts"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|561
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|CRFD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evcmpgtu"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|560
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|CRFD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evcmplts"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|563
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|CRFD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evcmpltu"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|562
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|CRFD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evcmpeq"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|564
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|CRFD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evsel"
block|,
name|EVSEL
argument_list|(
literal|4
argument_list|,
literal|79
argument_list|)
block|,
name|EVSEL_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|,
name|CRFS
block|}
block|}
block|,
block|{
literal|"evldd"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|769
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|EVUIMM_8
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evlddx"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|768
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evldw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|771
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|EVUIMM_8
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evldwx"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|770
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evldh"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|773
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|EVUIMM_8
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evldhx"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|772
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evlwhe"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|785
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|EVUIMM_4
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evlwhex"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|784
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evlwhou"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|789
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|EVUIMM_4
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evlwhoux"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|788
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evlwhos"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|791
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|EVUIMM_4
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evlwhosx"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|790
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evlwwsplat"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|793
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|EVUIMM_4
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evlwwsplatx"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|792
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evlwhsplat"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|797
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|EVUIMM_4
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evlwhsplatx"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|796
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evlhhesplat"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|777
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|EVUIMM_2
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evlhhesplatx"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|776
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evlhhousplat"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|781
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|EVUIMM_2
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evlhhousplatx"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|780
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evlhhossplat"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|783
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|EVUIMM_2
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evlhhossplatx"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|782
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evstdd"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|801
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|EVUIMM_8
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evstddx"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|800
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evstdw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|803
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|EVUIMM_8
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evstdwx"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|802
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evstdh"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|805
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|EVUIMM_8
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evstdhx"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|804
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evstwwe"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|825
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|EVUIMM_4
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evstwwex"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|824
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evstwwo"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|829
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|EVUIMM_4
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evstwwox"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|828
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evstwhe"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|817
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|EVUIMM_4
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evstwhex"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|816
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evstwho"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|821
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|EVUIMM_4
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evstwhox"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|820
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evfsabs"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|644
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evfsnabs"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|645
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evfsneg"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|646
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evfsadd"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|640
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evfssub"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|641
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evfsmul"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|648
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evfsdiv"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|649
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evfscmpgt"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|652
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|CRFD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evfscmplt"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|653
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|CRFD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evfscmpeq"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|654
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|CRFD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evfststgt"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|668
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|CRFD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evfststlt"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|669
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|CRFD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evfststeq"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|670
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|CRFD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evfscfui"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|656
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evfsctuiz"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|664
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evfscfsi"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|657
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evfscfuf"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|658
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evfscfsf"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|659
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evfsctui"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|660
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evfsctsi"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|661
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evfsctsiz"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|666
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evfsctuf"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|662
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evfsctsf"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|663
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efsabs"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|708
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"efsnabs"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|709
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"efsneg"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|710
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"efsadd"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|704
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efssub"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|705
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efsmul"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|712
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efsdiv"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|713
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efscmpgt"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|716
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|CRFD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efscmplt"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|717
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|CRFD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efscmpeq"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|718
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|CRFD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efststgt"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|732
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|CRFD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efststlt"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|733
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|CRFD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efststeq"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|734
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|CRFD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efscfui"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|720
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efsctuiz"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|728
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efscfsi"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|721
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efscfuf"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|722
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efscfsf"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|723
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efsctui"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|724
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efsctsi"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|725
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efsctsiz"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|730
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efsctuf"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|726
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"efsctsf"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|727
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCEFS
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhossf"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1031
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhossfa"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1063
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhosmf"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1039
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhosmfa"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1071
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhosmi"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1037
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhosmia"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1069
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhoumi"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1036
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhoumia"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1068
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhessf"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1027
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhessfa"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1059
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhesmf"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1035
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhesmfa"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1067
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhesmi"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1033
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhesmia"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1065
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmheumi"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1032
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmheumia"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1064
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhossfaaw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1287
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhossiaaw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1285
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhosmfaaw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1295
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhosmiaaw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1293
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhousiaaw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1284
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhoumiaaw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1292
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhessfaaw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1283
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhessiaaw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1281
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhesmfaaw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1291
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhesmiaaw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1289
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmheusiaaw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1280
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmheumiaaw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1288
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhossfanw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1415
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhossianw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1413
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhosmfanw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1423
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhosmianw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1421
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhousianw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1412
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhoumianw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1420
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhessfanw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1411
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhessianw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1409
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhesmfanw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1419
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhesmianw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1417
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmheusianw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1408
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmheumianw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1416
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhogsmfaa"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1327
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhogsmiaa"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1325
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhogumiaa"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1324
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhegsmfaa"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1323
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhegsmiaa"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1321
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhegumiaa"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1320
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhogsmfan"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1455
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhogsmian"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1453
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhogumian"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1452
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhegsmfan"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1451
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhegsmian"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1449
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmhegumian"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1448
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwhssf"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1095
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwhssfa"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1127
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwhsmf"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1103
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwhsmfa"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1135
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwhsmi"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1101
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwhsmia"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1133
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwhumi"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1100
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwhumia"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1132
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwlumi"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1096
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwlumia"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1128
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwlssiaaw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1345
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwlsmiaaw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1353
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwlusiaaw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1344
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwlumiaaw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1352
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwlssianw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1473
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwlsmianw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1481
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwlusianw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1472
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwlumianw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1480
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwssf"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1107
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwssfa"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1139
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwsmf"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1115
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwsmfa"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1147
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwsmi"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1113
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwsmia"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1145
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwumi"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1112
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwumia"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1144
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwssfaa"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1363
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwsmfaa"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1371
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwsmiaa"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1369
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwumiaa"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1368
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwssfan"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1491
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwsmfan"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1499
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwsmian"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1497
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evmwumian"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1496
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evaddssiaaw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1217
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evaddsmiaaw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1225
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evaddusiaaw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1216
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evaddumiaaw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1224
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evsubfssiaaw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1219
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evsubfsmiaaw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1227
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evsubfusiaaw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1218
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evsubfumiaaw"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1226
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evmra"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1220
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"evdivws"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1222
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"evdivwu"
block|,
name|VX
argument_list|(
literal|4
argument_list|,
literal|1223
argument_list|)
block|,
name|VX_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mulli"
block|,
name|OP
argument_list|(
literal|7
argument_list|)
block|,
name|OP_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"muli"
block|,
name|OP
argument_list|(
literal|7
argument_list|)
block|,
name|OP_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"subfic"
block|,
name|OP
argument_list|(
literal|8
argument_list|)
block|,
name|OP_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"sfi"
block|,
name|OP
argument_list|(
literal|8
argument_list|)
block|,
name|OP_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"dozi"
block|,
name|OP
argument_list|(
literal|9
argument_list|)
block|,
name|OP_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"bce"
block|,
name|B
argument_list|(
literal|9
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|B_MASK
block|,
name|BOOKE64
block|,
block|{
name|BO
block|,
name|BI
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bcel"
block|,
name|B
argument_list|(
literal|9
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|B_MASK
block|,
name|BOOKE64
block|,
block|{
name|BO
block|,
name|BI
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bcea"
block|,
name|B
argument_list|(
literal|9
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|B_MASK
block|,
name|BOOKE64
block|,
block|{
name|BO
block|,
name|BI
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bcela"
block|,
name|B
argument_list|(
literal|9
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|B_MASK
block|,
name|BOOKE64
block|,
block|{
name|BO
block|,
name|BI
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"cmplwi"
block|,
name|OPL
argument_list|(
literal|10
argument_list|,
literal|0
argument_list|)
block|,
name|OPL_MASK
block|,
name|PPCCOM
block|,
block|{
name|OBF
block|,
name|RA
block|,
name|UI
block|}
block|}
block|,
block|{
literal|"cmpldi"
block|,
name|OPL
argument_list|(
literal|10
argument_list|,
literal|1
argument_list|)
block|,
name|OPL_MASK
block|,
name|PPC64
block|,
block|{
name|OBF
block|,
name|RA
block|,
name|UI
block|}
block|}
block|,
block|{
literal|"cmpli"
block|,
name|OP
argument_list|(
literal|10
argument_list|)
block|,
name|OP_MASK
block|,
name|PPC
block|,
block|{
name|BF
block|,
name|L
block|,
name|RA
block|,
name|UI
block|}
block|}
block|,
block|{
literal|"cmpli"
block|,
name|OP
argument_list|(
literal|10
argument_list|)
block|,
name|OP_MASK
block|,
name|PWRCOM
block|,
block|{
name|BF
block|,
name|RA
block|,
name|UI
block|}
block|}
block|,
block|{
literal|"cmpwi"
block|,
name|OPL
argument_list|(
literal|11
argument_list|,
literal|0
argument_list|)
block|,
name|OPL_MASK
block|,
name|PPCCOM
block|,
block|{
name|OBF
block|,
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"cmpdi"
block|,
name|OPL
argument_list|(
literal|11
argument_list|,
literal|1
argument_list|)
block|,
name|OPL_MASK
block|,
name|PPC64
block|,
block|{
name|OBF
block|,
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"cmpi"
block|,
name|OP
argument_list|(
literal|11
argument_list|)
block|,
name|OP_MASK
block|,
name|PPC
block|,
block|{
name|BF
block|,
name|L
block|,
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"cmpi"
block|,
name|OP
argument_list|(
literal|11
argument_list|)
block|,
name|OP_MASK
block|,
name|PWRCOM
block|,
block|{
name|BF
block|,
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"addic"
block|,
name|OP
argument_list|(
literal|12
argument_list|)
block|,
name|OP_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"ai"
block|,
name|OP
argument_list|(
literal|12
argument_list|)
block|,
name|OP_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"subic"
block|,
name|OP
argument_list|(
literal|12
argument_list|)
block|,
name|OP_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|NSI
block|}
block|}
block|,
block|{
literal|"addic."
block|,
name|OP
argument_list|(
literal|13
argument_list|)
block|,
name|OP_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"ai."
block|,
name|OP
argument_list|(
literal|13
argument_list|)
block|,
name|OP_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"subic."
block|,
name|OP
argument_list|(
literal|13
argument_list|)
block|,
name|OP_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|NSI
block|}
block|}
block|,
block|{
literal|"li"
block|,
name|OP
argument_list|(
literal|14
argument_list|)
block|,
name|DRA_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"lil"
block|,
name|OP
argument_list|(
literal|14
argument_list|)
block|,
name|DRA_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"addi"
block|,
name|OP
argument_list|(
literal|14
argument_list|)
block|,
name|OP_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|SI
block|}
block|}
block|,
block|{
literal|"cal"
block|,
name|OP
argument_list|(
literal|14
argument_list|)
block|,
name|OP_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|D
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"subi"
block|,
name|OP
argument_list|(
literal|14
argument_list|)
block|,
name|OP_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|NSI
block|}
block|}
block|,
block|{
literal|"la"
block|,
name|OP
argument_list|(
literal|14
argument_list|)
block|,
name|OP_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|D
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"lis"
block|,
name|OP
argument_list|(
literal|15
argument_list|)
block|,
name|DRA_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|SISIGNOPT
block|}
block|}
block|,
block|{
literal|"liu"
block|,
name|OP
argument_list|(
literal|15
argument_list|)
block|,
name|DRA_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|SISIGNOPT
block|}
block|}
block|,
block|{
literal|"addis"
block|,
name|OP
argument_list|(
literal|15
argument_list|)
block|,
name|OP_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|SISIGNOPT
block|}
block|}
block|,
block|{
literal|"cau"
block|,
name|OP
argument_list|(
literal|15
argument_list|)
block|,
name|OP_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|SISIGNOPT
block|}
block|}
block|,
block|{
literal|"subis"
block|,
name|OP
argument_list|(
literal|15
argument_list|)
block|,
name|OP_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|NSI
block|}
block|}
block|,
block|{
literal|"bdnz-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZ
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|PPCCOM
block|,
block|{
name|BDM
block|}
block|}
block|,
block|{
literal|"bdnz+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZ
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|PPCCOM
block|,
block|{
name|BDP
block|}
block|}
block|,
block|{
literal|"bdnz"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZ
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|PPCCOM
block|,
block|{
name|BD
block|}
block|}
block|,
block|{
literal|"bdn"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZ
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|PWRCOM
block|,
block|{
name|BD
block|}
block|}
block|,
block|{
literal|"bdnzl-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZ
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|PPCCOM
block|,
block|{
name|BDM
block|}
block|}
block|,
block|{
literal|"bdnzl+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZ
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|PPCCOM
block|,
block|{
name|BDP
block|}
block|}
block|,
block|{
literal|"bdnzl"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZ
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|PPCCOM
block|,
block|{
name|BD
block|}
block|}
block|,
block|{
literal|"bdnl"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZ
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|PWRCOM
block|,
block|{
name|BD
block|}
block|}
block|,
block|{
literal|"bdnza-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZ
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|PPCCOM
block|,
block|{
name|BDMA
block|}
block|}
block|,
block|{
literal|"bdnza+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZ
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|PPCCOM
block|,
block|{
name|BDPA
block|}
block|}
block|,
block|{
literal|"bdnza"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZ
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|PPCCOM
block|,
block|{
name|BDA
block|}
block|}
block|,
block|{
literal|"bdna"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZ
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|PWRCOM
block|,
block|{
name|BDA
block|}
block|}
block|,
block|{
literal|"bdnzla-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZ
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|PPCCOM
block|,
block|{
name|BDMA
block|}
block|}
block|,
block|{
literal|"bdnzla+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZ
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|PPCCOM
block|,
block|{
name|BDPA
block|}
block|}
block|,
block|{
literal|"bdnzla"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZ
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|PPCCOM
block|,
block|{
name|BDA
block|}
block|}
block|,
block|{
literal|"bdnla"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZ
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|PWRCOM
block|,
block|{
name|BDA
block|}
block|}
block|,
block|{
literal|"bdz-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZ
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|PPCCOM
block|,
block|{
name|BDM
block|}
block|}
block|,
block|{
literal|"bdz+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZ
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|PPCCOM
block|,
block|{
name|BDP
block|}
block|}
block|,
block|{
literal|"bdz"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZ
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|COM
block|,
block|{
name|BD
block|}
block|}
block|,
block|{
literal|"bdzl-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZ
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|PPCCOM
block|,
block|{
name|BDM
block|}
block|}
block|,
block|{
literal|"bdzl+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZ
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|PPCCOM
block|,
block|{
name|BDP
block|}
block|}
block|,
block|{
literal|"bdzl"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZ
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|COM
block|,
block|{
name|BD
block|}
block|}
block|,
block|{
literal|"bdza-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZ
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|PPCCOM
block|,
block|{
name|BDMA
block|}
block|}
block|,
block|{
literal|"bdza+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZ
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|PPCCOM
block|,
block|{
name|BDPA
block|}
block|}
block|,
block|{
literal|"bdza"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZ
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|COM
block|,
block|{
name|BDA
block|}
block|}
block|,
block|{
literal|"bdzla-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZ
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|PPCCOM
block|,
block|{
name|BDMA
block|}
block|}
block|,
block|{
literal|"bdzla+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZ
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|PPCCOM
block|,
block|{
name|BDPA
block|}
block|}
block|,
block|{
literal|"bdzla"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZ
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATBI_MASK
block|,
name|COM
block|,
block|{
name|BDA
block|}
block|}
block|,
block|{
literal|"blt-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBLT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"blt+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBLT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"blt"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBLT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bltl-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBLT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bltl+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBLT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bltl"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBLT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"blta-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBLT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"blta+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBLT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"blta"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBLT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bltla-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBLT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bltla+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBLT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bltla"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBLT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bgt-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBGT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bgt+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBGT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bgt"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBGT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bgtl-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBGT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bgtl+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBGT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bgtl"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBGT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bgta-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBGT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bgta+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBGT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bgta"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBGT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bgtla-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBGT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bgtla+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBGT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bgtla"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBGT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"beq-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBEQ
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"beq+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBEQ
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"beq"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBEQ
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"beql-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBEQ
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"beql+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBEQ
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"beql"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBEQ
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"beqa-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBEQ
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"beqa+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBEQ
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"beqa"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBEQ
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"beqla-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBEQ
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"beqla+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBEQ
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"beqla"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBEQ
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bso-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bso+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bso"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bsol-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bsol+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bsol"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bsoa-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bsoa+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bsoa"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bsola-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bsola+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bsola"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bun-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bun+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bun"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bunl-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bunl+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bunl"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"buna-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"buna+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"buna"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bunla-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bunla+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bunla"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bge-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bge+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bge"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bgel-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bgel+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bgel"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bgea-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bgea+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bgea"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bgela-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bgela+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bgela"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bnl-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bnl+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bnl"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bnll-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bnll+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bnll"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bnla-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bnla+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bnla"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bnlla-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bnlla+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bnlla"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"ble-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"ble+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"ble"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"blel-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"blel+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"blel"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"blea-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"blea+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"blea"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"blela-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"blela+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"blela"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bng-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bng+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bng"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bngl-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bngl+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bngl"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bnga-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bnga+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bnga"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bngla-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bngla+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bngla"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bne-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBEQ
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bne+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBEQ
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bne"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBEQ
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bnel-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBEQ
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bnel+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBEQ
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bnel"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBEQ
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bnea-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBEQ
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bnea+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBEQ
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bnea"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBEQ
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bnela-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBEQ
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bnela+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBEQ
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bnela"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBEQ
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bns-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bns+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bns"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bnsl-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bnsl+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bnsl"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bnsa-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bnsa+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bnsa"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bnsla-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bnsla+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bnsla"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|COM
block|,
block|{
name|CR
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bnu-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bnu+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bnu"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bnul-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bnul+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bnul"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bnua-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bnua+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bnua"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bnula-"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bnula+"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bnula"
block|,
name|BBOCB
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOATCB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bdnzt-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bdnzt+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bdnzt"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOY_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bdnztl-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bdnztl+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bdnztl"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOY_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bdnzta-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bdnzta+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bdnzta"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOY_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bdnztla-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bdnztla+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bdnztla"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOY_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bdnzf-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZF
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bdnzf+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZF
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bdnzf"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZF
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOY_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bdnzfl-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZF
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bdnzfl+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZF
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bdnzfl"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZF
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOY_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bdnzfa-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZF
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bdnzfa+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZF
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bdnzfa"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZF
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOY_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bdnzfla-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZF
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bdnzfla+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZF
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bdnzfla"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODNZF
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOY_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bt-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bt+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bt"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bbt"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PWRCOM
block|,
block|{
name|BI
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"btl-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"btl+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"btl"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bbtl"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PWRCOM
block|,
block|{
name|BI
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bta-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bta+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bta"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bbta"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PWRCOM
block|,
block|{
name|BI
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"btla-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"btla+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"btla"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bbtla"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PWRCOM
block|,
block|{
name|BI
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bf-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bf+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bf"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bbf"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PWRCOM
block|,
block|{
name|BI
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bfl-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bfl+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bfl"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bbfl"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PWRCOM
block|,
block|{
name|BI
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bfa-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bfa+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bfa"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bbfa"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PWRCOM
block|,
block|{
name|BI
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bfla-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bfla+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bfla"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bbfla"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BOF
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOAT_MASK
block|,
name|PWRCOM
block|,
block|{
name|BI
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bdzt-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bdzt+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bdzt"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZT
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOY_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bdztl-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bdztl+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bdztl"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZT
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOY_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bdzta-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bdzta+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bdzta"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZT
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOY_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bdztla-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bdztla+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bdztla"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZT
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOY_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bdzf-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZF
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bdzf+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZF
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bdzf"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZF
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|BBOY_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bdzfl-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZF
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bdzfl+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZF
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bdzfl"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZF
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|BBOY_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bdzfa-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZF
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bdzfa+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZF
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bdzfa"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZF
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|BBOY_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bdzfla-"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZF
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bdzfla+"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZF
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOY_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bdzfla"
block|,
name|BBO
argument_list|(
literal|16
argument_list|,
name|BODZF
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|BBOY_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bc-"
block|,
name|B
argument_list|(
literal|16
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|B_MASK
block|,
name|PPCCOM
block|,
block|{
name|BOE
block|,
name|BI
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bc+"
block|,
name|B
argument_list|(
literal|16
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|B_MASK
block|,
name|PPCCOM
block|,
block|{
name|BOE
block|,
name|BI
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bc"
block|,
name|B
argument_list|(
literal|16
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|B_MASK
block|,
name|COM
block|,
block|{
name|BO
block|,
name|BI
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bcl-"
block|,
name|B
argument_list|(
literal|16
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|B_MASK
block|,
name|PPCCOM
block|,
block|{
name|BOE
block|,
name|BI
block|,
name|BDM
block|}
block|}
block|,
block|{
literal|"bcl+"
block|,
name|B
argument_list|(
literal|16
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|B_MASK
block|,
name|PPCCOM
block|,
block|{
name|BOE
block|,
name|BI
block|,
name|BDP
block|}
block|}
block|,
block|{
literal|"bcl"
block|,
name|B
argument_list|(
literal|16
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|B_MASK
block|,
name|COM
block|,
block|{
name|BO
block|,
name|BI
block|,
name|BD
block|}
block|}
block|,
block|{
literal|"bca-"
block|,
name|B
argument_list|(
literal|16
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|B_MASK
block|,
name|PPCCOM
block|,
block|{
name|BOE
block|,
name|BI
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bca+"
block|,
name|B
argument_list|(
literal|16
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|B_MASK
block|,
name|PPCCOM
block|,
block|{
name|BOE
block|,
name|BI
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bca"
block|,
name|B
argument_list|(
literal|16
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|B_MASK
block|,
name|COM
block|,
block|{
name|BO
block|,
name|BI
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"bcla-"
block|,
name|B
argument_list|(
literal|16
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|B_MASK
block|,
name|PPCCOM
block|,
block|{
name|BOE
block|,
name|BI
block|,
name|BDMA
block|}
block|}
block|,
block|{
literal|"bcla+"
block|,
name|B
argument_list|(
literal|16
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|B_MASK
block|,
name|PPCCOM
block|,
block|{
name|BOE
block|,
name|BI
block|,
name|BDPA
block|}
block|}
block|,
block|{
literal|"bcla"
block|,
name|B
argument_list|(
literal|16
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|B_MASK
block|,
name|COM
block|,
block|{
name|BO
block|,
name|BI
block|,
name|BDA
block|}
block|}
block|,
block|{
literal|"sc"
block|,
name|SC
argument_list|(
literal|17
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|SC_MASK
block|,
name|PPC
block|,
block|{
name|LEV
block|}
block|}
block|,
block|{
literal|"svc"
block|,
name|SC
argument_list|(
literal|17
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|SC_MASK
block|,
name|POWER
block|,
block|{
name|SVC_LEV
block|,
name|FL1
block|,
name|FL2
block|}
block|}
block|,
block|{
literal|"svcl"
block|,
name|SC
argument_list|(
literal|17
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|SC_MASK
block|,
name|POWER
block|,
block|{
name|SVC_LEV
block|,
name|FL1
block|,
name|FL2
block|}
block|}
block|,
block|{
literal|"svca"
block|,
name|SC
argument_list|(
literal|17
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|SC_MASK
block|,
name|PWRCOM
block|,
block|{
name|SV
block|}
block|}
block|,
block|{
literal|"svcla"
block|,
name|SC
argument_list|(
literal|17
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|SC_MASK
block|,
name|POWER
block|,
block|{
name|SV
block|}
block|}
block|,
block|{
literal|"b"
block|,
name|B
argument_list|(
literal|18
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|B_MASK
block|,
name|COM
block|,
block|{
name|LI
block|}
block|}
block|,
block|{
literal|"bl"
block|,
name|B
argument_list|(
literal|18
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|B_MASK
block|,
name|COM
block|,
block|{
name|LI
block|}
block|}
block|,
block|{
literal|"ba"
block|,
name|B
argument_list|(
literal|18
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|B_MASK
block|,
name|COM
block|,
block|{
name|LIA
block|}
block|}
block|,
block|{
literal|"bla"
block|,
name|B
argument_list|(
literal|18
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|B_MASK
block|,
name|COM
block|,
block|{
name|LIA
block|}
block|}
block|,
block|{
literal|"mcrf"
block|,
name|XL
argument_list|(
literal|19
argument_list|,
literal|0
argument_list|)
block|,
name|XLBB_MASK
operator||
operator|(
literal|3
operator|<<
literal|21
operator|)
operator||
operator|(
literal|3
operator|<<
literal|16
operator|)
block|,
name|COM
block|,
block|{
name|BF
block|,
name|BFA
block|}
block|}
block|,
block|{
literal|"blr"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOU
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBIBB_MASK
block|,
name|PPCCOM
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"br"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOU
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBIBB_MASK
block|,
name|PWRCOM
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"blrl"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOU
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBIBB_MASK
block|,
name|PPCCOM
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"brl"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOU
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBIBB_MASK
block|,
name|PWRCOM
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"bdnzlr"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODNZ
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBIBB_MASK
block|,
name|PPCCOM
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"bdnzlr-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODNZ
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBIBB_MASK
block|,
name|NOPOWER4
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"bdnzlr-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODNZM4
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBIBB_MASK
block|,
name|POWER4
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"bdnzlr+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODNZP
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBIBB_MASK
block|,
name|NOPOWER4
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"bdnzlr+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODNZP4
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBIBB_MASK
block|,
name|POWER4
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"bdnzlrl"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODNZ
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBIBB_MASK
block|,
name|PPCCOM
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"bdnzlrl-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODNZ
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBIBB_MASK
block|,
name|NOPOWER4
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"bdnzlrl-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODNZM4
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBIBB_MASK
block|,
name|POWER4
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"bdnzlrl+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODNZP
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBIBB_MASK
block|,
name|NOPOWER4
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"bdnzlrl+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODNZP4
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBIBB_MASK
block|,
name|POWER4
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"bdzlr"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODZ
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBIBB_MASK
block|,
name|PPCCOM
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"bdzlr-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODZ
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBIBB_MASK
block|,
name|NOPOWER4
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"bdzlr-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODZM4
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBIBB_MASK
block|,
name|POWER4
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"bdzlr+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODZP
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBIBB_MASK
block|,
name|NOPOWER4
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"bdzlr+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODZP4
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBIBB_MASK
block|,
name|POWER4
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"bdzlrl"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODZ
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBIBB_MASK
block|,
name|PPCCOM
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"bdzlrl-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODZ
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBIBB_MASK
block|,
name|NOPOWER4
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"bdzlrl-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODZM4
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBIBB_MASK
block|,
name|POWER4
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"bdzlrl+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODZP
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBIBB_MASK
block|,
name|NOPOWER4
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"bdzlrl+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODZP4
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBIBB_MASK
block|,
name|POWER4
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"bltlr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bltlr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bltlr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTM4
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bltlr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bltlr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP4
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bltr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bltlrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bltlrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bltlrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTM4
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bltlrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bltlrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP4
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bltrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgtlr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgtlr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgtlr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTM4
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgtlr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgtlr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP4
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgtr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgtlrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgtlrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgtlrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTM4
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgtlrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgtlrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP4
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgtrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"beqlr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBEQ
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"beqlr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBEQ
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"beqlr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTM4
argument_list|,
name|CBEQ
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"beqlr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP
argument_list|,
name|CBEQ
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"beqlr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP4
argument_list|,
name|CBEQ
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"beqr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBEQ
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"beqlrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBEQ
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"beqlrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBEQ
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"beqlrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTM4
argument_list|,
name|CBEQ
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"beqlrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP
argument_list|,
name|CBEQ
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"beqlrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP4
argument_list|,
name|CBEQ
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"beqrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBEQ
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bsolr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bsolr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bsolr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTM4
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bsolr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bsolr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP4
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bsor"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bsolrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bsolrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bsolrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTM4
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bsolrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bsolrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP4
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bsorl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bunlr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bunlr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bunlr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTM4
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bunlr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bunlr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP4
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bunlrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bunlrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bunlrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTM4
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bunlrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bunlrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP4
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgelr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgelr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgelr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgelr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgelr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bger"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgelrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgelrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgelrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgelrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgelrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgerl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnllr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnllr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnllr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnllr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnllr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnlr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnllrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnllrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnllrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnllrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnllrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnlrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"blelr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"blelr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"blelr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"blelr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"blelr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bler"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"blelrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"blelrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"blelrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"blelrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"blelrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"blerl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnglr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnglr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnglr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnglr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnglr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bngr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnglrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnglrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnglrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnglrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnglrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bngrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnelr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBEQ
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnelr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBEQ
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnelr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBEQ
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnelr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBEQ
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnelr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBEQ
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bner"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBEQ
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnelrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBEQ
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnelrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBEQ
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnelrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBEQ
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnelrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBEQ
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnelrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBEQ
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnerl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBEQ
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnslr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnslr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnslr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnslr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnslr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnsr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnslrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnslrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnslrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnslrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnslrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnsrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnulr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnulr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnulr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnulr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnulr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnulrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnulrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnulrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnulrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnulrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBSO
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"btlr"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"btlr-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"btlr-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOTM4
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|POWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"btlr+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOTP
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"btlr+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOTP4
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|POWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bbtr"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"btlrl"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"btlrl-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"btlrl-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOTM4
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|POWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"btlrl+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOTP
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"btlrl+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOTP4
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|POWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bbtrl"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bflr"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bflr-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bflr-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|POWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bflr+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bflr+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|POWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bbfr"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bflrl"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bflrl-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bflrl-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|POWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bflrl+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bflrl+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|POWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bbfrl"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bdnztlr"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODNZT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bdnztlr-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODNZT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bdnztlr+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODNZTP
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bdnztlrl"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODNZT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bdnztlrl-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODNZT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bdnztlrl+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODNZTP
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bdnzflr"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODNZF
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bdnzflr-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODNZF
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bdnzflr+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODNZFP
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bdnzflrl"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODNZF
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bdnzflrl-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODNZF
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bdnzflrl+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODNZFP
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bdztlr"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODZT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bdztlr-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODZT
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bdztlr+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODZTP
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bdztlrl"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODZT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bdztlrl-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODZT
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bdztlrl+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODZTP
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bdzflr"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODZF
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bdzflr-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODZF
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bdzflr+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODZFP
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bdzflrl"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODZF
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bdzflrl-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODZF
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bdzflrl+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BODZFP
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bclr+"
block|,
name|XLYLK
argument_list|(
literal|19
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XLYBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|BOE
block|,
name|BI
block|}
block|}
block|,
block|{
literal|"bclrl+"
block|,
name|XLYLK
argument_list|(
literal|19
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XLYBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|BOE
block|,
name|BI
block|}
block|}
block|,
block|{
literal|"bclr-"
block|,
name|XLYLK
argument_list|(
literal|19
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XLYBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|BOE
block|,
name|BI
block|}
block|}
block|,
block|{
literal|"bclrl-"
block|,
name|XLYLK
argument_list|(
literal|19
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XLYBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|BOE
block|,
name|BI
block|}
block|}
block|,
block|{
literal|"bclr"
block|,
name|XLLK
argument_list|(
literal|19
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBH_MASK
block|,
name|PPCCOM
block|,
block|{
name|BO
block|,
name|BI
block|,
name|BH
block|}
block|}
block|,
block|{
literal|"bclrl"
block|,
name|XLLK
argument_list|(
literal|19
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBH_MASK
block|,
name|PPCCOM
block|,
block|{
name|BO
block|,
name|BI
block|,
name|BH
block|}
block|}
block|,
block|{
literal|"bcr"
block|,
name|XLLK
argument_list|(
literal|19
argument_list|,
literal|16
argument_list|,
literal|0
argument_list|)
block|,
name|XLBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|BO
block|,
name|BI
block|}
block|}
block|,
block|{
literal|"bcrl"
block|,
name|XLLK
argument_list|(
literal|19
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
block|,
name|XLBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|BO
block|,
name|BI
block|}
block|}
block|,
block|{
literal|"bclre"
block|,
name|XLLK
argument_list|(
literal|19
argument_list|,
literal|17
argument_list|,
literal|0
argument_list|)
block|,
name|XLBB_MASK
block|,
name|BOOKE64
block|,
block|{
name|BO
block|,
name|BI
block|}
block|}
block|,
block|{
literal|"bclrel"
block|,
name|XLLK
argument_list|(
literal|19
argument_list|,
literal|17
argument_list|,
literal|1
argument_list|)
block|,
name|XLBB_MASK
block|,
name|BOOKE64
block|,
block|{
name|BO
block|,
name|BI
block|}
block|}
block|,
block|{
literal|"rfid"
block|,
name|XL
argument_list|(
literal|19
argument_list|,
literal|18
argument_list|)
block|,
literal|0xffffffff
block|,
name|PPC64
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"crnot"
block|,
name|XL
argument_list|(
literal|19
argument_list|,
literal|33
argument_list|)
block|,
name|XL_MASK
block|,
name|PPCCOM
block|,
block|{
name|BT
block|,
name|BA
block|,
name|BBA
block|}
block|}
block|,
block|{
literal|"crnor"
block|,
name|XL
argument_list|(
literal|19
argument_list|,
literal|33
argument_list|)
block|,
name|XL_MASK
block|,
name|COM
block|,
block|{
name|BT
block|,
name|BA
block|,
name|BB
block|}
block|}
block|,
block|{
literal|"rfmci"
block|,
name|X
argument_list|(
literal|19
argument_list|,
literal|38
argument_list|)
block|,
literal|0xffffffff
block|,
name|PPCRFMCI
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rfdi"
block|,
name|XL
argument_list|(
literal|19
argument_list|,
literal|39
argument_list|)
block|,
literal|0xffffffff
block|,
name|BOOKE
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rfi"
block|,
name|XL
argument_list|(
literal|19
argument_list|,
literal|50
argument_list|)
block|,
literal|0xffffffff
block|,
name|COM
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rfci"
block|,
name|XL
argument_list|(
literal|19
argument_list|,
literal|51
argument_list|)
block|,
literal|0xffffffff
block|,
name|PPC403
operator||
name|BOOKE
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rfsvc"
block|,
name|XL
argument_list|(
literal|19
argument_list|,
literal|82
argument_list|)
block|,
literal|0xffffffff
block|,
name|POWER
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"crandc"
block|,
name|XL
argument_list|(
literal|19
argument_list|,
literal|129
argument_list|)
block|,
name|XL_MASK
block|,
name|COM
block|,
block|{
name|BT
block|,
name|BA
block|,
name|BB
block|}
block|}
block|,
block|{
literal|"isync"
block|,
name|XL
argument_list|(
literal|19
argument_list|,
literal|150
argument_list|)
block|,
literal|0xffffffff
block|,
name|PPCCOM
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"ics"
block|,
name|XL
argument_list|(
literal|19
argument_list|,
literal|150
argument_list|)
block|,
literal|0xffffffff
block|,
name|PWRCOM
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"crclr"
block|,
name|XL
argument_list|(
literal|19
argument_list|,
literal|193
argument_list|)
block|,
name|XL_MASK
block|,
name|PPCCOM
block|,
block|{
name|BT
block|,
name|BAT
block|,
name|BBA
block|}
block|}
block|,
block|{
literal|"crxor"
block|,
name|XL
argument_list|(
literal|19
argument_list|,
literal|193
argument_list|)
block|,
name|XL_MASK
block|,
name|COM
block|,
block|{
name|BT
block|,
name|BA
block|,
name|BB
block|}
block|}
block|,
block|{
literal|"crnand"
block|,
name|XL
argument_list|(
literal|19
argument_list|,
literal|225
argument_list|)
block|,
name|XL_MASK
block|,
name|COM
block|,
block|{
name|BT
block|,
name|BA
block|,
name|BB
block|}
block|}
block|,
block|{
literal|"crand"
block|,
name|XL
argument_list|(
literal|19
argument_list|,
literal|257
argument_list|)
block|,
name|XL_MASK
block|,
name|COM
block|,
block|{
name|BT
block|,
name|BA
block|,
name|BB
block|}
block|}
block|,
block|{
literal|"hrfid"
block|,
name|XL
argument_list|(
literal|19
argument_list|,
literal|274
argument_list|)
block|,
literal|0xffffffff
block|,
name|POWER5
operator||
name|CELL
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"crset"
block|,
name|XL
argument_list|(
literal|19
argument_list|,
literal|289
argument_list|)
block|,
name|XL_MASK
block|,
name|PPCCOM
block|,
block|{
name|BT
block|,
name|BAT
block|,
name|BBA
block|}
block|}
block|,
block|{
literal|"creqv"
block|,
name|XL
argument_list|(
literal|19
argument_list|,
literal|289
argument_list|)
block|,
name|XL_MASK
block|,
name|COM
block|,
block|{
name|BT
block|,
name|BA
block|,
name|BB
block|}
block|}
block|,
block|{
literal|"doze"
block|,
name|XL
argument_list|(
literal|19
argument_list|,
literal|402
argument_list|)
block|,
literal|0xffffffff
block|,
name|POWER6
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"crorc"
block|,
name|XL
argument_list|(
literal|19
argument_list|,
literal|417
argument_list|)
block|,
name|XL_MASK
block|,
name|COM
block|,
block|{
name|BT
block|,
name|BA
block|,
name|BB
block|}
block|}
block|,
block|{
literal|"nap"
block|,
name|XL
argument_list|(
literal|19
argument_list|,
literal|434
argument_list|)
block|,
literal|0xffffffff
block|,
name|POWER6
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"crmove"
block|,
name|XL
argument_list|(
literal|19
argument_list|,
literal|449
argument_list|)
block|,
name|XL_MASK
block|,
name|PPCCOM
block|,
block|{
name|BT
block|,
name|BA
block|,
name|BBA
block|}
block|}
block|,
block|{
literal|"cror"
block|,
name|XL
argument_list|(
literal|19
argument_list|,
literal|449
argument_list|)
block|,
name|XL_MASK
block|,
name|COM
block|,
block|{
name|BT
block|,
name|BA
block|,
name|BB
block|}
block|}
block|,
block|{
literal|"sleep"
block|,
name|XL
argument_list|(
literal|19
argument_list|,
literal|466
argument_list|)
block|,
literal|0xffffffff
block|,
name|POWER6
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rvwinkle"
block|,
name|XL
argument_list|(
literal|19
argument_list|,
literal|498
argument_list|)
block|,
literal|0xffffffff
block|,
name|POWER6
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"bctr"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOU
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBIBB_MASK
block|,
name|COM
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"bctrl"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOU
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBIBB_MASK
block|,
name|COM
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"bltctr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bltctr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bltctr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTM4
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bltctr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bltctr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP4
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bltctrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bltctrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bltctrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTM4
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bltctrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bltctrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP4
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgtctr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgtctr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgtctr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTM4
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgtctr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgtctr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP4
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgtctrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgtctrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgtctrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTM4
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgtctrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgtctrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP4
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"beqctr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBEQ
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"beqctr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBEQ
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"beqctr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTM4
argument_list|,
name|CBEQ
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"beqctr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP
argument_list|,
name|CBEQ
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"beqctr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP4
argument_list|,
name|CBEQ
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"beqctrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBEQ
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"beqctrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBEQ
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"beqctrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTM4
argument_list|,
name|CBEQ
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"beqctrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP
argument_list|,
name|CBEQ
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"beqctrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP4
argument_list|,
name|CBEQ
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bsoctr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bsoctr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bsoctr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTM4
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bsoctr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bsoctr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP4
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bsoctrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bsoctrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bsoctrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTM4
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bsoctrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bsoctrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP4
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bunctr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bunctr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bunctr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTM4
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bunctr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bunctr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP4
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bunctrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bunctrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bunctrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTM4
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bunctrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bunctrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOTP4
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgectr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgectr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgectr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgectr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgectr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgectrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgectrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgectrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgectrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bgectrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnlctr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnlctr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnlctr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnlctr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnlctr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnlctrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnlctrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnlctrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnlctrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnlctrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBLT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"blectr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"blectr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"blectr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"blectr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"blectr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"blectrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"blectrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"blectrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"blectrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"blectrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bngctr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bngctr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bngctr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bngctr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bngctr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bngctrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bngctrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bngctrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bngctrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bngctrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBGT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnectr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBEQ
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnectr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBEQ
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnectr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBEQ
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnectr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBEQ
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnectr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBEQ
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnectrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBEQ
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnectrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBEQ
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnectrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBEQ
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnectrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBEQ
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnectrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBEQ
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnsctr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnsctr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnsctr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnsctr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnsctr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnsctrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnsctrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnsctrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnsctrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnsctrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnuctr"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnuctr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnuctr-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnuctr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnuctr+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnuctrl"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnuctrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnuctrl-"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnuctrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"bnuctrl+"
block|,
name|XLOCB
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
name|CBSO
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOCBBB_MASK
block|,
name|POWER4
block|,
block|{
name|CR
block|}
block|}
block|,
block|{
literal|"btctr"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"btctr-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"btctr-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOTM4
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|POWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"btctr+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOTP
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"btctr+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOTP4
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|POWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"btctrl"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"btctrl-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOT
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"btctrl-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOTM4
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|POWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"btctrl+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOTP
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"btctrl+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOTP4
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|POWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bfctr"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bfctr-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bfctr-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|POWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bfctr+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bfctr+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|POWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bfctrl"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bfctrl-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOF
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bfctrl-"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOFM4
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|POWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bfctrl+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOFP
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|NOPOWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bfctrl+"
block|,
name|XLO
argument_list|(
literal|19
argument_list|,
name|BOFP4
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBOBB_MASK
block|,
name|POWER4
block|,
block|{
name|BI
block|}
block|}
block|,
block|{
literal|"bcctr-"
block|,
name|XLYLK
argument_list|(
literal|19
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XLYBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|BOE
block|,
name|BI
block|}
block|}
block|,
block|{
literal|"bcctr+"
block|,
name|XLYLK
argument_list|(
literal|19
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XLYBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|BOE
block|,
name|BI
block|}
block|}
block|,
block|{
literal|"bcctrl-"
block|,
name|XLYLK
argument_list|(
literal|19
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XLYBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|BOE
block|,
name|BI
block|}
block|}
block|,
block|{
literal|"bcctrl+"
block|,
name|XLYLK
argument_list|(
literal|19
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XLYBB_MASK
block|,
name|PPCCOM
block|,
block|{
name|BOE
block|,
name|BI
block|}
block|}
block|,
block|{
literal|"bcctr"
block|,
name|XLLK
argument_list|(
literal|19
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBH_MASK
block|,
name|PPCCOM
block|,
block|{
name|BO
block|,
name|BI
block|,
name|BH
block|}
block|}
block|,
block|{
literal|"bcctrl"
block|,
name|XLLK
argument_list|(
literal|19
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBH_MASK
block|,
name|PPCCOM
block|,
block|{
name|BO
block|,
name|BI
block|,
name|BH
block|}
block|}
block|,
block|{
literal|"bcc"
block|,
name|XLLK
argument_list|(
literal|19
argument_list|,
literal|528
argument_list|,
literal|0
argument_list|)
block|,
name|XLBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|BO
block|,
name|BI
block|}
block|}
block|,
block|{
literal|"bccl"
block|,
name|XLLK
argument_list|(
literal|19
argument_list|,
literal|528
argument_list|,
literal|1
argument_list|)
block|,
name|XLBB_MASK
block|,
name|PWRCOM
block|,
block|{
name|BO
block|,
name|BI
block|}
block|}
block|,
block|{
literal|"bcctre"
block|,
name|XLLK
argument_list|(
literal|19
argument_list|,
literal|529
argument_list|,
literal|0
argument_list|)
block|,
name|XLBB_MASK
block|,
name|BOOKE64
block|,
block|{
name|BO
block|,
name|BI
block|}
block|}
block|,
block|{
literal|"bcctrel"
block|,
name|XLLK
argument_list|(
literal|19
argument_list|,
literal|529
argument_list|,
literal|1
argument_list|)
block|,
name|XLBB_MASK
block|,
name|BOOKE64
block|,
block|{
name|BO
block|,
name|BI
block|}
block|}
block|,
block|{
literal|"rlwimi"
block|,
name|M
argument_list|(
literal|20
argument_list|,
literal|0
argument_list|)
block|,
name|M_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|,
name|MBE
block|,
name|ME
block|}
block|}
block|,
block|{
literal|"rlimi"
block|,
name|M
argument_list|(
literal|20
argument_list|,
literal|0
argument_list|)
block|,
name|M_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|,
name|MBE
block|,
name|ME
block|}
block|}
block|,
block|{
literal|"rlwimi."
block|,
name|M
argument_list|(
literal|20
argument_list|,
literal|1
argument_list|)
block|,
name|M_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|,
name|MBE
block|,
name|ME
block|}
block|}
block|,
block|{
literal|"rlimi."
block|,
name|M
argument_list|(
literal|20
argument_list|,
literal|1
argument_list|)
block|,
name|M_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|,
name|MBE
block|,
name|ME
block|}
block|}
block|,
block|{
literal|"rotlwi"
block|,
name|MME
argument_list|(
literal|21
argument_list|,
literal|31
argument_list|,
literal|0
argument_list|)
block|,
name|MMBME_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|}
block|}
block|,
block|{
literal|"clrlwi"
block|,
name|MME
argument_list|(
literal|21
argument_list|,
literal|31
argument_list|,
literal|0
argument_list|)
block|,
name|MSHME_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|MB
block|}
block|}
block|,
block|{
literal|"rlwinm"
block|,
name|M
argument_list|(
literal|21
argument_list|,
literal|0
argument_list|)
block|,
name|M_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|,
name|MBE
block|,
name|ME
block|}
block|}
block|,
block|{
literal|"rlinm"
block|,
name|M
argument_list|(
literal|21
argument_list|,
literal|0
argument_list|)
block|,
name|M_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|,
name|MBE
block|,
name|ME
block|}
block|}
block|,
block|{
literal|"rotlwi."
block|,
name|MME
argument_list|(
literal|21
argument_list|,
literal|31
argument_list|,
literal|1
argument_list|)
block|,
name|MMBME_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|}
block|}
block|,
block|{
literal|"clrlwi."
block|,
name|MME
argument_list|(
literal|21
argument_list|,
literal|31
argument_list|,
literal|1
argument_list|)
block|,
name|MSHME_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|MB
block|}
block|}
block|,
block|{
literal|"rlwinm."
block|,
name|M
argument_list|(
literal|21
argument_list|,
literal|1
argument_list|)
block|,
name|M_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|,
name|MBE
block|,
name|ME
block|}
block|}
block|,
block|{
literal|"rlinm."
block|,
name|M
argument_list|(
literal|21
argument_list|,
literal|1
argument_list|)
block|,
name|M_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|,
name|MBE
block|,
name|ME
block|}
block|}
block|,
block|{
literal|"rlmi"
block|,
name|M
argument_list|(
literal|22
argument_list|,
literal|0
argument_list|)
block|,
name|M_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
name|MBE
block|,
name|ME
block|}
block|}
block|,
block|{
literal|"rlmi."
block|,
name|M
argument_list|(
literal|22
argument_list|,
literal|1
argument_list|)
block|,
name|M_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
name|MBE
block|,
name|ME
block|}
block|}
block|,
block|{
literal|"be"
block|,
name|B
argument_list|(
literal|22
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|B_MASK
block|,
name|BOOKE64
block|,
block|{
name|LI
block|}
block|}
block|,
block|{
literal|"bel"
block|,
name|B
argument_list|(
literal|22
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|B_MASK
block|,
name|BOOKE64
block|,
block|{
name|LI
block|}
block|}
block|,
block|{
literal|"bea"
block|,
name|B
argument_list|(
literal|22
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|B_MASK
block|,
name|BOOKE64
block|,
block|{
name|LIA
block|}
block|}
block|,
block|{
literal|"bela"
block|,
name|B
argument_list|(
literal|22
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|B_MASK
block|,
name|BOOKE64
block|,
block|{
name|LIA
block|}
block|}
block|,
block|{
literal|"rotlw"
block|,
name|MME
argument_list|(
literal|23
argument_list|,
literal|31
argument_list|,
literal|0
argument_list|)
block|,
name|MMBME_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"rlwnm"
block|,
name|M
argument_list|(
literal|23
argument_list|,
literal|0
argument_list|)
block|,
name|M_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
name|MBE
block|,
name|ME
block|}
block|}
block|,
block|{
literal|"rlnm"
block|,
name|M
argument_list|(
literal|23
argument_list|,
literal|0
argument_list|)
block|,
name|M_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
name|MBE
block|,
name|ME
block|}
block|}
block|,
block|{
literal|"rotlw."
block|,
name|MME
argument_list|(
literal|23
argument_list|,
literal|31
argument_list|,
literal|1
argument_list|)
block|,
name|MMBME_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"rlwnm."
block|,
name|M
argument_list|(
literal|23
argument_list|,
literal|1
argument_list|)
block|,
name|M_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
name|MBE
block|,
name|ME
block|}
block|}
block|,
block|{
literal|"rlnm."
block|,
name|M
argument_list|(
literal|23
argument_list|,
literal|1
argument_list|)
block|,
name|M_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
name|MBE
block|,
name|ME
block|}
block|}
block|,
block|{
literal|"nop"
block|,
name|OP
argument_list|(
literal|24
argument_list|)
block|,
literal|0xffffffff
block|,
name|PPCCOM
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"ori"
block|,
name|OP
argument_list|(
literal|24
argument_list|)
block|,
name|OP_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|UI
block|}
block|}
block|,
block|{
literal|"oril"
block|,
name|OP
argument_list|(
literal|24
argument_list|)
block|,
name|OP_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|UI
block|}
block|}
block|,
block|{
literal|"oris"
block|,
name|OP
argument_list|(
literal|25
argument_list|)
block|,
name|OP_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|UI
block|}
block|}
block|,
block|{
literal|"oriu"
block|,
name|OP
argument_list|(
literal|25
argument_list|)
block|,
name|OP_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|UI
block|}
block|}
block|,
block|{
literal|"xori"
block|,
name|OP
argument_list|(
literal|26
argument_list|)
block|,
name|OP_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|UI
block|}
block|}
block|,
block|{
literal|"xoril"
block|,
name|OP
argument_list|(
literal|26
argument_list|)
block|,
name|OP_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|UI
block|}
block|}
block|,
block|{
literal|"xoris"
block|,
name|OP
argument_list|(
literal|27
argument_list|)
block|,
name|OP_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|UI
block|}
block|}
block|,
block|{
literal|"xoriu"
block|,
name|OP
argument_list|(
literal|27
argument_list|)
block|,
name|OP_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|UI
block|}
block|}
block|,
block|{
literal|"andi."
block|,
name|OP
argument_list|(
literal|28
argument_list|)
block|,
name|OP_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|UI
block|}
block|}
block|,
block|{
literal|"andil."
block|,
name|OP
argument_list|(
literal|28
argument_list|)
block|,
name|OP_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|UI
block|}
block|}
block|,
block|{
literal|"andis."
block|,
name|OP
argument_list|(
literal|29
argument_list|)
block|,
name|OP_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|UI
block|}
block|}
block|,
block|{
literal|"andiu."
block|,
name|OP
argument_list|(
literal|29
argument_list|)
block|,
name|OP_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|UI
block|}
block|}
block|,
block|{
literal|"rotldi"
block|,
name|MD
argument_list|(
literal|30
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|MDMB_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH6
block|}
block|}
block|,
block|{
literal|"clrldi"
block|,
name|MD
argument_list|(
literal|30
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|MDSH_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|,
name|MB6
block|}
block|}
block|,
block|{
literal|"rldicl"
block|,
name|MD
argument_list|(
literal|30
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|MD_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH6
block|,
name|MB6
block|}
block|}
block|,
block|{
literal|"rotldi."
block|,
name|MD
argument_list|(
literal|30
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|MDMB_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH6
block|}
block|}
block|,
block|{
literal|"clrldi."
block|,
name|MD
argument_list|(
literal|30
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|MDSH_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|,
name|MB6
block|}
block|}
block|,
block|{
literal|"rldicl."
block|,
name|MD
argument_list|(
literal|30
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|MD_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH6
block|,
name|MB6
block|}
block|}
block|,
block|{
literal|"rldicr"
block|,
name|MD
argument_list|(
literal|30
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|MD_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH6
block|,
name|ME6
block|}
block|}
block|,
block|{
literal|"rldicr."
block|,
name|MD
argument_list|(
literal|30
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|MD_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH6
block|,
name|ME6
block|}
block|}
block|,
block|{
literal|"rldic"
block|,
name|MD
argument_list|(
literal|30
argument_list|,
literal|2
argument_list|,
literal|0
argument_list|)
block|,
name|MD_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH6
block|,
name|MB6
block|}
block|}
block|,
block|{
literal|"rldic."
block|,
name|MD
argument_list|(
literal|30
argument_list|,
literal|2
argument_list|,
literal|1
argument_list|)
block|,
name|MD_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH6
block|,
name|MB6
block|}
block|}
block|,
block|{
literal|"rldimi"
block|,
name|MD
argument_list|(
literal|30
argument_list|,
literal|3
argument_list|,
literal|0
argument_list|)
block|,
name|MD_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH6
block|,
name|MB6
block|}
block|}
block|,
block|{
literal|"rldimi."
block|,
name|MD
argument_list|(
literal|30
argument_list|,
literal|3
argument_list|,
literal|1
argument_list|)
block|,
name|MD_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH6
block|,
name|MB6
block|}
block|}
block|,
block|{
literal|"rotld"
block|,
name|MDS
argument_list|(
literal|30
argument_list|,
literal|8
argument_list|,
literal|0
argument_list|)
block|,
name|MDSMB_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"rldcl"
block|,
name|MDS
argument_list|(
literal|30
argument_list|,
literal|8
argument_list|,
literal|0
argument_list|)
block|,
name|MDS_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
name|MB6
block|}
block|}
block|,
block|{
literal|"rotld."
block|,
name|MDS
argument_list|(
literal|30
argument_list|,
literal|8
argument_list|,
literal|1
argument_list|)
block|,
name|MDSMB_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"rldcl."
block|,
name|MDS
argument_list|(
literal|30
argument_list|,
literal|8
argument_list|,
literal|1
argument_list|)
block|,
name|MDS_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
name|MB6
block|}
block|}
block|,
block|{
literal|"rldcr"
block|,
name|MDS
argument_list|(
literal|30
argument_list|,
literal|9
argument_list|,
literal|0
argument_list|)
block|,
name|MDS_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
name|ME6
block|}
block|}
block|,
block|{
literal|"rldcr."
block|,
name|MDS
argument_list|(
literal|30
argument_list|,
literal|9
argument_list|,
literal|1
argument_list|)
block|,
name|MDS_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
name|ME6
block|}
block|}
block|,
block|{
literal|"cmpw"
block|,
name|XOPL
argument_list|(
literal|31
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XCMPL_MASK
block|,
name|PPCCOM
block|,
block|{
name|OBF
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"cmpd"
block|,
name|XOPL
argument_list|(
literal|31
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XCMPL_MASK
block|,
name|PPC64
block|,
block|{
name|OBF
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"cmp"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|0
argument_list|)
block|,
name|XCMP_MASK
block|,
name|PPC
block|,
block|{
name|BF
block|,
name|L
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"cmp"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|0
argument_list|)
block|,
name|XCMPL_MASK
block|,
name|PWRCOM
block|,
block|{
name|BF
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"twlgt"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TOLGT
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tlgt"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TOLGT
argument_list|)
block|,
name|XTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"twllt"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TOLLT
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tllt"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TOLLT
argument_list|)
block|,
name|XTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tweq"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TOEQ
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"teq"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TOEQ
argument_list|)
block|,
name|XTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"twlge"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TOLGE
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tlge"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TOLGE
argument_list|)
block|,
name|XTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"twlnl"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TOLNL
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tlnl"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TOLNL
argument_list|)
block|,
name|XTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"twlle"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TOLLE
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tlle"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TOLLE
argument_list|)
block|,
name|XTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"twlng"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TOLNG
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tlng"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TOLNG
argument_list|)
block|,
name|XTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"twgt"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TOGT
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tgt"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TOGT
argument_list|)
block|,
name|XTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"twge"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TOGE
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tge"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TOGE
argument_list|)
block|,
name|XTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"twnl"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TONL
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tnl"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TONL
argument_list|)
block|,
name|XTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"twlt"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TOLT
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tlt"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TOLT
argument_list|)
block|,
name|XTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"twle"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TOLE
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tle"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TOLE
argument_list|)
block|,
name|XTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"twng"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TONG
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tng"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TONG
argument_list|)
block|,
name|XTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"twne"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TONE
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tne"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TONE
argument_list|)
block|,
name|XTO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"trap"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|,
name|TOU
argument_list|)
block|,
literal|0xffffffff
block|,
name|PPCCOM
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"tw"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCOM
block|,
block|{
name|TO
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"t"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|4
argument_list|)
block|,
name|X_MASK
block|,
name|PWRCOM
block|,
block|{
name|TO
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"subfc"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|8
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sf"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|8
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"subc"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|8
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|RB
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"subfc."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|8
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sf."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|8
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"subc."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|8
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RB
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"subfco"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|8
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sfo"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|8
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"subco"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|8
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|RB
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"subfco."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|8
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sfo."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|8
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"subco."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|8
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|RB
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"mulhdu"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|9
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mulhdu."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|9
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"addc"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|10
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"a"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|10
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"addc."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|10
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"a."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|10
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"addco"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|10
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"ao"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|10
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"addco."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|10
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"ao."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|10
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mulhwu"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|11
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mulhwu."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|11
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"isellt"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|15
argument_list|)
block|,
name|X_MASK
block|,
name|PPCISEL
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"iselgt"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|47
argument_list|)
block|,
name|X_MASK
block|,
name|PPCISEL
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"iseleq"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|79
argument_list|)
block|,
name|X_MASK
block|,
name|PPCISEL
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"isel"
block|,
name|XISEL
argument_list|(
literal|31
argument_list|,
literal|15
argument_list|)
block|,
name|XISEL_MASK
block|,
name|PPCISEL
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|,
name|CRB
block|}
block|}
block|,
block|{
literal|"mfocrf"
block|,
name|XFXM
argument_list|(
literal|31
argument_list|,
literal|19
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XFXFXM_MASK
block|,
name|COM
block|,
block|{
name|RT
block|,
name|FXM
block|}
block|}
block|,
block|{
literal|"mfcr"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|19
argument_list|)
block|,
name|XRARB_MASK
block|,
name|NOPOWER4
operator||
name|COM
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfcr"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|19
argument_list|)
block|,
name|XFXFXM_MASK
block|,
name|POWER4
block|,
block|{
name|RT
block|,
name|FXM4
block|}
block|}
block|,
block|{
literal|"lwarx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|20
argument_list|)
block|,
name|XEH_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|RB
block|,
name|EH
block|}
block|}
block|,
block|{
literal|"ldx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|21
argument_list|)
block|,
name|X_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"icbt"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|22
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE
operator||
name|PPCE300
block|,
block|{
name|CT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"icbt"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|262
argument_list|)
block|,
name|XRT_MASK
block|,
name|PPC403
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lwzx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|23
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|23
argument_list|)
block|,
name|X_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"slw"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|24
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sl"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|24
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"slw."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|24
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sl."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|24
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"cntlzw"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|26
argument_list|,
literal|0
argument_list|)
block|,
name|XRB_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"cntlz"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|26
argument_list|,
literal|0
argument_list|)
block|,
name|XRB_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"cntlzw."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|26
argument_list|,
literal|1
argument_list|)
block|,
name|XRB_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"cntlz."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|26
argument_list|,
literal|1
argument_list|)
block|,
name|XRB_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"sld"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|27
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sld."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|27
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"and"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|28
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"and."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|28
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"maskg"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|29
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"maskg."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|29
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"icbte"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|30
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|CT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lwzxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|31
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"cmplw"
block|,
name|XOPL
argument_list|(
literal|31
argument_list|,
literal|32
argument_list|,
literal|0
argument_list|)
block|,
name|XCMPL_MASK
block|,
name|PPCCOM
block|,
block|{
name|OBF
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"cmpld"
block|,
name|XOPL
argument_list|(
literal|31
argument_list|,
literal|32
argument_list|,
literal|1
argument_list|)
block|,
name|XCMPL_MASK
block|,
name|PPC64
block|,
block|{
name|OBF
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"cmpl"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|32
argument_list|)
block|,
name|XCMP_MASK
block|,
name|PPC
block|,
block|{
name|BF
block|,
name|L
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"cmpl"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|32
argument_list|)
block|,
name|XCMPL_MASK
block|,
name|PWRCOM
block|,
block|{
name|BF
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"subf"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|40
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sub"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|40
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|RB
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"subf."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|40
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sub."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|40
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|RB
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"subfo"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|40
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"subo"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|40
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|RB
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"subfo."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|40
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"subo."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|40
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|RB
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"ldux"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|53
argument_list|)
block|,
name|X_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|,
name|RAL
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"dcbst"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|54
argument_list|)
block|,
name|XRT_MASK
block|,
name|PPC
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lwzux"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|55
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RAL
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lux"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|55
argument_list|)
block|,
name|X_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"dcbste"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|62
argument_list|)
block|,
name|XRT_MASK
block|,
name|BOOKE64
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lwzuxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|63
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|RAL
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"cntlzd"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|58
argument_list|,
literal|0
argument_list|)
block|,
name|XRB_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"cntlzd."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|58
argument_list|,
literal|1
argument_list|)
block|,
name|XRB_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"andc"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|60
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"andc."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|60
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tdlgt"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|68
argument_list|,
name|TOLGT
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tdllt"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|68
argument_list|,
name|TOLLT
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tdeq"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|68
argument_list|,
name|TOEQ
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tdlge"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|68
argument_list|,
name|TOLGE
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tdlnl"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|68
argument_list|,
name|TOLNL
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tdlle"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|68
argument_list|,
name|TOLLE
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tdlng"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|68
argument_list|,
name|TOLNG
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tdgt"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|68
argument_list|,
name|TOGT
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tdge"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|68
argument_list|,
name|TOGE
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tdnl"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|68
argument_list|,
name|TONL
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tdlt"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|68
argument_list|,
name|TOLT
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tdle"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|68
argument_list|,
name|TOLE
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tdng"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|68
argument_list|,
name|TONG
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tdne"
block|,
name|XTO
argument_list|(
literal|31
argument_list|,
literal|68
argument_list|,
name|TONE
argument_list|)
block|,
name|XTO_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"td"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|68
argument_list|)
block|,
name|X_MASK
block|,
name|PPC64
block|,
block|{
name|TO
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mulhd"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|73
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mulhd."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|73
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mulhw"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|75
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mulhw."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|75
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"dlmzb"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|78
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|PPC403
operator||
name|PPC440
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"dlmzb."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|78
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|PPC403
operator||
name|PPC440
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mtsrd"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|82
argument_list|)
block|,
name|XRB_MASK
operator||
operator|(
literal|1
operator|<<
literal|20
operator|)
block|,
name|PPC64
block|,
block|{
name|SR
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"mfmsr"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|83
argument_list|)
block|,
name|XRARB_MASK
block|,
name|COM
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"ldarx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|84
argument_list|)
block|,
name|XEH_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|RB
block|,
name|EH
block|}
block|}
block|,
block|{
literal|"dcbfl"
block|,
name|XOPL
argument_list|(
literal|31
argument_list|,
literal|86
argument_list|,
literal|1
argument_list|)
block|,
name|XRT_MASK
block|,
name|POWER5
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"dcbf"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|86
argument_list|)
block|,
name|XLRT_MASK
block|,
name|PPC
block|,
block|{
name|RA
block|,
name|RB
block|,
name|L
block|}
block|}
block|,
block|{
literal|"lbzx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|87
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"dcbfe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|94
argument_list|)
block|,
name|XRT_MASK
block|,
name|BOOKE64
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lbzxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|95
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"neg"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|104
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|COM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"neg."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|104
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XORB_MASK
block|,
name|COM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"nego"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|104
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|COM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"nego."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|104
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XORB_MASK
block|,
name|COM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"mul"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|107
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mul."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|107
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mulo"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|107
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mulo."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|107
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mtsrdin"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|114
argument_list|)
block|,
name|XRA_MASK
block|,
name|PPC64
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"clf"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|118
argument_list|)
block|,
name|XTO_MASK
block|,
name|POWER
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lbzux"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|119
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RT
block|,
name|RAL
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"popcntb"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|122
argument_list|)
block|,
name|XRB_MASK
block|,
name|POWER5
block|,
block|{
name|RA
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"not"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|124
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RBS
block|}
block|}
block|,
block|{
literal|"nor"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|124
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"not."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|124
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RBS
block|}
block|}
block|,
block|{
literal|"nor."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|124
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lwarxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|126
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lbzuxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|127
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|RAL
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"wrtee"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|131
argument_list|)
block|,
name|XRARB_MASK
block|,
name|PPC403
operator||
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"dcbtstls"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|134
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCHLK
block|,
block|{
name|CT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"subfe"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|136
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sfe"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|136
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"subfe."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|136
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sfe."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|136
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"subfeo"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|136
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sfeo"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|136
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"subfeo."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|136
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sfeo."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|136
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"adde"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|138
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"ae"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|138
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"adde."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|138
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"ae."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|138
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"addeo"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|138
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"aeo"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|138
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"addeo."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|138
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"aeo."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|138
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"dcbtstlse"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|142
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCHLK64
block|,
block|{
name|CT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mtocrf"
block|,
name|XFXM
argument_list|(
literal|31
argument_list|,
literal|144
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XFXFXM_MASK
block|,
name|COM
block|,
block|{
name|FXM
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"mtcr"
block|,
name|XFXM
argument_list|(
literal|31
argument_list|,
literal|144
argument_list|,
literal|0xff
argument_list|,
literal|0
argument_list|)
block|,
name|XRARB_MASK
block|,
name|COM
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtcrf"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|144
argument_list|)
block|,
name|XFXFXM_MASK
block|,
name|COM
block|,
block|{
name|FXM
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"mtmsr"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|146
argument_list|)
block|,
name|XRARB_MASK
block|,
name|COM
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"stdx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|149
argument_list|)
block|,
name|X_MASK
block|,
name|PPC64
block|,
block|{
name|RS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stwcx."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|150
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|PPC
block|,
block|{
name|RS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stwx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|151
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCOM
block|,
block|{
name|RS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|151
argument_list|)
block|,
name|X_MASK
block|,
name|PWRCOM
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stwcxe."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|158
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stwxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|159
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"slq"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|152
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"slq."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|152
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sle"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|153
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sle."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|153
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"prtyw"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|154
argument_list|)
block|,
name|XRB_MASK
block|,
name|POWER6
block|,
block|{
name|RA
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"wrteei"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|163
argument_list|)
block|,
name|XE_MASK
block|,
name|PPC403
operator||
name|BOOKE
block|,
block|{
name|E
block|}
block|}
block|,
block|{
literal|"dcbtls"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|166
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCHLK
block|,
block|{
name|CT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"dcbtlse"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|174
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCHLK64
block|,
block|{
name|CT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mtmsrd"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|178
argument_list|)
block|,
name|XRLARB_MASK
block|,
name|PPC64
block|,
block|{
name|RS
block|,
name|A_L
block|}
block|}
block|,
block|{
literal|"stdux"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|181
argument_list|)
block|,
name|X_MASK
block|,
name|PPC64
block|,
block|{
name|RS
block|,
name|RAS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stwux"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|183
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCOM
block|,
block|{
name|RS
block|,
name|RAS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stux"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|183
argument_list|)
block|,
name|X_MASK
block|,
name|PWRCOM
block|,
block|{
name|RS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sliq"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|184
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|}
block|}
block|,
block|{
literal|"sliq."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|184
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|}
block|}
block|,
block|{
literal|"prtyd"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|186
argument_list|)
block|,
name|XRB_MASK
block|,
name|POWER6
block|,
block|{
name|RA
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"stwuxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|191
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RS
block|,
name|RAS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"subfze"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|200
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"sfze"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|200
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"subfze."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|200
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XORB_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"sfze."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|200
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XORB_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"subfzeo"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|200
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"sfzeo"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|200
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"subfzeo."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|200
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XORB_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"sfzeo."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|200
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XORB_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"addze"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|202
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"aze"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|202
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"addze."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|202
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XORB_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"aze."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|202
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XORB_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"addzeo"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|202
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"azeo"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|202
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"addzeo."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|202
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XORB_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"azeo."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|202
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XORB_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"mtsr"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|210
argument_list|)
block|,
name|XRB_MASK
operator||
operator|(
literal|1
operator|<<
literal|20
operator|)
block|,
name|COM32
block|,
block|{
name|SR
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"stdcx."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|214
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|PPC64
block|,
block|{
name|RS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stbx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|215
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sllq"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|216
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sllq."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|216
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sleq"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|217
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sleq."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|217
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stbxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|223
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"icblc"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|230
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCHLK
block|,
block|{
name|CT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"subfme"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|232
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"sfme"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|232
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"subfme."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|232
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XORB_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"sfme."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|232
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XORB_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"subfmeo"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|232
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"sfmeo"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|232
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"subfmeo."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|232
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XORB_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"sfmeo."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|232
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XORB_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"mulld"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|233
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mulld."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|233
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mulldo"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|233
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mulldo."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|233
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"addme"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|234
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"ame"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|234
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"addme."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|234
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XORB_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"ame."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|234
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XORB_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"addmeo"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|234
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"ameo"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|234
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"addmeo."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|234
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XORB_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"ameo."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|234
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XORB_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"mullw"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|235
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"muls"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|235
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mullw."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|235
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"muls."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|235
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mullwo"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|235
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mulso"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|235
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mullwo."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|235
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mulso."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|235
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"icblce"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|238
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCHLK64
block|,
block|{
name|CT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mtsrin"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|242
argument_list|)
block|,
name|XRA_MASK
block|,
name|PPC32
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mtsri"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|242
argument_list|)
block|,
name|XRA_MASK
block|,
name|POWER32
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"dcbtst"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|246
argument_list|)
block|,
name|X_MASK
block|,
name|PPC
block|,
block|{
name|CT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stbux"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|247
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RS
block|,
name|RAS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"slliq"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|248
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|}
block|}
block|,
block|{
literal|"slliq."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|248
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|}
block|}
block|,
block|{
literal|"dcbtste"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|253
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|CT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stbuxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|255
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RS
block|,
name|RAS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mfdcrx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|259
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"doz"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|264
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"doz."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|264
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"dozo"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|264
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"dozo."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|264
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"add"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|266
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"cax"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|266
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"add."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|266
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"cax."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|266
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"addo"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|266
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"caxo"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|266
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"addo."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|266
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"caxo."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|266
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tlbiel"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|274
argument_list|)
block|,
name|XRTLRA_MASK
block|,
name|POWER4
block|,
block|{
name|RB
block|,
name|L
block|}
block|}
block|,
block|{
literal|"mfapidi"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|275
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"lscbx"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|277
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lscbx."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|277
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"dcbt"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|278
argument_list|)
block|,
name|X_MASK
block|,
name|PPC
block|,
block|{
name|CT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lhzx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|279
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"eqv"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|284
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"eqv."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|284
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"dcbte"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|286
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|CT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lhzxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|287
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tlbie"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|306
argument_list|)
block|,
name|XRTLRA_MASK
block|,
name|PPC
block|,
block|{
name|RB
block|,
name|L
block|}
block|}
block|,
block|{
literal|"tlbi"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|306
argument_list|)
block|,
name|XRT_MASK
block|,
name|POWER
block|,
block|{
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"eciwx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|310
argument_list|)
block|,
name|X_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lhzux"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|311
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RT
block|,
name|RAL
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"xor"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|316
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"xor."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|316
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lhzuxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|319
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|RAL
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mfexisr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|64
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfexier"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|66
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfbr0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|128
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfbr1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|129
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfbr2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|130
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfbr3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|131
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfbr4"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|132
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfbr5"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|133
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfbr6"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|134
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfbr7"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|135
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfbear"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|144
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfbesr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|145
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfiocr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|160
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdmacr0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|192
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdmact0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|193
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdmada0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|194
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdmasa0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|195
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdmacc0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|196
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdmacr1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|200
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdmact1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|201
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdmada1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|202
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdmasa1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|203
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdmacc1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|204
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdmacr2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|208
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdmact2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|209
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdmada2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|210
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdmasa2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|211
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdmacc2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|212
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdmacr3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|216
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdmact3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|217
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdmada3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|218
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdmasa3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|219
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdmacc3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|220
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdmasr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|,
literal|224
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdcr"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|323
argument_list|)
block|,
name|X_MASK
block|,
name|PPC403
operator||
name|BOOKE
block|,
block|{
name|RT
block|,
name|SPR
block|}
block|}
block|,
block|{
literal|"div"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|331
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"div."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|331
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"divo"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|331
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"divo."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|331
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mfpmr"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|334
argument_list|)
block|,
name|X_MASK
block|,
name|PPCPMR
block|,
block|{
name|RT
block|,
name|PMR
block|}
block|}
block|,
block|{
literal|"mfmq"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|0
argument_list|)
block|,
name|XSPR_MASK
block|,
name|M601
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfxer"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|1
argument_list|)
block|,
name|XSPR_MASK
block|,
name|COM
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfrtcu"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|4
argument_list|)
block|,
name|XSPR_MASK
block|,
name|COM
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfrtcl"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|5
argument_list|)
block|,
name|XSPR_MASK
block|,
name|COM
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdec"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|6
argument_list|)
block|,
name|XSPR_MASK
block|,
name|MFDEC1
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdec"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|22
argument_list|)
block|,
name|XSPR_MASK
block|,
name|MFDEC2
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mflr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|8
argument_list|)
block|,
name|XSPR_MASK
block|,
name|COM
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfctr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|9
argument_list|)
block|,
name|XSPR_MASK
block|,
name|COM
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mftid"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|17
argument_list|)
block|,
name|XSPR_MASK
block|,
name|POWER
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdsisr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|18
argument_list|)
block|,
name|XSPR_MASK
block|,
name|COM
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdar"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|19
argument_list|)
block|,
name|XSPR_MASK
block|,
name|COM
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfsdr0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|24
argument_list|)
block|,
name|XSPR_MASK
block|,
name|POWER
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfsdr1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|25
argument_list|)
block|,
name|XSPR_MASK
block|,
name|COM
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfsrr0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|26
argument_list|)
block|,
name|XSPR_MASK
block|,
name|COM
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfsrr1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|27
argument_list|)
block|,
name|XSPR_MASK
block|,
name|COM
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfcfar"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|28
argument_list|)
block|,
name|XSPR_MASK
block|,
name|POWER6
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfpid"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|48
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfpid"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|945
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfcsrr0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|58
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfcsrr1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|59
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdear"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|61
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdear"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|981
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfesr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|62
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfesr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|980
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfivpr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|63
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfcmpa"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|144
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfcmpb"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|145
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfcmpc"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|146
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfcmpd"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|147
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mficr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|148
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfder"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|149
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfcounta"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|150
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfcountb"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|151
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfcmpe"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|152
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfcmpf"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|153
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfcmpg"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|154
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfcmph"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|155
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mflctrl1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|156
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mflctrl2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|157
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfictrl"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|158
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfbar"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|159
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfvrsave"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|256
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPCVEC
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfusprg0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|256
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mftb"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|371
argument_list|)
block|,
name|X_MASK
block|,
name|CLASSIC
block|,
block|{
name|RT
block|,
name|TBR
block|}
block|}
block|,
block|{
literal|"mftb"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|268
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mftbl"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|371
argument_list|,
literal|268
argument_list|)
block|,
name|XSPR_MASK
block|,
name|CLASSIC
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mftbl"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|268
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mftbu"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|371
argument_list|,
literal|269
argument_list|)
block|,
name|XSPR_MASK
block|,
name|CLASSIC
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mftbu"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|269
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfsprg"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|256
argument_list|)
block|,
name|XSPRG_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|SPRG
block|}
block|}
block|,
block|{
literal|"mfsprg0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|272
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfsprg1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|273
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfsprg2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|274
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfsprg3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|275
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfsprg4"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|260
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC405
operator||
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfsprg5"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|261
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC405
operator||
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfsprg6"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|262
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC405
operator||
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfsprg7"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|263
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC405
operator||
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfasr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|280
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfear"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|282
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfpir"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|286
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfpvr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|287
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdbsr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|304
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdbsr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|1008
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdbcr0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|308
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdbcr0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|1010
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC405
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdbcr1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|309
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdbcr1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|957
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC405
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdbcr2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|310
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfiac1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|312
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfiac1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|1012
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfiac2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|313
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfiac2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|1013
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfiac3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|314
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfiac3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|948
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC405
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfiac4"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|315
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfiac4"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|949
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC405
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdac1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|316
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdac1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|1014
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdac2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|317
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdac2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|1015
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdvc1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|318
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdvc1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|950
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC405
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdvc2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|319
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdvc2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|951
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC405
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mftsr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|336
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mftsr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|984
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mftcr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|340
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mftcr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|986
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfivor0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|400
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfivor1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|401
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfivor2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|402
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfivor3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|403
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfivor4"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|404
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfivor5"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|405
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfivor6"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|406
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfivor7"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|407
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfivor8"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|408
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfivor9"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|409
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfivor10"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|410
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfivor11"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|411
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfivor12"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|412
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfivor13"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|413
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfivor14"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|414
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfivor15"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|415
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfspefscr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|512
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPCSPE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfbbear"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|513
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPCBRLK
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfbbtar"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|514
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPCBRLK
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfivor32"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|528
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPCSPE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfivor33"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|529
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPCSPE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfivor34"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|530
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPCSPE
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfivor35"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|531
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPCPMR
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfibatu"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|528
argument_list|)
block|,
name|XSPRBAT_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|SPRBAT
block|}
block|}
block|,
block|{
literal|"mfibatl"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|529
argument_list|)
block|,
name|XSPRBAT_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|SPRBAT
block|}
block|}
block|,
block|{
literal|"mfdbatu"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|536
argument_list|)
block|,
name|XSPRBAT_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|SPRBAT
block|}
block|}
block|,
block|{
literal|"mfdbatl"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|537
argument_list|)
block|,
name|XSPRBAT_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|SPRBAT
block|}
block|}
block|,
block|{
literal|"mfic_cst"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|560
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfic_adr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|561
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfic_dat"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|562
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdc_cst"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|568
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdc_adr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|569
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfmcsrr0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|570
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPCRFMCI
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdc_dat"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|570
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfmcsrr1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|571
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPCRFMCI
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfmcsr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|572
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPCRFMCI
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfmcar"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|573
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPCRFMCI
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdpdr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|630
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdpir"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|631
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfimmr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|638
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfmi_ctr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|784
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfmi_ap"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|786
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfmi_epn"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|787
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfmi_twc"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|789
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfmi_rpn"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|790
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfmd_ctr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|792
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfm_casid"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|793
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfmd_ap"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|794
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfmd_epn"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|795
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfmd_twb"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|796
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfmd_twc"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|797
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfmd_rpn"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|798
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfm_tw"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|799
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfmi_dbcam"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|816
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfmi_dbram0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|817
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfmi_dbram1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|818
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfmd_dbcam"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|824
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfmd_dbram0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|825
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfmd_dbram1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|826
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfummcr0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|936
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfupmc1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|937
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfupmc2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|938
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfusia"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|939
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfummcr1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|940
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfupmc3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|941
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfupmc4"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|942
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfzpr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|944
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfccr0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|947
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC405
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfmmcr0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|952
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfpmc1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|953
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfsgr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|953
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfpmc2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|954
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdcwr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|954
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfsia"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|955
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfsler"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|955
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC405
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfmmcr1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|956
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfsu0r"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|956
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC405
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfpmc3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|957
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfpmc4"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|958
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mficdbdr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|979
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfevpr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|982
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfcdbcr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|983
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfpit"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|987
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mftbhi"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|988
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mftblo"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|989
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfsrr2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|990
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfsrr3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|991
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfl2cr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|1017
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfdccr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|1018
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mficcr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|1019
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfictc"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|1019
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfpbl1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|1020
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfthrm1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|1020
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfpbu1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|1021
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfthrm2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|1021
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfpbl2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|1022
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfthrm3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|1022
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfpbu2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|,
literal|1023
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|}
block|}
block|,
block|{
literal|"mfspr"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|339
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RT
block|,
name|SPR
block|}
block|}
block|,
block|{
literal|"lwax"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|341
argument_list|)
block|,
name|X_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"dst"
block|,
name|XDSS
argument_list|(
literal|31
argument_list|,
literal|342
argument_list|,
literal|0
argument_list|)
block|,
name|XDSS_MASK
block|,
name|PPCVEC
block|,
block|{
name|RA
block|,
name|RB
block|,
name|STRM
block|}
block|}
block|,
block|{
literal|"dstt"
block|,
name|XDSS
argument_list|(
literal|31
argument_list|,
literal|342
argument_list|,
literal|1
argument_list|)
block|,
name|XDSS_MASK
block|,
name|PPCVEC
block|,
block|{
name|RA
block|,
name|RB
block|,
name|STRM
block|}
block|}
block|,
block|{
literal|"lhax"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|343
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lhaxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|351
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"dstst"
block|,
name|XDSS
argument_list|(
literal|31
argument_list|,
literal|374
argument_list|,
literal|0
argument_list|)
block|,
name|XDSS_MASK
block|,
name|PPCVEC
block|,
block|{
name|RA
block|,
name|RB
block|,
name|STRM
block|}
block|}
block|,
block|{
literal|"dststt"
block|,
name|XDSS
argument_list|(
literal|31
argument_list|,
literal|374
argument_list|,
literal|1
argument_list|)
block|,
name|XDSS_MASK
block|,
name|PPCVEC
block|,
block|{
name|RA
block|,
name|RB
block|,
name|STRM
block|}
block|}
block|,
block|{
literal|"dccci"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|454
argument_list|)
block|,
name|XRT_MASK
block|,
name|PPC403
operator||
name|PPC440
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"abs"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|360
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"abs."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|360
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XORB_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"abso"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|360
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"abso."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|360
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XORB_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"divs"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|363
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"divs."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|363
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"divso"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|363
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"divso."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|363
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tlbia"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|370
argument_list|)
block|,
literal|0xffffffff
block|,
name|PPC
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"lwaux"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|373
argument_list|)
block|,
name|X_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|,
name|RAL
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lhaux"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|375
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RT
block|,
name|RAL
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lhauxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|383
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|RAL
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mtdcrx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|387
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE
block|,
block|{
name|RA
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"dcblc"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|390
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCHLK
block|,
block|{
name|CT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"subfe64"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|392
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"subfe64o"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|392
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"adde64"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|394
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"adde64o"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|394
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"dcblce"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|398
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCHLK64
block|,
block|{
name|CT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"slbmte"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|402
argument_list|)
block|,
name|XRA_MASK
block|,
name|PPC64
block|,
block|{
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sthx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|407
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"cmpb"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|508
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lfqx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|791
argument_list|)
block|,
name|X_MASK
block|,
name|POWER2
block|,
block|{
name|FRT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lfdpx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|791
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lfqux"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|823
argument_list|)
block|,
name|X_MASK
block|,
name|POWER2
block|,
block|{
name|FRT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stfqx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|919
argument_list|)
block|,
name|X_MASK
block|,
name|POWER2
block|,
block|{
name|FRS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stfdpx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|919
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stfqux"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|951
argument_list|)
block|,
name|X_MASK
block|,
name|POWER2
block|,
block|{
name|FRS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"orc"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|412
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"orc."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|412
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sradi"
block|,
name|XS
argument_list|(
literal|31
argument_list|,
literal|413
argument_list|,
literal|0
argument_list|)
block|,
name|XS_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH6
block|}
block|}
block|,
block|{
literal|"sradi."
block|,
name|XS
argument_list|(
literal|31
argument_list|,
literal|413
argument_list|,
literal|1
argument_list|)
block|,
name|XS_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH6
block|}
block|}
block|,
block|{
literal|"sthxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|415
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"slbie"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|434
argument_list|)
block|,
name|XRTRA_MASK
block|,
name|PPC64
block|,
block|{
name|RB
block|}
block|}
block|,
block|{
literal|"ecowx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|438
argument_list|)
block|,
name|X_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sthux"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|439
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RS
block|,
name|RAS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sthuxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|447
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RS
block|,
name|RAS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"cctpl"
block|,
literal|0x7c210b78
block|,
literal|0xffffffff
block|,
name|CELL
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"cctpm"
block|,
literal|0x7c421378
block|,
literal|0xffffffff
block|,
name|CELL
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"cctph"
block|,
literal|0x7c631b78
block|,
literal|0xffffffff
block|,
name|CELL
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"db8cyc"
block|,
literal|0x7f9ce378
block|,
literal|0xffffffff
block|,
name|CELL
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"db10cyc"
block|,
literal|0x7fbdeb78
block|,
literal|0xffffffff
block|,
name|CELL
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"db12cyc"
block|,
literal|0x7fdef378
block|,
literal|0xffffffff
block|,
name|CELL
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"db16cyc"
block|,
literal|0x7ffffb78
block|,
literal|0xffffffff
block|,
name|CELL
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"mr"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|444
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RBS
block|}
block|}
block|,
block|{
literal|"or"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|444
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mr."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|444
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RBS
block|}
block|}
block|,
block|{
literal|"or."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|444
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mtexisr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|64
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtexier"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|66
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtbr0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|128
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtbr1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|129
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtbr2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|130
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtbr3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|131
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtbr4"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|132
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtbr5"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|133
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtbr6"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|134
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtbr7"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|135
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtbear"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|144
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtbesr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|145
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtiocr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|160
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdmacr0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|192
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdmact0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|193
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdmada0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|194
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdmasa0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|195
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdmacc0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|196
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdmacr1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|200
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdmact1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|201
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdmada1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|202
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdmasa1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|203
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdmacc1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|204
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdmacr2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|208
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdmact2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|209
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdmada2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|210
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdmasa2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|211
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdmacc2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|212
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdmacr3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|216
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdmact3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|217
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdmada3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|218
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdmasa3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|219
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdmacc3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|220
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdmasr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|,
literal|224
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdcr"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|451
argument_list|)
block|,
name|X_MASK
block|,
name|PPC403
operator||
name|BOOKE
block|,
block|{
name|SPR
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"subfze64"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|456
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"subfze64o"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|456
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"divdu"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|457
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"divdu."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|457
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"divduo"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|457
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"divduo."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|457
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"addze64"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|458
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"addze64o"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|458
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"divwu"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|459
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"divwu."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|459
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"divwuo"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|459
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"divwuo."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|459
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mtmq"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|0
argument_list|)
block|,
name|XSPR_MASK
block|,
name|M601
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtxer"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|1
argument_list|)
block|,
name|XSPR_MASK
block|,
name|COM
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtlr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|8
argument_list|)
block|,
name|XSPR_MASK
block|,
name|COM
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtctr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|9
argument_list|)
block|,
name|XSPR_MASK
block|,
name|COM
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mttid"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|17
argument_list|)
block|,
name|XSPR_MASK
block|,
name|POWER
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdsisr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|18
argument_list|)
block|,
name|XSPR_MASK
block|,
name|COM
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdar"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|19
argument_list|)
block|,
name|XSPR_MASK
block|,
name|COM
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtrtcu"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|20
argument_list|)
block|,
name|XSPR_MASK
block|,
name|COM
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtrtcl"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|21
argument_list|)
block|,
name|XSPR_MASK
block|,
name|COM
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdec"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|22
argument_list|)
block|,
name|XSPR_MASK
block|,
name|COM
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtsdr0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|24
argument_list|)
block|,
name|XSPR_MASK
block|,
name|POWER
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtsdr1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|25
argument_list|)
block|,
name|XSPR_MASK
block|,
name|COM
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtsrr0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|26
argument_list|)
block|,
name|XSPR_MASK
block|,
name|COM
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtsrr1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|27
argument_list|)
block|,
name|XSPR_MASK
block|,
name|COM
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtcfar"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|28
argument_list|)
block|,
name|XSPR_MASK
block|,
name|POWER6
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtpid"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|48
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtpid"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|945
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdecar"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|54
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtcsrr0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|58
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtcsrr1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|59
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdear"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|61
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdear"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|981
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtesr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|62
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtesr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|980
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtivpr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|63
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtcmpa"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|144
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtcmpb"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|145
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtcmpc"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|146
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtcmpd"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|147
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mticr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|148
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtder"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|149
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtcounta"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|150
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtcountb"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|151
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtcmpe"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|152
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtcmpf"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|153
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtcmpg"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|154
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtcmph"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|155
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtlctrl1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|156
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtlctrl2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|157
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtictrl"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|158
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtbar"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|159
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC860
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtvrsave"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|256
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPCVEC
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtusprg0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|256
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtsprg"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|256
argument_list|)
block|,
name|XSPRG_MASK
block|,
name|PPC
block|,
block|{
name|SPRG
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"mtsprg0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|272
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtsprg1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|273
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtsprg2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|274
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtsprg3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|275
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtsprg4"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|276
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC405
operator||
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtsprg5"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|277
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC405
operator||
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtsprg6"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|278
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC405
operator||
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtsprg7"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|279
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC405
operator||
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtasr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|280
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC64
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtear"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|282
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mttbl"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|284
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mttbu"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|285
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdbsr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|304
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdbsr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|1008
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdbcr0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|308
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdbcr0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|1010
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC405
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdbcr1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|309
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdbcr1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|957
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC405
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdbcr2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|310
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtiac1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|312
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtiac1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|1012
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtiac2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|313
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtiac2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|1013
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtiac3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|314
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtiac3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|948
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC405
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtiac4"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|315
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtiac4"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|949
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC405
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdac1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|316
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdac1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|1014
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdac2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|317
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdac2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|1015
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdvc1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|318
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdvc1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|950
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC405
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdvc2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|319
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdvc2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|951
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC405
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mttsr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|336
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mttsr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|984
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mttcr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|340
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mttcr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|986
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtivor0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|400
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtivor1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|401
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtivor2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|402
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtivor3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|403
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtivor4"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|404
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtivor5"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|405
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtivor6"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|406
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtivor7"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|407
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtivor8"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|408
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtivor9"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|409
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtivor10"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|410
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtivor11"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|411
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtivor12"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|412
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtivor13"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|413
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtivor14"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|414
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtivor15"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|415
argument_list|)
block|,
name|XSPR_MASK
block|,
name|BOOKE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtspefscr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|512
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtbbear"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|513
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPCBRLK
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtbbtar"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|514
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPCBRLK
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtivor32"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|528
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtivor33"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|529
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtivor34"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|530
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPCSPE
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtivor35"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|531
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPCPMR
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtibatu"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|528
argument_list|)
block|,
name|XSPRBAT_MASK
block|,
name|PPC
block|,
block|{
name|SPRBAT
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"mtibatl"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|529
argument_list|)
block|,
name|XSPRBAT_MASK
block|,
name|PPC
block|,
block|{
name|SPRBAT
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"mtdbatu"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|536
argument_list|)
block|,
name|XSPRBAT_MASK
block|,
name|PPC
block|,
block|{
name|SPRBAT
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"mtdbatl"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|537
argument_list|)
block|,
name|XSPRBAT_MASK
block|,
name|PPC
block|,
block|{
name|SPRBAT
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"mtmcsrr0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|570
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPCRFMCI
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtmcsrr1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|571
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPCRFMCI
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtmcsr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|572
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPCRFMCI
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtummcr0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|936
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtupmc1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|937
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtupmc2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|938
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtusia"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|939
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtummcr1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|940
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtupmc3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|941
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtupmc4"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|942
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtzpr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|944
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtccr0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|947
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC405
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtmmcr0"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|952
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtsgr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|953
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtpmc1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|953
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdcwr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|954
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtpmc2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|954
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtsler"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|955
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC405
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtsia"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|955
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtsu0r"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|956
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC405
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtmmcr1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|956
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtpmc3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|957
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtpmc4"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|958
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mticdbdr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|979
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtevpr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|982
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtcdbcr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|983
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtpit"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|987
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mttbhi"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|988
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mttblo"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|989
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtsrr2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|990
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtsrr3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|991
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtl2cr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|1017
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtdccr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|1018
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mticcr"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|1019
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtictc"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|1019
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtpbl1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|1020
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtthrm1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|1020
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtpbu1"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|1021
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtthrm2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|1021
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtpbl2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|1022
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtthrm3"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|1022
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC750
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtpbu2"
block|,
name|XSPR
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|,
literal|1023
argument_list|)
block|,
name|XSPR_MASK
block|,
name|PPC403
block|,
block|{
name|RS
block|}
block|}
block|,
block|{
literal|"mtspr"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|467
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|SPR
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"dcbi"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|470
argument_list|)
block|,
name|XRT_MASK
block|,
name|PPC
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nand"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|476
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nand."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|476
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"dcbie"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|478
argument_list|)
block|,
name|XRT_MASK
block|,
name|BOOKE64
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"dcread"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|486
argument_list|)
block|,
name|X_MASK
block|,
name|PPC403
operator||
name|PPC440
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mtpmr"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|462
argument_list|)
block|,
name|X_MASK
block|,
name|PPCPMR
block|,
block|{
name|PMR
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"icbtls"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|486
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCHLK
block|,
block|{
name|CT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"nabs"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|488
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"subfme64"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|488
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"nabs."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|488
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XORB_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"nabso"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|488
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"subfme64o"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|488
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"nabso."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|488
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XORB_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"divd"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|489
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"divd."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|489
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"divdo"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|489
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"divdo."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|489
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"addme64"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|490
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"addme64o"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|490
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XORB_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"divw"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|491
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"divw."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|491
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"divwo"
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|491
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"divwo."
block|,
name|XO
argument_list|(
literal|31
argument_list|,
literal|491
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
block|,
name|XO_MASK
block|,
name|PPC
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"icbtlse"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|494
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCHLK64
block|,
block|{
name|CT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"slbia"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|498
argument_list|)
block|,
literal|0xffffffff
block|,
name|PPC64
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"cli"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|502
argument_list|)
block|,
name|XRB_MASK
block|,
name|POWER
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"stdcxe."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|511
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mcrxr"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|512
argument_list|)
block|,
name|XRARB_MASK
operator||
operator|(
literal|3
operator|<<
literal|21
operator|)
block|,
name|COM
block|,
block|{
name|BF
block|}
block|}
block|,
block|{
literal|"bblels"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|518
argument_list|)
block|,
name|X_MASK
block|,
name|PPCBRLK
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"mcrxr64"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|544
argument_list|)
block|,
name|XRARB_MASK
operator||
operator|(
literal|3
operator|<<
literal|21
operator|)
block|,
name|BOOKE64
block|,
block|{
name|BF
block|}
block|}
block|,
block|{
literal|"clcs"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|531
argument_list|)
block|,
name|XRB_MASK
block|,
name|M601
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"ldbrx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|532
argument_list|)
block|,
name|X_MASK
block|,
name|CELL
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lswx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|533
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lsx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|533
argument_list|)
block|,
name|X_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lwbrx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|534
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lbrx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|534
argument_list|)
block|,
name|X_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lfsx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|535
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|FRT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"srw"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|536
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sr"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|536
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"srw."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|536
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sr."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|536
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"rrib"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|537
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"rrib."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|537
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"srd"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|539
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"srd."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|539
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"maskir"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|541
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"maskir."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|541
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lwbrxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|542
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lfsxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|543
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|FRT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"bbelr"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|550
argument_list|)
block|,
name|X_MASK
block|,
name|PPCBRLK
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"tlbsync"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|566
argument_list|)
block|,
literal|0xffffffff
block|,
name|PPC
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"lfsux"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|567
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|FRT
block|,
name|RAS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lfsuxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|575
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|FRT
block|,
name|RAS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mfsr"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|595
argument_list|)
block|,
name|XRB_MASK
operator||
operator|(
literal|1
operator|<<
literal|20
operator|)
block|,
name|COM32
block|,
block|{
name|RT
block|,
name|SR
block|}
block|}
block|,
block|{
literal|"lswi"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|597
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|NB
block|}
block|}
block|,
block|{
literal|"lsi"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|597
argument_list|)
block|,
name|X_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|NB
block|}
block|}
block|,
block|{
literal|"lwsync"
block|,
name|XSYNC
argument_list|(
literal|31
argument_list|,
literal|598
argument_list|,
literal|1
argument_list|)
block|,
literal|0xffffffff
block|,
name|PPC
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"ptesync"
block|,
name|XSYNC
argument_list|(
literal|31
argument_list|,
literal|598
argument_list|,
literal|2
argument_list|)
block|,
literal|0xffffffff
block|,
name|PPC64
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"msync"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|598
argument_list|)
block|,
literal|0xffffffff
block|,
name|BOOKE
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"sync"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|598
argument_list|)
block|,
name|XSYNC_MASK
block|,
name|PPCCOM
block|,
block|{
name|LS
block|}
block|}
block|,
block|{
literal|"dcs"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|598
argument_list|)
block|,
literal|0xffffffff
block|,
name|PWRCOM
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"lfdx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|599
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|FRT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lfdxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|607
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|FRT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mffgpr"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|607
argument_list|,
literal|0
argument_list|)
block|,
name|XRA_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mfsri"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|627
argument_list|)
block|,
name|X_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"dclst"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|630
argument_list|)
block|,
name|XRB_MASK
block|,
name|PWRCOM
block|,
block|{
name|RS
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"lfdux"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|631
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|FRT
block|,
name|RAS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lfduxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|639
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|FRT
block|,
name|RAS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mfsrin"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|659
argument_list|)
block|,
name|XRA_MASK
block|,
name|PPC32
block|,
block|{
name|RT
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stdbrx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|660
argument_list|)
block|,
name|X_MASK
block|,
name|CELL
block|,
block|{
name|RS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stswx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|661
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCOM
block|,
block|{
name|RS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stsx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|661
argument_list|)
block|,
name|X_MASK
block|,
name|PWRCOM
block|,
block|{
name|RS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stwbrx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|662
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCOM
block|,
block|{
name|RS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stbrx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|662
argument_list|)
block|,
name|X_MASK
block|,
name|PWRCOM
block|,
block|{
name|RS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stfsx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|663
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|FRS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"srq"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|664
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"srq."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|664
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sre"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|665
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sre."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|665
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stwbrxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|670
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stfsxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|671
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|FRS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stfsux"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|695
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|FRS
block|,
name|RAS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sriq"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|696
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|}
block|}
block|,
block|{
literal|"sriq."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|696
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|}
block|}
block|,
block|{
literal|"stfsuxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|703
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|FRS
block|,
name|RAS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stswi"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|725
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCOM
block|,
block|{
name|RS
block|,
name|RA0
block|,
name|NB
block|}
block|}
block|,
block|{
literal|"stsi"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|725
argument_list|)
block|,
name|X_MASK
block|,
name|PWRCOM
block|,
block|{
name|RS
block|,
name|RA0
block|,
name|NB
block|}
block|}
block|,
block|{
literal|"stfdx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|727
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|FRS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"srlq"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|728
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"srlq."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|728
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sreq"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|729
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sreq."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|729
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stfdxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|735
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|FRS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mftgpr"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|735
argument_list|,
literal|0
argument_list|)
block|,
name|XRA_MASK
block|,
name|POWER6
block|,
block|{
name|RT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dcba"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|758
argument_list|)
block|,
name|XRT_MASK
block|,
name|PPC405
operator||
name|BOOKE
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stfdux"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|759
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|FRS
block|,
name|RAS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"srliq"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|760
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|}
block|}
block|,
block|{
literal|"srliq."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|760
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|}
block|}
block|,
block|{
literal|"dcbae"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|766
argument_list|)
block|,
name|XRT_MASK
block|,
name|BOOKE64
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stfduxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|767
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|FRS
block|,
name|RAS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tlbivax"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|786
argument_list|)
block|,
name|XRT_MASK
block|,
name|BOOKE
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tlbivaxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|787
argument_list|)
block|,
name|XRT_MASK
block|,
name|BOOKE64
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lwzcix"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|789
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lhbrx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|790
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sraw"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|792
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sra"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|792
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sraw."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|792
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sra."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|792
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"srad"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|794
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"srad."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|794
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lhbrxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|798
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"ldxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|799
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lduxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|831
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"rac"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|818
argument_list|)
block|,
name|X_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lhzcix"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|821
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"dss"
block|,
name|XDSS
argument_list|(
literal|31
argument_list|,
literal|822
argument_list|,
literal|0
argument_list|)
block|,
name|XDSS_MASK
block|,
name|PPCVEC
block|,
block|{
name|STRM
block|}
block|}
block|,
block|{
literal|"dssall"
block|,
name|XDSS
argument_list|(
literal|31
argument_list|,
literal|822
argument_list|,
literal|1
argument_list|)
block|,
name|XDSS_MASK
block|,
name|PPCVEC
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"srawi"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|824
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|}
block|}
block|,
block|{
literal|"srai"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|824
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|}
block|}
block|,
block|{
literal|"srawi."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|824
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|}
block|}
block|,
block|{
literal|"srai."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|824
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|}
block|}
block|,
block|{
literal|"slbmfev"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|851
argument_list|)
block|,
name|XRA_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lbzcix"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|853
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"mbar"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|854
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE
block|,
block|{
name|MO
block|}
block|}
block|,
block|{
literal|"eieio"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|854
argument_list|)
block|,
literal|0xffffffff
block|,
name|PPC
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"lfiwax"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|855
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"ldcix"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|885
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|RT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tlbsx"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|914
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|PPC403
operator||
name|BOOKE
block|,
block|{
name|RTO
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tlbsx."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|914
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|PPC403
operator||
name|BOOKE
block|,
block|{
name|RTO
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tlbsxe"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|915
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RTO
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tlbsxe."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|915
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RTO
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"slbmfee"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|915
argument_list|)
block|,
name|XRA_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stwcix"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|917
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|RS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sthbrx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|918
argument_list|)
block|,
name|X_MASK
block|,
name|COM
block|,
block|{
name|RS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sraq"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|920
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sraq."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|920
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"srea"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|921
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"srea."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|921
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"extsh"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|922
argument_list|,
literal|0
argument_list|)
block|,
name|XRB_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"exts"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|922
argument_list|,
literal|0
argument_list|)
block|,
name|XRB_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"extsh."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|922
argument_list|,
literal|1
argument_list|)
block|,
name|XRB_MASK
block|,
name|PPCCOM
block|,
block|{
name|RA
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"exts."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|922
argument_list|,
literal|1
argument_list|)
block|,
name|XRB_MASK
block|,
name|PWRCOM
block|,
block|{
name|RA
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"sthbrxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|926
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stdxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|927
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tlbrehi"
block|,
name|XTLB
argument_list|(
literal|31
argument_list|,
literal|946
argument_list|,
literal|0
argument_list|)
block|,
name|XTLB_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"tlbrelo"
block|,
name|XTLB
argument_list|(
literal|31
argument_list|,
literal|946
argument_list|,
literal|1
argument_list|)
block|,
name|XTLB_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"tlbre"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|946
argument_list|)
block|,
name|X_MASK
block|,
name|PPC403
operator||
name|BOOKE
block|,
block|{
name|RSO
block|,
name|RAOPT
block|,
name|SHO
block|}
block|}
block|,
block|{
literal|"sthcix"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|949
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|RS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"sraiq"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|952
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|}
block|}
block|,
block|{
literal|"sraiq."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|952
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|M601
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|}
block|}
block|,
block|{
literal|"extsb"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|954
argument_list|,
literal|0
argument_list|)
block|,
name|XRB_MASK
block|,
name|PPC
block|,
block|{
name|RA
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"extsb."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|954
argument_list|,
literal|1
argument_list|)
block|,
name|XRB_MASK
block|,
name|PPC
block|,
block|{
name|RA
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"stduxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|959
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|RS
block|,
name|RAS
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"iccci"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|966
argument_list|)
block|,
name|XRT_MASK
block|,
name|PPC403
operator||
name|PPC440
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tlbwehi"
block|,
name|XTLB
argument_list|(
literal|31
argument_list|,
literal|978
argument_list|,
literal|0
argument_list|)
block|,
name|XTLB_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"tlbwelo"
block|,
name|XTLB
argument_list|(
literal|31
argument_list|,
literal|978
argument_list|,
literal|1
argument_list|)
block|,
name|XTLB_MASK
block|,
name|PPC403
block|,
block|{
name|RT
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"tlbwe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|978
argument_list|)
block|,
name|X_MASK
block|,
name|PPC403
operator||
name|BOOKE
block|,
block|{
name|RSO
block|,
name|RAOPT
block|,
name|SHO
block|}
block|}
block|,
block|{
literal|"tlbld"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|978
argument_list|)
block|,
name|XRTRA_MASK
block|,
name|PPC
block|,
block|{
name|RB
block|}
block|}
block|,
block|{
literal|"stbcix"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|981
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|RS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"icbi"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|982
argument_list|)
block|,
name|XRT_MASK
block|,
name|PPC
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stfiwx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|983
argument_list|)
block|,
name|X_MASK
block|,
name|PPC
block|,
block|{
name|FRS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"extsw"
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|986
argument_list|,
literal|0
argument_list|)
block|,
name|XRB_MASK
block|,
name|PPC64
operator||
name|BOOKE64
block|,
block|{
name|RA
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"extsw."
block|,
name|XRC
argument_list|(
literal|31
argument_list|,
literal|986
argument_list|,
literal|1
argument_list|)
block|,
name|XRB_MASK
block|,
name|PPC64
block|,
block|{
name|RA
block|,
name|RS
block|}
block|}
block|,
block|{
literal|"icread"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|998
argument_list|)
block|,
name|XRT_MASK
block|,
name|PPC403
operator||
name|PPC440
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"icbie"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|990
argument_list|)
block|,
name|XRT_MASK
block|,
name|BOOKE64
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stfiwxe"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|991
argument_list|)
block|,
name|X_MASK
block|,
name|BOOKE64
block|,
block|{
name|FRS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"tlbli"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|1010
argument_list|)
block|,
name|XRTRA_MASK
block|,
name|PPC
block|,
block|{
name|RB
block|}
block|}
block|,
block|{
literal|"stdcix"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|1013
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|RS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"dcbzl"
block|,
name|XOPL
argument_list|(
literal|31
argument_list|,
literal|1014
argument_list|,
literal|1
argument_list|)
block|,
name|XRT_MASK
block|,
name|POWER4
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"dcbz"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|1014
argument_list|)
block|,
name|XRT_MASK
block|,
name|PPC
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"dclz"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|1014
argument_list|)
block|,
name|XRT_MASK
block|,
name|PPC
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"dcbze"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|1022
argument_list|)
block|,
name|XRT_MASK
block|,
name|BOOKE64
block|,
block|{
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lvebx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|7
argument_list|)
block|,
name|X_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lvehx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|39
argument_list|)
block|,
name|X_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lvewx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|71
argument_list|)
block|,
name|X_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lvsl"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|6
argument_list|)
block|,
name|X_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lvsr"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|38
argument_list|)
block|,
name|X_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lvx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|103
argument_list|)
block|,
name|X_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lvxl"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|359
argument_list|)
block|,
name|X_MASK
block|,
name|PPCVEC
block|,
block|{
name|VD
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stvebx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|135
argument_list|)
block|,
name|X_MASK
block|,
name|PPCVEC
block|,
block|{
name|VS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stvehx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|167
argument_list|)
block|,
name|X_MASK
block|,
name|PPCVEC
block|,
block|{
name|VS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stvewx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|199
argument_list|)
block|,
name|X_MASK
block|,
name|PPCVEC
block|,
block|{
name|VS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stvx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|231
argument_list|)
block|,
name|X_MASK
block|,
name|PPCVEC
block|,
block|{
name|VS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stvxl"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|487
argument_list|)
block|,
name|X_MASK
block|,
name|PPCVEC
block|,
block|{
name|VS
block|,
name|RA
block|,
name|RB
block|}
block|}
block|,
comment|/* New VSX opcodes in POWER ISA 2.06 */
comment|/* XXX: only enough opcodes for FreeBSD kernel, remove and replace with real info */
block|{
literal|"stxvw4x"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|908
argument_list|)
block|,
name|X_MASK
block|,
name|PPCVEC
block|,
block|{
name|FRS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lxvw4x"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|780
argument_list|)
block|,
name|X_MASK
block|,
name|PPCVEC
block|,
block|{
name|FRT
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
comment|/* New load/store left/right index vector instructions that are in the Cell only.  */
block|{
literal|"lvlx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|519
argument_list|)
block|,
name|X_MASK
block|,
name|CELL
block|,
block|{
name|VD
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lvlxl"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|775
argument_list|)
block|,
name|X_MASK
block|,
name|CELL
block|,
block|{
name|VD
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lvrx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|551
argument_list|)
block|,
name|X_MASK
block|,
name|CELL
block|,
block|{
name|VD
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lvrxl"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|807
argument_list|)
block|,
name|X_MASK
block|,
name|CELL
block|,
block|{
name|VD
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stvlx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|647
argument_list|)
block|,
name|X_MASK
block|,
name|CELL
block|,
block|{
name|VS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stvlxl"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|903
argument_list|)
block|,
name|X_MASK
block|,
name|CELL
block|,
block|{
name|VS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stvrx"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|679
argument_list|)
block|,
name|X_MASK
block|,
name|CELL
block|,
block|{
name|VS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"stvrxl"
block|,
name|X
argument_list|(
literal|31
argument_list|,
literal|935
argument_list|)
block|,
name|X_MASK
block|,
name|CELL
block|,
block|{
name|VS
block|,
name|RA0
block|,
name|RB
block|}
block|}
block|,
block|{
literal|"lwz"
block|,
name|OP
argument_list|(
literal|32
argument_list|)
block|,
name|OP_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|D
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"l"
block|,
name|OP
argument_list|(
literal|32
argument_list|)
block|,
name|OP_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|D
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"lwzu"
block|,
name|OP
argument_list|(
literal|33
argument_list|)
block|,
name|OP_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|D
block|,
name|RAL
block|}
block|}
block|,
block|{
literal|"lu"
block|,
name|OP
argument_list|(
literal|33
argument_list|)
block|,
name|OP_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|D
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"lbz"
block|,
name|OP
argument_list|(
literal|34
argument_list|)
block|,
name|OP_MASK
block|,
name|COM
block|,
block|{
name|RT
block|,
name|D
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"lbzu"
block|,
name|OP
argument_list|(
literal|35
argument_list|)
block|,
name|OP_MASK
block|,
name|COM
block|,
block|{
name|RT
block|,
name|D
block|,
name|RAL
block|}
block|}
block|,
block|{
literal|"stw"
block|,
name|OP
argument_list|(
literal|36
argument_list|)
block|,
name|OP_MASK
block|,
name|PPCCOM
block|,
block|{
name|RS
block|,
name|D
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"st"
block|,
name|OP
argument_list|(
literal|36
argument_list|)
block|,
name|OP_MASK
block|,
name|PWRCOM
block|,
block|{
name|RS
block|,
name|D
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"stwu"
block|,
name|OP
argument_list|(
literal|37
argument_list|)
block|,
name|OP_MASK
block|,
name|PPCCOM
block|,
block|{
name|RS
block|,
name|D
block|,
name|RAS
block|}
block|}
block|,
block|{
literal|"stu"
block|,
name|OP
argument_list|(
literal|37
argument_list|)
block|,
name|OP_MASK
block|,
name|PWRCOM
block|,
block|{
name|RS
block|,
name|D
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"stb"
block|,
name|OP
argument_list|(
literal|38
argument_list|)
block|,
name|OP_MASK
block|,
name|COM
block|,
block|{
name|RS
block|,
name|D
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"stbu"
block|,
name|OP
argument_list|(
literal|39
argument_list|)
block|,
name|OP_MASK
block|,
name|COM
block|,
block|{
name|RS
block|,
name|D
block|,
name|RAS
block|}
block|}
block|,
block|{
literal|"lhz"
block|,
name|OP
argument_list|(
literal|40
argument_list|)
block|,
name|OP_MASK
block|,
name|COM
block|,
block|{
name|RT
block|,
name|D
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"lhzu"
block|,
name|OP
argument_list|(
literal|41
argument_list|)
block|,
name|OP_MASK
block|,
name|COM
block|,
block|{
name|RT
block|,
name|D
block|,
name|RAL
block|}
block|}
block|,
block|{
literal|"lha"
block|,
name|OP
argument_list|(
literal|42
argument_list|)
block|,
name|OP_MASK
block|,
name|COM
block|,
block|{
name|RT
block|,
name|D
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"lhau"
block|,
name|OP
argument_list|(
literal|43
argument_list|)
block|,
name|OP_MASK
block|,
name|COM
block|,
block|{
name|RT
block|,
name|D
block|,
name|RAL
block|}
block|}
block|,
block|{
literal|"sth"
block|,
name|OP
argument_list|(
literal|44
argument_list|)
block|,
name|OP_MASK
block|,
name|COM
block|,
block|{
name|RS
block|,
name|D
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"sthu"
block|,
name|OP
argument_list|(
literal|45
argument_list|)
block|,
name|OP_MASK
block|,
name|COM
block|,
block|{
name|RS
block|,
name|D
block|,
name|RAS
block|}
block|}
block|,
block|{
literal|"lmw"
block|,
name|OP
argument_list|(
literal|46
argument_list|)
block|,
name|OP_MASK
block|,
name|PPCCOM
block|,
block|{
name|RT
block|,
name|D
block|,
name|RAM
block|}
block|}
block|,
block|{
literal|"lm"
block|,
name|OP
argument_list|(
literal|46
argument_list|)
block|,
name|OP_MASK
block|,
name|PWRCOM
block|,
block|{
name|RT
block|,
name|D
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"stmw"
block|,
name|OP
argument_list|(
literal|47
argument_list|)
block|,
name|OP_MASK
block|,
name|PPCCOM
block|,
block|{
name|RS
block|,
name|D
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"stm"
block|,
name|OP
argument_list|(
literal|47
argument_list|)
block|,
name|OP_MASK
block|,
name|PWRCOM
block|,
block|{
name|RS
block|,
name|D
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"lfs"
block|,
name|OP
argument_list|(
literal|48
argument_list|)
block|,
name|OP_MASK
block|,
name|COM
block|,
block|{
name|FRT
block|,
name|D
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"lfsu"
block|,
name|OP
argument_list|(
literal|49
argument_list|)
block|,
name|OP_MASK
block|,
name|COM
block|,
block|{
name|FRT
block|,
name|D
block|,
name|RAS
block|}
block|}
block|,
block|{
literal|"lfd"
block|,
name|OP
argument_list|(
literal|50
argument_list|)
block|,
name|OP_MASK
block|,
name|COM
block|,
block|{
name|FRT
block|,
name|D
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"lfdu"
block|,
name|OP
argument_list|(
literal|51
argument_list|)
block|,
name|OP_MASK
block|,
name|COM
block|,
block|{
name|FRT
block|,
name|D
block|,
name|RAS
block|}
block|}
block|,
block|{
literal|"stfs"
block|,
name|OP
argument_list|(
literal|52
argument_list|)
block|,
name|OP_MASK
block|,
name|COM
block|,
block|{
name|FRS
block|,
name|D
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"stfsu"
block|,
name|OP
argument_list|(
literal|53
argument_list|)
block|,
name|OP_MASK
block|,
name|COM
block|,
block|{
name|FRS
block|,
name|D
block|,
name|RAS
block|}
block|}
block|,
block|{
literal|"stfd"
block|,
name|OP
argument_list|(
literal|54
argument_list|)
block|,
name|OP_MASK
block|,
name|COM
block|,
block|{
name|FRS
block|,
name|D
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"stfdu"
block|,
name|OP
argument_list|(
literal|55
argument_list|)
block|,
name|OP_MASK
block|,
name|COM
block|,
block|{
name|FRS
block|,
name|D
block|,
name|RAS
block|}
block|}
block|,
block|{
literal|"lq"
block|,
name|OP
argument_list|(
literal|56
argument_list|)
block|,
name|OP_MASK
block|,
name|POWER4
block|,
block|{
name|RTQ
block|,
name|DQ
block|,
name|RAQ
block|}
block|}
block|,
block|{
literal|"lfq"
block|,
name|OP
argument_list|(
literal|56
argument_list|)
block|,
name|OP_MASK
block|,
name|POWER2
block|,
block|{
name|FRT
block|,
name|D
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"lfqu"
block|,
name|OP
argument_list|(
literal|57
argument_list|)
block|,
name|OP_MASK
block|,
name|POWER2
block|,
block|{
name|FRT
block|,
name|D
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"lfdp"
block|,
name|OP
argument_list|(
literal|57
argument_list|)
block|,
name|OP_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|D
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"lbze"
block|,
name|DEO
argument_list|(
literal|58
argument_list|,
literal|0
argument_list|)
block|,
name|DE_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|DE
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"lbzue"
block|,
name|DEO
argument_list|(
literal|58
argument_list|,
literal|1
argument_list|)
block|,
name|DE_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|DE
block|,
name|RAL
block|}
block|}
block|,
block|{
literal|"lhze"
block|,
name|DEO
argument_list|(
literal|58
argument_list|,
literal|2
argument_list|)
block|,
name|DE_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|DE
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"lhzue"
block|,
name|DEO
argument_list|(
literal|58
argument_list|,
literal|3
argument_list|)
block|,
name|DE_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|DE
block|,
name|RAL
block|}
block|}
block|,
block|{
literal|"lhae"
block|,
name|DEO
argument_list|(
literal|58
argument_list|,
literal|4
argument_list|)
block|,
name|DE_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|DE
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"lhaue"
block|,
name|DEO
argument_list|(
literal|58
argument_list|,
literal|5
argument_list|)
block|,
name|DE_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|DE
block|,
name|RAL
block|}
block|}
block|,
block|{
literal|"lwze"
block|,
name|DEO
argument_list|(
literal|58
argument_list|,
literal|6
argument_list|)
block|,
name|DE_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|DE
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"lwzue"
block|,
name|DEO
argument_list|(
literal|58
argument_list|,
literal|7
argument_list|)
block|,
name|DE_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|DE
block|,
name|RAL
block|}
block|}
block|,
block|{
literal|"stbe"
block|,
name|DEO
argument_list|(
literal|58
argument_list|,
literal|8
argument_list|)
block|,
name|DE_MASK
block|,
name|BOOKE64
block|,
block|{
name|RS
block|,
name|DE
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"stbue"
block|,
name|DEO
argument_list|(
literal|58
argument_list|,
literal|9
argument_list|)
block|,
name|DE_MASK
block|,
name|BOOKE64
block|,
block|{
name|RS
block|,
name|DE
block|,
name|RAS
block|}
block|}
block|,
block|{
literal|"sthe"
block|,
name|DEO
argument_list|(
literal|58
argument_list|,
literal|10
argument_list|)
block|,
name|DE_MASK
block|,
name|BOOKE64
block|,
block|{
name|RS
block|,
name|DE
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"sthue"
block|,
name|DEO
argument_list|(
literal|58
argument_list|,
literal|11
argument_list|)
block|,
name|DE_MASK
block|,
name|BOOKE64
block|,
block|{
name|RS
block|,
name|DE
block|,
name|RAS
block|}
block|}
block|,
block|{
literal|"stwe"
block|,
name|DEO
argument_list|(
literal|58
argument_list|,
literal|14
argument_list|)
block|,
name|DE_MASK
block|,
name|BOOKE64
block|,
block|{
name|RS
block|,
name|DE
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"stwue"
block|,
name|DEO
argument_list|(
literal|58
argument_list|,
literal|15
argument_list|)
block|,
name|DE_MASK
block|,
name|BOOKE64
block|,
block|{
name|RS
block|,
name|DE
block|,
name|RAS
block|}
block|}
block|,
block|{
literal|"ld"
block|,
name|DSO
argument_list|(
literal|58
argument_list|,
literal|0
argument_list|)
block|,
name|DS_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|,
name|DS
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"ldu"
block|,
name|DSO
argument_list|(
literal|58
argument_list|,
literal|1
argument_list|)
block|,
name|DS_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|,
name|DS
block|,
name|RAL
block|}
block|}
block|,
block|{
literal|"lwa"
block|,
name|DSO
argument_list|(
literal|58
argument_list|,
literal|2
argument_list|)
block|,
name|DS_MASK
block|,
name|PPC64
block|,
block|{
name|RT
block|,
name|DS
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"dadd"
block|,
name|XRC
argument_list|(
literal|59
argument_list|,
literal|2
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dadd."
block|,
name|XRC
argument_list|(
literal|59
argument_list|,
literal|2
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dqua"
block|,
name|ZRC
argument_list|(
literal|59
argument_list|,
literal|3
argument_list|,
literal|0
argument_list|)
block|,
name|Z2_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|,
name|RMC
block|}
block|}
block|,
block|{
literal|"dqua."
block|,
name|ZRC
argument_list|(
literal|59
argument_list|,
literal|3
argument_list|,
literal|1
argument_list|)
block|,
name|Z2_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|,
name|RMC
block|}
block|}
block|,
block|{
literal|"fdivs"
block|,
name|A
argument_list|(
literal|59
argument_list|,
literal|18
argument_list|,
literal|0
argument_list|)
block|,
name|AFRC_MASK
block|,
name|PPC
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fdivs."
block|,
name|A
argument_list|(
literal|59
argument_list|,
literal|18
argument_list|,
literal|1
argument_list|)
block|,
name|AFRC_MASK
block|,
name|PPC
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fsubs"
block|,
name|A
argument_list|(
literal|59
argument_list|,
literal|20
argument_list|,
literal|0
argument_list|)
block|,
name|AFRC_MASK
block|,
name|PPC
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fsubs."
block|,
name|A
argument_list|(
literal|59
argument_list|,
literal|20
argument_list|,
literal|1
argument_list|)
block|,
name|AFRC_MASK
block|,
name|PPC
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fadds"
block|,
name|A
argument_list|(
literal|59
argument_list|,
literal|21
argument_list|,
literal|0
argument_list|)
block|,
name|AFRC_MASK
block|,
name|PPC
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fadds."
block|,
name|A
argument_list|(
literal|59
argument_list|,
literal|21
argument_list|,
literal|1
argument_list|)
block|,
name|AFRC_MASK
block|,
name|PPC
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fsqrts"
block|,
name|A
argument_list|(
literal|59
argument_list|,
literal|22
argument_list|,
literal|0
argument_list|)
block|,
name|AFRAFRC_MASK
block|,
name|PPC
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fsqrts."
block|,
name|A
argument_list|(
literal|59
argument_list|,
literal|22
argument_list|,
literal|1
argument_list|)
block|,
name|AFRAFRC_MASK
block|,
name|PPC
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fres"
block|,
name|A
argument_list|(
literal|59
argument_list|,
literal|24
argument_list|,
literal|0
argument_list|)
block|,
name|AFRALFRC_MASK
block|,
name|PPC
block|,
block|{
name|FRT
block|,
name|FRB
block|,
name|A_L
block|}
block|}
block|,
block|{
literal|"fres."
block|,
name|A
argument_list|(
literal|59
argument_list|,
literal|24
argument_list|,
literal|1
argument_list|)
block|,
name|AFRALFRC_MASK
block|,
name|PPC
block|,
block|{
name|FRT
block|,
name|FRB
block|,
name|A_L
block|}
block|}
block|,
block|{
literal|"fmuls"
block|,
name|A
argument_list|(
literal|59
argument_list|,
literal|25
argument_list|,
literal|0
argument_list|)
block|,
name|AFRB_MASK
block|,
name|PPC
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|}
block|}
block|,
block|{
literal|"fmuls."
block|,
name|A
argument_list|(
literal|59
argument_list|,
literal|25
argument_list|,
literal|1
argument_list|)
block|,
name|AFRB_MASK
block|,
name|PPC
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|}
block|}
block|,
block|{
literal|"frsqrtes"
block|,
name|A
argument_list|(
literal|59
argument_list|,
literal|26
argument_list|,
literal|0
argument_list|)
block|,
name|AFRALFRC_MASK
block|,
name|POWER5
block|,
block|{
name|FRT
block|,
name|FRB
block|,
name|A_L
block|}
block|}
block|,
block|{
literal|"frsqrtes."
block|,
name|A
argument_list|(
literal|59
argument_list|,
literal|26
argument_list|,
literal|1
argument_list|)
block|,
name|AFRALFRC_MASK
block|,
name|POWER5
block|,
block|{
name|FRT
block|,
name|FRB
block|,
name|A_L
block|}
block|}
block|,
block|{
literal|"fmsubs"
block|,
name|A
argument_list|(
literal|59
argument_list|,
literal|28
argument_list|,
literal|0
argument_list|)
block|,
name|A_MASK
block|,
name|PPC
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fmsubs."
block|,
name|A
argument_list|(
literal|59
argument_list|,
literal|28
argument_list|,
literal|1
argument_list|)
block|,
name|A_MASK
block|,
name|PPC
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fmadds"
block|,
name|A
argument_list|(
literal|59
argument_list|,
literal|29
argument_list|,
literal|0
argument_list|)
block|,
name|A_MASK
block|,
name|PPC
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fmadds."
block|,
name|A
argument_list|(
literal|59
argument_list|,
literal|29
argument_list|,
literal|1
argument_list|)
block|,
name|A_MASK
block|,
name|PPC
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fnmsubs"
block|,
name|A
argument_list|(
literal|59
argument_list|,
literal|30
argument_list|,
literal|0
argument_list|)
block|,
name|A_MASK
block|,
name|PPC
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fnmsubs."
block|,
name|A
argument_list|(
literal|59
argument_list|,
literal|30
argument_list|,
literal|1
argument_list|)
block|,
name|A_MASK
block|,
name|PPC
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fnmadds"
block|,
name|A
argument_list|(
literal|59
argument_list|,
literal|31
argument_list|,
literal|0
argument_list|)
block|,
name|A_MASK
block|,
name|PPC
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fnmadds."
block|,
name|A
argument_list|(
literal|59
argument_list|,
literal|31
argument_list|,
literal|1
argument_list|)
block|,
name|A_MASK
block|,
name|PPC
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dmul"
block|,
name|XRC
argument_list|(
literal|59
argument_list|,
literal|34
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dmul."
block|,
name|XRC
argument_list|(
literal|59
argument_list|,
literal|34
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"drrnd"
block|,
name|ZRC
argument_list|(
literal|59
argument_list|,
literal|35
argument_list|,
literal|0
argument_list|)
block|,
name|Z2_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|,
name|RMC
block|}
block|}
block|,
block|{
literal|"drrnd."
block|,
name|ZRC
argument_list|(
literal|59
argument_list|,
literal|35
argument_list|,
literal|1
argument_list|)
block|,
name|Z2_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|,
name|RMC
block|}
block|}
block|,
block|{
literal|"dscli"
block|,
name|ZRC
argument_list|(
literal|59
argument_list|,
literal|66
argument_list|,
literal|0
argument_list|)
block|,
name|Z_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|SH16
block|}
block|}
block|,
block|{
literal|"dscli."
block|,
name|ZRC
argument_list|(
literal|59
argument_list|,
literal|66
argument_list|,
literal|1
argument_list|)
block|,
name|Z_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|SH16
block|}
block|}
block|,
block|{
literal|"dquai"
block|,
name|ZRC
argument_list|(
literal|59
argument_list|,
literal|67
argument_list|,
literal|0
argument_list|)
block|,
name|Z2_MASK
block|,
name|POWER6
block|,
block|{
name|TE
block|,
name|FRT
block|,
name|FRB
block|,
name|RMC
block|}
block|}
block|,
block|{
literal|"dquai."
block|,
name|ZRC
argument_list|(
literal|59
argument_list|,
literal|67
argument_list|,
literal|1
argument_list|)
block|,
name|Z2_MASK
block|,
name|POWER6
block|,
block|{
name|TE
block|,
name|FRT
block|,
name|FRB
block|,
name|RMC
block|}
block|}
block|,
block|{
literal|"dscri"
block|,
name|ZRC
argument_list|(
literal|59
argument_list|,
literal|98
argument_list|,
literal|0
argument_list|)
block|,
name|Z_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|SH16
block|}
block|}
block|,
block|{
literal|"dscri."
block|,
name|ZRC
argument_list|(
literal|59
argument_list|,
literal|98
argument_list|,
literal|1
argument_list|)
block|,
name|Z_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|SH16
block|}
block|}
block|,
block|{
literal|"drintx"
block|,
name|ZRC
argument_list|(
literal|59
argument_list|,
literal|99
argument_list|,
literal|0
argument_list|)
block|,
name|Z2_MASK
block|,
name|POWER6
block|,
block|{
name|R
block|,
name|FRT
block|,
name|FRB
block|,
name|RMC
block|}
block|}
block|,
block|{
literal|"drintx."
block|,
name|ZRC
argument_list|(
literal|59
argument_list|,
literal|99
argument_list|,
literal|1
argument_list|)
block|,
name|Z2_MASK
block|,
name|POWER6
block|,
block|{
name|R
block|,
name|FRT
block|,
name|FRB
block|,
name|RMC
block|}
block|}
block|,
block|{
literal|"dcmpo"
block|,
name|X
argument_list|(
literal|59
argument_list|,
literal|130
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|BF
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dtstex"
block|,
name|X
argument_list|(
literal|59
argument_list|,
literal|162
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|BF
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dtstdc"
block|,
name|Z
argument_list|(
literal|59
argument_list|,
literal|194
argument_list|)
block|,
name|Z_MASK
block|,
name|POWER6
block|,
block|{
name|BF
block|,
name|FRA
block|,
name|DCM
block|}
block|}
block|,
block|{
literal|"dtstdg"
block|,
name|Z
argument_list|(
literal|59
argument_list|,
literal|226
argument_list|)
block|,
name|Z_MASK
block|,
name|POWER6
block|,
block|{
name|BF
block|,
name|FRA
block|,
name|DGM
block|}
block|}
block|,
block|{
literal|"drintn"
block|,
name|ZRC
argument_list|(
literal|59
argument_list|,
literal|227
argument_list|,
literal|0
argument_list|)
block|,
name|Z2_MASK
block|,
name|POWER6
block|,
block|{
name|R
block|,
name|FRT
block|,
name|FRB
block|,
name|RMC
block|}
block|}
block|,
block|{
literal|"drintn."
block|,
name|ZRC
argument_list|(
literal|59
argument_list|,
literal|227
argument_list|,
literal|1
argument_list|)
block|,
name|Z2_MASK
block|,
name|POWER6
block|,
block|{
name|R
block|,
name|FRT
block|,
name|FRB
block|,
name|RMC
block|}
block|}
block|,
block|{
literal|"dctdp"
block|,
name|XRC
argument_list|(
literal|59
argument_list|,
literal|258
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dctdp."
block|,
name|XRC
argument_list|(
literal|59
argument_list|,
literal|258
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dctfix"
block|,
name|XRC
argument_list|(
literal|59
argument_list|,
literal|290
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dctfix."
block|,
name|XRC
argument_list|(
literal|59
argument_list|,
literal|290
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"ddedpd"
block|,
name|XRC
argument_list|(
literal|59
argument_list|,
literal|322
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|SP
block|,
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"ddedpd."
block|,
name|XRC
argument_list|(
literal|59
argument_list|,
literal|322
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|SP
block|,
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dxex"
block|,
name|XRC
argument_list|(
literal|59
argument_list|,
literal|354
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dxex."
block|,
name|XRC
argument_list|(
literal|59
argument_list|,
literal|354
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dsub"
block|,
name|XRC
argument_list|(
literal|59
argument_list|,
literal|514
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dsub."
block|,
name|XRC
argument_list|(
literal|59
argument_list|,
literal|514
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"ddiv"
block|,
name|XRC
argument_list|(
literal|59
argument_list|,
literal|546
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"ddiv."
block|,
name|XRC
argument_list|(
literal|59
argument_list|,
literal|546
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dcmpu"
block|,
name|X
argument_list|(
literal|59
argument_list|,
literal|642
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|BF
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dtstsf"
block|,
name|X
argument_list|(
literal|59
argument_list|,
literal|674
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|BF
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"drsp"
block|,
name|XRC
argument_list|(
literal|59
argument_list|,
literal|770
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"drsp."
block|,
name|XRC
argument_list|(
literal|59
argument_list|,
literal|770
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dcffix"
block|,
name|XRC
argument_list|(
literal|59
argument_list|,
literal|802
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dcffix."
block|,
name|XRC
argument_list|(
literal|59
argument_list|,
literal|802
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"denbcd"
block|,
name|XRC
argument_list|(
literal|59
argument_list|,
literal|834
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|S
block|,
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"denbcd."
block|,
name|XRC
argument_list|(
literal|59
argument_list|,
literal|834
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|S
block|,
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"diex"
block|,
name|XRC
argument_list|(
literal|59
argument_list|,
literal|866
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"diex."
block|,
name|XRC
argument_list|(
literal|59
argument_list|,
literal|866
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"stfq"
block|,
name|OP
argument_list|(
literal|60
argument_list|)
block|,
name|OP_MASK
block|,
name|POWER2
block|,
block|{
name|FRS
block|,
name|D
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"stfqu"
block|,
name|OP
argument_list|(
literal|61
argument_list|)
block|,
name|OP_MASK
block|,
name|POWER2
block|,
block|{
name|FRS
block|,
name|D
block|,
name|RA
block|}
block|}
block|,
block|{
literal|"stfdp"
block|,
name|OP
argument_list|(
literal|61
argument_list|)
block|,
name|OP_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|D
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"lde"
block|,
name|DEO
argument_list|(
literal|62
argument_list|,
literal|0
argument_list|)
block|,
name|DE_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|DES
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"ldue"
block|,
name|DEO
argument_list|(
literal|62
argument_list|,
literal|1
argument_list|)
block|,
name|DE_MASK
block|,
name|BOOKE64
block|,
block|{
name|RT
block|,
name|DES
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"lfse"
block|,
name|DEO
argument_list|(
literal|62
argument_list|,
literal|4
argument_list|)
block|,
name|DE_MASK
block|,
name|BOOKE64
block|,
block|{
name|FRT
block|,
name|DES
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"lfsue"
block|,
name|DEO
argument_list|(
literal|62
argument_list|,
literal|5
argument_list|)
block|,
name|DE_MASK
block|,
name|BOOKE64
block|,
block|{
name|FRT
block|,
name|DES
block|,
name|RAS
block|}
block|}
block|,
block|{
literal|"lfde"
block|,
name|DEO
argument_list|(
literal|62
argument_list|,
literal|6
argument_list|)
block|,
name|DE_MASK
block|,
name|BOOKE64
block|,
block|{
name|FRT
block|,
name|DES
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"lfdue"
block|,
name|DEO
argument_list|(
literal|62
argument_list|,
literal|7
argument_list|)
block|,
name|DE_MASK
block|,
name|BOOKE64
block|,
block|{
name|FRT
block|,
name|DES
block|,
name|RAS
block|}
block|}
block|,
block|{
literal|"stde"
block|,
name|DEO
argument_list|(
literal|62
argument_list|,
literal|8
argument_list|)
block|,
name|DE_MASK
block|,
name|BOOKE64
block|,
block|{
name|RS
block|,
name|DES
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"stdue"
block|,
name|DEO
argument_list|(
literal|62
argument_list|,
literal|9
argument_list|)
block|,
name|DE_MASK
block|,
name|BOOKE64
block|,
block|{
name|RS
block|,
name|DES
block|,
name|RAS
block|}
block|}
block|,
block|{
literal|"stfse"
block|,
name|DEO
argument_list|(
literal|62
argument_list|,
literal|12
argument_list|)
block|,
name|DE_MASK
block|,
name|BOOKE64
block|,
block|{
name|FRS
block|,
name|DES
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"stfsue"
block|,
name|DEO
argument_list|(
literal|62
argument_list|,
literal|13
argument_list|)
block|,
name|DE_MASK
block|,
name|BOOKE64
block|,
block|{
name|FRS
block|,
name|DES
block|,
name|RAS
block|}
block|}
block|,
block|{
literal|"stfde"
block|,
name|DEO
argument_list|(
literal|62
argument_list|,
literal|14
argument_list|)
block|,
name|DE_MASK
block|,
name|BOOKE64
block|,
block|{
name|FRS
block|,
name|DES
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"stfdue"
block|,
name|DEO
argument_list|(
literal|62
argument_list|,
literal|15
argument_list|)
block|,
name|DE_MASK
block|,
name|BOOKE64
block|,
block|{
name|FRS
block|,
name|DES
block|,
name|RAS
block|}
block|}
block|,
block|{
literal|"std"
block|,
name|DSO
argument_list|(
literal|62
argument_list|,
literal|0
argument_list|)
block|,
name|DS_MASK
block|,
name|PPC64
block|,
block|{
name|RS
block|,
name|DS
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"stdu"
block|,
name|DSO
argument_list|(
literal|62
argument_list|,
literal|1
argument_list|)
block|,
name|DS_MASK
block|,
name|PPC64
block|,
block|{
name|RS
block|,
name|DS
block|,
name|RAS
block|}
block|}
block|,
block|{
literal|"stq"
block|,
name|DSO
argument_list|(
literal|62
argument_list|,
literal|2
argument_list|)
block|,
name|DS_MASK
block|,
name|POWER4
block|,
block|{
name|RSQ
block|,
name|DS
block|,
name|RA0
block|}
block|}
block|,
block|{
literal|"fcmpu"
block|,
name|X
argument_list|(
literal|63
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
operator||
operator|(
literal|3
operator|<<
literal|21
operator|)
block|,
name|COM
block|,
block|{
name|BF
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"daddq"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|2
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"daddq."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|2
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dquaq"
block|,
name|ZRC
argument_list|(
literal|63
argument_list|,
literal|3
argument_list|,
literal|0
argument_list|)
block|,
name|Z2_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|,
name|RMC
block|}
block|}
block|,
block|{
literal|"dquaq."
block|,
name|ZRC
argument_list|(
literal|63
argument_list|,
literal|3
argument_list|,
literal|1
argument_list|)
block|,
name|Z2_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|,
name|RMC
block|}
block|}
block|,
block|{
literal|"fcpsgn"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|8
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fcpsgn."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|8
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"frsp"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|12
argument_list|,
literal|0
argument_list|)
block|,
name|XRA_MASK
block|,
name|COM
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"frsp."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|12
argument_list|,
literal|1
argument_list|)
block|,
name|XRA_MASK
block|,
name|COM
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fctiw"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|14
argument_list|,
literal|0
argument_list|)
block|,
name|XRA_MASK
block|,
name|PPCCOM
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fcir"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|14
argument_list|,
literal|0
argument_list|)
block|,
name|XRA_MASK
block|,
name|POWER2
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fctiw."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|14
argument_list|,
literal|1
argument_list|)
block|,
name|XRA_MASK
block|,
name|PPCCOM
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fcir."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|14
argument_list|,
literal|1
argument_list|)
block|,
name|XRA_MASK
block|,
name|POWER2
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fctiwz"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|15
argument_list|,
literal|0
argument_list|)
block|,
name|XRA_MASK
block|,
name|PPCCOM
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fcirz"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|15
argument_list|,
literal|0
argument_list|)
block|,
name|XRA_MASK
block|,
name|POWER2
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fctiwz."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|15
argument_list|,
literal|1
argument_list|)
block|,
name|XRA_MASK
block|,
name|PPCCOM
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fcirz."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|15
argument_list|,
literal|1
argument_list|)
block|,
name|XRA_MASK
block|,
name|POWER2
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fdiv"
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|18
argument_list|,
literal|0
argument_list|)
block|,
name|AFRC_MASK
block|,
name|PPCCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fd"
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|18
argument_list|,
literal|0
argument_list|)
block|,
name|AFRC_MASK
block|,
name|PWRCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fdiv."
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|18
argument_list|,
literal|1
argument_list|)
block|,
name|AFRC_MASK
block|,
name|PPCCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fd."
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|18
argument_list|,
literal|1
argument_list|)
block|,
name|AFRC_MASK
block|,
name|PWRCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fsub"
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|20
argument_list|,
literal|0
argument_list|)
block|,
name|AFRC_MASK
block|,
name|PPCCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fs"
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|20
argument_list|,
literal|0
argument_list|)
block|,
name|AFRC_MASK
block|,
name|PWRCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fsub."
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|20
argument_list|,
literal|1
argument_list|)
block|,
name|AFRC_MASK
block|,
name|PPCCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fs."
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|20
argument_list|,
literal|1
argument_list|)
block|,
name|AFRC_MASK
block|,
name|PWRCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fadd"
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|21
argument_list|,
literal|0
argument_list|)
block|,
name|AFRC_MASK
block|,
name|PPCCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fa"
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|21
argument_list|,
literal|0
argument_list|)
block|,
name|AFRC_MASK
block|,
name|PWRCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fadd."
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|21
argument_list|,
literal|1
argument_list|)
block|,
name|AFRC_MASK
block|,
name|PPCCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fa."
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|21
argument_list|,
literal|1
argument_list|)
block|,
name|AFRC_MASK
block|,
name|PWRCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fsqrt"
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|22
argument_list|,
literal|0
argument_list|)
block|,
name|AFRAFRC_MASK
block|,
name|PPCPWR2
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fsqrt."
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|22
argument_list|,
literal|1
argument_list|)
block|,
name|AFRAFRC_MASK
block|,
name|PPCPWR2
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fsel"
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|23
argument_list|,
literal|0
argument_list|)
block|,
name|A_MASK
block|,
name|PPC
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fsel."
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|23
argument_list|,
literal|1
argument_list|)
block|,
name|A_MASK
block|,
name|PPC
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fre"
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|24
argument_list|,
literal|0
argument_list|)
block|,
name|AFRALFRC_MASK
block|,
name|POWER5
block|,
block|{
name|FRT
block|,
name|FRB
block|,
name|A_L
block|}
block|}
block|,
block|{
literal|"fre."
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|24
argument_list|,
literal|1
argument_list|)
block|,
name|AFRALFRC_MASK
block|,
name|POWER5
block|,
block|{
name|FRT
block|,
name|FRB
block|,
name|A_L
block|}
block|}
block|,
block|{
literal|"fmul"
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|25
argument_list|,
literal|0
argument_list|)
block|,
name|AFRB_MASK
block|,
name|PPCCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|}
block|}
block|,
block|{
literal|"fm"
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|25
argument_list|,
literal|0
argument_list|)
block|,
name|AFRB_MASK
block|,
name|PWRCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|}
block|}
block|,
block|{
literal|"fmul."
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|25
argument_list|,
literal|1
argument_list|)
block|,
name|AFRB_MASK
block|,
name|PPCCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|}
block|}
block|,
block|{
literal|"fm."
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|25
argument_list|,
literal|1
argument_list|)
block|,
name|AFRB_MASK
block|,
name|PWRCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|}
block|}
block|,
block|{
literal|"frsqrte"
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|26
argument_list|,
literal|0
argument_list|)
block|,
name|AFRALFRC_MASK
block|,
name|PPC
block|,
block|{
name|FRT
block|,
name|FRB
block|,
name|A_L
block|}
block|}
block|,
block|{
literal|"frsqrte."
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|26
argument_list|,
literal|1
argument_list|)
block|,
name|AFRALFRC_MASK
block|,
name|PPC
block|,
block|{
name|FRT
block|,
name|FRB
block|,
name|A_L
block|}
block|}
block|,
block|{
literal|"fmsub"
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|28
argument_list|,
literal|0
argument_list|)
block|,
name|A_MASK
block|,
name|PPCCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fms"
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|28
argument_list|,
literal|0
argument_list|)
block|,
name|A_MASK
block|,
name|PWRCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fmsub."
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|28
argument_list|,
literal|1
argument_list|)
block|,
name|A_MASK
block|,
name|PPCCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fms."
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|28
argument_list|,
literal|1
argument_list|)
block|,
name|A_MASK
block|,
name|PWRCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fmadd"
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|29
argument_list|,
literal|0
argument_list|)
block|,
name|A_MASK
block|,
name|PPCCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fma"
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|29
argument_list|,
literal|0
argument_list|)
block|,
name|A_MASK
block|,
name|PWRCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fmadd."
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|29
argument_list|,
literal|1
argument_list|)
block|,
name|A_MASK
block|,
name|PPCCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fma."
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|29
argument_list|,
literal|1
argument_list|)
block|,
name|A_MASK
block|,
name|PWRCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fnmsub"
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|30
argument_list|,
literal|0
argument_list|)
block|,
name|A_MASK
block|,
name|PPCCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fnms"
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|30
argument_list|,
literal|0
argument_list|)
block|,
name|A_MASK
block|,
name|PWRCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fnmsub."
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|30
argument_list|,
literal|1
argument_list|)
block|,
name|A_MASK
block|,
name|PPCCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fnms."
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|30
argument_list|,
literal|1
argument_list|)
block|,
name|A_MASK
block|,
name|PWRCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fnmadd"
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|31
argument_list|,
literal|0
argument_list|)
block|,
name|A_MASK
block|,
name|PPCCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fnma"
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|31
argument_list|,
literal|0
argument_list|)
block|,
name|A_MASK
block|,
name|PWRCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fnmadd."
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|31
argument_list|,
literal|1
argument_list|)
block|,
name|A_MASK
block|,
name|PPCCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fnma."
block|,
name|A
argument_list|(
literal|63
argument_list|,
literal|31
argument_list|,
literal|1
argument_list|)
block|,
name|A_MASK
block|,
name|PWRCOM
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fcmpo"
block|,
name|X
argument_list|(
literal|63
argument_list|,
literal|32
argument_list|)
block|,
name|X_MASK
operator||
operator|(
literal|3
operator|<<
literal|21
operator|)
block|,
name|COM
block|,
block|{
name|BF
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dmulq"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|34
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dmulq."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|34
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"drrndq"
block|,
name|ZRC
argument_list|(
literal|63
argument_list|,
literal|35
argument_list|,
literal|0
argument_list|)
block|,
name|Z2_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|,
name|RMC
block|}
block|}
block|,
block|{
literal|"drrndq."
block|,
name|ZRC
argument_list|(
literal|63
argument_list|,
literal|35
argument_list|,
literal|1
argument_list|)
block|,
name|Z2_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|,
name|RMC
block|}
block|}
block|,
block|{
literal|"mtfsb1"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|38
argument_list|,
literal|0
argument_list|)
block|,
name|XRARB_MASK
block|,
name|COM
block|,
block|{
name|BT
block|}
block|}
block|,
block|{
literal|"mtfsb1."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|38
argument_list|,
literal|1
argument_list|)
block|,
name|XRARB_MASK
block|,
name|COM
block|,
block|{
name|BT
block|}
block|}
block|,
block|{
literal|"fneg"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|40
argument_list|,
literal|0
argument_list|)
block|,
name|XRA_MASK
block|,
name|COM
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fneg."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|40
argument_list|,
literal|1
argument_list|)
block|,
name|XRA_MASK
block|,
name|COM
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"mcrfs"
block|,
name|X
argument_list|(
literal|63
argument_list|,
literal|64
argument_list|)
block|,
name|XRB_MASK
operator||
operator|(
literal|3
operator|<<
literal|21
operator|)
operator||
operator|(
literal|3
operator|<<
literal|16
operator|)
block|,
name|COM
block|,
block|{
name|BF
block|,
name|BFA
block|}
block|}
block|,
block|{
literal|"dscliq"
block|,
name|ZRC
argument_list|(
literal|63
argument_list|,
literal|66
argument_list|,
literal|0
argument_list|)
block|,
name|Z_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|SH16
block|}
block|}
block|,
block|{
literal|"dscliq."
block|,
name|ZRC
argument_list|(
literal|63
argument_list|,
literal|66
argument_list|,
literal|1
argument_list|)
block|,
name|Z_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|SH16
block|}
block|}
block|,
block|{
literal|"dquaiq"
block|,
name|ZRC
argument_list|(
literal|63
argument_list|,
literal|67
argument_list|,
literal|0
argument_list|)
block|,
name|Z2_MASK
block|,
name|POWER6
block|,
block|{
name|TE
block|,
name|FRT
block|,
name|FRB
block|,
name|RMC
block|}
block|}
block|,
block|{
literal|"dquaiq."
block|,
name|ZRC
argument_list|(
literal|63
argument_list|,
literal|67
argument_list|,
literal|1
argument_list|)
block|,
name|Z2_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|,
name|RMC
block|}
block|}
block|,
block|{
literal|"mtfsb0"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|70
argument_list|,
literal|0
argument_list|)
block|,
name|XRARB_MASK
block|,
name|COM
block|,
block|{
name|BT
block|}
block|}
block|,
block|{
literal|"mtfsb0."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|70
argument_list|,
literal|1
argument_list|)
block|,
name|XRARB_MASK
block|,
name|COM
block|,
block|{
name|BT
block|}
block|}
block|,
block|{
literal|"fmr"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|72
argument_list|,
literal|0
argument_list|)
block|,
name|XRA_MASK
block|,
name|COM
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fmr."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|72
argument_list|,
literal|1
argument_list|)
block|,
name|XRA_MASK
block|,
name|COM
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dscriq"
block|,
name|ZRC
argument_list|(
literal|63
argument_list|,
literal|98
argument_list|,
literal|0
argument_list|)
block|,
name|Z_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|SH16
block|}
block|}
block|,
block|{
literal|"dscriq."
block|,
name|ZRC
argument_list|(
literal|63
argument_list|,
literal|98
argument_list|,
literal|1
argument_list|)
block|,
name|Z_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|SH16
block|}
block|}
block|,
block|{
literal|"drintxq"
block|,
name|ZRC
argument_list|(
literal|63
argument_list|,
literal|99
argument_list|,
literal|0
argument_list|)
block|,
name|Z2_MASK
block|,
name|POWER6
block|,
block|{
name|R
block|,
name|FRT
block|,
name|FRB
block|,
name|RMC
block|}
block|}
block|,
block|{
literal|"drintxq."
block|,
name|ZRC
argument_list|(
literal|63
argument_list|,
literal|99
argument_list|,
literal|1
argument_list|)
block|,
name|Z2_MASK
block|,
name|POWER6
block|,
block|{
name|R
block|,
name|FRT
block|,
name|FRB
block|,
name|RMC
block|}
block|}
block|,
block|{
literal|"dcmpoq"
block|,
name|X
argument_list|(
literal|63
argument_list|,
literal|130
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|BF
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"mtfsfi"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|134
argument_list|,
literal|0
argument_list|)
block|,
name|XWRA_MASK
operator||
operator|(
literal|3
operator|<<
literal|21
operator|)
operator||
operator|(
literal|1
operator|<<
literal|11
operator|)
block|,
name|COM
block|,
block|{
name|BFF
block|,
name|U
block|,
name|W
block|}
block|}
block|,
block|{
literal|"mtfsfi."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|134
argument_list|,
literal|1
argument_list|)
block|,
name|XWRA_MASK
operator||
operator|(
literal|3
operator|<<
literal|21
operator|)
operator||
operator|(
literal|1
operator|<<
literal|11
operator|)
block|,
name|COM
block|,
block|{
name|BFF
block|,
name|U
block|,
name|W
block|}
block|}
block|,
block|{
literal|"fnabs"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|136
argument_list|,
literal|0
argument_list|)
block|,
name|XRA_MASK
block|,
name|COM
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fnabs."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|136
argument_list|,
literal|1
argument_list|)
block|,
name|XRA_MASK
block|,
name|COM
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dtstexq"
block|,
name|X
argument_list|(
literal|63
argument_list|,
literal|162
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|BF
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dtstdcq"
block|,
name|Z
argument_list|(
literal|63
argument_list|,
literal|194
argument_list|)
block|,
name|Z_MASK
block|,
name|POWER6
block|,
block|{
name|BF
block|,
name|FRA
block|,
name|DCM
block|}
block|}
block|,
block|{
literal|"dtstdgq"
block|,
name|Z
argument_list|(
literal|63
argument_list|,
literal|226
argument_list|)
block|,
name|Z_MASK
block|,
name|POWER6
block|,
block|{
name|BF
block|,
name|FRA
block|,
name|DGM
block|}
block|}
block|,
block|{
literal|"drintnq"
block|,
name|ZRC
argument_list|(
literal|63
argument_list|,
literal|227
argument_list|,
literal|0
argument_list|)
block|,
name|Z2_MASK
block|,
name|POWER6
block|,
block|{
name|R
block|,
name|FRT
block|,
name|FRB
block|,
name|RMC
block|}
block|}
block|,
block|{
literal|"drintnq."
block|,
name|ZRC
argument_list|(
literal|63
argument_list|,
literal|227
argument_list|,
literal|1
argument_list|)
block|,
name|Z2_MASK
block|,
name|POWER6
block|,
block|{
name|R
block|,
name|FRT
block|,
name|FRB
block|,
name|RMC
block|}
block|}
block|,
block|{
literal|"dctqpq"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|258
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dctqpq."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|258
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fabs"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|264
argument_list|,
literal|0
argument_list|)
block|,
name|XRA_MASK
block|,
name|COM
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fabs."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|264
argument_list|,
literal|1
argument_list|)
block|,
name|XRA_MASK
block|,
name|COM
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dctfixq"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|290
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dctfixq."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|290
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"ddedpdq"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|322
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|SP
block|,
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"ddedpdq."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|322
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|SP
block|,
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dxexq"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|354
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dxexq."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|354
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"frin"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|392
argument_list|,
literal|0
argument_list|)
block|,
name|XRA_MASK
block|,
name|POWER5
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"frin."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|392
argument_list|,
literal|1
argument_list|)
block|,
name|XRA_MASK
block|,
name|POWER5
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"friz"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|424
argument_list|,
literal|0
argument_list|)
block|,
name|XRA_MASK
block|,
name|POWER5
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"friz."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|424
argument_list|,
literal|1
argument_list|)
block|,
name|XRA_MASK
block|,
name|POWER5
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"frip"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|456
argument_list|,
literal|0
argument_list|)
block|,
name|XRA_MASK
block|,
name|POWER5
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"frip."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|456
argument_list|,
literal|1
argument_list|)
block|,
name|XRA_MASK
block|,
name|POWER5
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"frim"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|488
argument_list|,
literal|0
argument_list|)
block|,
name|XRA_MASK
block|,
name|POWER5
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"frim."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|488
argument_list|,
literal|1
argument_list|)
block|,
name|XRA_MASK
block|,
name|POWER5
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dsubq"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|514
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dsubq."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|514
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"ddivq"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|546
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"ddivq."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|546
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"mffs"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|583
argument_list|,
literal|0
argument_list|)
block|,
name|XRARB_MASK
block|,
name|COM
block|,
block|{
name|FRT
block|}
block|}
block|,
block|{
literal|"mffs."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|583
argument_list|,
literal|1
argument_list|)
block|,
name|XRARB_MASK
block|,
name|COM
block|,
block|{
name|FRT
block|}
block|}
block|,
block|{
literal|"dcmpuq"
block|,
name|X
argument_list|(
literal|63
argument_list|,
literal|642
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|BF
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dtstsfq"
block|,
name|X
argument_list|(
literal|63
argument_list|,
literal|674
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|BF
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"mtfsf"
block|,
name|XFL
argument_list|(
literal|63
argument_list|,
literal|711
argument_list|,
literal|0
argument_list|)
block|,
name|XFL_MASK
block|,
name|COM
block|,
block|{
name|FLM
block|,
name|FRB
block|,
name|XFL_L
block|,
name|W
block|}
block|}
block|,
block|{
literal|"mtfsf."
block|,
name|XFL
argument_list|(
literal|63
argument_list|,
literal|711
argument_list|,
literal|1
argument_list|)
block|,
name|XFL_MASK
block|,
name|COM
block|,
block|{
name|FLM
block|,
name|FRB
block|,
name|XFL_L
block|,
name|W
block|}
block|}
block|,
block|{
literal|"drdpq"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|770
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"drdpq."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|770
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dcffixq"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|802
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"dcffixq."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|802
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fctid"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|814
argument_list|,
literal|0
argument_list|)
block|,
name|XRA_MASK
block|,
name|PPC64
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fctid."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|814
argument_list|,
literal|1
argument_list|)
block|,
name|XRA_MASK
block|,
name|PPC64
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fctidz"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|815
argument_list|,
literal|0
argument_list|)
block|,
name|XRA_MASK
block|,
name|PPC64
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fctidz."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|815
argument_list|,
literal|1
argument_list|)
block|,
name|XRA_MASK
block|,
name|PPC64
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"denbcdq"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|834
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|S
block|,
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"denbcdq."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|834
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|S
block|,
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fcfid"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|846
argument_list|,
literal|0
argument_list|)
block|,
name|XRA_MASK
block|,
name|PPC64
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"fcfid."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|846
argument_list|,
literal|1
argument_list|)
block|,
name|XRA_MASK
block|,
name|PPC64
block|,
block|{
name|FRT
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"diexq"
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|866
argument_list|,
literal|0
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,
block|{
literal|"diexq."
block|,
name|XRC
argument_list|(
literal|63
argument_list|,
literal|866
argument_list|,
literal|1
argument_list|)
block|,
name|X_MASK
block|,
name|POWER6
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|}
block|}
block|,  }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|int
name|powerpc_num_opcodes
init|=
sizeof|sizeof
argument_list|(
name|powerpc_opcodes
argument_list|)
operator|/
sizeof|sizeof
argument_list|(
name|powerpc_opcodes
index|[
literal|0
index|]
argument_list|)
decl_stmt|;
end_decl_stmt

begin_escape
end_escape

begin_comment
comment|/* The macro table.  This is only used by the assembler.  */
end_comment

begin_comment
comment|/* The expressions of the form (-x ! 31)& (x | 31) have the value 0    when x=0; 32-x when x is between 1 and 31; are negative if x is    negative; and are 32 or more otherwise.  This is what you want    when, for instance, you are emulating a right shift by a    rotate-left-and-mask, because the underlying instructions support    shifts of size 0 but not shifts of size 32.  By comparison, when    extracting x bits from some word you want to use just 32-x, because    the underlying instructions don't support extracting 0 bits but do    support extracting the whole word (32 bits in this case).  */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|powerpc_macro
name|powerpc_macros
index|[]
init|=
block|{
block|{
literal|"extldi"
block|,
literal|4
block|,
name|PPC64
block|,
literal|"rldicr %0,%1,%3,(%2)-1"
block|}
block|,
block|{
literal|"extldi."
block|,
literal|4
block|,
name|PPC64
block|,
literal|"rldicr. %0,%1,%3,(%2)-1"
block|}
block|,
block|{
literal|"extrdi"
block|,
literal|4
block|,
name|PPC64
block|,
literal|"rldicl %0,%1,(%2)+(%3),64-(%2)"
block|}
block|,
block|{
literal|"extrdi."
block|,
literal|4
block|,
name|PPC64
block|,
literal|"rldicl. %0,%1,(%2)+(%3),64-(%2)"
block|}
block|,
block|{
literal|"insrdi"
block|,
literal|4
block|,
name|PPC64
block|,
literal|"rldimi %0,%1,64-((%2)+(%3)),%3"
block|}
block|,
block|{
literal|"insrdi."
block|,
literal|4
block|,
name|PPC64
block|,
literal|"rldimi. %0,%1,64-((%2)+(%3)),%3"
block|}
block|,
block|{
literal|"rotrdi"
block|,
literal|3
block|,
name|PPC64
block|,
literal|"rldicl %0,%1,(-(%2)!63)&((%2)|63),0"
block|}
block|,
block|{
literal|"rotrdi."
block|,
literal|3
block|,
name|PPC64
block|,
literal|"rldicl. %0,%1,(-(%2)!63)&((%2)|63),0"
block|}
block|,
block|{
literal|"sldi"
block|,
literal|3
block|,
name|PPC64
block|,
literal|"rldicr %0,%1,%2,63-(%2)"
block|}
block|,
block|{
literal|"sldi."
block|,
literal|3
block|,
name|PPC64
block|,
literal|"rldicr. %0,%1,%2,63-(%2)"
block|}
block|,
block|{
literal|"srdi"
block|,
literal|3
block|,
name|PPC64
block|,
literal|"rldicl %0,%1,(-(%2)!63)&((%2)|63),%2"
block|}
block|,
block|{
literal|"srdi."
block|,
literal|3
block|,
name|PPC64
block|,
literal|"rldicl. %0,%1,(-(%2)!63)&((%2)|63),%2"
block|}
block|,
block|{
literal|"clrrdi"
block|,
literal|3
block|,
name|PPC64
block|,
literal|"rldicr %0,%1,0,63-(%2)"
block|}
block|,
block|{
literal|"clrrdi."
block|,
literal|3
block|,
name|PPC64
block|,
literal|"rldicr. %0,%1,0,63-(%2)"
block|}
block|,
block|{
literal|"clrlsldi"
block|,
literal|4
block|,
name|PPC64
block|,
literal|"rldic %0,%1,%3,(%2)-(%3)"
block|}
block|,
block|{
literal|"clrlsldi."
block|,
literal|4
block|,
name|PPC64
block|,
literal|"rldic. %0,%1,%3,(%2)-(%3)"
block|}
block|,
block|{
literal|"extlwi"
block|,
literal|4
block|,
name|PPCCOM
block|,
literal|"rlwinm %0,%1,%3,0,(%2)-1"
block|}
block|,
block|{
literal|"extlwi."
block|,
literal|4
block|,
name|PPCCOM
block|,
literal|"rlwinm. %0,%1,%3,0,(%2)-1"
block|}
block|,
block|{
literal|"extrwi"
block|,
literal|4
block|,
name|PPCCOM
block|,
literal|"rlwinm %0,%1,((%2)+(%3))&((%2)+(%3)<>32),32-(%2),31"
block|}
block|,
block|{
literal|"extrwi."
block|,
literal|4
block|,
name|PPCCOM
block|,
literal|"rlwinm. %0,%1,((%2)+(%3))&((%2)+(%3)<>32),32-(%2),31"
block|}
block|,
block|{
literal|"inslwi"
block|,
literal|4
block|,
name|PPCCOM
block|,
literal|"rlwimi %0,%1,(-(%3)!31)&((%3)|31),%3,(%2)+(%3)-1"
block|}
block|,
block|{
literal|"inslwi."
block|,
literal|4
block|,
name|PPCCOM
block|,
literal|"rlwimi. %0,%1,(-(%3)!31)&((%3)|31),%3,(%2)+(%3)-1"
block|}
block|,
block|{
literal|"insrwi"
block|,
literal|4
block|,
name|PPCCOM
block|,
literal|"rlwimi %0,%1,32-((%2)+(%3)),%3,(%2)+(%3)-1"
block|}
block|,
block|{
literal|"insrwi."
block|,
literal|4
block|,
name|PPCCOM
block|,
literal|"rlwimi. %0,%1,32-((%2)+(%3)),%3,(%2)+(%3)-1"
block|}
block|,
block|{
literal|"rotrwi"
block|,
literal|3
block|,
name|PPCCOM
block|,
literal|"rlwinm %0,%1,(-(%2)!31)&((%2)|31),0,31"
block|}
block|,
block|{
literal|"rotrwi."
block|,
literal|3
block|,
name|PPCCOM
block|,
literal|"rlwinm. %0,%1,(-(%2)!31)&((%2)|31),0,31"
block|}
block|,
block|{
literal|"slwi"
block|,
literal|3
block|,
name|PPCCOM
block|,
literal|"rlwinm %0,%1,%2,0,31-(%2)"
block|}
block|,
block|{
literal|"sli"
block|,
literal|3
block|,
name|PWRCOM
block|,
literal|"rlinm %0,%1,%2,0,31-(%2)"
block|}
block|,
block|{
literal|"slwi."
block|,
literal|3
block|,
name|PPCCOM
block|,
literal|"rlwinm. %0,%1,%2,0,31-(%2)"
block|}
block|,
block|{
literal|"sli."
block|,
literal|3
block|,
name|PWRCOM
block|,
literal|"rlinm. %0,%1,%2,0,31-(%2)"
block|}
block|,
block|{
literal|"srwi"
block|,
literal|3
block|,
name|PPCCOM
block|,
literal|"rlwinm %0,%1,(-(%2)!31)&((%2)|31),%2,31"
block|}
block|,
block|{
literal|"sri"
block|,
literal|3
block|,
name|PWRCOM
block|,
literal|"rlinm %0,%1,(-(%2)!31)&((%2)|31),%2,31"
block|}
block|,
block|{
literal|"srwi."
block|,
literal|3
block|,
name|PPCCOM
block|,
literal|"rlwinm. %0,%1,(-(%2)!31)&((%2)|31),%2,31"
block|}
block|,
block|{
literal|"sri."
block|,
literal|3
block|,
name|PWRCOM
block|,
literal|"rlinm. %0,%1,(-(%2)!31)&((%2)|31),%2,31"
block|}
block|,
block|{
literal|"clrrwi"
block|,
literal|3
block|,
name|PPCCOM
block|,
literal|"rlwinm %0,%1,0,0,31-(%2)"
block|}
block|,
block|{
literal|"clrrwi."
block|,
literal|3
block|,
name|PPCCOM
block|,
literal|"rlwinm. %0,%1,0,0,31-(%2)"
block|}
block|,
block|{
literal|"clrlslwi"
block|,
literal|4
block|,
name|PPCCOM
block|,
literal|"rlwinm %0,%1,%3,(%2)-(%3),31-(%3)"
block|}
block|,
block|{
literal|"clrlslwi."
block|,
literal|4
block|,
name|PPCCOM
block|,
literal|"rlwinm. %0,%1,%3,(%2)-(%3),31-(%3)"
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|int
name|powerpc_num_macros
init|=
sizeof|sizeof
argument_list|(
name|powerpc_macros
argument_list|)
operator|/
sizeof|sizeof
argument_list|(
name|powerpc_macros
index|[
literal|0
index|]
argument_list|)
decl_stmt|;
end_decl_stmt

end_unit

