--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml RISC.twx RISC.ncd -o RISC.twr RISC.pcf

Design file:              RISC.ncd
Physical constraint file: RISC.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RST         |    2.661(R)|      SLOW  |    1.354(R)|      SLOW  |CLK_BUFGP         |   0.000|
            |    7.070(F)|      SLOW  |    1.635(F)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock MEMCLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RST         |    4.512(R)|      SLOW  |   -1.447(R)|      FAST  |MEMCLK_BUFGP      |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
PC_<0>      |        10.568(R)|      SLOW  |         3.522(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<1>      |        10.211(R)|      SLOW  |         3.438(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<2>      |        10.247(R)|      SLOW  |         3.412(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<3>      |        10.346(R)|      SLOW  |         3.471(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<4>      |        10.270(R)|      SLOW  |         3.463(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<5>      |        10.269(R)|      SLOW  |         3.464(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<6>      |        10.271(R)|      SLOW  |         3.469(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<7>      |        10.185(R)|      SLOW  |         3.436(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<8>      |        10.168(R)|      SLOW  |         3.420(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<9>      |        10.006(R)|      SLOW  |         3.335(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<10>     |        10.268(R)|      SLOW  |         3.454(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<11>     |         9.870(R)|      SLOW  |         3.287(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<12>     |        10.091(R)|      SLOW  |         3.360(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<13>     |        10.357(R)|      SLOW  |         3.477(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<14>     |         9.954(R)|      SLOW  |         3.327(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<15>     |        10.166(R)|      SLOW  |         3.393(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<16>     |         9.941(R)|      SLOW  |         3.313(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<17>     |        10.424(R)|      SLOW  |         3.556(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<18>     |        10.045(R)|      SLOW  |         3.360(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<19>     |        10.124(R)|      SLOW  |         3.382(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<20>     |         9.981(R)|      SLOW  |         3.350(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<21>     |        10.065(R)|      SLOW  |         3.371(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<22>     |        10.012(R)|      SLOW  |         3.348(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<23>     |        10.175(R)|      SLOW  |         3.406(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<24>     |         9.947(R)|      SLOW  |         3.319(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<25>     |        10.192(R)|      SLOW  |         3.431(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<26>     |        10.513(R)|      SLOW  |         3.538(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<27>     |        10.405(R)|      SLOW  |         3.500(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<28>     |        10.277(R)|      SLOW  |         3.463(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<29>     |        10.376(R)|      SLOW  |         3.511(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<30>     |        10.854(R)|      SLOW  |         3.656(R)|      FAST  |CLK_BUFGP         |   0.000|
PC_<31>     |        10.855(R)|      SLOW  |         3.682(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<0>   |        10.110(F)|      SLOW  |         3.341(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<1>   |        10.043(F)|      SLOW  |         3.326(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<2>   |        10.046(F)|      SLOW  |         3.325(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<3>   |        10.158(F)|      SLOW  |         3.354(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<4>   |         9.855(F)|      SLOW  |         3.205(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<5>   |         9.806(F)|      SLOW  |         3.208(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<6>   |         9.793(F)|      SLOW  |         3.191(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<7>   |         9.965(F)|      SLOW  |         3.279(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<8>   |         9.690(F)|      SLOW  |         3.116(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<9>   |         9.834(F)|      SLOW  |         3.189(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<10>  |         9.693(F)|      SLOW  |         3.119(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<11>  |         9.712(F)|      SLOW  |         3.151(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<12>  |         9.807(F)|      SLOW  |         3.180(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<13>  |         9.657(F)|      SLOW  |         3.134(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<14>  |         9.629(F)|      SLOW  |         3.122(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<15>  |         9.774(F)|      SLOW  |         3.165(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<16>  |        10.837(F)|      SLOW  |         3.720(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<17>  |        10.981(F)|      SLOW  |         3.779(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<18>  |        11.288(F)|      SLOW  |         3.803(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<19>  |        11.289(F)|      SLOW  |         3.801(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<20>  |        10.549(F)|      SLOW  |         3.596(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<21>  |        10.390(F)|      SLOW  |         3.519(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<22>  |        10.537(F)|      SLOW  |         3.591(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<23>  |        10.563(F)|      SLOW  |         3.667(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<24>  |        10.478(F)|      SLOW  |         3.552(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<25>  |        10.191(F)|      SLOW  |         3.431(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<26>  |        10.462(F)|      SLOW  |         3.531(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<27>  |        10.543(F)|      SLOW  |         3.644(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<28>  |        10.372(F)|      SLOW  |         3.518(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<29>  |        10.375(F)|      SLOW  |         3.524(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<30>  |        10.519(F)|      SLOW  |         3.584(F)|      FAST  |CLK_BUFGP         |   0.000|
resOut<31>  |        10.314(F)|      SLOW  |         3.416(F)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.179|    9.753|    6.151|   16.194|
MEMCLK         |   13.233|         |   19.526|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MEMCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.105|   13.978|         |         |
MEMCLK         |   16.517|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Nov 11 00:51:44 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 791 MB



