# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../AND-OR-Design-Verification_.srcs/sources_1/new/src_and_or.v"
verilog xil_defaultlib  "../../../AND-OR-Design-Verification_.srcs/sim_1/new/tb_and_or.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
