http://dl.acm.org/citation.cfm?id=3021736 || Optimizing Loop Operation and Dataflow in FPGA Acceleration of Deep Convolutional Neural Networks.
http://dx.doi.org/10.1109/TVLSI.2016.2527783 || Reducing Power, Leakage, and Area of Standard-Cell ASICs Using Threshold Logic Flip-Flops.
http://doi.acm.org/10.1145/2847263.2847276 || Throughput-Optimized OpenCL-based FPGA Accelerator for Large-Scale Convolutional Neural Networks.
http://dx.doi.org/10.1109/FPL.2016.7577356 || Scalable and modularized RTL compilation of Convolutional Neural Networks onto FPGA.
http://dx.doi.org/10.1109/HPCA.2016.7446053 || Improving smartphone user experience by balancing performance and energy with probabilistic QoS guarantee.
http://dx.doi.org/10.1109/ISCAS.2016.7539047 || Demonstration of spike timing dependent plasticity in CBRAM devices with silicon neurons.
http://dx.doi.org/10.1109/ISCAS.2016.7527184 || High-performance face detection with CPU-FPGA acceleration.
http://dx.doi.org/10.1109/ISQED.2016.7479225 || Digital IP protection using threshold voltage control.
http://arxiv.org/abs/1603.07370 || Digital IP Protection Using Threshold Voltage Control.
http://arxiv.org/abs/1603.07371 || Efficient Enumeration of Unidirectional Cuts for Technology Mapping of Boolean Networks.
http://dx.doi.org/10.1109/JETCAS.2015.2426495 || Parallel Architecture With Resistive Crosspoint Array for Dictionary Learning Acceleration.
http://dx.doi.org/10.1109/JETCAS.2015.2433571 || A Nonvolatile Sense Amplifier Flip-Flop Using Programmable Metallization Cells.
http://dx.doi.org/10.1016/j.micpro.2015.09.013 || Thermal aware floorplanning incorporating temperature dependent wire delay estimation.
http://dx.doi.org/10.1109/CICC.2015.7338369 || Dynamic and leakage power reduction of ASICs using configurable threshold logic gates.
http://dl.acm.org/citation.cfm?id=2755947 || Technology-design co-optimization of resistive cross-point array for accelerating learning algorithms on chip.
http://dx.doi.org/10.1109/ICCAD.2015.7372570 || Mitigating Effects of Non-ideal Synaptic Device Characteristics for On-chip Learning.
http://dx.doi.org/10.1109/ICCD.2015.7357144 || Energy-efficient reconstruction of compressively sensed bioelectrical signals with stochastic computing circuits.
http://dx.doi.org/10.1109/ISCAS.2015.7168648 || Design of threshold logic gates using emerging devices.
http://dx.doi.org/10.1109/ISCAS.2015.7168760 || Fast and robust differential flipflops and their extension to multi-input threshold gates.
http://dx.doi.org/10.3233/FI-2014-1098 || The Stochastic Loss of Spikes in Spiking Neural P Systems: Design and Implementation of Reliable Arithmetic Circuits.
http://dx.doi.org/10.1016/j.jpdc.2013.09.013 || Spintronic Threshold Logic Array (STLA) - A compact, low leakage, non-volatile gate array architecture.
http://dx.doi.org/10.1109/TC.2012.213 || Energy-Efficient Operation of Multicore Processors by DVFS, Task Migration, and Active Cooling.
http://doi.acm.org/10.1145/2661430 || STEAM: A Smart Temperature and Energy Aware Multicore Controller.
http://doi.acm.org/10.1145/2594792 || Maximizing Quality of Coverage under Connectivity Constraints in Solar-Powered Active Wireless Sensor Networks.
http://dx.doi.org/10.1016/j.procs.2014.11.094 || Parallel Programming of Resistive Cross-point Array for Synaptic Plasticity.
http://doi.acm.org/10.1145/2593069.2593100 || Branch-Aware Loop Mapping on CGRAs.
http://dx.doi.org/10.1109/FPT.2014.7082804 || A fast, energy efficient, field programmable threshold-logic array.
http://dx.doi.org/10.1109/NANOARCH.2014.6880500 || Integration of threshold logic gates with RRAM devices for energy efficient and robust operation.
http://doi.acm.org/10.1145/2463209.2488756 || REGIMap: register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs).
http://dx.doi.org/10.1109/TC.2011.156 || Temperature-Aware DVFS for Hard Real-Time Applications on Multicore Processors.
