E:/MA/Projects/Full_Adder/Verilog/Descriptive.v {1 {vlog -work work -stats=none E:/MA/Projects/Full_Adder/Verilog/Descriptive.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module full_adder

Top level modules:
	full_adder

} {} {}}
