//--------------------------------------------------------------------------------
// Auto-generated by Migen (b1b2b29) & LiteX (4f82a36a) on 2022-03-24 16:11:28
//--------------------------------------------------------------------------------
#ifndef __GENERATED_MEM_H
#define __GENERATED_MEM_H

#ifndef SRAM
#define SRAM_BASE 0x10000000L
#define SRAM_SIZE 0x00002000

#endif
#ifndef CSR
#define CSR_BASE 0xe0000000L
#define CSR_SIZE 0x00010000

#endif
#ifndef ROM
#define ROM_BASE 0x00000000L
#define ROM_SIZE 0x00002000

#endif
#endif
