Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Mon Apr 11 21:51:17 2016
| Host              : p218inst09.cse.psu.edu running 64-bit Red Hat Enterprise Linux Workstation release 6.7 (Santiago)
| Command           : report_timing_summary -file timing.rpt
| Design            : skintone_TopLevel
| Device            : 7vx690t-ffg1157
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.190        0.000                      0                 4160        0.107        0.000                      0                 4160        0.129        0.000                       0                  1286  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
sys_clk                                   {0.000 4.000}        8.000           125.000         
  clk_out1_mmcm_i125_o100_o200_o400_o600  {0.000 5.000}        10.000          100.000         
  clk_out2_mmcm_i125_o100_o200_o400_o600  {0.000 2.500}        5.000           200.000         
  clk_out3_mmcm_i125_o100_o200_o400_o600  {0.000 1.250}        2.500           400.000         
  clk_out4_mmcm_i125_o100_o200_o400_o600  {0.000 0.833}        1.667           600.000         
  clkfbout_mmcm_i125_o100_o200_o400_o600  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_mmcm_i125_o100_o200_o400_o600                                                                                                                                                    8.592        0.000                       0                     2  
  clk_out2_mmcm_i125_o100_o200_o400_o600                                                                                                                                                    3.592        0.000                       0                     2  
  clk_out3_mmcm_i125_o100_o200_o400_o600                                                                                                                                                    1.092        0.000                       0                     2  
  clk_out4_mmcm_i125_o100_o200_o400_o600        0.190        0.000                      0                 4160        0.107        0.000                      0                 4160        0.129        0.000                       0                  1276  
  clkfbout_mmcm_i125_o100_o200_o400_o600                                                                                                                                                   38.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location  Pin                                 
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071     8.000   6.929             i_clock_synth/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   8.000   92.000            i_clock_synth/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     4.000   2.000             i_clock_synth/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     4.000   2.000             i_clock_synth/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_i125_o100_o200_o400_o600
  To Clock:  clk_out1_mmcm_i125_o100_o200_o400_o600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm_i125_o100_o200_o400_o600
Waveform:           { 0 5 }
Period:             10.000
Sources:            { i_clock_synth/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location  Pin                                  
Min Period  n/a     BUFG/I              n/a            1.408     10.000  8.592              i_clock_synth/clkout1_buf/I          
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360            i_clock_synth/mmcm_adv_inst/CLKOUT0  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm_i125_o100_o200_o400_o600
  To Clock:  clk_out2_mmcm_i125_o100_o200_o400_o600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mmcm_i125_o100_o200_o400_o600
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { i_clock_synth/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location  Pin                                  
Min Period  n/a     BUFG/I              n/a            1.408     5.000   3.592              i_clock_synth/clkout2_buf/I          
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   5.000   208.360            i_clock_synth/mmcm_adv_inst/CLKOUT1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm_i125_o100_o200_o400_o600
  To Clock:  clk_out3_mmcm_i125_o100_o200_o400_o600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mmcm_i125_o100_o200_o400_o600
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { i_clock_synth/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location  Pin                                  
Min Period  n/a     BUFG/I              n/a            1.408     2.500   1.092              i_clock_synth/clkout3_buf/I          
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   2.500   210.860            i_clock_synth/mmcm_adv_inst/CLKOUT2  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_mmcm_i125_o100_o200_o400_o600
  To Clock:  clk_out4_mmcm_i125_o100_o200_o400_o600

Setup :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 uut_skintone/TransCb/rMeanCb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            uut_skintone/TransCb/subOut_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_out4_mmcm_i125_o100_o200_o400_o600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out4_mmcm_i125_o100_o200_o400_o600 rise@1.667ns - clk_out4_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 1.176ns (80.880%)  route 0.278ns (19.120%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.195ns = ( -0.528 - 1.667 ) 
    Source Clock Delay      (SCD):    -2.833ns
    Clock Pessimism Removal (CPR):    -0.661ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.466     1.377    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.236    -3.859 r  i_clock_synth/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.466    -3.392    i_clock_synth/clk_out4_mmcm_i125_o100_o200_o400_o600
                         BUFG (Prop_bufg_I_O)         0.093    -3.299 r  i_clock_synth/clkout4_buf/O
                         net (fo=1274, unplaced)      0.466    -2.833    uut_skintone/TransCb/clk600
                                                                      r  uut_skintone/TransCb/rMeanCb_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.259    -2.574 f  uut_skintone/TransCb/rMeanCb_reg[0]/Q
                         net (fo=2, unplaced)         0.278    -2.296    uut_skintone/TransCb/n_0_rMeanCb_reg[0]
                         LUT1 (Prop_lut1_I0_O)        0.127    -2.169 r  uut_skintone/TransCb/subOut[3]_i_2/O
                         net (fo=1, unplaced)         0.000    -2.169    uut_skintone/TransCb/n_0_subOut[3]_i_2
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.293    -1.876 r  uut_skintone/TransCb/subOut_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    -1.876    uut_skintone/TransCb/n_0_subOut_reg[3]_i_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.822 r  uut_skintone/TransCb/subOut_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    -1.822    uut_skintone/TransCb/n_0_subOut_reg[7]_i_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.768 r  uut_skintone/TransCb/subOut_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    -1.768    uut_skintone/TransCb/n_0_subOut_reg[11]_i_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.714 r  uut_skintone/TransCb/subOut_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    -1.714    uut_skintone/TransCb/n_0_subOut_reg[15]_i_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.660 r  uut_skintone/TransCb/subOut_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    -1.660    uut_skintone/TransCb/n_0_subOut_reg[19]_i_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.606 r  uut_skintone/TransCb/subOut_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    -1.606    uut_skintone/TransCb/n_0_subOut_reg[23]_i_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.552 r  uut_skintone/TransCb/subOut_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    -1.552    uut_skintone/TransCb/n_0_subOut_reg[27]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    -1.379 r  uut_skintone/TransCb/subOut_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -1.379    uut_skintone/TransCb/subOut0[29]
                         FDRE                                         r  uut_skintone/TransCb/subOut_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      1.667     1.667 r  
    AL31                                              0.000     1.667 r  sys_clk_p
                         net (fo=0)                   0.000     1.667    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.814     2.480 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.443     2.924    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.421    -1.498 r  i_clock_synth/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.443    -1.055    i_clock_synth/clk_out4_mmcm_i125_o100_o200_o400_o600
                         BUFG (Prop_bufg_I_O)         0.083    -0.972 r  i_clock_synth/clkout4_buf/O
                         net (fo=1274, unplaced)      0.443    -0.528    uut_skintone/TransCb/clk600
                                                                      r  uut_skintone/TransCb/subOut_reg[29]/C
                         clock pessimism             -0.661    -1.190    
                         clock uncertainty           -0.076    -1.265    
                         FDRE (Setup_fdre_C_D)        0.076    -1.189    uut_skintone/TransCb/subOut_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 uut_skintone/Stage2/leftSub_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            uut_skintone/Stage2/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[0].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out4_mmcm_i125_o100_o200_o400_o600  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_out4_mmcm_i125_o100_o200_o400_o600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_mmcm_i125_o100_o200_o400_o600 rise@0.000ns - clk_out4_mmcm_i125_o100_o200_o400_o600 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.238%)  route 0.104ns (46.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    -0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.231     0.670    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.929    -1.259 r  i_clock_synth/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.231    -1.027    i_clock_synth/clk_out4_mmcm_i125_o100_o200_o400_o600
                         BUFG (Prop_bufg_I_O)         0.026    -1.001 r  i_clock_synth/clkout4_buf/O
                         net (fo=1274, unplaced)      0.231    -0.770    uut_skintone/Stage2/clk600
                                                                      r  uut_skintone/Stage2/leftSub_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118    -0.652 r  uut_skintone/Stage2/leftSub_reg[17]/Q
                         net (fo=3, unplaced)         0.104    -0.548    uut_skintone/Stage2/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/B[0]
                         SRL16E                                       r  uut_skintone/Stage2/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[0].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_mmcm_i125_o100_o200_o400_o600 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    i_clock_synth/sys_clk_p
    AL31                 IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  i_clock_synth/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.243     0.760    i_clock_synth/clk_in1_mmcm_i125_o100_o200_o400_o600
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.105    -1.345 r  i_clock_synth/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.243    -1.101    i_clock_synth/clk_out4_mmcm_i125_o100_o200_o400_o600
                         BUFG (Prop_bufg_I_O)         0.030    -1.071 r  i_clock_synth/clkout4_buf/O
                         net (fo=1274, unplaced)      0.243    -0.828    uut_skintone/Stage2/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/CLK
                                                                      r  uut_skintone/Stage2/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.070    -0.758    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.656    uut_skintone/Stage2/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_mmcm_i125_o100_o200_o400_o600
Waveform:           { 0 0.833333 }
Period:             1.667
Sources:            { i_clock_synth/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location  Pin                                                                                                                                                           
Min Period        n/a     DSP48E1/CLK         n/a            1.538     1.667   0.129              uut_skintone/Stage2/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK                                     
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   1.667   211.693            i_clock_synth/mmcm_adv_inst/CLKOUT3                                                                                                                           
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     0.833   0.191              uut_skintone/Stage2/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_srl16e/CLK  
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     0.833   0.191              uut_skintone/Stage2/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_srl16e/CLK  



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_i125_o100_o200_o400_o600
  To Clock:  clkfbout_mmcm_i125_o100_o200_o400_o600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_i125_o100_o200_o400_o600
Waveform:           { 0 20 }
Period:             40.000
Sources:            { i_clock_synth/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location  Pin                                  
Min Period  n/a     BUFG/I              n/a            1.408     40.000  38.592            i_clock_synth/clkf_buf/I             
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   40.000  60.000            i_clock_synth/mmcm_adv_inst/CLKFBIN  



